{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1522973268574 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1522973268575 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 05 20:07:45 2018 " "Processing started: Thu Apr 05 20:07:45 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1522973268575 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973268575 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton " "Command: quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973268575 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1522973269112 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1522973269113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_32.v 1 1 " "Found 1 design units, including 1 entities, in source file xor_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 xor_32 " "Found entity 1: xor_32" {  } { { "xor_32.v" "" { Text "C:/Users/Student/Pacman/xor_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973280178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973280178 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "X_M X_M.v(12) " "Verilog Module Declaration warning at X_M.v(12): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"X_M\"" {  } { { "X_M.v" "" { Text "C:/Users/Student/Pacman/X_M.v" 12 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973280180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "x_m.v 1 1 " "Found 1 design units, including 1 entities, in source file x_m.v" { { "Info" "ISGN_ENTITY_NAME" "1 X_M " "Found entity 1: X_M" {  } { { "X_M.v" "" { Text "C:/Users/Student/Pacman/X_M.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973280181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973280181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writeback.v 1 1 " "Found 1 design units, including 1 entities, in source file writeback.v" { { "Info" "ISGN_ENTITY_NAME" "1 writeback " "Found entity 1: writeback" {  } { { "writeback.v" "" { Text "C:/Users/Student/Pacman/writeback.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973280183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973280183 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tri_state32.v(9) " "Verilog HDL warning at tri_state32.v(9): extended using \"x\" or \"z\"" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 9 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1522973280184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tri_state32.v 1 1 " "Found 1 design units, including 1 entities, in source file tri_state32.v" { { "Info" "ISGN_ENTITY_NAME" "1 tri_state32 " "Found entity 1: tri_state32" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973280184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973280184 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tri_state12.v(9) " "Verilog HDL warning at tri_state12.v(9): extended using \"x\" or \"z\"" {  } { { "tri_state12.v" "" { Text "C:/Users/Student/Pacman/tri_state12.v" 9 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1522973280186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tri_state12.v 1 1 " "Found 1 design units, including 1 entities, in source file tri_state12.v" { { "Info" "ISGN_ENTITY_NAME" "1 tri_state12 " "Found entity 1: tri_state12" {  } { { "tri_state12.v" "" { Text "C:/Users/Student/Pacman/tri_state12.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973280186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973280186 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tri_state5.v(9) " "Verilog HDL warning at tri_state5.v(9): extended using \"x\" or \"z\"" {  } { { "tri_state5.v" "" { Text "C:/Users/Student/Pacman/tri_state5.v" 9 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1522973280188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tri_state5.v 1 1 " "Found 1 design units, including 1 entities, in source file tri_state5.v" { { "Info" "ISGN_ENTITY_NAME" "1 tri_state5 " "Found entity 1: tri_state5" {  } { { "tri_state5.v" "" { Text "C:/Users/Student/Pacman/tri_state5.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973280188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973280188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tri_state.v 1 1 " "Found 1 design units, including 1 entities, in source file tri_state.v" { { "Info" "ISGN_ENTITY_NAME" "1 tri_state " "Found entity 1: tri_state" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973280190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973280190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum_32_4la.v 1 1 " "Found 1 design units, including 1 entities, in source file sum_32_4la.v" { { "Info" "ISGN_ENTITY_NAME" "1 sum_32_4la " "Found entity 1: sum_32_4la" {  } { { "sum_32_4la.v" "" { Text "C:/Users/Student/Pacman/sum_32_4la.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973280193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973280193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum_32.v 1 1 " "Found 1 design units, including 1 entities, in source file sum_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 sum_32 " "Found entity 1: sum_32" {  } { { "sum_32.v" "" { Text "C:/Users/Student/Pacman/sum_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973280196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973280196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum_16.v 1 1 " "Found 1 design units, including 1 entities, in source file sum_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 sum_16 " "Found entity 1: sum_16" {  } { { "sum_16.v" "" { Text "C:/Users/Student/Pacman/sum_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973280198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973280198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum_8.v 1 1 " "Found 1 design units, including 1 entities, in source file sum_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 sum_8 " "Found entity 1: sum_8" {  } { { "sum_8.v" "" { Text "C:/Users/Student/Pacman/sum_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973280199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973280199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum_4la.v 1 1 " "Found 1 design units, including 1 entities, in source file sum_4la.v" { { "Info" "ISGN_ENTITY_NAME" "1 sum_4la " "Found entity 1: sum_4la" {  } { { "sum_4la.v" "" { Text "C:/Users/Student/Pacman/sum_4la.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973280201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973280201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum_4.v 1 1 " "Found 1 design units, including 1 entities, in source file sum_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 sum_4 " "Found entity 1: sum_4" {  } { { "sum_4.v" "" { Text "C:/Users/Student/Pacman/sum_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973280203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973280203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum_2.v 1 1 " "Found 1 design units, including 1 entities, in source file sum_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 sum_2 " "Found entity 1: sum_2" {  } { { "sum_2.v" "" { Text "C:/Users/Student/Pacman/sum_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973280205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973280205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum_1la.v 1 1 " "Found 1 design units, including 1 entities, in source file sum_1la.v" { { "Info" "ISGN_ENTITY_NAME" "1 sum_1la " "Found entity 1: sum_1la" {  } { { "sum_1la.v" "" { Text "C:/Users/Student/Pacman/sum_1la.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973280207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973280207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum_1.v 1 1 " "Found 1 design units, including 1 entities, in source file sum_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 sum_1 " "Found entity 1: sum_1" {  } { { "sum_1.v" "" { Text "C:/Users/Student/Pacman/sum_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973280209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973280209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stallcontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file stallcontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 stallControl " "Found entity 1: stallControl" {  } { { "stallControl.v" "" { Text "C:/Users/Student/Pacman/stallControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973280211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973280211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sra64_2.v 1 1 " "Found 1 design units, including 1 entities, in source file sra64_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 sra64_2 " "Found entity 1: sra64_2" {  } { { "sra64_2.v" "" { Text "C:/Users/Student/Pacman/sra64_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973280213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973280213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sra_32.v 1 1 " "Found 1 design units, including 1 entities, in source file sra_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 sra_32 " "Found entity 1: sra_32" {  } { { "sra_32.v" "" { Text "C:/Users/Student/Pacman/sra_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973280214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973280214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sra_16.v 1 1 " "Found 1 design units, including 1 entities, in source file sra_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 sra_16 " "Found entity 1: sra_16" {  } { { "sra_16.v" "" { Text "C:/Users/Student/Pacman/sra_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973280216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973280216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sra_8.v 1 1 " "Found 1 design units, including 1 entities, in source file sra_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 sra_8 " "Found entity 1: sra_8" {  } { { "sra_8.v" "" { Text "C:/Users/Student/Pacman/sra_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973280218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973280218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sra_4.v 1 1 " "Found 1 design units, including 1 entities, in source file sra_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 sra_4 " "Found entity 1: sra_4" {  } { { "sra_4.v" "" { Text "C:/Users/Student/Pacman/sra_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973280220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973280220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sra_2.v 1 1 " "Found 1 design units, including 1 entities, in source file sra_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 sra_2 " "Found entity 1: sra_2" {  } { { "sra_2.v" "" { Text "C:/Users/Student/Pacman/sra_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973280221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973280221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sra_1.v 1 1 " "Found 1 design units, including 1 entities, in source file sra_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 sra_1 " "Found entity 1: sra_1" {  } { { "sra_1.v" "" { Text "C:/Users/Student/Pacman/sra_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973280223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973280223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sll_32.v 1 1 " "Found 1 design units, including 1 entities, in source file sll_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 sll_32 " "Found entity 1: sll_32" {  } { { "sll_32.v" "" { Text "C:/Users/Student/Pacman/sll_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973280225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973280225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sll_16.v 1 1 " "Found 1 design units, including 1 entities, in source file sll_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 sll_16 " "Found entity 1: sll_16" {  } { { "sll_16.v" "" { Text "C:/Users/Student/Pacman/sll_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973280227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973280227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sll_8.v 1 1 " "Found 1 design units, including 1 entities, in source file sll_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 sll_8 " "Found entity 1: sll_8" {  } { { "sll_8.v" "" { Text "C:/Users/Student/Pacman/sll_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973280229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973280229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sll_4.v 1 1 " "Found 1 design units, including 1 entities, in source file sll_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 sll_4 " "Found entity 1: sll_4" {  } { { "sll_4.v" "" { Text "C:/Users/Student/Pacman/sll_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973280230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973280230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sll_2.v 1 1 " "Found 1 design units, including 1 entities, in source file sll_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 sll_2 " "Found entity 1: sll_2" {  } { { "sll_2.v" "" { Text "C:/Users/Student/Pacman/sll_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973280232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973280232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sll_1.v 1 1 " "Found 1 design units, including 1 entities, in source file sll_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 sll_1 " "Found entity 1: sll_1" {  } { { "sll_1.v" "" { Text "C:/Users/Student/Pacman/sll_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973280234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973280234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sla64_1.v 1 1 " "Found 1 design units, including 1 entities, in source file sla64_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 sla64_1 " "Found entity 1: sla64_1" {  } { { "sla64_1.v" "" { Text "C:/Users/Student/Pacman/sla64_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973280235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973280235 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sla_1.v(9) " "Verilog HDL warning at sla_1.v(9): extended using \"x\" or \"z\"" {  } { { "sla_1.v" "" { Text "C:/Users/Student/Pacman/sla_1.v" 9 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1522973280237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sla_1.v 1 1 " "Found 1 design units, including 1 entities, in source file sla_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 sla_1 " "Found entity 1: sla_1" {  } { { "sla_1.v" "" { Text "C:/Users/Student/Pacman/sla_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973280237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973280237 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "15 signExtend17_32.v(6) " "Verilog HDL Expression warning at signExtend17_32.v(6): truncated literal to match 15 bits" {  } { { "signExtend17_32.v" "" { Text "C:/Users/Student/Pacman/signExtend17_32.v" 6 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1522973280239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend17_32.v 1 1 " "Found 1 design units, including 1 entities, in source file signextend17_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 signExtend17_32 " "Found entity 1: signExtend17_32" {  } { { "signExtend17_32.v" "" { Text "C:/Users/Student/Pacman/signExtend17_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973280239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973280239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rqbreg.v 1 1 " "Found 1 design units, including 1 entities, in source file rqbreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 RQBreg " "Found entity 1: RQBreg" {  } { { "RQBreg.v" "" { Text "C:/Users/Student/Pacman/RQBreg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973280241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973280241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_module.v 1 1 " "Found 1 design units, including 1 entities, in source file register_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_module " "Found entity 1: register_module" {  } { { "register_module.v" "" { Text "C:/Users/Student/Pacman/register_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973280243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973280243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/Users/Student/Pacman/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973280245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973280245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "productreg.v 1 1 " "Found 1 design units, including 1 entities, in source file productreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 productReg " "Found entity 1: productReg" {  } { { "productReg.v" "" { Text "C:/Users/Student/Pacman/productReg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973280247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973280247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "C:/Users/Student/Pacman/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973280249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973280249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_32.v 1 1 " "Found 1 design units, including 1 entities, in source file or_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_32 " "Found entity 1: or_32" {  } { { "or_32.v" "" { Text "C:/Users/Student/Pacman/or_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973280250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973280250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_16.v 1 1 " "Found 1 design units, including 1 entities, in source file or_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_16 " "Found entity 1: or_16" {  } { { "or_16.v" "" { Text "C:/Users/Student/Pacman/or_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973280252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973280252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_bit_add_sub.v 1 1 " "Found 1 design units, including 1 entities, in source file one_bit_add_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_bit_add_sub " "Found entity 1: one_bit_add_sub" {  } { { "one_bit_add_sub.v" "" { Text "C:/Users/Student/Pacman/one_bit_add_sub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973280253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973280253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux32_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux32_1 " "Found entity 1: mux32_1" {  } { { "mux32_1.v" "" { Text "C:/Users/Student/Pacman/mux32_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973280255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973280255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux16_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux16_1 " "Found entity 1: mux16_1" {  } { { "mux16_1.v" "" { Text "C:/Users/Student/Pacman/mux16_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973280257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973280257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux8_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux8_1 " "Found entity 1: mux8_1" {  } { { "mux8_1.v" "" { Text "C:/Users/Student/Pacman/mux8_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973280259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973280259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1 " "Found entity 1: mux4_1" {  } { { "mux4_1.v" "" { Text "C:/Users/Student/Pacman/mux4_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973280261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973280261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.v" "" { Text "C:/Users/Student/Pacman/mux2_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973280263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973280263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_32_bus.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_32_bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux32_1_bus " "Found entity 1: mux32_1_bus" {  } { { "mux_32_bus.v" "" { Text "C:/Users/Student/Pacman/mux_32_bus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973280265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973280265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multdiv_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file multdiv_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 multdiv_tb " "Found entity 1: multdiv_tb" {  } { { "multdiv_tb.v" "" { Text "C:/Users/Student/Pacman/multdiv_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973280268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973280268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multdiv_cycles.v 1 1 " "Found 1 design units, including 1 entities, in source file multdiv_cycles.v" { { "Info" "ISGN_ENTITY_NAME" "1 multdiv_cycles " "Found entity 1: multdiv_cycles" {  } { { "multdiv_cycles.v" "" { Text "C:/Users/Student/Pacman/multdiv_cycles.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973280270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973280270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file multdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 multdiv " "Found entity 1: multdiv" {  } { { "multdiv.v" "" { Text "C:/Users/Student/Pacman/multdiv.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973280271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973280271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult_control.v 1 1 " "Found 1 design units, including 1 entities, in source file mult_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_control " "Found entity 1: mult_control" {  } { { "mult_control.v" "" { Text "C:/Users/Student/Pacman/mult_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973280273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973280273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult.v 1 1 " "Found 1 design units, including 1 entities, in source file mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "mult.v" "" { Text "C:/Users/Student/Pacman/mult.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973280276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973280276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "C:/Users/Student/Pacman/memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973280278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973280278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m_w.v 1 1 " "Found 1 design units, including 1 entities, in source file m_w.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_W " "Found entity 1: M_W" {  } { { "M_W.v" "" { Text "C:/Users/Student/Pacman/M_W.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973280280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973280280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isequal_32.v 1 1 " "Found 1 design units, including 1 entities, in source file isequal_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 isEqual_32 " "Found entity 1: isEqual_32" {  } { { "isEqual_32.v" "" { Text "C:/Users/Student/Pacman/isEqual_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973280282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973280282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isequal_6.v 1 1 " "Found 1 design units, including 1 entities, in source file isequal_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 isEqual_6 " "Found entity 1: isEqual_6" {  } { { "isEqual_6.v" "" { Text "C:/Users/Student/Pacman/isEqual_6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973280284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973280284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isequal_5.v 1 1 " "Found 1 design units, including 1 entities, in source file isequal_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 isEqual_5 " "Found entity 1: isEqual_5" {  } { { "isEqual_5.v" "" { Text "C:/Users/Student/Pacman/isEqual_5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973280285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973280285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file instr_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 instr_decoder " "Found entity 1: instr_decoder" {  } { { "instr_decoder.v" "" { Text "C:/Users/Student/Pacman/instr_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973280287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973280287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch.v 1 1 " "Found 1 design units, including 1 entities, in source file fetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "fetch.v" "" { Text "C:/Users/Student/Pacman/fetch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973280289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973280289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f_d.v 1 1 " "Found 1 design units, including 1 entities, in source file f_d.v" { { "Info" "ISGN_ENTITY_NAME" "1 F_D " "Found entity 1: F_D" {  } { { "F_D.v" "" { Text "C:/Users/Student/Pacman/F_D.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973280291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973280291 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "execute execute.v(14) " "Verilog Module Declaration warning at execute.v(14): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"execute\"" {  } { { "execute.v" "" { Text "C:/Users/Student/Pacman/execute.v" 14 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973280293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute.v 1 1 " "Found 1 design units, including 1 entities, in source file execute.v" { { "Info" "ISGN_ENTITY_NAME" "1 execute " "Found entity 1: execute" {  } { { "execute.v" "" { Text "C:/Users/Student/Pacman/execute.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973280294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973280294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_control.v 1 1 " "Found 1 design units, including 1 entities, in source file div_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_control " "Found entity 1: div_control" {  } { { "div_control.v" "" { Text "C:/Users/Student/Pacman/div_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973280296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973280296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div.v 1 1 " "Found 1 design units, including 1 entities, in source file div.v" { { "Info" "ISGN_ENTITY_NAME" "1 div " "Found entity 1: div" {  } { { "div.v" "" { Text "C:/Users/Student/Pacman/div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973280298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973280298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file dflipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 dflipflop " "Found entity 1: dflipflop" {  } { { "dflipflop.v" "" { Text "C:/Users/Student/Pacman/dflipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973280300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973280300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_module.v 1 1 " "Found 1 design units, including 1 entities, in source file dff_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 dff_module " "Found entity 1: dff_module" {  } { { "dff_module.v" "" { Text "C:/Users/Student/Pacman/dff_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973280302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973280302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder5_32.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder5_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder5_32 " "Found entity 1: decoder5_32" {  } { { "decoder5_32.v" "" { Text "C:/Users/Student/Pacman/decoder5_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973280303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973280303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder4_16.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder4_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder4_16 " "Found entity 1: decoder4_16" {  } { { "decoder4_16.v" "" { Text "C:/Users/Student/Pacman/decoder4_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973280305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973280305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3_8.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder3_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder3_8 " "Found entity 1: decoder3_8" {  } { { "decoder3_8.v" "" { Text "C:/Users/Student/Pacman/decoder3_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973280307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973280307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder2_4.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder2_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder2_4 " "Found entity 1: decoder2_4" {  } { { "decoder2_4.v" "" { Text "C:/Users/Student/Pacman/decoder2_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973280309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973280309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.v 1 1 " "Found 1 design units, including 1 entities, in source file decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "decode.v" "" { Text "C:/Users/Student/Pacman/decode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973280311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973280311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_x.v 1 1 " "Found 1 design units, including 1 entities, in source file d_x.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_X " "Found entity 1: D_X" {  } { { "D_X.v" "" { Text "C:/Users/Student/Pacman/D_X.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973280313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973280313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "curr_operation.v 1 1 " "Found 1 design units, including 1 entities, in source file curr_operation.v" { { "Info" "ISGN_ENTITY_NAME" "1 curr_operation " "Found entity 1: curr_operation" {  } { { "curr_operation.v" "" { Text "C:/Users/Student/Pacman/curr_operation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973280315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973280315 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "write2alu0_b write2alu0_B bypassControl.v(20) " "Verilog HDL Declaration information at bypassControl.v(20): object \"write2alu0_b\" differs only in case from object \"write2alu0_B\" in the same scope" {  } { { "bypassControl.v" "" { Text "C:/Users/Student/Pacman/bypassControl.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1522973280317 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "write2alu1_b write2alu1_B bypassControl.v(20) " "Verilog HDL Declaration information at bypassControl.v(20): object \"write2alu1_b\" differs only in case from object \"write2alu1_B\" in the same scope" {  } { { "bypassControl.v" "" { Text "C:/Users/Student/Pacman/bypassControl.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1522973280317 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "exec_out_xm2alu0_b exec_out_xm2alu0_B bypassControl.v(20) " "Verilog HDL Declaration information at bypassControl.v(20): object \"exec_out_xm2alu0_b\" differs only in case from object \"exec_out_xm2alu0_B\" in the same scope" {  } { { "bypassControl.v" "" { Text "C:/Users/Student/Pacman/bypassControl.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1522973280317 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "exec_out_xm2alu1_b exec_out_xm2alu1_B bypassControl.v(20) " "Verilog HDL Declaration information at bypassControl.v(20): object \"exec_out_xm2alu1_b\" differs only in case from object \"exec_out_xm2alu1_B\" in the same scope" {  } { { "bypassControl.v" "" { Text "C:/Users/Student/Pacman/bypassControl.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1522973280317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bypasscontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file bypasscontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 bypassControl " "Found entity 1: bypassControl" {  } { { "bypassControl.v" "" { Text "C:/Users/Student/Pacman/bypassControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973280318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973280318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_32.v 1 1 " "Found 1 design units, including 1 entities, in source file and_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_32 " "Found entity 1: and_32" {  } { { "and_32.v" "" { Text "C:/Users/Student/Pacman/and_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973280319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973280319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_16.v 1 1 " "Found 1 design units, including 1 entities, in source file and_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_16 " "Found entity 1: and_16" {  } { { "and_16.v" "" { Text "C:/Users/Student/Pacman/and_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973280321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973280321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_16.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_16 " "Found entity 1: alu_16" {  } { { "alu_16.v" "" { Text "C:/Users/Student/Pacman/alu_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973280323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973280323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/Student/Pacman/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973280325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973280325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_PLL " "Found entity 1: VGA_Audio_PLL" {  } { { "VGA_Audio_PLL.v" "" { Text "C:/Users/Student/Pacman/VGA_Audio_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973280328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973280328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "Reset_Delay.v" "" { Text "C:/Users/Student/Pacman/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973280330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973280330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skeleton.v 1 1 " "Found 1 design units, including 1 entities, in source file skeleton.v" { { "Info" "ISGN_ENTITY_NAME" "1 skeleton " "Found entity 1: skeleton" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973280332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973280332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Interface " "Found entity 1: PS2_Interface" {  } { { "PS2_Interface.v" "" { Text "C:/Users/Student/Pacman/PS2_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973280334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973280334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Found entity 1: PS2_Controller" {  } { { "PS2_Controller.v" "" { Text "C:/Users/Student/Pacman/PS2_Controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973280336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973280336 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "processor.v(673) " "Verilog HDL Module Instantiation warning at processor.v(673): ignored dangling comma in List of Port Connections" {  } { { "processor.v" "" { Text "C:/Users/Student/Pacman/processor.v" 673 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1522973280338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "C:/Users/Student/Pacman/processor.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973280339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973280339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/Users/Student/Pacman/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973280342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973280342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.v 1 1 " "Found 1 design units, including 1 entities, in source file imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.v" "" { Text "C:/Users/Student/Pacman/imem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973280344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973280344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexadecimal_to_seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file hexadecimal_to_seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hexadecimal_To_Seven_Segment " "Found entity 1: Hexadecimal_To_Seven_Segment" {  } { { "Hexadecimal_To_Seven_Segment.v" "" { Text "C:/Users/Student/Pacman/Hexadecimal_To_Seven_Segment.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973280346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973280346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.v" "" { Text "C:/Users/Student/Pacman/dmem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973280348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973280348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_ps2_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Found entity 1: Altera_UP_PS2_Data_In" {  } { { "Altera_UP_PS2_Data_In.v" "" { Text "C:/Users/Student/Pacman/Altera_UP_PS2_Data_In.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973280350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973280350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_ps2_command_out.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "C:/Users/Student/Pacman/Altera_UP_PS2_Command_Out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973280352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973280352 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "23 vga_controller.v(126) " "Verilog HDL Expression warning at vga_controller.v(126): truncated literal to match 23 bits" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Pacman/vga_controller.v" 126 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1522973280354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 2 2 " "Found 2 design units, including 2 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Pacman/vga_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973280354 ""} { "Info" "ISGN_ENTITY_NAME" "2 addrConverter " "Found entity 2: addrConverter" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Pacman/vga_controller.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973280354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973280354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_sync_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file video_sync_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_sync_generator " "Found entity 1: video_sync_generator" {  } { { "video_sync_generator.v" "" { Text "C:/Users/Student/Pacman/video_sync_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973280356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973280356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_index.v 1 1 " "Found 1 design units, including 1 entities, in source file img_index.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_index " "Found entity 1: img_index" {  } { { "img_index.v" "" { Text "C:/Users/Student/Pacman/img_index.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973280359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973280359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_data.v 1 1 " "Found 1 design units, including 1 entities, in source file img_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_data " "Found entity 1: img_data" {  } { { "img_data.v" "" { Text "C:/Users/Student/Pacman/img_data.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973280361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973280361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_fsm " "Found entity 1: ps2_fsm" {  } { { "ps2_fsm.v" "" { Text "C:/Users/Student/Pacman/ps2_fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973280363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973280363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc_skeleton.v 1 1 " "Found 1 design units, including 1 entities, in source file proc_skeleton.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc_skeleton " "Found entity 1: proc_skeleton" {  } { { "proc_skeleton.v" "" { Text "C:/Users/Student/Pacman/proc_skeleton.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973280365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973280365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file lcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lcd " "Found entity 1: lcd" {  } { { "lcd.sv" "" { Text "C:/Users/Student/Pacman/lcd.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973280367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973280367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_clock_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_clock_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_clock_converter " "Found entity 1: VGA_clock_converter" {  } { { "VGA_clock_converter.v" "" { Text "C:/Users/Student/Pacman/VGA_clock_converter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973280369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973280369 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "exc_reg2write writeback.v(25) " "Verilog HDL Implicit Net warning at writeback.v(25): created implicit net for \"exc_reg2write\"" {  } { { "writeback.v" "" { Text "C:/Users/Student/Pacman/writeback.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973280369 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reg0 mux_32_bus.v(9) " "Verilog HDL Implicit Net warning at mux_32_bus.v(9): created implicit net for \"reg0\"" {  } { { "mux_32_bus.v" "" { Text "C:/Users/Student/Pacman/mux_32_bus.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973280369 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reg1 mux_32_bus.v(9) " "Verilog HDL Implicit Net warning at mux_32_bus.v(9): created implicit net for \"reg1\"" {  } { { "mux_32_bus.v" "" { Text "C:/Users/Student/Pacman/mux_32_bus.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973280369 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reg2 mux_32_bus.v(9) " "Verilog HDL Implicit Net warning at mux_32_bus.v(9): created implicit net for \"reg2\"" {  } { { "mux_32_bus.v" "" { Text "C:/Users/Student/Pacman/mux_32_bus.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973280369 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reg3 mux_32_bus.v(9) " "Verilog HDL Implicit Net warning at mux_32_bus.v(9): created implicit net for \"reg3\"" {  } { { "mux_32_bus.v" "" { Text "C:/Users/Student/Pacman/mux_32_bus.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973280369 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reg4 mux_32_bus.v(9) " "Verilog HDL Implicit Net warning at mux_32_bus.v(9): created implicit net for \"reg4\"" {  } { { "mux_32_bus.v" "" { Text "C:/Users/Student/Pacman/mux_32_bus.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973280369 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reg5 mux_32_bus.v(9) " "Verilog HDL Implicit Net warning at mux_32_bus.v(9): created implicit net for \"reg5\"" {  } { { "mux_32_bus.v" "" { Text "C:/Users/Student/Pacman/mux_32_bus.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973280369 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reg6 mux_32_bus.v(9) " "Verilog HDL Implicit Net warning at mux_32_bus.v(9): created implicit net for \"reg6\"" {  } { { "mux_32_bus.v" "" { Text "C:/Users/Student/Pacman/mux_32_bus.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973280369 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reg7 mux_32_bus.v(9) " "Verilog HDL Implicit Net warning at mux_32_bus.v(9): created implicit net for \"reg7\"" {  } { { "mux_32_bus.v" "" { Text "C:/Users/Student/Pacman/mux_32_bus.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973280369 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reg8 mux_32_bus.v(9) " "Verilog HDL Implicit Net warning at mux_32_bus.v(9): created implicit net for \"reg8\"" {  } { { "mux_32_bus.v" "" { Text "C:/Users/Student/Pacman/mux_32_bus.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973280369 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reg9 mux_32_bus.v(9) " "Verilog HDL Implicit Net warning at mux_32_bus.v(9): created implicit net for \"reg9\"" {  } { { "mux_32_bus.v" "" { Text "C:/Users/Student/Pacman/mux_32_bus.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973280369 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reg10 mux_32_bus.v(9) " "Verilog HDL Implicit Net warning at mux_32_bus.v(9): created implicit net for \"reg10\"" {  } { { "mux_32_bus.v" "" { Text "C:/Users/Student/Pacman/mux_32_bus.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973280369 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reg11 mux_32_bus.v(9) " "Verilog HDL Implicit Net warning at mux_32_bus.v(9): created implicit net for \"reg11\"" {  } { { "mux_32_bus.v" "" { Text "C:/Users/Student/Pacman/mux_32_bus.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973280370 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reg12 mux_32_bus.v(9) " "Verilog HDL Implicit Net warning at mux_32_bus.v(9): created implicit net for \"reg12\"" {  } { { "mux_32_bus.v" "" { Text "C:/Users/Student/Pacman/mux_32_bus.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973280370 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reg13 mux_32_bus.v(9) " "Verilog HDL Implicit Net warning at mux_32_bus.v(9): created implicit net for \"reg13\"" {  } { { "mux_32_bus.v" "" { Text "C:/Users/Student/Pacman/mux_32_bus.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973280370 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reg14 mux_32_bus.v(9) " "Verilog HDL Implicit Net warning at mux_32_bus.v(9): created implicit net for \"reg14\"" {  } { { "mux_32_bus.v" "" { Text "C:/Users/Student/Pacman/mux_32_bus.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973280370 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reg15 mux_32_bus.v(9) " "Verilog HDL Implicit Net warning at mux_32_bus.v(9): created implicit net for \"reg15\"" {  } { { "mux_32_bus.v" "" { Text "C:/Users/Student/Pacman/mux_32_bus.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973280370 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reg16 mux_32_bus.v(10) " "Verilog HDL Implicit Net warning at mux_32_bus.v(10): created implicit net for \"reg16\"" {  } { { "mux_32_bus.v" "" { Text "C:/Users/Student/Pacman/mux_32_bus.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973280370 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reg17 mux_32_bus.v(10) " "Verilog HDL Implicit Net warning at mux_32_bus.v(10): created implicit net for \"reg17\"" {  } { { "mux_32_bus.v" "" { Text "C:/Users/Student/Pacman/mux_32_bus.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973280370 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reg18 mux_32_bus.v(10) " "Verilog HDL Implicit Net warning at mux_32_bus.v(10): created implicit net for \"reg18\"" {  } { { "mux_32_bus.v" "" { Text "C:/Users/Student/Pacman/mux_32_bus.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973280370 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reg19 mux_32_bus.v(10) " "Verilog HDL Implicit Net warning at mux_32_bus.v(10): created implicit net for \"reg19\"" {  } { { "mux_32_bus.v" "" { Text "C:/Users/Student/Pacman/mux_32_bus.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973280370 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reg20 mux_32_bus.v(10) " "Verilog HDL Implicit Net warning at mux_32_bus.v(10): created implicit net for \"reg20\"" {  } { { "mux_32_bus.v" "" { Text "C:/Users/Student/Pacman/mux_32_bus.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973280370 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reg21 mux_32_bus.v(10) " "Verilog HDL Implicit Net warning at mux_32_bus.v(10): created implicit net for \"reg21\"" {  } { { "mux_32_bus.v" "" { Text "C:/Users/Student/Pacman/mux_32_bus.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973280370 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reg22 mux_32_bus.v(10) " "Verilog HDL Implicit Net warning at mux_32_bus.v(10): created implicit net for \"reg22\"" {  } { { "mux_32_bus.v" "" { Text "C:/Users/Student/Pacman/mux_32_bus.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973280370 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reg23 mux_32_bus.v(10) " "Verilog HDL Implicit Net warning at mux_32_bus.v(10): created implicit net for \"reg23\"" {  } { { "mux_32_bus.v" "" { Text "C:/Users/Student/Pacman/mux_32_bus.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973280370 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reg24 mux_32_bus.v(10) " "Verilog HDL Implicit Net warning at mux_32_bus.v(10): created implicit net for \"reg24\"" {  } { { "mux_32_bus.v" "" { Text "C:/Users/Student/Pacman/mux_32_bus.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973280370 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reg25 mux_32_bus.v(10) " "Verilog HDL Implicit Net warning at mux_32_bus.v(10): created implicit net for \"reg25\"" {  } { { "mux_32_bus.v" "" { Text "C:/Users/Student/Pacman/mux_32_bus.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973280370 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reg26 mux_32_bus.v(10) " "Verilog HDL Implicit Net warning at mux_32_bus.v(10): created implicit net for \"reg26\"" {  } { { "mux_32_bus.v" "" { Text "C:/Users/Student/Pacman/mux_32_bus.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973280370 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reg27 mux_32_bus.v(10) " "Verilog HDL Implicit Net warning at mux_32_bus.v(10): created implicit net for \"reg27\"" {  } { { "mux_32_bus.v" "" { Text "C:/Users/Student/Pacman/mux_32_bus.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973280370 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reg28 mux_32_bus.v(10) " "Verilog HDL Implicit Net warning at mux_32_bus.v(10): created implicit net for \"reg28\"" {  } { { "mux_32_bus.v" "" { Text "C:/Users/Student/Pacman/mux_32_bus.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973280370 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reg29 mux_32_bus.v(10) " "Verilog HDL Implicit Net warning at mux_32_bus.v(10): created implicit net for \"reg29\"" {  } { { "mux_32_bus.v" "" { Text "C:/Users/Student/Pacman/mux_32_bus.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973280371 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reg30 mux_32_bus.v(10) " "Verilog HDL Implicit Net warning at mux_32_bus.v(10): created implicit net for \"reg30\"" {  } { { "mux_32_bus.v" "" { Text "C:/Users/Student/Pacman/mux_32_bus.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973280371 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reg31 mux_32_bus.v(10) " "Verilog HDL Implicit Net warning at mux_32_bus.v(10): created implicit net for \"reg31\"" {  } { { "mux_32_bus.v" "" { Text "C:/Users/Student/Pacman/mux_32_bus.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973280371 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ctrl_ena multdiv.v(49) " "Verilog HDL Implicit Net warning at multdiv.v(49): created implicit net for \"ctrl_ena\"" {  } { { "multdiv.v" "" { Text "C:/Users/Student/Pacman/multdiv.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973280371 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "is_mult execute.v(92) " "Verilog HDL Implicit Net warning at execute.v(92): created implicit net for \"is_mult\"" {  } { { "execute.v" "" { Text "C:/Users/Student/Pacman/execute.v" 92 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973280371 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "is_div execute.v(92) " "Verilog HDL Implicit Net warning at execute.v(92): created implicit net for \"is_div\"" {  } { { "execute.v" "" { Text "C:/Users/Student/Pacman/execute.v" 92 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973280371 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "in0_stored execute.v(92) " "Verilog HDL Implicit Net warning at execute.v(92): created implicit net for \"in0_stored\"" {  } { { "execute.v" "" { Text "C:/Users/Student/Pacman/execute.v" 92 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973280371 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "in1_stored execute.v(92) " "Verilog HDL Implicit Net warning at execute.v(92): created implicit net for \"in1_stored\"" {  } { { "execute.v" "" { Text "C:/Users/Student/Pacman/execute.v" 92 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973280371 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "adder_in_upper div.v(59) " "Verilog HDL Implicit Net warning at div.v(59): created implicit net for \"adder_in_upper\"" {  } { { "div.v" "" { Text "C:/Users/Student/Pacman/div.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973280371 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "adder_in_lower div.v(60) " "Verilog HDL Implicit Net warning at div.v(60): created implicit net for \"adder_in_lower\"" {  } { { "div.v" "" { Text "C:/Users/Student/Pacman/div.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973280371 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "isSu_xmb bypassControl.v(66) " "Verilog HDL Implicit Net warning at bypassControl.v(66): created implicit net for \"isSu_xmb\"" {  } { { "bypassControl.v" "" { Text "C:/Users/Student/Pacman/bypassControl.v" 66 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973280371 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DLY_RST skeleton.v(113) " "Verilog HDL Implicit Net warning at skeleton.v(113): created implicit net for \"DLY_RST\"" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 113 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973280371 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_CTRL_CLK skeleton.v(115) " "Verilog HDL Implicit Net warning at skeleton.v(115): created implicit net for \"VGA_CTRL_CLK\"" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 115 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973280371 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AUD_CTRL_CLK skeleton.v(115) " "Verilog HDL Implicit Net warning at skeleton.v(115): created implicit net for \"AUD_CTRL_CLK\"" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 115 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973280371 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rs_xm processor.v(186) " "Verilog HDL Implicit Net warning at processor.v(186): created implicit net for \"rs_xm\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Pacman/processor.v" 186 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973280371 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rt_xm processor.v(186) " "Verilog HDL Implicit Net warning at processor.v(186): created implicit net for \"rt_xm\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Pacman/processor.v" 186 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973280371 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rs_mw processor.v(187) " "Verilog HDL Implicit Net warning at processor.v(187): created implicit net for \"rs_mw\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Pacman/processor.v" 187 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973280371 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rt_mw processor.v(187) " "Verilog HDL Implicit Net warning at processor.v(187): created implicit net for \"rt_mw\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Pacman/processor.v" 187 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973280371 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "writeback.v(38) " "Verilog HDL Instantiation warning at writeback.v(38): instance has no name" {  } { { "writeback.v" "" { Text "C:/Users/Student/Pacman/writeback.v" 38 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1522973280372 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "writeback.v(39) " "Verilog HDL Instantiation warning at writeback.v(39): instance has no name" {  } { { "writeback.v" "" { Text "C:/Users/Student/Pacman/writeback.v" 39 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1522973280372 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "writeback.v(40) " "Verilog HDL Instantiation warning at writeback.v(40): instance has no name" {  } { { "writeback.v" "" { Text "C:/Users/Student/Pacman/writeback.v" 40 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1522973280372 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "writeback.v(41) " "Verilog HDL Instantiation warning at writeback.v(41): instance has no name" {  } { { "writeback.v" "" { Text "C:/Users/Student/Pacman/writeback.v" 41 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1522973280372 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "writeback.v(44) " "Verilog HDL Instantiation warning at writeback.v(44): instance has no name" {  } { { "writeback.v" "" { Text "C:/Users/Student/Pacman/writeback.v" 44 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1522973280372 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "writeback.v(45) " "Verilog HDL Instantiation warning at writeback.v(45): instance has no name" {  } { { "writeback.v" "" { Text "C:/Users/Student/Pacman/writeback.v" 45 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1522973280372 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "writeback.v(46) " "Verilog HDL Instantiation warning at writeback.v(46): instance has no name" {  } { { "writeback.v" "" { Text "C:/Users/Student/Pacman/writeback.v" 46 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1522973280372 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "stallControl.v(18) " "Verilog HDL Instantiation warning at stallControl.v(18): instance has no name" {  } { { "stallControl.v" "" { Text "C:/Users/Student/Pacman/stallControl.v" 18 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1522973280374 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "stallControl.v(19) " "Verilog HDL Instantiation warning at stallControl.v(19): instance has no name" {  } { { "stallControl.v" "" { Text "C:/Users/Student/Pacman/stallControl.v" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1522973280374 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mult_control.v(32) " "Verilog HDL Instantiation warning at mult_control.v(32): instance has no name" {  } { { "mult_control.v" "" { Text "C:/Users/Student/Pacman/mult_control.v" 32 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1522973280377 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mult.v(77) " "Verilog HDL Instantiation warning at mult.v(77): instance has no name" {  } { { "mult.v" "" { Text "C:/Users/Student/Pacman/mult.v" 77 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1522973280377 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "div_control.v(18) " "Verilog HDL Instantiation warning at div_control.v(18): instance has no name" {  } { { "div_control.v" "" { Text "C:/Users/Student/Pacman/div_control.v" 18 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1522973280378 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "div.v(74) " "Verilog HDL Instantiation warning at div.v(74): instance has no name" {  } { { "div.v" "" { Text "C:/Users/Student/Pacman/div.v" 74 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1522973280378 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "instr_decoder.v(28) " "Verilog HDL Instantiation warning at instr_decoder.v(28): instance has no name" {  } { { "instr_decoder.v" "" { Text "C:/Users/Student/Pacman/instr_decoder.v" 28 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1522973280386 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "instr_decoder.v(29) " "Verilog HDL Instantiation warning at instr_decoder.v(29): instance has no name" {  } { { "instr_decoder.v" "" { Text "C:/Users/Student/Pacman/instr_decoder.v" 29 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1522973280386 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "instr_decoder.v(31) " "Verilog HDL Instantiation warning at instr_decoder.v(31): instance has no name" {  } { { "instr_decoder.v" "" { Text "C:/Users/Student/Pacman/instr_decoder.v" 31 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1522973280386 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "instr_decoder.v(32) " "Verilog HDL Instantiation warning at instr_decoder.v(32): instance has no name" {  } { { "instr_decoder.v" "" { Text "C:/Users/Student/Pacman/instr_decoder.v" 32 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1522973280386 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "instr_decoder.v(34) " "Verilog HDL Instantiation warning at instr_decoder.v(34): instance has no name" {  } { { "instr_decoder.v" "" { Text "C:/Users/Student/Pacman/instr_decoder.v" 34 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1522973280386 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "instr_decoder.v(36) " "Verilog HDL Instantiation warning at instr_decoder.v(36): instance has no name" {  } { { "instr_decoder.v" "" { Text "C:/Users/Student/Pacman/instr_decoder.v" 36 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1522973280386 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "instr_decoder.v(38) " "Verilog HDL Instantiation warning at instr_decoder.v(38): instance has no name" {  } { { "instr_decoder.v" "" { Text "C:/Users/Student/Pacman/instr_decoder.v" 38 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1522973280386 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "instr_decoder.v(40) " "Verilog HDL Instantiation warning at instr_decoder.v(40): instance has no name" {  } { { "instr_decoder.v" "" { Text "C:/Users/Student/Pacman/instr_decoder.v" 40 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1522973280386 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "instr_decoder.v(42) " "Verilog HDL Instantiation warning at instr_decoder.v(42): instance has no name" {  } { { "instr_decoder.v" "" { Text "C:/Users/Student/Pacman/instr_decoder.v" 42 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1522973280386 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "instr_decoder.v(44) " "Verilog HDL Instantiation warning at instr_decoder.v(44): instance has no name" {  } { { "instr_decoder.v" "" { Text "C:/Users/Student/Pacman/instr_decoder.v" 44 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1522973280386 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "instr_decoder.v(46) " "Verilog HDL Instantiation warning at instr_decoder.v(46): instance has no name" {  } { { "instr_decoder.v" "" { Text "C:/Users/Student/Pacman/instr_decoder.v" 46 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1522973280386 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "instr_decoder.v(47) " "Verilog HDL Instantiation warning at instr_decoder.v(47): instance has no name" {  } { { "instr_decoder.v" "" { Text "C:/Users/Student/Pacman/instr_decoder.v" 47 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1522973280386 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "instr_decoder.v(48) " "Verilog HDL Instantiation warning at instr_decoder.v(48): instance has no name" {  } { { "instr_decoder.v" "" { Text "C:/Users/Student/Pacman/instr_decoder.v" 48 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1522973280386 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "instr_decoder.v(49) " "Verilog HDL Instantiation warning at instr_decoder.v(49): instance has no name" {  } { { "instr_decoder.v" "" { Text "C:/Users/Student/Pacman/instr_decoder.v" 49 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1522973280386 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "instr_decoder.v(50) " "Verilog HDL Instantiation warning at instr_decoder.v(50): instance has no name" {  } { { "instr_decoder.v" "" { Text "C:/Users/Student/Pacman/instr_decoder.v" 50 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1522973280386 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "instr_decoder.v(51) " "Verilog HDL Instantiation warning at instr_decoder.v(51): instance has no name" {  } { { "instr_decoder.v" "" { Text "C:/Users/Student/Pacman/instr_decoder.v" 51 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1522973280386 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "instr_decoder.v(52) " "Verilog HDL Instantiation warning at instr_decoder.v(52): instance has no name" {  } { { "instr_decoder.v" "" { Text "C:/Users/Student/Pacman/instr_decoder.v" 52 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1522973280386 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "instr_decoder.v(53) " "Verilog HDL Instantiation warning at instr_decoder.v(53): instance has no name" {  } { { "instr_decoder.v" "" { Text "C:/Users/Student/Pacman/instr_decoder.v" 53 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1522973280387 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "instr_decoder.v(54) " "Verilog HDL Instantiation warning at instr_decoder.v(54): instance has no name" {  } { { "instr_decoder.v" "" { Text "C:/Users/Student/Pacman/instr_decoder.v" 54 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1522973280387 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "curr_operation.v(14) " "Verilog HDL Instantiation warning at curr_operation.v(14): instance has no name" {  } { { "curr_operation.v" "" { Text "C:/Users/Student/Pacman/curr_operation.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1522973280388 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "curr_operation.v(15) " "Verilog HDL Instantiation warning at curr_operation.v(15): instance has no name" {  } { { "curr_operation.v" "" { Text "C:/Users/Student/Pacman/curr_operation.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1522973280388 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "curr_operation.v(17) " "Verilog HDL Instantiation warning at curr_operation.v(17): instance has no name" {  } { { "curr_operation.v" "" { Text "C:/Users/Student/Pacman/curr_operation.v" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1522973280388 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "curr_operation.v(18) " "Verilog HDL Instantiation warning at curr_operation.v(18): instance has no name" {  } { { "curr_operation.v" "" { Text "C:/Users/Student/Pacman/curr_operation.v" 18 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1522973280388 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "curr_operation.v(20) " "Verilog HDL Instantiation warning at curr_operation.v(20): instance has no name" {  } { { "curr_operation.v" "" { Text "C:/Users/Student/Pacman/curr_operation.v" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1522973280388 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "curr_operation.v(22) " "Verilog HDL Instantiation warning at curr_operation.v(22): instance has no name" {  } { { "curr_operation.v" "" { Text "C:/Users/Student/Pacman/curr_operation.v" 22 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1522973280388 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "curr_operation.v(24) " "Verilog HDL Instantiation warning at curr_operation.v(24): instance has no name" {  } { { "curr_operation.v" "" { Text "C:/Users/Student/Pacman/curr_operation.v" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1522973280388 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "curr_operation.v(26) " "Verilog HDL Instantiation warning at curr_operation.v(26): instance has no name" {  } { { "curr_operation.v" "" { Text "C:/Users/Student/Pacman/curr_operation.v" 26 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1522973280388 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "curr_operation.v(28) " "Verilog HDL Instantiation warning at curr_operation.v(28): instance has no name" {  } { { "curr_operation.v" "" { Text "C:/Users/Student/Pacman/curr_operation.v" 28 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1522973280388 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "curr_operation.v(30) " "Verilog HDL Instantiation warning at curr_operation.v(30): instance has no name" {  } { { "curr_operation.v" "" { Text "C:/Users/Student/Pacman/curr_operation.v" 30 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1522973280388 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "curr_operation.v(32) " "Verilog HDL Instantiation warning at curr_operation.v(32): instance has no name" {  } { { "curr_operation.v" "" { Text "C:/Users/Student/Pacman/curr_operation.v" 32 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1522973280388 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "curr_operation.v(33) " "Verilog HDL Instantiation warning at curr_operation.v(33): instance has no name" {  } { { "curr_operation.v" "" { Text "C:/Users/Student/Pacman/curr_operation.v" 33 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1522973280388 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "curr_operation.v(34) " "Verilog HDL Instantiation warning at curr_operation.v(34): instance has no name" {  } { { "curr_operation.v" "" { Text "C:/Users/Student/Pacman/curr_operation.v" 34 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1522973280388 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "curr_operation.v(35) " "Verilog HDL Instantiation warning at curr_operation.v(35): instance has no name" {  } { { "curr_operation.v" "" { Text "C:/Users/Student/Pacman/curr_operation.v" 35 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1522973280389 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "curr_operation.v(36) " "Verilog HDL Instantiation warning at curr_operation.v(36): instance has no name" {  } { { "curr_operation.v" "" { Text "C:/Users/Student/Pacman/curr_operation.v" 36 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1522973280389 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "curr_operation.v(37) " "Verilog HDL Instantiation warning at curr_operation.v(37): instance has no name" {  } { { "curr_operation.v" "" { Text "C:/Users/Student/Pacman/curr_operation.v" 37 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1522973280389 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "curr_operation.v(38) " "Verilog HDL Instantiation warning at curr_operation.v(38): instance has no name" {  } { { "curr_operation.v" "" { Text "C:/Users/Student/Pacman/curr_operation.v" 38 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1522973280389 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "curr_operation.v(39) " "Verilog HDL Instantiation warning at curr_operation.v(39): instance has no name" {  } { { "curr_operation.v" "" { Text "C:/Users/Student/Pacman/curr_operation.v" 39 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1522973280389 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "curr_operation.v(40) " "Verilog HDL Instantiation warning at curr_operation.v(40): instance has no name" {  } { { "curr_operation.v" "" { Text "C:/Users/Student/Pacman/curr_operation.v" 40 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1522973280389 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "bypassControl.v(23) " "Verilog HDL Instantiation warning at bypassControl.v(23): instance has no name" {  } { { "bypassControl.v" "" { Text "C:/Users/Student/Pacman/bypassControl.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1522973280389 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "bypassControl.v(27) " "Verilog HDL Instantiation warning at bypassControl.v(27): instance has no name" {  } { { "bypassControl.v" "" { Text "C:/Users/Student/Pacman/bypassControl.v" 27 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1522973280389 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "bypassControl.v(42) " "Verilog HDL Instantiation warning at bypassControl.v(42): instance has no name" {  } { { "bypassControl.v" "" { Text "C:/Users/Student/Pacman/bypassControl.v" 42 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1522973280389 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "bypassControl.v(44) " "Verilog HDL Instantiation warning at bypassControl.v(44): instance has no name" {  } { { "bypassControl.v" "" { Text "C:/Users/Student/Pacman/bypassControl.v" 44 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1522973280389 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "bypassControl.v(46) " "Verilog HDL Instantiation warning at bypassControl.v(46): instance has no name" {  } { { "bypassControl.v" "" { Text "C:/Users/Student/Pacman/bypassControl.v" 46 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1522973280389 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "bypassControl.v(54) " "Verilog HDL Instantiation warning at bypassControl.v(54): instance has no name" {  } { { "bypassControl.v" "" { Text "C:/Users/Student/Pacman/bypassControl.v" 54 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1522973280389 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "bypassControl.v(56) " "Verilog HDL Instantiation warning at bypassControl.v(56): instance has no name" {  } { { "bypassControl.v" "" { Text "C:/Users/Student/Pacman/bypassControl.v" 56 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1522973280389 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "bypassControl.v(58) " "Verilog HDL Instantiation warning at bypassControl.v(58): instance has no name" {  } { { "bypassControl.v" "" { Text "C:/Users/Student/Pacman/bypassControl.v" 58 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1522973280390 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "bypassControl.v(66) " "Verilog HDL Instantiation warning at bypassControl.v(66): instance has no name" {  } { { "bypassControl.v" "" { Text "C:/Users/Student/Pacman/bypassControl.v" 66 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1522973280390 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "bypassControl.v(67) " "Verilog HDL Instantiation warning at bypassControl.v(67): instance has no name" {  } { { "bypassControl.v" "" { Text "C:/Users/Student/Pacman/bypassControl.v" 67 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1522973280390 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "bypassControl.v(68) " "Verilog HDL Instantiation warning at bypassControl.v(68): instance has no name" {  } { { "bypassControl.v" "" { Text "C:/Users/Student/Pacman/bypassControl.v" 68 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1522973280390 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "bypassControl.v(69) " "Verilog HDL Instantiation warning at bypassControl.v(69): instance has no name" {  } { { "bypassControl.v" "" { Text "C:/Users/Student/Pacman/bypassControl.v" 69 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1522973280390 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "bypassControl.v(70) " "Verilog HDL Instantiation warning at bypassControl.v(70): instance has no name" {  } { { "bypassControl.v" "" { Text "C:/Users/Student/Pacman/bypassControl.v" 70 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1522973280390 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "bypassControl.v(76) " "Verilog HDL Instantiation warning at bypassControl.v(76): instance has no name" {  } { { "bypassControl.v" "" { Text "C:/Users/Student/Pacman/bypassControl.v" 76 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1522973280390 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "bypassControl.v(83) " "Verilog HDL Instantiation warning at bypassControl.v(83): instance has no name" {  } { { "bypassControl.v" "" { Text "C:/Users/Student/Pacman/bypassControl.v" 83 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1522973280390 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "bypassControl.v(85) " "Verilog HDL Instantiation warning at bypassControl.v(85): instance has no name" {  } { { "bypassControl.v" "" { Text "C:/Users/Student/Pacman/bypassControl.v" 85 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1522973280390 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "bypassControl.v(87) " "Verilog HDL Instantiation warning at bypassControl.v(87): instance has no name" {  } { { "bypassControl.v" "" { Text "C:/Users/Student/Pacman/bypassControl.v" 87 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1522973280390 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "bypassControl.v(97) " "Verilog HDL Instantiation warning at bypassControl.v(97): instance has no name" {  } { { "bypassControl.v" "" { Text "C:/Users/Student/Pacman/bypassControl.v" 97 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1522973280390 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "bypassControl.v(99) " "Verilog HDL Instantiation warning at bypassControl.v(99): instance has no name" {  } { { "bypassControl.v" "" { Text "C:/Users/Student/Pacman/bypassControl.v" 99 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1522973280390 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "bypassControl.v(101) " "Verilog HDL Instantiation warning at bypassControl.v(101): instance has no name" {  } { { "bypassControl.v" "" { Text "C:/Users/Student/Pacman/bypassControl.v" 101 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1522973280390 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "processor.v(247) " "Verilog HDL Instantiation warning at processor.v(247): instance has no name" {  } { { "processor.v" "" { Text "C:/Users/Student/Pacman/processor.v" 247 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1522973280392 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "processor.v(434) " "Verilog HDL Instantiation warning at processor.v(434): instance has no name" {  } { { "processor.v" "" { Text "C:/Users/Student/Pacman/processor.v" 434 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1522973280393 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "processor.v(435) " "Verilog HDL Instantiation warning at processor.v(435): instance has no name" {  } { { "processor.v" "" { Text "C:/Users/Student/Pacman/processor.v" 435 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1522973280393 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "processor.v(436) " "Verilog HDL Instantiation warning at processor.v(436): instance has no name" {  } { { "processor.v" "" { Text "C:/Users/Student/Pacman/processor.v" 436 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1522973280393 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "processor.v(438) " "Verilog HDL Instantiation warning at processor.v(438): instance has no name" {  } { { "processor.v" "" { Text "C:/Users/Student/Pacman/processor.v" 438 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1522973280393 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "processor.v(439) " "Verilog HDL Instantiation warning at processor.v(439): instance has no name" {  } { { "processor.v" "" { Text "C:/Users/Student/Pacman/processor.v" 439 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1522973280393 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "processor.v(440) " "Verilog HDL Instantiation warning at processor.v(440): instance has no name" {  } { { "processor.v" "" { Text "C:/Users/Student/Pacman/processor.v" 440 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1522973280393 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "skeleton " "Elaborating entity \"skeleton\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1522973280620 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "debug_data_in skeleton.v(37) " "Output port \"debug_data_in\" at skeleton.v(37) has no driver" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1522973280622 "|skeleton"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "debug_addr skeleton.v(38) " "Output port \"debug_addr\" at skeleton.v(38) has no driver" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1522973280622 "|skeleton"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "seg5 skeleton.v(36) " "Output port \"seg5\" at skeleton.v(36) has no driver" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1522973280622 "|skeleton"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "seg6 skeleton.v(36) " "Output port \"seg6\" at skeleton.v(36) has no driver" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1522973280622 "|skeleton"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC skeleton.v(23) " "Output port \"VGA_SYNC\" at skeleton.v(23) has no driver" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1522973280622 "|skeleton"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_skeleton proc_skeleton:myProcSkeleton " "Elaborating entity \"proc_skeleton\" for hierarchy \"proc_skeleton:myProcSkeleton\"" {  } { { "skeleton.v" "myProcSkeleton" { Text "C:/Users/Student/Pacman/skeleton.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973280623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem proc_skeleton:myProcSkeleton\|imem:my_imem " "Elaborating entity \"imem\" for hierarchy \"proc_skeleton:myProcSkeleton\|imem:my_imem\"" {  } { { "proc_skeleton.v" "my_imem" { Text "C:/Users/Student/Pacman/proc_skeleton.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973280665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram proc_skeleton:myProcSkeleton\|imem:my_imem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"proc_skeleton:myProcSkeleton\|imem:my_imem\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "altsyncram_component" { Text "C:/Users/Student/Pacman/imem.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973280714 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proc_skeleton:myProcSkeleton\|imem:my_imem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"proc_skeleton:myProcSkeleton\|imem:my_imem\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "" { Text "C:/Users/Student/Pacman/imem.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973280715 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proc_skeleton:myProcSkeleton\|imem:my_imem\|altsyncram:altsyncram_component " "Instantiated megafunction \"proc_skeleton:myProcSkeleton\|imem:my_imem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973280716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973280716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973280716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file imem.mif " "Parameter \"init_file\" = \"imem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973280716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973280716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973280716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973280716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973280716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973280716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973280716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973280716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973280716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973280716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973280716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973280716 ""}  } { { "imem.v" "" { Text "C:/Users/Student/Pacman/imem.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1522973280716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ehc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ehc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ehc1 " "Found entity 1: altsyncram_ehc1" {  } { { "db/altsyncram_ehc1.tdf" "" { Text "C:/Users/Student/Pacman/db/altsyncram_ehc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973280769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973280769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ehc1 proc_skeleton:myProcSkeleton\|imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_ehc1:auto_generated " "Elaborating entity \"altsyncram_ehc1\" for hierarchy \"proc_skeleton:myProcSkeleton\|imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_ehc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973280769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem proc_skeleton:myProcSkeleton\|dmem:my_dmem " "Elaborating entity \"dmem\" for hierarchy \"proc_skeleton:myProcSkeleton\|dmem:my_dmem\"" {  } { { "proc_skeleton.v" "my_dmem" { Text "C:/Users/Student/Pacman/proc_skeleton.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973280781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram proc_skeleton:myProcSkeleton\|dmem:my_dmem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"proc_skeleton:myProcSkeleton\|dmem:my_dmem\|altsyncram:altsyncram_component\"" {  } { { "dmem.v" "altsyncram_component" { Text "C:/Users/Student/Pacman/dmem.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973280791 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proc_skeleton:myProcSkeleton\|dmem:my_dmem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"proc_skeleton:myProcSkeleton\|dmem:my_dmem\|altsyncram:altsyncram_component\"" {  } { { "dmem.v" "" { Text "C:/Users/Student/Pacman/dmem.v" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973280792 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proc_skeleton:myProcSkeleton\|dmem:my_dmem\|altsyncram:altsyncram_component " "Instantiated megafunction \"proc_skeleton:myProcSkeleton\|dmem:my_dmem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973280792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973280792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973280792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973280792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973280792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973280792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../dmem.mif " "Parameter \"init_file\" = \"../dmem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973280792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973280792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973280792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973280792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973280792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973280792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973280792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973280792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973280792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973280792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973280792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973280792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973280792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973280792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973280792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973280792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973280792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973280792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973280792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973280792 ""}  } { { "dmem.v" "" { Text "C:/Users/Student/Pacman/dmem.v" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1522973280792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kke2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kke2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kke2 " "Found entity 1: altsyncram_kke2" {  } { { "db/altsyncram_kke2.tdf" "" { Text "C:/Users/Student/Pacman/db/altsyncram_kke2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973280847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973280847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kke2 proc_skeleton:myProcSkeleton\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_kke2:auto_generated " "Elaborating entity \"altsyncram_kke2\" for hierarchy \"proc_skeleton:myProcSkeleton\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_kke2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973280847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile proc_skeleton:myProcSkeleton\|regfile:my_regfile " "Elaborating entity \"regfile\" for hierarchy \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\"" {  } { { "proc_skeleton.v" "my_regfile" { Text "C:/Users/Student/Pacman/proc_skeleton.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973280851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder5_32 proc_skeleton:myProcSkeleton\|regfile:my_regfile\|decoder5_32:dec " "Elaborating entity \"decoder5_32\" for hierarchy \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|decoder5_32:dec\"" {  } { { "regfile.v" "dec" { Text "C:/Users/Student/Pacman/regfile.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973280857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder4_16 proc_skeleton:myProcSkeleton\|regfile:my_regfile\|decoder5_32:dec\|decoder4_16:d0 " "Elaborating entity \"decoder4_16\" for hierarchy \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|decoder5_32:dec\|decoder4_16:d0\"" {  } { { "decoder5_32.v" "d0" { Text "C:/Users/Student/Pacman/decoder5_32.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973280859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder3_8 proc_skeleton:myProcSkeleton\|regfile:my_regfile\|decoder5_32:dec\|decoder4_16:d0\|decoder3_8:d0 " "Elaborating entity \"decoder3_8\" for hierarchy \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|decoder5_32:dec\|decoder4_16:d0\|decoder3_8:d0\"" {  } { { "decoder4_16.v" "d0" { Text "C:/Users/Student/Pacman/decoder4_16.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973280860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder2_4 proc_skeleton:myProcSkeleton\|regfile:my_regfile\|decoder5_32:dec\|decoder4_16:d0\|decoder3_8:d0\|decoder2_4:d0 " "Elaborating entity \"decoder2_4\" for hierarchy \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|decoder5_32:dec\|decoder4_16:d0\|decoder3_8:d0\|decoder2_4:d0\"" {  } { { "decoder3_8.v" "d0" { Text "C:/Users/Student/Pacman/decoder3_8.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973280861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32_1 proc_skeleton:myProcSkeleton\|regfile:my_regfile\|mux32_1:muxA " "Elaborating entity \"mux32_1\" for hierarchy \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|mux32_1:muxA\"" {  } { { "regfile.v" "muxA" { Text "C:/Users/Student/Pacman/regfile.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973280868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux16_1 proc_skeleton:myProcSkeleton\|regfile:my_regfile\|mux32_1:muxA\|mux16_1:m1 " "Elaborating entity \"mux16_1\" for hierarchy \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|mux32_1:muxA\|mux16_1:m1\"" {  } { { "mux32_1.v" "m1" { Text "C:/Users/Student/Pacman/mux32_1.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973280872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8_1 proc_skeleton:myProcSkeleton\|regfile:my_regfile\|mux32_1:muxA\|mux16_1:m1\|mux8_1:m1 " "Elaborating entity \"mux8_1\" for hierarchy \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|mux32_1:muxA\|mux16_1:m1\|mux8_1:m1\"" {  } { { "mux16_1.v" "m1" { Text "C:/Users/Student/Pacman/mux16_1.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973280875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_1 proc_skeleton:myProcSkeleton\|regfile:my_regfile\|mux32_1:muxA\|mux16_1:m1\|mux8_1:m1\|mux4_1:m1 " "Elaborating entity \"mux4_1\" for hierarchy \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|mux32_1:muxA\|mux16_1:m1\|mux8_1:m1\|mux4_1:m1\"" {  } { { "mux8_1.v" "m1" { Text "C:/Users/Student/Pacman/mux8_1.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973280878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 proc_skeleton:myProcSkeleton\|regfile:my_regfile\|mux32_1:muxA\|mux16_1:m1\|mux8_1:m1\|mux4_1:m1\|mux2_1:m1 " "Elaborating entity \"mux2_1\" for hierarchy \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|mux32_1:muxA\|mux16_1:m1\|mux8_1:m1\|mux4_1:m1\|mux2_1:m1\"" {  } { { "mux4_1.v" "m1" { Text "C:/Users/Student/Pacman/mux4_1.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973280879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_module proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0 " "Elaborating entity \"register_module\" for hierarchy \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\"" {  } { { "regfile.v" "register0" { Text "C:/Users/Student/Pacman/regfile.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973280935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff_module proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|dff_module:DFF_generate\[0\].DFF " "Elaborating entity \"dff_module\" for hierarchy \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|dff_module:DFF_generate\[0\].DFF\"" {  } { { "register_module.v" "DFF_generate\[0\].DFF" { Text "C:/Users/Student/Pacman/register_module.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973280937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tri_state proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[0\].tri_states " "Elaborating entity \"tri_state\" for hierarchy \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[0\].tri_states\"" {  } { { "register_module.v" "DFF_generate\[0\].tri_states" { Text "C:/Users/Student/Pacman/register_module.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973280938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor proc_skeleton:myProcSkeleton\|processor:my_processor " "Elaborating entity \"processor\" for hierarchy \"proc_skeleton:myProcSkeleton\|processor:my_processor\"" {  } { { "proc_skeleton.v" "my_processor" { Text "C:/Users/Student/Pacman/proc_skeleton.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973281747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bypassControl proc_skeleton:myProcSkeleton\|processor:my_processor\|bypassControl:BC " "Elaborating entity \"bypassControl\" for hierarchy \"proc_skeleton:myProcSkeleton\|processor:my_processor\|bypassControl:BC\"" {  } { { "processor.v" "BC" { Text "C:/Users/Student/Pacman/processor.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973281753 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "isSu_xmb 0 bypassControl.v(66) " "Net \"isSu_xmb\" at bypassControl.v(66) has no driver or initial value, using a default initial value '0'" {  } { { "bypassControl.v" "" { Text "C:/Users/Student/Pacman/bypassControl.v" 66 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1522973281754 "|skeleton|processor:proc_skeleton|bypassControl:BC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "isEqual_5 proc_skeleton:myProcSkeleton\|processor:my_processor\|bypassControl:BC\|isEqual_5:comb_3 " "Elaborating entity \"isEqual_5\" for hierarchy \"proc_skeleton:myProcSkeleton\|processor:my_processor\|bypassControl:BC\|isEqual_5:comb_3\"" {  } { { "bypassControl.v" "comb_3" { Text "C:/Users/Student/Pacman/bypassControl.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973281755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tri_state5 proc_skeleton:myProcSkeleton\|processor:my_processor\|bypassControl:BC\|tri_state5:comb_56 " "Elaborating entity \"tri_state5\" for hierarchy \"proc_skeleton:myProcSkeleton\|processor:my_processor\|bypassControl:BC\|tri_state5:comb_56\"" {  } { { "bypassControl.v" "comb_56" { Text "C:/Users/Student/Pacman/bypassControl.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973281759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stallControl proc_skeleton:myProcSkeleton\|processor:my_processor\|stallControl:comb_3 " "Elaborating entity \"stallControl\" for hierarchy \"proc_skeleton:myProcSkeleton\|processor:my_processor\|stallControl:comb_3\"" {  } { { "processor.v" "comb_3" { Text "C:/Users/Student/Pacman/processor.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973281764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC proc_skeleton:myProcSkeleton\|processor:my_processor\|PC:pc " "Elaborating entity \"PC\" for hierarchy \"proc_skeleton:myProcSkeleton\|processor:my_processor\|PC:pc\"" {  } { { "processor.v" "pc" { Text "C:/Users/Student/Pacman/processor.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973281766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dflipflop proc_skeleton:myProcSkeleton\|processor:my_processor\|PC:pc\|dflipflop:dffs\[0\] " "Elaborating entity \"dflipflop\" for hierarchy \"proc_skeleton:myProcSkeleton\|processor:my_processor\|PC:pc\|dflipflop:dffs\[0\]\"" {  } { { "PC.v" "dffs\[0\]" { Text "C:/Users/Student/Pacman/PC.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973281768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch " "Elaborating entity \"fetch\" for hierarchy \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\"" {  } { { "processor.v" "Fetch" { Text "C:/Users/Student/Pacman/processor.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973281774 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 fetch.v(15) " "Verilog HDL assignment warning at fetch.v(15): truncated value with size 32 to match size of target (12)" {  } { { "fetch.v" "" { Text "C:/Users/Student/Pacman/fetch.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1522973281775 "|skeleton|processor:proc_skeleton|fetch:Fetch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU " "Elaborating entity \"alu\" for hierarchy \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\"" {  } { { "fetch.v" "ALU" { Text "C:/Users/Student/Pacman/fetch.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973281776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum_32 proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op " "Elaborating entity \"sum_32\" for hierarchy \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\"" {  } { { "alu.v" "sum_op" { Text "C:/Users/Student/Pacman/alu.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973281785 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "8 1 sum_32.v(16) " "Verilog HDL warning at sum_32.v(16): actual bit length 8 differs from formal bit length 1" {  } { { "sum_32.v" "" { Text "C:/Users/Student/Pacman/sum_32.v" 16 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1522973281787 "|skeleton|processor:proc_skeleton|fetch:Fetch|alu:ALU|sum_32:sum_op"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "8 1 sum_32.v(17) " "Verilog HDL warning at sum_32.v(17): actual bit length 8 differs from formal bit length 1" {  } { { "sum_32.v" "" { Text "C:/Users/Student/Pacman/sum_32.v" 17 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1522973281787 "|skeleton|processor:proc_skeleton|fetch:Fetch|alu:ALU|sum_32:sum_op"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "8 1 sum_32.v(23) " "Verilog HDL warning at sum_32.v(23): actual bit length 8 differs from formal bit length 1" {  } { { "sum_32.v" "" { Text "C:/Users/Student/Pacman/sum_32.v" 23 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1522973281787 "|skeleton|processor:proc_skeleton|fetch:Fetch|alu:ALU|sum_32:sum_op"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "8 1 sum_32.v(24) " "Verilog HDL warning at sum_32.v(24): actual bit length 8 differs from formal bit length 1" {  } { { "sum_32.v" "" { Text "C:/Users/Student/Pacman/sum_32.v" 24 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1522973281787 "|skeleton|processor:proc_skeleton|fetch:Fetch|alu:ALU|sum_32:sum_op"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "8 1 sum_32.v(25) " "Verilog HDL warning at sum_32.v(25): actual bit length 8 differs from formal bit length 1" {  } { { "sum_32.v" "" { Text "C:/Users/Student/Pacman/sum_32.v" 25 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1522973281787 "|skeleton|processor:proc_skeleton|fetch:Fetch|alu:ALU|sum_32:sum_op"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "8 1 sum_32.v(31) " "Verilog HDL warning at sum_32.v(31): actual bit length 8 differs from formal bit length 1" {  } { { "sum_32.v" "" { Text "C:/Users/Student/Pacman/sum_32.v" 31 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1522973281787 "|skeleton|processor:proc_skeleton|fetch:Fetch|alu:ALU|sum_32:sum_op"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "8 1 sum_32.v(32) " "Verilog HDL warning at sum_32.v(32): actual bit length 8 differs from formal bit length 1" {  } { { "sum_32.v" "" { Text "C:/Users/Student/Pacman/sum_32.v" 32 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1522973281787 "|skeleton|processor:proc_skeleton|fetch:Fetch|alu:ALU|sum_32:sum_op"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "8 1 sum_32.v(33) " "Verilog HDL warning at sum_32.v(33): actual bit length 8 differs from formal bit length 1" {  } { { "sum_32.v" "" { Text "C:/Users/Student/Pacman/sum_32.v" 33 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1522973281787 "|skeleton|processor:proc_skeleton|fetch:Fetch|alu:ALU|sum_32:sum_op"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "8 1 sum_32.v(34) " "Verilog HDL warning at sum_32.v(34): actual bit length 8 differs from formal bit length 1" {  } { { "sum_32.v" "" { Text "C:/Users/Student/Pacman/sum_32.v" 34 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1522973281787 "|skeleton|processor:proc_skeleton|fetch:Fetch|alu:ALU|sum_32:sum_op"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "8 1 sum_32.v(40) " "Verilog HDL warning at sum_32.v(40): actual bit length 8 differs from formal bit length 1" {  } { { "sum_32.v" "" { Text "C:/Users/Student/Pacman/sum_32.v" 40 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1522973281787 "|skeleton|processor:proc_skeleton|fetch:Fetch|alu:ALU|sum_32:sum_op"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "8 1 sum_32.v(41) " "Verilog HDL warning at sum_32.v(41): actual bit length 8 differs from formal bit length 1" {  } { { "sum_32.v" "" { Text "C:/Users/Student/Pacman/sum_32.v" 41 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1522973281787 "|skeleton|processor:proc_skeleton|fetch:Fetch|alu:ALU|sum_32:sum_op"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "8 1 sum_32.v(42) " "Verilog HDL warning at sum_32.v(42): actual bit length 8 differs from formal bit length 1" {  } { { "sum_32.v" "" { Text "C:/Users/Student/Pacman/sum_32.v" 42 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1522973281787 "|skeleton|processor:proc_skeleton|fetch:Fetch|alu:ALU|sum_32:sum_op"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "8 1 sum_32.v(43) " "Verilog HDL warning at sum_32.v(43): actual bit length 8 differs from formal bit length 1" {  } { { "sum_32.v" "" { Text "C:/Users/Student/Pacman/sum_32.v" 43 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1522973281787 "|skeleton|processor:proc_skeleton|fetch:Fetch|alu:ALU|sum_32:sum_op"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "8 1 sum_32.v(44) " "Verilog HDL warning at sum_32.v(44): actual bit length 8 differs from formal bit length 1" {  } { { "sum_32.v" "" { Text "C:/Users/Student/Pacman/sum_32.v" 44 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1522973281787 "|skeleton|processor:proc_skeleton|fetch:Fetch|alu:ALU|sum_32:sum_op"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum_8 proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|sum_8:sum0 " "Elaborating entity \"sum_8\" for hierarchy \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|sum_8:sum0\"" {  } { { "sum_32.v" "sum0" { Text "C:/Users/Student/Pacman/sum_32.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973281788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum_4la proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|sum_8:sum0\|sum_4la:sum0 " "Elaborating entity \"sum_4la\" for hierarchy \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|sum_8:sum0\|sum_4la:sum0\"" {  } { { "sum_8.v" "sum0" { Text "C:/Users/Student/Pacman/sum_8.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973281789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum_1la proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|sum_8:sum0\|sum_4la:sum0\|sum_1la:sum0 " "Elaborating entity \"sum_1la\" for hierarchy \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|sum_8:sum0\|sum_4la:sum0\|sum_1la:sum0\"" {  } { { "sum_4la.v" "sum0" { Text "C:/Users/Student/Pacman/sum_4la.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973281790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_32 proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|and_32:and_op " "Elaborating entity \"and_32\" for hierarchy \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|and_32:and_op\"" {  } { { "alu.v" "and_op" { Text "C:/Users/Student/Pacman/alu.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973281878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_32 proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|or_32:or_op " "Elaborating entity \"or_32\" for hierarchy \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|or_32:or_op\"" {  } { { "alu.v" "or_op" { Text "C:/Users/Student/Pacman/alu.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973281880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll_32 proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sll_32:sll_op " "Elaborating entity \"sll_32\" for hierarchy \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sll_32:sll_op\"" {  } { { "alu.v" "sll_op" { Text "C:/Users/Student/Pacman/alu.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973281882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll_16 proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sll_32:sll_op\|sll_16:sll16 " "Elaborating entity \"sll_16\" for hierarchy \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sll_32:sll_op\|sll_16:sll16\"" {  } { { "sll_32.v" "sll16" { Text "C:/Users/Student/Pacman/sll_32.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973281884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll_8 proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sll_32:sll_op\|sll_8:sll8 " "Elaborating entity \"sll_8\" for hierarchy \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sll_32:sll_op\|sll_8:sll8\"" {  } { { "sll_32.v" "sll8" { Text "C:/Users/Student/Pacman/sll_32.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973281886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll_4 proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sll_32:sll_op\|sll_4:sll4 " "Elaborating entity \"sll_4\" for hierarchy \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sll_32:sll_op\|sll_4:sll4\"" {  } { { "sll_32.v" "sll4" { Text "C:/Users/Student/Pacman/sll_32.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973281888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll_2 proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sll_32:sll_op\|sll_2:sll2 " "Elaborating entity \"sll_2\" for hierarchy \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sll_32:sll_op\|sll_2:sll2\"" {  } { { "sll_32.v" "sll2" { Text "C:/Users/Student/Pacman/sll_32.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973281890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll_1 proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sll_32:sll_op\|sll_1:sll1 " "Elaborating entity \"sll_1\" for hierarchy \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sll_32:sll_op\|sll_1:sll1\"" {  } { { "sll_32.v" "sll1" { Text "C:/Users/Student/Pacman/sll_32.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973281892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sra_32 proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sra_32:sra_op " "Elaborating entity \"sra_32\" for hierarchy \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sra_32:sra_op\"" {  } { { "alu.v" "sra_op" { Text "C:/Users/Student/Pacman/alu.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973281895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sra_16 proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sra_32:sra_op\|sra_16:sra16 " "Elaborating entity \"sra_16\" for hierarchy \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sra_32:sra_op\|sra_16:sra16\"" {  } { { "sra_32.v" "sra16" { Text "C:/Users/Student/Pacman/sra_32.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973281897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sra_8 proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sra_32:sra_op\|sra_8:sra8 " "Elaborating entity \"sra_8\" for hierarchy \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sra_32:sra_op\|sra_8:sra8\"" {  } { { "sra_32.v" "sra8" { Text "C:/Users/Student/Pacman/sra_32.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973281899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sra_4 proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sra_32:sra_op\|sra_4:sra4 " "Elaborating entity \"sra_4\" for hierarchy \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sra_32:sra_op\|sra_4:sra4\"" {  } { { "sra_32.v" "sra4" { Text "C:/Users/Student/Pacman/sra_32.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973281900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sra_2 proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sra_32:sra_op\|sra_2:sra2 " "Elaborating entity \"sra_2\" for hierarchy \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sra_32:sra_op\|sra_2:sra2\"" {  } { { "sra_32.v" "sra2" { Text "C:/Users/Student/Pacman/sra_32.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973281902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sra_1 proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sra_32:sra_op\|sra_1:sra1 " "Elaborating entity \"sra_1\" for hierarchy \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sra_32:sra_op\|sra_1:sra1\"" {  } { { "sra_32.v" "sra1" { Text "C:/Users/Student/Pacman/sra_32.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973281904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "F_D proc_skeleton:myProcSkeleton\|processor:my_processor\|F_D:f_d " "Elaborating entity \"F_D\" for hierarchy \"proc_skeleton:myProcSkeleton\|processor:my_processor\|F_D:f_d\"" {  } { { "processor.v" "f_d" { Text "C:/Users/Student/Pacman/processor.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973281906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode proc_skeleton:myProcSkeleton\|processor:my_processor\|decode:Decode " "Elaborating entity \"decode\" for hierarchy \"proc_skeleton:myProcSkeleton\|processor:my_processor\|decode:Decode\"" {  } { { "processor.v" "Decode" { Text "C:/Users/Student/Pacman/processor.v" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973281927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_decoder proc_skeleton:myProcSkeleton\|processor:my_processor\|decode:Decode\|instr_decoder:ID " "Elaborating entity \"instr_decoder\" for hierarchy \"proc_skeleton:myProcSkeleton\|processor:my_processor\|decode:Decode\|instr_decoder:ID\"" {  } { { "decode.v" "ID" { Text "C:/Users/Student/Pacman/decode.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973281929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signExtend17_32 proc_skeleton:myProcSkeleton\|processor:my_processor\|decode:Decode\|instr_decoder:ID\|signExtend17_32:SE " "Elaborating entity \"signExtend17_32\" for hierarchy \"proc_skeleton:myProcSkeleton\|processor:my_processor\|decode:Decode\|instr_decoder:ID\|signExtend17_32:SE\"" {  } { { "instr_decoder.v" "SE" { Text "C:/Users/Student/Pacman/instr_decoder.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973281931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_X proc_skeleton:myProcSkeleton\|processor:my_processor\|D_X:d_x " "Elaborating entity \"D_X\" for hierarchy \"proc_skeleton:myProcSkeleton\|processor:my_processor\|D_X:d_x\"" {  } { { "processor.v" "d_x" { Text "C:/Users/Student/Pacman/processor.v" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973281941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tri_state32 proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:comb_232 " "Elaborating entity \"tri_state32\" for hierarchy \"proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:comb_232\"" {  } { { "processor.v" "comb_232" { Text "C:/Users/Student/Pacman/processor.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973282019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "execute proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute " "Elaborating entity \"execute\" for hierarchy \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\"" {  } { { "processor.v" "Execute" { Text "C:/Users/Student/Pacman/processor.v" 506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973282022 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PC_exc execute.v(74) " "Verilog HDL or VHDL warning at execute.v(74): object \"PC_exc\" assigned a value but never read" {  } { { "execute.v" "" { Text "C:/Users/Student/Pacman/execute.v" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1522973282025 "|skeleton|processor:proc_skeleton|execute:Execute"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multdiv_cycles proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc " "Elaborating entity \"multdiv_cycles\" for hierarchy \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\"" {  } { { "execute.v" "mdc" { Text "C:/Users/Student/Pacman/execute.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973282249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multdiv proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD " "Elaborating entity \"multdiv\" for hierarchy \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\"" {  } { { "multdiv_cycles.v" "MD" { Text "C:/Users/Student/Pacman/multdiv_cycles.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973282284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier " "Elaborating entity \"mult\" for hierarchy \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\"" {  } { { "multdiv.v" "multiplier" { Text "C:/Users/Student/Pacman/multdiv.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973282286 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "result_64_bit mult.v(39) " "Verilog HDL or VHDL warning at mult.v(39): object \"result_64_bit\" assigned a value but never read" {  } { { "mult.v" "" { Text "C:/Users/Student/Pacman/mult.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1522973282288 "|skeleton|processor:proc_skeleton|execute:Execute|multdiv_cycles:mdc|multdiv:MD|mult:multiplier"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sla_1 proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla " "Elaborating entity \"sla_1\" for hierarchy \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\"" {  } { { "mult.v" "sla" { Text "C:/Users/Student/Pacman/mult.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973282441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "productReg proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|productReg:prod " "Elaborating entity \"productReg\" for hierarchy \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|productReg:prod\"" {  } { { "mult.v" "prod" { Text "C:/Users/Student/Pacman/mult.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973282597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sra64_2 proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sra64_2:sra " "Elaborating entity \"sra64_2\" for hierarchy \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sra64_2:sra\"" {  } { { "mult.v" "sra" { Text "C:/Users/Student/Pacman/mult.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973282640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_control proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control " "Elaborating entity \"mult_control\" for hierarchy \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\"" {  } { { "mult.v" "control" { Text "C:/Users/Student/Pacman/mult.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973282642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider " "Elaborating entity \"div\" for hierarchy \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\"" {  } { { "multdiv.v" "divider" { Text "C:/Users/Student/Pacman/multdiv.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973282966 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "adder_in_upper div.v(59) " "Verilog HDL or VHDL warning at div.v(59): object \"adder_in_upper\" assigned a value but never read" {  } { { "div.v" "" { Text "C:/Users/Student/Pacman/div.v" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1522973282968 "|skeleton|processor:proc_skeleton|execute:Execute|multdiv_cycles:mdc|multdiv:MD|div:divider"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "adder_in_lower div.v(60) " "Verilog HDL or VHDL warning at div.v(60): object \"adder_in_lower\" assigned a value but never read" {  } { { "div.v" "" { Text "C:/Users/Student/Pacman/div.v" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1522973282968 "|skeleton|processor:proc_skeleton|execute:Execute|multdiv_cycles:mdc|multdiv:MD|div:divider"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 div.v(59) " "Verilog HDL assignment warning at div.v(59): truncated value with size 32 to match size of target (1)" {  } { { "div.v" "" { Text "C:/Users/Student/Pacman/div.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1522973282968 "|skeleton|processor:proc_skeleton|execute:Execute|multdiv_cycles:mdc|multdiv:MD|div:divider"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 div.v(60) " "Verilog HDL assignment warning at div.v(60): truncated value with size 32 to match size of target (1)" {  } { { "div.v" "" { Text "C:/Users/Student/Pacman/div.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1522973282968 "|skeleton|processor:proc_skeleton|execute:Execute|multdiv_cycles:mdc|multdiv:MD|div:divider"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RQBreg proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|RQBreg:RQB " "Elaborating entity \"RQBreg\" for hierarchy \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|RQBreg:RQB\"" {  } { { "div.v" "RQB" { Text "C:/Users/Student/Pacman/div.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973283421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sla64_1 proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|sla64_1:sla " "Elaborating entity \"sla64_1\" for hierarchy \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|sla64_1:sla\"" {  } { { "div.v" "sla" { Text "C:/Users/Student/Pacman/div.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973283464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_control proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div " "Elaborating entity \"div_control\" for hierarchy \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\"" {  } { { "div.v" "div" { Text "C:/Users/Student/Pacman/div.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973283466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "isEqual_6 proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|isEqual_6:comb_10 " "Elaborating entity \"isEqual_6\" for hierarchy \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|isEqual_6:comb_10\"" {  } { { "div_control.v" "comb_10" { Text "C:/Users/Student/Pacman/div_control.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973283471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tri_state12 proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state12:tri_12 " "Elaborating entity \"tri_state12\" for hierarchy \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state12:tri_12\"" {  } { { "execute.v" "tri_12" { Text "C:/Users/Student/Pacman/execute.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973284028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "X_M proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m " "Elaborating entity \"X_M\" for hierarchy \"proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\"" {  } { { "processor.v" "x_m" { Text "C:/Users/Student/Pacman/processor.v" 559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973284032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory proc_skeleton:myProcSkeleton\|processor:my_processor\|memory:Memory " "Elaborating entity \"memory\" for hierarchy \"proc_skeleton:myProcSkeleton\|processor:my_processor\|memory:Memory\"" {  } { { "processor.v" "Memory" { Text "C:/Users/Student/Pacman/processor.v" 620 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973284082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M_W proc_skeleton:myProcSkeleton\|processor:my_processor\|M_W:m_w " "Elaborating entity \"M_W\" for hierarchy \"proc_skeleton:myProcSkeleton\|processor:my_processor\|M_W:m_w\"" {  } { { "processor.v" "m_w" { Text "C:/Users/Student/Pacman/processor.v" 673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973284084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "writeback proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack " "Elaborating entity \"writeback\" for hierarchy \"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\"" {  } { { "processor.v" "WriteBack" { Text "C:/Users/Student/Pacman/processor.v" 704 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973284134 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "exc_reg2write writeback.v(25) " "Verilog HDL or VHDL warning at writeback.v(25): object \"exc_reg2write\" assigned a value but never read" {  } { { "writeback.v" "" { Text "C:/Users/Student/Pacman/writeback.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1522973284135 "|skeleton|processor:proc_skeleton|writeback:WriteBack"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 1 writeback.v(25) " "Verilog HDL assignment warning at writeback.v(25): truncated value with size 5 to match size of target (1)" {  } { { "writeback.v" "" { Text "C:/Users/Student/Pacman/writeback.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1522973284135 "|skeleton|processor:proc_skeleton|writeback:WriteBack"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_Interface PS2_Interface:myps2 " "Elaborating entity \"PS2_Interface\" for hierarchy \"PS2_Interface:myps2\"" {  } { { "skeleton.v" "myps2" { Text "C:/Users/Student/Pacman/skeleton.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973284139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_Controller PS2_Interface:myps2\|PS2_Controller:PS2 " "Elaborating entity \"PS2_Controller\" for hierarchy \"PS2_Interface:myps2\|PS2_Controller:PS2\"" {  } { { "PS2_Interface.v" "PS2" { Text "C:/Users/Student/Pacman/PS2_Interface.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973284140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Data_In PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In " "Elaborating entity \"Altera_UP_PS2_Data_In\" for hierarchy \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\"" {  } { { "PS2_Controller.v" "PS2_Data_In" { Text "C:/Users/Student/Pacman/PS2_Controller.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973284142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Command_Out PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out " "Elaborating entity \"Altera_UP_PS2_Command_Out\" for hierarchy \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\"" {  } { { "PS2_Controller.v" "PS2_Command_Out" { Text "C:/Users/Student/Pacman/PS2_Controller.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973284143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd lcd:mylcd " "Elaborating entity \"lcd\" for hierarchy \"lcd:mylcd\"" {  } { { "skeleton.v" "mylcd" { Text "C:/Users/Student/Pacman/skeleton.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973284146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hexadecimal_To_Seven_Segment Hexadecimal_To_Seven_Segment:hex1 " "Elaborating entity \"Hexadecimal_To_Seven_Segment\" for hierarchy \"Hexadecimal_To_Seven_Segment:hex1\"" {  } { { "skeleton.v" "hex1" { Text "C:/Users/Student/Pacman/skeleton.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973284150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:r0 " "Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:r0\"" {  } { { "skeleton.v" "r0" { Text "C:/Users/Student/Pacman/skeleton.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973284154 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Reset_Delay.v(10) " "Verilog HDL assignment warning at Reset_Delay.v(10): truncated value with size 32 to match size of target (20)" {  } { { "Reset_Delay.v" "" { Text "C:/Users/Student/Pacman/Reset_Delay.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1522973284154 "|skeleton|Reset_Delay:r0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Audio_PLL VGA_Audio_PLL:p1 " "Elaborating entity \"VGA_Audio_PLL\" for hierarchy \"VGA_Audio_PLL:p1\"" {  } { { "skeleton.v" "p1" { Text "C:/Users/Student/Pacman/skeleton.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973284155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll VGA_Audio_PLL:p1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"VGA_Audio_PLL:p1\|altpll:altpll_component\"" {  } { { "VGA_Audio_PLL.v" "altpll_component" { Text "C:/Users/Student/Pacman/VGA_Audio_PLL.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973284194 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Audio_PLL:p1\|altpll:altpll_component " "Elaborated megafunction instantiation \"VGA_Audio_PLL:p1\|altpll:altpll_component\"" {  } { { "VGA_Audio_PLL.v" "" { Text "C:/Users/Student/Pacman/VGA_Audio_PLL.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973284195 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Audio_PLL:p1\|altpll:altpll_component " "Instantiated megafunction \"VGA_Audio_PLL:p1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2000000 " "Parameter \"clk0_divide_by\" = \"2000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973284196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973284196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973284196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973284196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 500 " "Parameter \"clk1_divide_by\" = \"500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973284196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973284196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 181 " "Parameter \"clk1_multiply_by\" = \"181\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973284196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973284196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973284196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973284196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973284196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973284196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973284196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973284196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973284196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973284196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973284196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973284196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973284196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973284196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973284196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973284196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973284196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973284196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973284196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973284196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973284196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973284196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973284196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973284196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973284196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973284196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973284196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973284196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973284196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973284196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973284196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973284196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973284196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973284196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973284196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973284196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973284196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973284196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973284196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973284196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973284196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973284196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973284196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973284196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973284196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973284196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973284196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973284196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973284196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973284196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973284196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973284196 ""}  } { { "VGA_Audio_PLL.v" "" { Text "C:/Users/Student/Pacman/VGA_Audio_PLL.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1522973284196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vga_ins " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vga_ins\"" {  } { { "skeleton.v" "vga_ins" { Text "C:/Users/Student/Pacman/skeleton.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973284199 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(50) " "Verilog HDL assignment warning at vga_controller.v(50): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Pacman/vga_controller.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1522973284200 "|skeleton|vga_controller:vga_ins"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_sync_generator vga_controller:vga_ins\|video_sync_generator:LTM_ins " "Elaborating entity \"video_sync_generator\" for hierarchy \"vga_controller:vga_ins\|video_sync_generator:LTM_ins\"" {  } { { "vga_controller.v" "LTM_ins" { Text "C:/Users/Student/Pacman/vga_controller.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973284201 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 video_sync_generator.v(77) " "Verilog HDL assignment warning at video_sync_generator.v(77): truncated value with size 32 to match size of target (10)" {  } { { "video_sync_generator.v" "" { Text "C:/Users/Student/Pacman/video_sync_generator.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1522973284202 "|skeleton|vga_controller:vga_ins|video_sync_generator:LTM_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 video_sync_generator.v(80) " "Verilog HDL assignment warning at video_sync_generator.v(80): truncated value with size 32 to match size of target (11)" {  } { { "video_sync_generator.v" "" { Text "C:/Users/Student/Pacman/video_sync_generator.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1522973284202 "|skeleton|vga_controller:vga_ins|video_sync_generator:LTM_ins"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "img_data vga_controller:vga_ins\|img_data:img_data_inst " "Elaborating entity \"img_data\" for hierarchy \"vga_controller:vga_ins\|img_data:img_data_inst\"" {  } { { "vga_controller.v" "img_data_inst" { Text "C:/Users/Student/Pacman/vga_controller.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973284202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\"" {  } { { "img_data.v" "altsyncram_component" { Text "C:/Users/Student/Pacman/img_data.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973284210 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\"" {  } { { "img_data.v" "" { Text "C:/Users/Student/Pacman/img_data.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973284211 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973284211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973284211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973284211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file image_data.mif " "Parameter \"init_file\" = \"image_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973284211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973284211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973284211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973284211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 307200 " "Parameter \"numwords_a\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973284211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973284211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973284211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973284211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973284211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973284211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973284211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973284211 ""}  } { { "img_data.v" "" { Text "C:/Users/Student/Pacman/img_data.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1522973284211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fcc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fcc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fcc1 " "Found entity 1: altsyncram_fcc1" {  } { { "db/altsyncram_fcc1.tdf" "" { Text "C:/Users/Student/Pacman/db/altsyncram_fcc1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973284300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973284300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fcc1 vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_fcc1:auto_generated " "Elaborating entity \"altsyncram_fcc1\" for hierarchy \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_fcc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973284301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_aaa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_aaa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_aaa " "Found entity 1: decode_aaa" {  } { { "db/decode_aaa.tdf" "" { Text "C:/Users/Student/Pacman/db/decode_aaa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973284355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973284355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_aaa vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_fcc1:auto_generated\|decode_aaa:rden_decode " "Elaborating entity \"decode_aaa\" for hierarchy \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_fcc1:auto_generated\|decode_aaa:rden_decode\"" {  } { { "db/altsyncram_fcc1.tdf" "rden_decode" { Text "C:/Users/Student/Pacman/db/altsyncram_fcc1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973284355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_1pb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_1pb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1pb " "Found entity 1: mux_1pb" {  } { { "db/mux_1pb.tdf" "" { Text "C:/Users/Student/Pacman/db/mux_1pb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973284426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973284426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1pb vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_fcc1:auto_generated\|mux_1pb:mux2 " "Elaborating entity \"mux_1pb\" for hierarchy \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_fcc1:auto_generated\|mux_1pb:mux2\"" {  } { { "db/altsyncram_fcc1.tdf" "mux2" { Text "C:/Users/Student/Pacman/db/altsyncram_fcc1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973284427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addrConverter vga_controller:vga_ins\|addrConverter:myAddrConverter " "Elaborating entity \"addrConverter\" for hierarchy \"vga_controller:vga_ins\|addrConverter:myAddrConverter\"" {  } { { "vga_controller.v" "myAddrConverter" { Text "C:/Users/Student/Pacman/vga_controller.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973284463 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "19 9 vga_controller.v(173) " "Verilog HDL assignment warning at vga_controller.v(173): truncated value with size 19 to match size of target (9)" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Pacman/vga_controller.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1522973284464 "|skeleton|vga_controller:vga_ins|addrConverter:myAddrConverter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "19 10 vga_controller.v(174) " "Verilog HDL assignment warning at vga_controller.v(174): truncated value with size 19 to match size of target (10)" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Pacman/vga_controller.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1522973284464 "|skeleton|vga_controller:vga_ins|addrConverter:myAddrConverter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "img_index vga_controller:vga_ins\|img_index:img_index_inst " "Elaborating entity \"img_index\" for hierarchy \"vga_controller:vga_ins\|img_index:img_index_inst\"" {  } { { "vga_controller.v" "img_index_inst" { Text "C:/Users/Student/Pacman/vga_controller.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973284465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\"" {  } { { "img_index.v" "altsyncram_component" { Text "C:/Users/Student/Pacman/img_index.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973284471 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\"" {  } { { "img_index.v" "" { Text "C:/Users/Student/Pacman/img_index.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973284472 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973284472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973284472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973284472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file color_data.mif " "Parameter \"init_file\" = \"color_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973284472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973284472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973284472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973284472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973284472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973284472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973284472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973284472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973284472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973284472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973284472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973284472 ""}  } { { "img_index.v" "" { Text "C:/Users/Student/Pacman/img_index.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1522973284472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o8c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o8c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o8c1 " "Found entity 1: altsyncram_o8c1" {  } { { "db/altsyncram_o8c1.tdf" "" { Text "C:/Users/Student/Pacman/db/altsyncram_o8c1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973284523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973284523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_o8c1 vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_o8c1:auto_generated " "Elaborating entity \"altsyncram_o8c1\" for hierarchy \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_o8c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973284524 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux3_1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux3_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux3_1" { Text "C:/Users/Student/Pacman/sum_32.v" 39 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973285978 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux3_1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux3_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux3_1" { Text "C:/Users/Student/Pacman/sum_32.v" 39 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973285978 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux3_1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux3_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux3_1" { Text "C:/Users/Student/Pacman/sum_32.v" 39 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973285979 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux3_0 16 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux3_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux3_0" { Text "C:/Users/Student/Pacman/sum_32.v" 38 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973285979 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux3_0 16 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux3_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux3_0" { Text "C:/Users/Student/Pacman/sum_32.v" 38 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973285979 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux3_0 8 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux3_0\" is connected to a signal of width 8. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux3_0" { Text "C:/Users/Student/Pacman/sum_32.v" 38 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973285979 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973285979 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973285979 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973285979 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973285980 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973285980 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973285980 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum3_1 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum3_1\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_1" { Text "C:/Users/Student/Pacman/sum_32.v" 37 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973285981 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum3_1 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum3_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_1" { Text "C:/Users/Student/Pacman/sum_32.v" 37 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973285981 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum3_1 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum3_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_1" { Text "C:/Users/Student/Pacman/sum_32.v" 37 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973285981 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973285981 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973285981 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973285982 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973285982 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973285982 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973285982 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum3_0 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum3_0\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_0" { Text "C:/Users/Student/Pacman/sum_32.v" 36 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973285983 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum3_0 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum3_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_0" { Text "C:/Users/Student/Pacman/sum_32.v" 36 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973285983 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum3_0 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum3_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_0" { Text "C:/Users/Student/Pacman/sum_32.v" 36 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973285983 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux2_1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux2_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux2_1" { Text "C:/Users/Student/Pacman/sum_32.v" 30 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973285983 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux2_1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux2_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux2_1" { Text "C:/Users/Student/Pacman/sum_32.v" 30 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973285983 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux2_1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux2_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux2_1" { Text "C:/Users/Student/Pacman/sum_32.v" 30 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973285984 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux2_0 16 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux2_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux2_0" { Text "C:/Users/Student/Pacman/sum_32.v" 29 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973285984 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux2_0 16 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux2_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux2_0" { Text "C:/Users/Student/Pacman/sum_32.v" 29 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973285984 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux2_0 8 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux2_0\" is connected to a signal of width 8. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux2_0" { Text "C:/Users/Student/Pacman/sum_32.v" 29 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973285984 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973285984 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973285984 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973285984 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973285985 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973285985 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973285985 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum2_1 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum2_1\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_1" { Text "C:/Users/Student/Pacman/sum_32.v" 28 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973285986 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum2_1 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum2_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_1" { Text "C:/Users/Student/Pacman/sum_32.v" 28 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973285986 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum2_1 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum2_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_1" { Text "C:/Users/Student/Pacman/sum_32.v" 28 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973285986 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973285986 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973285986 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973285987 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973285987 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973285987 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973285987 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum2_0 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum2_0\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_0" { Text "C:/Users/Student/Pacman/sum_32.v" 27 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973285988 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum2_0 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum2_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_0" { Text "C:/Users/Student/Pacman/sum_32.v" 27 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973285988 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum2_0 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum2_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_0" { Text "C:/Users/Student/Pacman/sum_32.v" 27 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973285988 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1_1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux1_1" { Text "C:/Users/Student/Pacman/sum_32.v" 22 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973285988 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1_1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux1_1" { Text "C:/Users/Student/Pacman/sum_32.v" 22 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973285989 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1_1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux1_1" { Text "C:/Users/Student/Pacman/sum_32.v" 22 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973285989 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1_0 16 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux1_0" { Text "C:/Users/Student/Pacman/sum_32.v" 21 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973285989 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1_0 16 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux1_0" { Text "C:/Users/Student/Pacman/sum_32.v" 21 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973285989 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1_0 8 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1_0\" is connected to a signal of width 8. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux1_0" { Text "C:/Users/Student/Pacman/sum_32.v" 21 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973285989 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973285989 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973285989 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973285990 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973285990 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973285990 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973285990 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum1_1 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum1_1\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_1" { Text "C:/Users/Student/Pacman/sum_32.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973285991 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum1_1 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum1_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_1" { Text "C:/Users/Student/Pacman/sum_32.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973285992 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum1_1 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum1_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_1" { Text "C:/Users/Student/Pacman/sum_32.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973285992 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973285992 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973285992 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973285992 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973285993 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973285993 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973285993 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum1_0 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum1_0\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_0" { Text "C:/Users/Student/Pacman/sum_32.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973285994 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum1_0 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum1_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_0" { Text "C:/Users/Student/Pacman/sum_32.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973285994 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum1_0 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum1_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_0" { Text "C:/Users/Student/Pacman/sum_32.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973285994 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973285994 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973285994 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973285995 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973285995 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973285995 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973285995 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum0 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum0" { Text "C:/Users/Student/Pacman/sum_32.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973285996 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum0 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum0" { Text "C:/Users/Student/Pacman/sum_32.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973285996 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973285998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973285998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973285998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973285998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973285998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973285998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973285998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973285998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973285998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973285998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973285998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973285998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973285998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973285998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973285998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973285998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973285998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973285998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973285998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973285998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973285998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973285998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973285998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973285998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973285998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973285998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973285998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973285998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973285998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973285998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973285998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973285998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973285998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973285998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973285998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973285998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973285998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973285998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973285998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973285998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973285998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973285998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973285998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973285998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973285998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973285998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973285998 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973285998 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1522973285998 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286006 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286006 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1522973286006 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux3_1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux3_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux3_1" { Text "C:/Users/Student/Pacman/sum_32.v" 39 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286015 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux3_1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux3_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux3_1" { Text "C:/Users/Student/Pacman/sum_32.v" 39 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286015 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux3_1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux3_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux3_1" { Text "C:/Users/Student/Pacman/sum_32.v" 39 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286015 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux3_0 16 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux3_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux3_0" { Text "C:/Users/Student/Pacman/sum_32.v" 38 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286015 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux3_0 16 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux3_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux3_0" { Text "C:/Users/Student/Pacman/sum_32.v" 38 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286015 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux3_0 8 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux3_0\" is connected to a signal of width 8. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux3_0" { Text "C:/Users/Student/Pacman/sum_32.v" 38 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286015 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286016 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286016 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286016 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286016 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286016 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286016 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum3_1 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum3_1\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_1" { Text "C:/Users/Student/Pacman/sum_32.v" 37 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286017 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum3_1 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum3_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_1" { Text "C:/Users/Student/Pacman/sum_32.v" 37 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286018 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum3_1 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum3_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_1" { Text "C:/Users/Student/Pacman/sum_32.v" 37 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286018 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286018 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286018 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286018 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286018 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286018 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286018 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum3_0 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum3_0\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_0" { Text "C:/Users/Student/Pacman/sum_32.v" 36 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286019 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum3_0 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum3_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_0" { Text "C:/Users/Student/Pacman/sum_32.v" 36 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286020 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum3_0 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum3_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_0" { Text "C:/Users/Student/Pacman/sum_32.v" 36 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286020 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux2_1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux2_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux2_1" { Text "C:/Users/Student/Pacman/sum_32.v" 30 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286020 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux2_1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux2_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux2_1" { Text "C:/Users/Student/Pacman/sum_32.v" 30 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286020 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux2_1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux2_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux2_1" { Text "C:/Users/Student/Pacman/sum_32.v" 30 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286020 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux2_0 16 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux2_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux2_0" { Text "C:/Users/Student/Pacman/sum_32.v" 29 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286020 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux2_0 16 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux2_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux2_0" { Text "C:/Users/Student/Pacman/sum_32.v" 29 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286020 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux2_0 8 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux2_0\" is connected to a signal of width 8. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux2_0" { Text "C:/Users/Student/Pacman/sum_32.v" 29 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286021 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286021 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286021 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286021 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286021 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286021 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286021 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum2_1 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum2_1\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_1" { Text "C:/Users/Student/Pacman/sum_32.v" 28 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286022 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum2_1 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum2_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_1" { Text "C:/Users/Student/Pacman/sum_32.v" 28 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286023 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum2_1 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum2_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_1" { Text "C:/Users/Student/Pacman/sum_32.v" 28 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286023 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286023 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286023 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286023 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286023 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286023 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286024 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum2_0 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum2_0\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_0" { Text "C:/Users/Student/Pacman/sum_32.v" 27 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286025 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum2_0 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum2_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_0" { Text "C:/Users/Student/Pacman/sum_32.v" 27 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286025 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum2_0 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum2_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_0" { Text "C:/Users/Student/Pacman/sum_32.v" 27 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286025 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1_1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux1_1" { Text "C:/Users/Student/Pacman/sum_32.v" 22 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286025 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1_1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux1_1" { Text "C:/Users/Student/Pacman/sum_32.v" 22 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286025 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1_1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux1_1" { Text "C:/Users/Student/Pacman/sum_32.v" 22 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286025 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1_0 16 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux1_0" { Text "C:/Users/Student/Pacman/sum_32.v" 21 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286026 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1_0 16 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux1_0" { Text "C:/Users/Student/Pacman/sum_32.v" 21 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286026 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1_0 8 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1_0\" is connected to a signal of width 8. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux1_0" { Text "C:/Users/Student/Pacman/sum_32.v" 21 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286026 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286026 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286026 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286027 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286027 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286027 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286027 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum1_1 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum1_1\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_1" { Text "C:/Users/Student/Pacman/sum_32.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286028 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum1_1 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum1_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_1" { Text "C:/Users/Student/Pacman/sum_32.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286028 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum1_1 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum1_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_1" { Text "C:/Users/Student/Pacman/sum_32.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286028 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286028 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286029 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286029 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286029 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286029 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286029 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum1_0 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum1_0\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_0" { Text "C:/Users/Student/Pacman/sum_32.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286030 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum1_0 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum1_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_0" { Text "C:/Users/Student/Pacman/sum_32.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286030 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum1_0 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum1_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_0" { Text "C:/Users/Student/Pacman/sum_32.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286030 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286031 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286031 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286031 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286031 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286031 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286031 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum0 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum0" { Text "C:/Users/Student/Pacman/sum_32.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286032 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum0 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum0" { Text "C:/Users/Student/Pacman/sum_32.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286032 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286034 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286034 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286034 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286034 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286034 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286034 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286034 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286034 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286034 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286034 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286034 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286034 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286034 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286034 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286034 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286034 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286034 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286034 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286034 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286034 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286034 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286034 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286034 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286034 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286034 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286034 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286034 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286034 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286034 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286034 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286034 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286034 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286034 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286034 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286034 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286034 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286034 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286034 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286034 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286034 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286034 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286034 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286034 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286034 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286034 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286034 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286034 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286034 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1522973286034 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286042 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1522973286042 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux3_1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux3_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux3_1" { Text "C:/Users/Student/Pacman/sum_32.v" 39 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286053 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux3_1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux3_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux3_1" { Text "C:/Users/Student/Pacman/sum_32.v" 39 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286053 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux3_1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux3_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux3_1" { Text "C:/Users/Student/Pacman/sum_32.v" 39 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286053 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux3_0 16 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux3_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux3_0" { Text "C:/Users/Student/Pacman/sum_32.v" 38 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286053 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux3_0 16 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux3_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux3_0" { Text "C:/Users/Student/Pacman/sum_32.v" 38 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286054 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux3_0 8 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux3_0\" is connected to a signal of width 8. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux3_0" { Text "C:/Users/Student/Pacman/sum_32.v" 38 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286054 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286054 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286054 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286054 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286054 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286054 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286055 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum3_1 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum3_1\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_1" { Text "C:/Users/Student/Pacman/sum_32.v" 37 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286056 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum3_1 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum3_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_1" { Text "C:/Users/Student/Pacman/sum_32.v" 37 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286056 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum3_1 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum3_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_1" { Text "C:/Users/Student/Pacman/sum_32.v" 37 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286056 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286056 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286056 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286057 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286057 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286057 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286057 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum3_0 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum3_0\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_0" { Text "C:/Users/Student/Pacman/sum_32.v" 36 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286058 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum3_0 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum3_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_0" { Text "C:/Users/Student/Pacman/sum_32.v" 36 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286058 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum3_0 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum3_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_0" { Text "C:/Users/Student/Pacman/sum_32.v" 36 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286058 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux2_1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux2_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux2_1" { Text "C:/Users/Student/Pacman/sum_32.v" 30 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286059 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux2_1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux2_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux2_1" { Text "C:/Users/Student/Pacman/sum_32.v" 30 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286059 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux2_1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux2_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux2_1" { Text "C:/Users/Student/Pacman/sum_32.v" 30 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286059 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux2_0 16 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux2_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux2_0" { Text "C:/Users/Student/Pacman/sum_32.v" 29 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286059 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux2_0 16 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux2_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux2_0" { Text "C:/Users/Student/Pacman/sum_32.v" 29 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286059 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux2_0 8 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux2_0\" is connected to a signal of width 8. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux2_0" { Text "C:/Users/Student/Pacman/sum_32.v" 29 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286060 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286060 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286060 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286060 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286060 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286061 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286061 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum2_1 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum2_1\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_1" { Text "C:/Users/Student/Pacman/sum_32.v" 28 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286062 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum2_1 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum2_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_1" { Text "C:/Users/Student/Pacman/sum_32.v" 28 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286062 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum2_1 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum2_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_1" { Text "C:/Users/Student/Pacman/sum_32.v" 28 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286062 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286062 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286062 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286063 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286063 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286063 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286063 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum2_0 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum2_0\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_0" { Text "C:/Users/Student/Pacman/sum_32.v" 27 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286064 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum2_0 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum2_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_0" { Text "C:/Users/Student/Pacman/sum_32.v" 27 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286064 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum2_0 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum2_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_0" { Text "C:/Users/Student/Pacman/sum_32.v" 27 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286064 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1_1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux1_1" { Text "C:/Users/Student/Pacman/sum_32.v" 22 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286065 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1_1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux1_1" { Text "C:/Users/Student/Pacman/sum_32.v" 22 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286065 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1_1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux1_1" { Text "C:/Users/Student/Pacman/sum_32.v" 22 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286065 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1_0 16 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux1_0" { Text "C:/Users/Student/Pacman/sum_32.v" 21 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286065 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1_0 16 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux1_0" { Text "C:/Users/Student/Pacman/sum_32.v" 21 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286065 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1_0 8 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1_0\" is connected to a signal of width 8. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux1_0" { Text "C:/Users/Student/Pacman/sum_32.v" 21 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286065 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286065 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286066 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286066 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286066 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286066 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286066 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum1_1 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum1_1\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_1" { Text "C:/Users/Student/Pacman/sum_32.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286067 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum1_1 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum1_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_1" { Text "C:/Users/Student/Pacman/sum_32.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286067 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum1_1 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum1_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_1" { Text "C:/Users/Student/Pacman/sum_32.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286068 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286068 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286068 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286068 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286068 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286068 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286068 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum1_0 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum1_0\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_0" { Text "C:/Users/Student/Pacman/sum_32.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286070 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum1_0 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum1_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_0" { Text "C:/Users/Student/Pacman/sum_32.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286070 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum1_0 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum1_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_0" { Text "C:/Users/Student/Pacman/sum_32.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286070 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286070 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286070 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286070 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286070 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286071 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286071 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum0 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum0" { Text "C:/Users/Student/Pacman/sum_32.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286072 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum0 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum0" { Text "C:/Users/Student/Pacman/sum_32.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286072 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286074 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286074 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286074 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286074 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286074 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286074 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286074 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286074 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286074 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286074 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286074 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286074 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286074 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286074 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286074 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286074 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286074 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286074 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286074 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286074 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286074 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286074 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286074 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286074 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286074 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286074 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286074 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286074 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286074 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286074 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286074 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286074 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286074 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286074 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286074 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286074 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286074 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286074 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286074 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286074 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286074 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286074 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286074 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286074 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286074 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286074 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286074 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286074 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1522973286074 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286082 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286082 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286082 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286082 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286082 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286082 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286082 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286082 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286082 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286082 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286082 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286082 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286082 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286082 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286082 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286082 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286082 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286082 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286082 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286082 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286082 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286082 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286082 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286082 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286082 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286082 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286082 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286082 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286082 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286082 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286082 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286082 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286082 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286082 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286082 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286082 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286082 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286082 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286082 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286082 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286082 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286082 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286082 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286082 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286082 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286082 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286082 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286082 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1522973286082 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux3_1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux3_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux3_1" { Text "C:/Users/Student/Pacman/sum_32.v" 39 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286092 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux3_1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux3_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux3_1" { Text "C:/Users/Student/Pacman/sum_32.v" 39 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286093 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux3_1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux3_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux3_1" { Text "C:/Users/Student/Pacman/sum_32.v" 39 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286093 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux3_0 16 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux3_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux3_0" { Text "C:/Users/Student/Pacman/sum_32.v" 38 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286093 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux3_0 16 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux3_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux3_0" { Text "C:/Users/Student/Pacman/sum_32.v" 38 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286093 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux3_0 8 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux3_0\" is connected to a signal of width 8. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux3_0" { Text "C:/Users/Student/Pacman/sum_32.v" 38 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286093 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286094 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286094 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286094 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286094 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286094 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286094 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum3_1 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum3_1\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_1" { Text "C:/Users/Student/Pacman/sum_32.v" 37 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286095 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum3_1 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum3_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_1" { Text "C:/Users/Student/Pacman/sum_32.v" 37 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286096 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum3_1 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum3_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_1" { Text "C:/Users/Student/Pacman/sum_32.v" 37 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286096 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286096 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286096 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286096 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286096 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286096 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286097 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum3_0 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum3_0\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_0" { Text "C:/Users/Student/Pacman/sum_32.v" 36 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286098 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum3_0 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum3_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_0" { Text "C:/Users/Student/Pacman/sum_32.v" 36 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286098 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum3_0 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum3_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_0" { Text "C:/Users/Student/Pacman/sum_32.v" 36 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286098 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux2_1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux2_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux2_1" { Text "C:/Users/Student/Pacman/sum_32.v" 30 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286098 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux2_1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux2_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux2_1" { Text "C:/Users/Student/Pacman/sum_32.v" 30 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286098 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux2_1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux2_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux2_1" { Text "C:/Users/Student/Pacman/sum_32.v" 30 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286098 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux2_0 16 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux2_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux2_0" { Text "C:/Users/Student/Pacman/sum_32.v" 29 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286099 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux2_0 16 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux2_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux2_0" { Text "C:/Users/Student/Pacman/sum_32.v" 29 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286099 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux2_0 8 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux2_0\" is connected to a signal of width 8. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux2_0" { Text "C:/Users/Student/Pacman/sum_32.v" 29 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286099 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286099 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286099 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286099 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286100 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286100 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286100 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum2_1 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum2_1\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_1" { Text "C:/Users/Student/Pacman/sum_32.v" 28 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286101 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum2_1 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum2_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_1" { Text "C:/Users/Student/Pacman/sum_32.v" 28 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286101 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum2_1 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum2_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_1" { Text "C:/Users/Student/Pacman/sum_32.v" 28 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286101 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286101 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286101 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286102 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286102 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286102 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286102 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum2_0 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum2_0\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_0" { Text "C:/Users/Student/Pacman/sum_32.v" 27 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286103 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum2_0 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum2_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_0" { Text "C:/Users/Student/Pacman/sum_32.v" 27 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286103 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum2_0 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum2_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_0" { Text "C:/Users/Student/Pacman/sum_32.v" 27 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286103 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1_1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux1_1" { Text "C:/Users/Student/Pacman/sum_32.v" 22 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286104 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1_1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux1_1" { Text "C:/Users/Student/Pacman/sum_32.v" 22 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286104 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1_1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux1_1" { Text "C:/Users/Student/Pacman/sum_32.v" 22 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286104 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1_0 16 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux1_0" { Text "C:/Users/Student/Pacman/sum_32.v" 21 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286104 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1_0 16 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux1_0" { Text "C:/Users/Student/Pacman/sum_32.v" 21 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286104 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1_0 8 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1_0\" is connected to a signal of width 8. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux1_0" { Text "C:/Users/Student/Pacman/sum_32.v" 21 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286104 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286105 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286105 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286105 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286105 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286105 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286105 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum1_1 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum1_1\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_1" { Text "C:/Users/Student/Pacman/sum_32.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286106 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum1_1 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum1_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_1" { Text "C:/Users/Student/Pacman/sum_32.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286107 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum1_1 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum1_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_1" { Text "C:/Users/Student/Pacman/sum_32.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286107 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286107 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286107 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286107 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286108 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286108 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286108 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum1_0 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum1_0\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_0" { Text "C:/Users/Student/Pacman/sum_32.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286109 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum1_0 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum1_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_0" { Text "C:/Users/Student/Pacman/sum_32.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286109 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum1_0 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum1_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_0" { Text "C:/Users/Student/Pacman/sum_32.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286109 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286110 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286110 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286110 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286110 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286110 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286110 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum0 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum0" { Text "C:/Users/Student/Pacman/sum_32.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286112 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum0 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum0" { Text "C:/Users/Student/Pacman/sum_32.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286112 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286113 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286113 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1522973286113 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286122 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1522973286122 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286127 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286127 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286127 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286127 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286127 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286127 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286127 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286127 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286127 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286127 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286127 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286127 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286127 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286127 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286127 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286127 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286127 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286127 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286127 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286127 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286127 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286127 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286127 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286127 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286127 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286127 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286127 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286127 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286127 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286127 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286127 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286127 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286127 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286127 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286127 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286127 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286127 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286127 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286127 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286127 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286127 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286127 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286127 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286127 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286127 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286127 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286127 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|div_control:div\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286127 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1522973286127 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux3_1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux3_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux3_1" { Text "C:/Users/Student/Pacman/sum_32.v" 39 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286145 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux3_1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux3_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux3_1" { Text "C:/Users/Student/Pacman/sum_32.v" 39 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286146 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux3_1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux3_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux3_1" { Text "C:/Users/Student/Pacman/sum_32.v" 39 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286146 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux3_0 16 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux3_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux3_0" { Text "C:/Users/Student/Pacman/sum_32.v" 38 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286146 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux3_0 16 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux3_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux3_0" { Text "C:/Users/Student/Pacman/sum_32.v" 38 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286146 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux3_0 8 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux3_0\" is connected to a signal of width 8. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux3_0" { Text "C:/Users/Student/Pacman/sum_32.v" 38 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286146 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286147 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286147 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286147 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286147 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286147 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286147 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum3_1 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum3_1\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_1" { Text "C:/Users/Student/Pacman/sum_32.v" 37 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286148 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum3_1 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum3_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_1" { Text "C:/Users/Student/Pacman/sum_32.v" 37 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286149 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum3_1 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum3_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_1" { Text "C:/Users/Student/Pacman/sum_32.v" 37 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286149 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286149 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286149 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286149 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286149 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286149 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286150 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum3_0 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum3_0\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_0" { Text "C:/Users/Student/Pacman/sum_32.v" 36 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286151 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum3_0 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum3_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_0" { Text "C:/Users/Student/Pacman/sum_32.v" 36 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286151 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum3_0 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum3_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_0" { Text "C:/Users/Student/Pacman/sum_32.v" 36 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286151 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux2_1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux2_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux2_1" { Text "C:/Users/Student/Pacman/sum_32.v" 30 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286151 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux2_1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux2_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux2_1" { Text "C:/Users/Student/Pacman/sum_32.v" 30 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286151 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux2_1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux2_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux2_1" { Text "C:/Users/Student/Pacman/sum_32.v" 30 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286151 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux2_0 16 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux2_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux2_0" { Text "C:/Users/Student/Pacman/sum_32.v" 29 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286152 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux2_0 16 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux2_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux2_0" { Text "C:/Users/Student/Pacman/sum_32.v" 29 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286152 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux2_0 8 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux2_0\" is connected to a signal of width 8. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux2_0" { Text "C:/Users/Student/Pacman/sum_32.v" 29 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286152 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286152 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286152 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286152 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286153 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286153 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286153 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum2_1 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum2_1\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_1" { Text "C:/Users/Student/Pacman/sum_32.v" 28 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286154 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum2_1 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum2_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_1" { Text "C:/Users/Student/Pacman/sum_32.v" 28 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286154 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum2_1 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum2_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_1" { Text "C:/Users/Student/Pacman/sum_32.v" 28 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286154 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286154 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286155 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286155 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286155 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286155 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286155 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum2_0 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum2_0\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_0" { Text "C:/Users/Student/Pacman/sum_32.v" 27 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286156 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum2_0 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum2_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_0" { Text "C:/Users/Student/Pacman/sum_32.v" 27 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286157 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum2_0 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum2_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_0" { Text "C:/Users/Student/Pacman/sum_32.v" 27 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286157 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1_1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux1_1" { Text "C:/Users/Student/Pacman/sum_32.v" 22 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286157 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1_1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux1_1" { Text "C:/Users/Student/Pacman/sum_32.v" 22 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286157 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1_1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux1_1" { Text "C:/Users/Student/Pacman/sum_32.v" 22 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286157 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1_0 16 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux1_0" { Text "C:/Users/Student/Pacman/sum_32.v" 21 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286157 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1_0 16 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux1_0" { Text "C:/Users/Student/Pacman/sum_32.v" 21 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286158 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1_0 8 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1_0\" is connected to a signal of width 8. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux1_0" { Text "C:/Users/Student/Pacman/sum_32.v" 21 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286158 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286158 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286158 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286158 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286159 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286159 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286159 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum1_1 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum1_1\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_1" { Text "C:/Users/Student/Pacman/sum_32.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286160 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum1_1 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum1_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_1" { Text "C:/Users/Student/Pacman/sum_32.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286160 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum1_1 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum1_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_1" { Text "C:/Users/Student/Pacman/sum_32.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286160 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286161 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286161 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286161 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286161 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286161 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286161 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum1_0 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum1_0\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_0" { Text "C:/Users/Student/Pacman/sum_32.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286163 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum1_0 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum1_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_0" { Text "C:/Users/Student/Pacman/sum_32.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286163 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum1_0 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum1_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_0" { Text "C:/Users/Student/Pacman/sum_32.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286163 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286163 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286163 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286163 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286163 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286164 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286164 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum0 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum0" { Text "C:/Users/Student/Pacman/sum_32.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286165 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum0 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum0" { Text "C:/Users/Student/Pacman/sum_32.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286165 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286166 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286166 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286166 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286166 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286166 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286166 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286166 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286166 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286166 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286166 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286166 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286166 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286166 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286166 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286166 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286166 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286166 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286166 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286166 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286166 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286166 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286166 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286166 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286166 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286166 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286166 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286166 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286166 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286166 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286166 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286166 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286166 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286166 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286166 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286166 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286166 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286166 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286166 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286166 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286166 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286166 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286166 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286166 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286166 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286166 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286166 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286166 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286166 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1522973286166 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286176 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286176 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286176 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286176 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286176 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286176 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286176 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286176 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286176 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286176 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286176 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286176 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286176 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286176 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286176 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286176 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286176 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286176 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286176 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286176 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286176 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286176 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286176 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286176 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286176 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286176 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286176 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286176 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286176 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286176 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286176 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286176 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286176 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286176 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286176 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286176 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286176 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286176 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286176 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286176 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286176 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286176 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286176 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286176 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286176 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286176 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286176 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286176 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1522973286176 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux3_1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux3_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux3_1" { Text "C:/Users/Student/Pacman/sum_32.v" 39 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286185 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux3_1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux3_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux3_1" { Text "C:/Users/Student/Pacman/sum_32.v" 39 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286185 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux3_1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux3_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux3_1" { Text "C:/Users/Student/Pacman/sum_32.v" 39 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286185 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux3_0 16 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux3_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux3_0" { Text "C:/Users/Student/Pacman/sum_32.v" 38 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286185 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux3_0 16 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux3_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux3_0" { Text "C:/Users/Student/Pacman/sum_32.v" 38 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286185 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux3_0 8 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux3_0\" is connected to a signal of width 8. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux3_0" { Text "C:/Users/Student/Pacman/sum_32.v" 38 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286186 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286186 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286186 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286186 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286186 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286187 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286187 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum3_1 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum3_1\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_1" { Text "C:/Users/Student/Pacman/sum_32.v" 37 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286188 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum3_1 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum3_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_1" { Text "C:/Users/Student/Pacman/sum_32.v" 37 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286188 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum3_1 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum3_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_1" { Text "C:/Users/Student/Pacman/sum_32.v" 37 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286188 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286188 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286188 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286188 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286189 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286189 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286189 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum3_0 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum3_0\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_0" { Text "C:/Users/Student/Pacman/sum_32.v" 36 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286190 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum3_0 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum3_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_0" { Text "C:/Users/Student/Pacman/sum_32.v" 36 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286190 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum3_0 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum3_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_0" { Text "C:/Users/Student/Pacman/sum_32.v" 36 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286190 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux2_1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux2_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux2_1" { Text "C:/Users/Student/Pacman/sum_32.v" 30 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286191 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux2_1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux2_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux2_1" { Text "C:/Users/Student/Pacman/sum_32.v" 30 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286191 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux2_1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux2_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux2_1" { Text "C:/Users/Student/Pacman/sum_32.v" 30 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286191 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux2_0 16 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux2_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux2_0" { Text "C:/Users/Student/Pacman/sum_32.v" 29 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286191 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux2_0 16 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux2_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux2_0" { Text "C:/Users/Student/Pacman/sum_32.v" 29 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286191 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux2_0 8 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux2_0\" is connected to a signal of width 8. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux2_0" { Text "C:/Users/Student/Pacman/sum_32.v" 29 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286191 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286192 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286192 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286192 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286192 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286192 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286192 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum2_1 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum2_1\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_1" { Text "C:/Users/Student/Pacman/sum_32.v" 28 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286194 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum2_1 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum2_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_1" { Text "C:/Users/Student/Pacman/sum_32.v" 28 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286194 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum2_1 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum2_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_1" { Text "C:/Users/Student/Pacman/sum_32.v" 28 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286194 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286194 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286194 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286194 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286195 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286195 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286195 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum2_0 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum2_0\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_0" { Text "C:/Users/Student/Pacman/sum_32.v" 27 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286196 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum2_0 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum2_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_0" { Text "C:/Users/Student/Pacman/sum_32.v" 27 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286196 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum2_0 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum2_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_0" { Text "C:/Users/Student/Pacman/sum_32.v" 27 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286196 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1_1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux1_1" { Text "C:/Users/Student/Pacman/sum_32.v" 22 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286196 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1_1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux1_1" { Text "C:/Users/Student/Pacman/sum_32.v" 22 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286197 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1_1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux1_1" { Text "C:/Users/Student/Pacman/sum_32.v" 22 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286197 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1_0 16 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux1_0" { Text "C:/Users/Student/Pacman/sum_32.v" 21 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286197 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1_0 16 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux1_0" { Text "C:/Users/Student/Pacman/sum_32.v" 21 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286197 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1_0 8 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1_0\" is connected to a signal of width 8. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux1_0" { Text "C:/Users/Student/Pacman/sum_32.v" 21 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286197 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286197 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286198 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286198 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286198 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286198 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286198 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum1_1 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum1_1\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_1" { Text "C:/Users/Student/Pacman/sum_32.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286199 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum1_1 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum1_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_1" { Text "C:/Users/Student/Pacman/sum_32.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286199 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum1_1 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum1_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_1" { Text "C:/Users/Student/Pacman/sum_32.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286200 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286200 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286200 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286200 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286200 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286200 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286200 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum1_0 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum1_0\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_0" { Text "C:/Users/Student/Pacman/sum_32.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286202 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum1_0 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum1_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_0" { Text "C:/Users/Student/Pacman/sum_32.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286202 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum1_0 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum1_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_0" { Text "C:/Users/Student/Pacman/sum_32.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286202 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286202 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286202 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286202 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286203 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286203 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286203 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum0 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum0" { Text "C:/Users/Student/Pacman/sum_32.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286204 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum0 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum0" { Text "C:/Users/Student/Pacman/sum_32.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286204 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286206 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286206 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286206 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286206 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286206 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286206 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286206 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286206 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286206 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286206 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286206 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286206 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286206 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286206 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286206 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286206 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286206 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286206 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286206 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286206 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286206 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286206 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286206 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286206 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286206 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286206 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286206 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286206 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286206 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286206 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286206 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286206 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286206 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286206 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286206 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286206 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286206 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286206 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286206 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286206 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286206 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286206 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286206 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286206 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286206 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286206 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286206 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286206 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1522973286206 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286214 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286214 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286214 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286214 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286214 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286214 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286214 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286214 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286214 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286214 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286214 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286214 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286214 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286214 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286214 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286214 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286214 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286214 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286214 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286214 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286214 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286214 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286214 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286214 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286214 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286214 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286214 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286214 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286214 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286214 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286214 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286214 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286214 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286214 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286214 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286214 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286214 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286214 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286214 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286214 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286214 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286214 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286214 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286214 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286214 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286214 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286214 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286214 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1522973286214 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux3_1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux3_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux3_1" { Text "C:/Users/Student/Pacman/sum_32.v" 39 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286224 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux3_1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux3_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux3_1" { Text "C:/Users/Student/Pacman/sum_32.v" 39 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286224 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux3_1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux3_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux3_1" { Text "C:/Users/Student/Pacman/sum_32.v" 39 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286224 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux3_0 16 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux3_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux3_0" { Text "C:/Users/Student/Pacman/sum_32.v" 38 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286224 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux3_0 16 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux3_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux3_0" { Text "C:/Users/Student/Pacman/sum_32.v" 38 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286225 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux3_0 8 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux3_0\" is connected to a signal of width 8. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux3_0" { Text "C:/Users/Student/Pacman/sum_32.v" 38 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286225 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286225 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286225 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286225 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286225 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286226 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286226 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum3_1 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum3_1\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_1" { Text "C:/Users/Student/Pacman/sum_32.v" 37 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286227 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum3_1 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum3_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_1" { Text "C:/Users/Student/Pacman/sum_32.v" 37 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286227 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum3_1 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum3_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_1" { Text "C:/Users/Student/Pacman/sum_32.v" 37 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286227 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286227 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286227 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286228 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286228 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286228 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286228 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum3_0 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum3_0\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_0" { Text "C:/Users/Student/Pacman/sum_32.v" 36 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286229 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum3_0 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum3_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_0" { Text "C:/Users/Student/Pacman/sum_32.v" 36 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286229 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum3_0 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum3_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_0" { Text "C:/Users/Student/Pacman/sum_32.v" 36 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286229 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux2_1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux2_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux2_1" { Text "C:/Users/Student/Pacman/sum_32.v" 30 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286230 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux2_1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux2_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux2_1" { Text "C:/Users/Student/Pacman/sum_32.v" 30 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286230 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux2_1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux2_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux2_1" { Text "C:/Users/Student/Pacman/sum_32.v" 30 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286230 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux2_0 16 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux2_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux2_0" { Text "C:/Users/Student/Pacman/sum_32.v" 29 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286230 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux2_0 16 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux2_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux2_0" { Text "C:/Users/Student/Pacman/sum_32.v" 29 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286230 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux2_0 8 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux2_0\" is connected to a signal of width 8. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux2_0" { Text "C:/Users/Student/Pacman/sum_32.v" 29 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286230 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286231 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286231 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286231 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286231 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286231 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286231 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum2_1 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum2_1\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_1" { Text "C:/Users/Student/Pacman/sum_32.v" 28 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286232 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum2_1 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum2_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_1" { Text "C:/Users/Student/Pacman/sum_32.v" 28 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286233 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum2_1 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum2_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_1" { Text "C:/Users/Student/Pacman/sum_32.v" 28 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286233 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286233 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286233 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286233 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286233 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286233 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286234 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum2_0 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum2_0\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_0" { Text "C:/Users/Student/Pacman/sum_32.v" 27 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286235 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum2_0 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum2_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_0" { Text "C:/Users/Student/Pacman/sum_32.v" 27 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286235 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum2_0 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum2_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_0" { Text "C:/Users/Student/Pacman/sum_32.v" 27 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286235 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1_1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux1_1" { Text "C:/Users/Student/Pacman/sum_32.v" 22 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286235 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1_1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux1_1" { Text "C:/Users/Student/Pacman/sum_32.v" 22 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286235 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1_1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux1_1" { Text "C:/Users/Student/Pacman/sum_32.v" 22 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286235 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1_0 16 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux1_0" { Text "C:/Users/Student/Pacman/sum_32.v" 21 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286236 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1_0 16 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux1_0" { Text "C:/Users/Student/Pacman/sum_32.v" 21 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286236 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1_0 8 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1_0\" is connected to a signal of width 8. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux1_0" { Text "C:/Users/Student/Pacman/sum_32.v" 21 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286236 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286236 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286236 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286236 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286237 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286237 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286237 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum1_1 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum1_1\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_1" { Text "C:/Users/Student/Pacman/sum_32.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286238 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum1_1 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum1_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_1" { Text "C:/Users/Student/Pacman/sum_32.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286238 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum1_1 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum1_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_1" { Text "C:/Users/Student/Pacman/sum_32.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286238 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286238 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286238 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286239 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286239 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286239 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286239 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum1_0 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum1_0\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_0" { Text "C:/Users/Student/Pacman/sum_32.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286241 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum1_0 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum1_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_0" { Text "C:/Users/Student/Pacman/sum_32.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286241 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum1_0 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum1_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_0" { Text "C:/Users/Student/Pacman/sum_32.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286241 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286241 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286241 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286241 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286242 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286242 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286242 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum0 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum0" { Text "C:/Users/Student/Pacman/sum_32.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286243 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum0 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum0" { Text "C:/Users/Student/Pacman/sum_32.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286243 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286245 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286245 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286245 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286245 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286245 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286245 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286245 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286245 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286245 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286245 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286245 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286245 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286245 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286245 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286245 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286245 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286245 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286245 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286245 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286245 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286245 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286245 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286245 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286245 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286245 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286245 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286245 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286245 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286245 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286245 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286245 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286245 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286245 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286245 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286245 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286245 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286245 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286245 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286245 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286245 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286245 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286245 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286245 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286245 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286245 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286245 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286245 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286245 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1522973286245 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286253 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286253 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286253 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286253 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286253 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286253 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286253 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286253 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286253 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286253 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286253 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286253 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286253 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286253 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286253 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286253 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286253 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286253 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286253 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286253 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286253 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286253 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286253 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286253 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286253 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286253 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286253 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286253 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286253 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286253 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286253 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286253 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286253 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286253 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286253 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286253 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286253 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286253 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286253 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286253 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286253 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286253 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286253 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286253 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286253 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286253 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286253 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286253 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1522973286253 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op1_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op2_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:adder\|sum_32:sum_op\|s_op3_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op1_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op2_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_dividedend\|sum_32:sum_op\|s_op3_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op1_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op2_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|div:divider\|alu:invert_divider\|sum_32:sum_op\|s_op3_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286262 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1522973286262 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux3_1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux3_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux3_1" { Text "C:/Users/Student/Pacman/sum_32.v" 39 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286281 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux3_1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux3_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux3_1" { Text "C:/Users/Student/Pacman/sum_32.v" 39 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286281 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux3_1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux3_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux3_1" { Text "C:/Users/Student/Pacman/sum_32.v" 39 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286281 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux3_0 16 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux3_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux3_0" { Text "C:/Users/Student/Pacman/sum_32.v" 38 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286281 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux3_0 16 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux3_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux3_0" { Text "C:/Users/Student/Pacman/sum_32.v" 38 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286281 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux3_0 8 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux3_0\" is connected to a signal of width 8. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux3_0" { Text "C:/Users/Student/Pacman/sum_32.v" 38 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286281 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286282 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286282 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286282 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286282 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286282 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286282 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum3_1 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum3_1\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_1" { Text "C:/Users/Student/Pacman/sum_32.v" 37 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286284 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum3_1 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum3_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_1" { Text "C:/Users/Student/Pacman/sum_32.v" 37 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286284 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum3_1 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum3_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_1" { Text "C:/Users/Student/Pacman/sum_32.v" 37 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286284 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286284 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286284 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286284 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286284 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286285 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286285 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum3_0 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum3_0\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_0" { Text "C:/Users/Student/Pacman/sum_32.v" 36 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286286 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum3_0 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum3_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_0" { Text "C:/Users/Student/Pacman/sum_32.v" 36 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286286 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum3_0 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum3_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_0" { Text "C:/Users/Student/Pacman/sum_32.v" 36 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286286 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux2_1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux2_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux2_1" { Text "C:/Users/Student/Pacman/sum_32.v" 30 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286286 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux2_1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux2_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux2_1" { Text "C:/Users/Student/Pacman/sum_32.v" 30 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286286 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux2_1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux2_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux2_1" { Text "C:/Users/Student/Pacman/sum_32.v" 30 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286287 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux2_0 16 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux2_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux2_0" { Text "C:/Users/Student/Pacman/sum_32.v" 29 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286287 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux2_0 16 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux2_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux2_0" { Text "C:/Users/Student/Pacman/sum_32.v" 29 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286287 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux2_0 8 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux2_0\" is connected to a signal of width 8. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux2_0" { Text "C:/Users/Student/Pacman/sum_32.v" 29 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286287 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286287 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286287 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286288 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286288 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286288 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286288 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum2_1 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum2_1\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_1" { Text "C:/Users/Student/Pacman/sum_32.v" 28 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286289 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum2_1 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum2_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_1" { Text "C:/Users/Student/Pacman/sum_32.v" 28 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286289 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum2_1 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum2_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_1" { Text "C:/Users/Student/Pacman/sum_32.v" 28 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286289 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286290 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286290 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286290 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286290 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286290 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286290 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum2_0 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum2_0\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_0" { Text "C:/Users/Student/Pacman/sum_32.v" 27 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286292 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum2_0 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum2_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_0" { Text "C:/Users/Student/Pacman/sum_32.v" 27 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286292 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum2_0 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum2_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_0" { Text "C:/Users/Student/Pacman/sum_32.v" 27 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286292 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1_1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux1_1" { Text "C:/Users/Student/Pacman/sum_32.v" 22 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286292 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1_1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux1_1" { Text "C:/Users/Student/Pacman/sum_32.v" 22 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286292 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1_1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux1_1" { Text "C:/Users/Student/Pacman/sum_32.v" 22 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286292 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1_0 16 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux1_0" { Text "C:/Users/Student/Pacman/sum_32.v" 21 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286293 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1_0 16 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux1_0" { Text "C:/Users/Student/Pacman/sum_32.v" 21 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286293 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1_0 8 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1_0\" is connected to a signal of width 8. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux1_0" { Text "C:/Users/Student/Pacman/sum_32.v" 21 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286293 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286293 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286293 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286293 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286294 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286294 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286294 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum1_1 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum1_1\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_1" { Text "C:/Users/Student/Pacman/sum_32.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286295 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum1_1 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum1_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_1" { Text "C:/Users/Student/Pacman/sum_32.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286295 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum1_1 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum1_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_1" { Text "C:/Users/Student/Pacman/sum_32.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286295 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286295 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286296 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286296 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286296 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286296 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286296 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum1_0 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum1_0\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_0" { Text "C:/Users/Student/Pacman/sum_32.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286297 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum1_0 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum1_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_0" { Text "C:/Users/Student/Pacman/sum_32.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286297 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum1_0 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum1_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_0" { Text "C:/Users/Student/Pacman/sum_32.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286298 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286298 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286298 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286298 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286298 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286298 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286299 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum0 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum0" { Text "C:/Users/Student/Pacman/sum_32.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286300 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum0 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum0" { Text "C:/Users/Student/Pacman/sum_32.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286300 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286301 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286301 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286301 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286301 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286301 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286301 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286301 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286301 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286301 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286301 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286301 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286301 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286301 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286301 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286301 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286301 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286301 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286301 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286301 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286301 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286301 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286301 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286301 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286301 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286301 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286301 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286301 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286301 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286301 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286301 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286301 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286301 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286301 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286301 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286301 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286301 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286301 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286301 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286301 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286301 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286301 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286301 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286301 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286301 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286301 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286301 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286301 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286301 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1522973286301 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286310 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286310 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286310 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286310 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286310 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286310 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286310 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286310 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286310 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286310 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286310 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286310 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286310 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286310 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286310 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286310 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286310 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286310 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286310 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286310 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286310 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286310 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286310 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286310 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286310 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286310 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286310 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286310 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286310 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286310 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286310 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286310 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286310 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286310 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286310 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286310 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286310 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286310 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286310 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286310 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286310 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286310 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286310 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286310 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286310 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286310 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286310 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286310 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1522973286310 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux3_1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux3_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux3_1" { Text "C:/Users/Student/Pacman/sum_32.v" 39 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286320 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux3_1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux3_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux3_1" { Text "C:/Users/Student/Pacman/sum_32.v" 39 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286320 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux3_1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux3_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux3_1" { Text "C:/Users/Student/Pacman/sum_32.v" 39 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286320 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux3_0 16 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux3_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux3_0" { Text "C:/Users/Student/Pacman/sum_32.v" 38 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286321 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux3_0 16 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux3_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux3_0" { Text "C:/Users/Student/Pacman/sum_32.v" 38 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286321 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux3_0 8 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux3_0\" is connected to a signal of width 8. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux3_0" { Text "C:/Users/Student/Pacman/sum_32.v" 38 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286321 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286321 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286321 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286321 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286322 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286322 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286322 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum3_1 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum3_1\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_1" { Text "C:/Users/Student/Pacman/sum_32.v" 37 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286323 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum3_1 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum3_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_1" { Text "C:/Users/Student/Pacman/sum_32.v" 37 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286323 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum3_1 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum3_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_1" { Text "C:/Users/Student/Pacman/sum_32.v" 37 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286323 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286323 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286324 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286324 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286324 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286324 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286324 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum3_0 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum3_0\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_0" { Text "C:/Users/Student/Pacman/sum_32.v" 36 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286326 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum3_0 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum3_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_0" { Text "C:/Users/Student/Pacman/sum_32.v" 36 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286326 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum3_0 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum3_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_0" { Text "C:/Users/Student/Pacman/sum_32.v" 36 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286326 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux2_1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux2_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux2_1" { Text "C:/Users/Student/Pacman/sum_32.v" 30 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286326 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux2_1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux2_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux2_1" { Text "C:/Users/Student/Pacman/sum_32.v" 30 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286326 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux2_1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux2_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux2_1" { Text "C:/Users/Student/Pacman/sum_32.v" 30 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286326 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux2_0 16 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux2_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux2_0" { Text "C:/Users/Student/Pacman/sum_32.v" 29 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286327 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux2_0 16 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux2_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux2_0" { Text "C:/Users/Student/Pacman/sum_32.v" 29 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286327 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux2_0 8 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux2_0\" is connected to a signal of width 8. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux2_0" { Text "C:/Users/Student/Pacman/sum_32.v" 29 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286327 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286327 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286327 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286327 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286328 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286328 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286328 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum2_1 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum2_1\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_1" { Text "C:/Users/Student/Pacman/sum_32.v" 28 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286329 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum2_1 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum2_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_1" { Text "C:/Users/Student/Pacman/sum_32.v" 28 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286329 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum2_1 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum2_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_1" { Text "C:/Users/Student/Pacman/sum_32.v" 28 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286329 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286329 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286330 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286330 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286330 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286330 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286330 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum2_0 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum2_0\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_0" { Text "C:/Users/Student/Pacman/sum_32.v" 27 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286331 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum2_0 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum2_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_0" { Text "C:/Users/Student/Pacman/sum_32.v" 27 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286332 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum2_0 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum2_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_0" { Text "C:/Users/Student/Pacman/sum_32.v" 27 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286332 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1_1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux1_1" { Text "C:/Users/Student/Pacman/sum_32.v" 22 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286332 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1_1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux1_1" { Text "C:/Users/Student/Pacman/sum_32.v" 22 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286332 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1_1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux1_1" { Text "C:/Users/Student/Pacman/sum_32.v" 22 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286332 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1_0 16 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux1_0" { Text "C:/Users/Student/Pacman/sum_32.v" 21 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286332 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1_0 16 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux1_0" { Text "C:/Users/Student/Pacman/sum_32.v" 21 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286333 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1_0 8 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1_0\" is connected to a signal of width 8. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux1_0" { Text "C:/Users/Student/Pacman/sum_32.v" 21 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286333 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286333 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286333 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286333 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286333 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286334 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286334 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum1_1 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum1_1\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_1" { Text "C:/Users/Student/Pacman/sum_32.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286335 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum1_1 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum1_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_1" { Text "C:/Users/Student/Pacman/sum_32.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286335 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum1_1 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum1_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_1" { Text "C:/Users/Student/Pacman/sum_32.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286335 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286335 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286335 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286336 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286336 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286336 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286336 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum1_0 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum1_0\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_0" { Text "C:/Users/Student/Pacman/sum_32.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286337 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum1_0 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum1_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_0" { Text "C:/Users/Student/Pacman/sum_32.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286337 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum1_0 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum1_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_0" { Text "C:/Users/Student/Pacman/sum_32.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286337 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286338 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286338 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286338 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286338 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286338 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286338 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum0 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum0" { Text "C:/Users/Student/Pacman/sum_32.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286340 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum0 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum0" { Text "C:/Users/Student/Pacman/sum_32.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286340 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286342 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1522973286342 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286350 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286350 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286350 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286350 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286350 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286350 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286350 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286350 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286350 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286350 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286350 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286350 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286350 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286350 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286350 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286350 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286350 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286350 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286350 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286350 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286350 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286350 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286350 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286350 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286350 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286350 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286350 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286350 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286350 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286350 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286350 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286350 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286350 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286350 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286350 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286350 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286350 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286350 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286350 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286350 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286350 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286350 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286350 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286350 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286350 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286350 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286350 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286350 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1522973286350 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286355 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286355 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286355 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286355 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286355 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286355 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286355 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286355 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286355 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286355 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286355 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286355 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286355 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286355 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286355 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op1_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286355 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286355 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286355 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286355 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286355 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286355 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286355 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286355 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286355 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286355 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286355 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286355 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286355 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286355 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286355 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286355 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op2_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286355 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286355 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286355 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286355 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286355 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286355 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286355 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286355 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286355 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286355 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286355 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286355 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286355 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286355 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286355 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286355 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|mult_control:control\|alu:iter_alu\|sum_32:sum_op\|s_op3_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286355 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1522973286355 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux3_1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux3_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux3_1" { Text "C:/Users/Student/Pacman/sum_32.v" 39 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286374 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux3_1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux3_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux3_1" { Text "C:/Users/Student/Pacman/sum_32.v" 39 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286374 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux3_1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux3_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux3_1" { Text "C:/Users/Student/Pacman/sum_32.v" 39 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286375 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux3_0 16 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux3_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux3_0" { Text "C:/Users/Student/Pacman/sum_32.v" 38 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286375 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux3_0 16 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux3_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux3_0" { Text "C:/Users/Student/Pacman/sum_32.v" 38 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286375 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux3_0 8 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux3_0\" is connected to a signal of width 8. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux3_0" { Text "C:/Users/Student/Pacman/sum_32.v" 38 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286375 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286375 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286375 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286376 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286376 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286376 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286376 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum3_1 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum3_1\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_1" { Text "C:/Users/Student/Pacman/sum_32.v" 37 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286377 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum3_1 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum3_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_1" { Text "C:/Users/Student/Pacman/sum_32.v" 37 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286377 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum3_1 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum3_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_1" { Text "C:/Users/Student/Pacman/sum_32.v" 37 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286378 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286378 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286378 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286378 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286378 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286378 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286379 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum3_0 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum3_0\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_0" { Text "C:/Users/Student/Pacman/sum_32.v" 36 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286380 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum3_0 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum3_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_0" { Text "C:/Users/Student/Pacman/sum_32.v" 36 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286380 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum3_0 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum3_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_0" { Text "C:/Users/Student/Pacman/sum_32.v" 36 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286380 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux2_1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux2_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux2_1" { Text "C:/Users/Student/Pacman/sum_32.v" 30 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286380 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux2_1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux2_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux2_1" { Text "C:/Users/Student/Pacman/sum_32.v" 30 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286380 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux2_1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux2_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux2_1" { Text "C:/Users/Student/Pacman/sum_32.v" 30 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286380 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux2_0 16 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux2_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux2_0" { Text "C:/Users/Student/Pacman/sum_32.v" 29 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286381 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux2_0 16 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux2_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux2_0" { Text "C:/Users/Student/Pacman/sum_32.v" 29 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286381 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux2_0 8 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux2_0\" is connected to a signal of width 8. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux2_0" { Text "C:/Users/Student/Pacman/sum_32.v" 29 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286381 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286381 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286381 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286381 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286382 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286382 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286382 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum2_1 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum2_1\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_1" { Text "C:/Users/Student/Pacman/sum_32.v" 28 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286383 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum2_1 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum2_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_1" { Text "C:/Users/Student/Pacman/sum_32.v" 28 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286383 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum2_1 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum2_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_1" { Text "C:/Users/Student/Pacman/sum_32.v" 28 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286383 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286383 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286383 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286384 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286384 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286384 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286384 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum2_0 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum2_0\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_0" { Text "C:/Users/Student/Pacman/sum_32.v" 27 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286385 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum2_0 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum2_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_0" { Text "C:/Users/Student/Pacman/sum_32.v" 27 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286385 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum2_0 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum2_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_0" { Text "C:/Users/Student/Pacman/sum_32.v" 27 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286385 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1_1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux1_1" { Text "C:/Users/Student/Pacman/sum_32.v" 22 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286386 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1_1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux1_1" { Text "C:/Users/Student/Pacman/sum_32.v" 22 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286386 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1_1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux1_1" { Text "C:/Users/Student/Pacman/sum_32.v" 22 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286386 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1_0 16 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux1_0" { Text "C:/Users/Student/Pacman/sum_32.v" 21 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286386 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1_0 16 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux1_0" { Text "C:/Users/Student/Pacman/sum_32.v" 21 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286386 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1_0 8 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1_0\" is connected to a signal of width 8. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux1_0" { Text "C:/Users/Student/Pacman/sum_32.v" 21 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286386 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286387 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286387 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286387 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286387 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286387 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286387 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum1_1 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum1_1\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_1" { Text "C:/Users/Student/Pacman/sum_32.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286389 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum1_1 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum1_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_1" { Text "C:/Users/Student/Pacman/sum_32.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286389 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum1_1 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum1_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_1" { Text "C:/Users/Student/Pacman/sum_32.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286389 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286389 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286389 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286389 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286389 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286390 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286390 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum1_0 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum1_0\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_0" { Text "C:/Users/Student/Pacman/sum_32.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286391 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum1_0 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum1_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_0" { Text "C:/Users/Student/Pacman/sum_32.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286391 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum1_0 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum1_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_0" { Text "C:/Users/Student/Pacman/sum_32.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286391 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286391 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286392 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286392 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286392 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286392 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286392 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum0 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum0" { Text "C:/Users/Student/Pacman/sum_32.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286394 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum0 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum0" { Text "C:/Users/Student/Pacman/sum_32.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286394 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286395 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286395 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286395 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286395 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286395 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286395 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286395 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286395 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286395 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286395 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286395 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286395 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286395 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286395 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286395 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286395 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286395 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286395 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286395 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286395 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286395 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286395 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286395 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286395 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286395 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286395 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286395 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286395 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286395 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286395 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286395 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286395 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286395 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286395 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286395 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286395 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286395 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286395 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286395 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286395 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286395 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286395 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286395 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286395 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286395 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286395 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286395 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286395 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1522973286395 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286404 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286404 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1522973286404 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux3_1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux3_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux3_1" { Text "C:/Users/Student/Pacman/sum_32.v" 39 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286416 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux3_1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux3_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux3_1" { Text "C:/Users/Student/Pacman/sum_32.v" 39 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286416 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux3_1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux3_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux3_1" { Text "C:/Users/Student/Pacman/sum_32.v" 39 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286416 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux3_0 16 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux3_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux3_0" { Text "C:/Users/Student/Pacman/sum_32.v" 38 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286416 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux3_0 16 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux3_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux3_0" { Text "C:/Users/Student/Pacman/sum_32.v" 38 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286416 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux3_0 8 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux3_0\" is connected to a signal of width 8. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux3_0" { Text "C:/Users/Student/Pacman/sum_32.v" 38 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286417 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286417 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286417 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286417 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286417 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286417 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286418 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum3_1 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum3_1\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_1" { Text "C:/Users/Student/Pacman/sum_32.v" 37 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286419 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum3_1 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum3_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_1" { Text "C:/Users/Student/Pacman/sum_32.v" 37 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286419 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum3_1 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum3_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_1" { Text "C:/Users/Student/Pacman/sum_32.v" 37 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286419 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286419 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286419 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286419 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286420 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286420 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286420 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum3_0 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum3_0\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_0" { Text "C:/Users/Student/Pacman/sum_32.v" 36 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286421 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum3_0 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum3_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_0" { Text "C:/Users/Student/Pacman/sum_32.v" 36 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286421 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum3_0 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum3_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_0" { Text "C:/Users/Student/Pacman/sum_32.v" 36 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286421 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux2_1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux2_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux2_1" { Text "C:/Users/Student/Pacman/sum_32.v" 30 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286421 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux2_1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux2_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux2_1" { Text "C:/Users/Student/Pacman/sum_32.v" 30 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286422 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux2_1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux2_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux2_1" { Text "C:/Users/Student/Pacman/sum_32.v" 30 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286422 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux2_0 16 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux2_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux2_0" { Text "C:/Users/Student/Pacman/sum_32.v" 29 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286422 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux2_0 16 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux2_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux2_0" { Text "C:/Users/Student/Pacman/sum_32.v" 29 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286422 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux2_0 8 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux2_0\" is connected to a signal of width 8. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux2_0" { Text "C:/Users/Student/Pacman/sum_32.v" 29 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286422 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286422 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286423 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286423 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286423 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286423 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286423 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum2_1 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum2_1\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_1" { Text "C:/Users/Student/Pacman/sum_32.v" 28 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286425 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum2_1 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum2_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_1" { Text "C:/Users/Student/Pacman/sum_32.v" 28 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286425 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum2_1 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum2_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_1" { Text "C:/Users/Student/Pacman/sum_32.v" 28 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286425 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286425 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286425 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286425 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286426 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286426 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286426 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum2_0 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum2_0\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_0" { Text "C:/Users/Student/Pacman/sum_32.v" 27 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286427 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum2_0 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum2_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_0" { Text "C:/Users/Student/Pacman/sum_32.v" 27 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286427 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum2_0 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum2_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_0" { Text "C:/Users/Student/Pacman/sum_32.v" 27 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286427 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1_1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux1_1" { Text "C:/Users/Student/Pacman/sum_32.v" 22 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286428 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1_1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux1_1" { Text "C:/Users/Student/Pacman/sum_32.v" 22 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286428 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1_1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux1_1" { Text "C:/Users/Student/Pacman/sum_32.v" 22 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286428 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1_0 16 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux1_0" { Text "C:/Users/Student/Pacman/sum_32.v" 21 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286428 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1_0 16 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux1_0" { Text "C:/Users/Student/Pacman/sum_32.v" 21 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286428 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1_0 8 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1_0\" is connected to a signal of width 8. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux1_0" { Text "C:/Users/Student/Pacman/sum_32.v" 21 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286428 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286429 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286429 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286429 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286429 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286429 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286429 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum1_1 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum1_1\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_1" { Text "C:/Users/Student/Pacman/sum_32.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286431 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum1_1 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum1_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_1" { Text "C:/Users/Student/Pacman/sum_32.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286431 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum1_1 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum1_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_1" { Text "C:/Users/Student/Pacman/sum_32.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286431 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286431 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286431 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286431 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286431 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286432 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286432 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum1_0 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum1_0\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_0" { Text "C:/Users/Student/Pacman/sum_32.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286433 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum1_0 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum1_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_0" { Text "C:/Users/Student/Pacman/sum_32.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286433 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum1_0 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum1_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_0" { Text "C:/Users/Student/Pacman/sum_32.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286433 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286433 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286434 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286434 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286434 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286434 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286434 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum0 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum0" { Text "C:/Users/Student/Pacman/sum_32.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286435 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum0 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum0" { Text "C:/Users/Student/Pacman/sum_32.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286436 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286437 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286437 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286437 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286437 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286437 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286437 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286437 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286437 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286437 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286437 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286437 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286437 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286437 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286437 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286437 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286437 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286437 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286437 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286437 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286437 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286437 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286437 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286437 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286437 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286437 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286437 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286437 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286437 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286437 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286437 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286437 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286437 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286437 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286437 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286437 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286437 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286437 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286437 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286437 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286437 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286437 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286437 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286437 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286437 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286437 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286437 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286437 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286437 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1522973286437 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286446 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286446 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1522973286446 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op1_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op2_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_result\|sum_32:sum_op\|s_op3_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op1_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op2_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:adder\|sum_32:sum_op\|s_op3_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op1_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op2_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|alu:invert_multiplier\|sum_32:sum_op\|s_op3_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286453 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1522973286453 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux3_1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux3_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux3_1" { Text "C:/Users/Student/Pacman/sum_32.v" 39 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286494 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux3_1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux3_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux3_1" { Text "C:/Users/Student/Pacman/sum_32.v" 39 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286494 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux3_1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux3_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux3_1" { Text "C:/Users/Student/Pacman/sum_32.v" 39 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286494 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux3_0 16 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux3_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux3_0" { Text "C:/Users/Student/Pacman/sum_32.v" 38 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286494 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux3_0 16 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux3_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux3_0" { Text "C:/Users/Student/Pacman/sum_32.v" 38 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286494 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux3_0 8 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux3_0\" is connected to a signal of width 8. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux3_0" { Text "C:/Users/Student/Pacman/sum_32.v" 38 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286494 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286495 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286495 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286495 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286495 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286495 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286495 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum3_1 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum3_1\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_1" { Text "C:/Users/Student/Pacman/sum_32.v" 37 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286496 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum3_1 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum3_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_1" { Text "C:/Users/Student/Pacman/sum_32.v" 37 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286497 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum3_1 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum3_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_1" { Text "C:/Users/Student/Pacman/sum_32.v" 37 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286497 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286497 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286497 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286497 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286497 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286497 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286498 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum3_0 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum3_0\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_0" { Text "C:/Users/Student/Pacman/sum_32.v" 36 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286499 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum3_0 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum3_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_0" { Text "C:/Users/Student/Pacman/sum_32.v" 36 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286499 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum3_0 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum3_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_0" { Text "C:/Users/Student/Pacman/sum_32.v" 36 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286499 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux2_1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux2_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux2_1" { Text "C:/Users/Student/Pacman/sum_32.v" 30 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286499 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux2_1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux2_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux2_1" { Text "C:/Users/Student/Pacman/sum_32.v" 30 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286499 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux2_1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux2_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux2_1" { Text "C:/Users/Student/Pacman/sum_32.v" 30 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286499 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux2_0 16 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux2_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux2_0" { Text "C:/Users/Student/Pacman/sum_32.v" 29 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286499 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux2_0 16 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux2_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux2_0" { Text "C:/Users/Student/Pacman/sum_32.v" 29 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286500 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux2_0 8 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux2_0\" is connected to a signal of width 8. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux2_0" { Text "C:/Users/Student/Pacman/sum_32.v" 29 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286500 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286500 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286500 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286500 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286500 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286501 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286501 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum2_1 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum2_1\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_1" { Text "C:/Users/Student/Pacman/sum_32.v" 28 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286502 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum2_1 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum2_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_1" { Text "C:/Users/Student/Pacman/sum_32.v" 28 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286502 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum2_1 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum2_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_1" { Text "C:/Users/Student/Pacman/sum_32.v" 28 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286502 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286502 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286502 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286502 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286502 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286503 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286503 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum2_0 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum2_0\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_0" { Text "C:/Users/Student/Pacman/sum_32.v" 27 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286504 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum2_0 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum2_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_0" { Text "C:/Users/Student/Pacman/sum_32.v" 27 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286504 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum2_0 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum2_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_0" { Text "C:/Users/Student/Pacman/sum_32.v" 27 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286504 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1_1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux1_1" { Text "C:/Users/Student/Pacman/sum_32.v" 22 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286504 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1_1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux1_1" { Text "C:/Users/Student/Pacman/sum_32.v" 22 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286504 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1_1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux1_1" { Text "C:/Users/Student/Pacman/sum_32.v" 22 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286504 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1_0 16 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux1_0" { Text "C:/Users/Student/Pacman/sum_32.v" 21 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286505 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1_0 16 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux1_0" { Text "C:/Users/Student/Pacman/sum_32.v" 21 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286505 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1_0 8 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1_0\" is connected to a signal of width 8. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux1_0" { Text "C:/Users/Student/Pacman/sum_32.v" 21 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286505 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286505 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286505 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286505 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286506 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286506 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286506 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum1_1 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum1_1\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_1" { Text "C:/Users/Student/Pacman/sum_32.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286507 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum1_1 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum1_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_1" { Text "C:/Users/Student/Pacman/sum_32.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286507 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum1_1 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum1_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_1" { Text "C:/Users/Student/Pacman/sum_32.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286507 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286508 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286508 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286508 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286508 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286508 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286508 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum1_0 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum1_0\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_0" { Text "C:/Users/Student/Pacman/sum_32.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286509 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum1_0 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum1_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_0" { Text "C:/Users/Student/Pacman/sum_32.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286510 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum1_0 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum1_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_0" { Text "C:/Users/Student/Pacman/sum_32.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286510 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286510 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286510 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286510 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286510 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286510 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286511 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum0 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum0" { Text "C:/Users/Student/Pacman/sum_32.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286512 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum0 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum0" { Text "C:/Users/Student/Pacman/sum_32.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286512 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286513 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286513 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286513 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286513 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286513 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286513 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286513 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286513 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286513 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286513 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286513 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286513 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286513 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286513 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286513 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286513 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286513 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286513 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286513 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286513 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286513 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286513 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286513 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286513 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286513 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286513 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286513 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286513 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286513 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286513 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286513 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286513 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286513 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286513 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286513 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286513 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286513 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286513 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286513 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286513 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286513 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286513 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286513 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286513 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286513 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286513 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286513 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286513 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1522973286513 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286521 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286521 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286521 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286521 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286521 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286521 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286521 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286521 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286521 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286521 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286521 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286521 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286521 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286521 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286521 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286521 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286521 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286521 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286521 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286521 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286521 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286521 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286521 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286521 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286521 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286521 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286521 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286521 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286521 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286521 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286521 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286521 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286521 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286521 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286521 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286521 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286521 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286521 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286521 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286521 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286521 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286521 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286521 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286521 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286521 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286521 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286521 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286521 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1522973286521 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux3_1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux3_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux3_1" { Text "C:/Users/Student/Pacman/sum_32.v" 39 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286530 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux3_1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux3_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux3_1" { Text "C:/Users/Student/Pacman/sum_32.v" 39 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286530 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux3_1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux3_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux3_1" { Text "C:/Users/Student/Pacman/sum_32.v" 39 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286530 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux3_0 16 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux3_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux3_0" { Text "C:/Users/Student/Pacman/sum_32.v" 38 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286531 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux3_0 16 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux3_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux3_0" { Text "C:/Users/Student/Pacman/sum_32.v" 38 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286531 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux3_0 8 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux3_0\" is connected to a signal of width 8. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux3_0" { Text "C:/Users/Student/Pacman/sum_32.v" 38 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286531 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286531 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286531 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286531 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286532 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286532 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286532 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum3_1 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum3_1\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_1" { Text "C:/Users/Student/Pacman/sum_32.v" 37 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286533 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum3_1 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum3_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_1" { Text "C:/Users/Student/Pacman/sum_32.v" 37 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286533 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum3_1 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum3_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_1" { Text "C:/Users/Student/Pacman/sum_32.v" 37 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286533 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286533 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286534 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286534 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286534 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286534 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286534 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum3_0 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum3_0\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_0" { Text "C:/Users/Student/Pacman/sum_32.v" 36 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286535 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum3_0 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum3_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_0" { Text "C:/Users/Student/Pacman/sum_32.v" 36 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286535 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum3_0 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum3_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum3_0" { Text "C:/Users/Student/Pacman/sum_32.v" 36 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286535 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum3_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux2_1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux2_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux2_1" { Text "C:/Users/Student/Pacman/sum_32.v" 30 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286536 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux2_1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux2_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux2_1" { Text "C:/Users/Student/Pacman/sum_32.v" 30 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286536 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux2_1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux2_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux2_1" { Text "C:/Users/Student/Pacman/sum_32.v" 30 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286536 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux2_0 16 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux2_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux2_0" { Text "C:/Users/Student/Pacman/sum_32.v" 29 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286536 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux2_0 16 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux2_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux2_0" { Text "C:/Users/Student/Pacman/sum_32.v" 29 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286536 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux2_0 8 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux2_0\" is connected to a signal of width 8. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux2_0" { Text "C:/Users/Student/Pacman/sum_32.v" 29 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286536 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286537 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286537 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286537 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286537 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286537 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286537 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum2_1 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum2_1\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_1" { Text "C:/Users/Student/Pacman/sum_32.v" 28 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286538 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum2_1 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum2_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_1" { Text "C:/Users/Student/Pacman/sum_32.v" 28 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286538 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum2_1 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum2_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_1" { Text "C:/Users/Student/Pacman/sum_32.v" 28 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286539 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286539 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286539 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286539 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286539 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286539 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286539 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum2_0 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum2_0\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_0" { Text "C:/Users/Student/Pacman/sum_32.v" 27 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286541 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum2_0 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum2_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_0" { Text "C:/Users/Student/Pacman/sum_32.v" 27 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286541 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum2_0 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum2_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum2_0" { Text "C:/Users/Student/Pacman/sum_32.v" 27 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286541 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum2_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1_1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux1_1" { Text "C:/Users/Student/Pacman/sum_32.v" 22 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286541 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1_1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux1_1" { Text "C:/Users/Student/Pacman/sum_32.v" 22 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286541 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1_1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1_1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux1_1" { Text "C:/Users/Student/Pacman/sum_32.v" 22 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286541 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1_0 16 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux1_0" { Text "C:/Users/Student/Pacman/sum_32.v" 21 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286542 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1_0 16 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1_0\" is connected to a signal of width 16. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_32.v" "mux1_0" { Text "C:/Users/Student/Pacman/sum_32.v" 21 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286542 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1_0 8 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1_0\" is connected to a signal of width 8. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "mux1_0" { Text "C:/Users/Student/Pacman/sum_32.v" 21 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286542 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|mux2_1:mux1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286542 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286542 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286542 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286543 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286543 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286543 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum1_1 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum1_1\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_1" { Text "C:/Users/Student/Pacman/sum_32.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286544 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum1_1 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum1_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_1" { Text "C:/Users/Student/Pacman/sum_32.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286544 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum1_1 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum1_1\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_1" { Text "C:/Users/Student/Pacman/sum_32.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286544 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286544 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286544 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286545 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286545 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286545 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286545 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 5 sum1_0 16 8 " "Port \"ordered port 5\" on the entity instantiation of \"sum1_0\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_0" { Text "C:/Users/Student/Pacman/sum_32.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286546 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum1_0 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum1_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_0" { Text "C:/Users/Student/Pacman/sum_32.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286546 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum1_0 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum1_0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum1_0" { Text "C:/Users/Student/Pacman/sum_32.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286546 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum1_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286547 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286547 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286547 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286547 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286547 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286547 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 7 sum0 8 1 " "Port \"ordered port 7\" on the entity instantiation of \"sum0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum0" { Text "C:/Users/Student/Pacman/sum_32.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286548 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 8 sum0 8 1 " "Port \"ordered port 8\" on the entity instantiation of \"sum0\" is connected to a signal of width 8. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_32.v" "sum0" { Text "C:/Users/Student/Pacman/sum_32.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286548 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286550 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286550 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286550 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286550 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286550 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286550 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286550 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286550 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286550 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286550 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286550 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286550 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286550 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286550 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286550 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286550 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286550 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286550 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286550 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286550 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286550 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286550 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286550 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286550 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286550 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286550 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286550 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286550 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286550 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286550 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286550 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286550 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286550 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286550 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286550 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286550 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286550 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286550 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286550 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286550 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286550 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286550 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286550 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286550 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286550 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286550 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286550 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286550 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1522973286550 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286558 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286558 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286558 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286558 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286558 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286558 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286558 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286558 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286558 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286558 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286558 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286558 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286558 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286558 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286558 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286558 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286558 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286558 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286558 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286558 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286558 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286558 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286558 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286558 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286558 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286558 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286558 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286558 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286558 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286558 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286558 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286558 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286558 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286558 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286558 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286558 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286558 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286558 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286558 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286558 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286558 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286558 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286558 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286558 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286558 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286558 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286558 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286558 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1522973286558 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op1_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op2_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_PC_add\|sum_32:sum_op\|s_op3_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op1_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op2_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_B\|sum_32:sum_op\|s_op3_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op1_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op2_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_I\|sum_32:sum_op\|s_op3_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op1_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op2_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|alu:ALU_R\|sum_32:sum_op\|s_op3_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286572 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1522973286572 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286636 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286636 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286637 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286637 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286637 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286637 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286639 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286639 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286639 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286639 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286639 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286639 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286643 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286643 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286643 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286643 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286643 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286643 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286645 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286645 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286645 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286645 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286646 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286646 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286648 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286648 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286648 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286648 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286649 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286649 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286650 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286650 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux1 1 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux1" { Text "C:/Users/Student/Pacman/sum_8.v" 20 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286650 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 mux0 4 32 " "Port \"ordered port 1\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286651 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 mux0 4 32 " "Port \"ordered port 2\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1522973286651 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 3 mux0 4 32 " "Port \"ordered port 3\" on the entity instantiation of \"mux0\" is connected to a signal of width 4. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "sum_8.v" "mux0" { Text "C:/Users/Student/Pacman/sum_8.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1522973286651 "|skeleton|proc_skeleton:myProcSkeleton|processor:my_processor|fetch:Fetch|alu:ALU|sum_32:sum_op|sum_8:sum0|mux2_1:mux0"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op1_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op1_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286657 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op1_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op1_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286657 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op1_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op1_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286657 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op1_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op1_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286657 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op1_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op1_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286657 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op1_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op1_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286657 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op1_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op1_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286657 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op1_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op1_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286657 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op1_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op1_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286657 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op1_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op1_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286657 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op1_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op1_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286657 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op1_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op1_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286657 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op1_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op1_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286657 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op1_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op1_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286657 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op1_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op1_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286657 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op1_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op1_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op1_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286657 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op2_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op2_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286657 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op2_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op2_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286657 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op2_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op2_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286657 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op2_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op2_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286657 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op2_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op2_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286657 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op2_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op2_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286657 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op2_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op2_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286657 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op2_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op2_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286657 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op2_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op2_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286657 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op2_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op2_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286657 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op2_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op2_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286657 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op2_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op2_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286657 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op2_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op2_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286657 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op2_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op2_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286657 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op2_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op2_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286657 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op2_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op2_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op2_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286657 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op3_0\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op3_0\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286657 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op3_0\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op3_0\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286657 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op3_0\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op3_0\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286657 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op3_0\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op3_0\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286657 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op3_0\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op3_0\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286657 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op3_0\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op3_0\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286657 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op3_0\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op3_0\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286657 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op3_0\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op3_0\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_0\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286657 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op3_1\[15\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op3_1\[15\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[15\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286657 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op3_1\[14\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op3_1\[14\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[14\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286657 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op3_1\[13\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op3_1\[13\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[13\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286657 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op3_1\[12\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op3_1\[12\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[12\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286657 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op3_1\[11\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op3_1\[11\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[11\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286657 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op3_1\[10\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op3_1\[10\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[10\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286657 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op3_1\[9\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op3_1\[9\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[9\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286657 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op3_1\[8\] " "Net \"proc_skeleton:myProcSkeleton\|processor:my_processor\|fetch:Fetch\|alu:ALU\|sum_32:sum_op\|s_op3_1\[8\]\" is missing source, defaulting to GND" {  } { { "sum_32.v" "s_op3_1\[8\]" { Text "C:/Users/Student/Pacman/sum_32.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1522973286657 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1522973286657 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proc_skeleton:myProcSkeleton\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_kke2:auto_generated\|q_a\[0\] " "Synthesized away node \"proc_skeleton:myProcSkeleton\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_kke2:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_kke2.tdf" "" { Text "C:/Users/Student/Pacman/db/altsyncram_kke2.tdf" 42 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/Users/Student/Pacman/dmem.v" 100 0 0 } } { "proc_skeleton.v" "" { Text "C:/Users/Student/Pacman/proc_skeleton.v" 56 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 84 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973288788 "|skeleton|proc_skeleton:myProcSkeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_kke2:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proc_skeleton:myProcSkeleton\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_kke2:auto_generated\|q_a\[1\] " "Synthesized away node \"proc_skeleton:myProcSkeleton\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_kke2:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_kke2.tdf" "" { Text "C:/Users/Student/Pacman/db/altsyncram_kke2.tdf" 83 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/Users/Student/Pacman/dmem.v" 100 0 0 } } { "proc_skeleton.v" "" { Text "C:/Users/Student/Pacman/proc_skeleton.v" 56 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 84 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973288788 "|skeleton|proc_skeleton:myProcSkeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_kke2:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proc_skeleton:myProcSkeleton\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_kke2:auto_generated\|q_a\[2\] " "Synthesized away node \"proc_skeleton:myProcSkeleton\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_kke2:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_kke2.tdf" "" { Text "C:/Users/Student/Pacman/db/altsyncram_kke2.tdf" 124 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/Users/Student/Pacman/dmem.v" 100 0 0 } } { "proc_skeleton.v" "" { Text "C:/Users/Student/Pacman/proc_skeleton.v" 56 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 84 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973288788 "|skeleton|proc_skeleton:myProcSkeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_kke2:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proc_skeleton:myProcSkeleton\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_kke2:auto_generated\|q_a\[3\] " "Synthesized away node \"proc_skeleton:myProcSkeleton\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_kke2:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_kke2.tdf" "" { Text "C:/Users/Student/Pacman/db/altsyncram_kke2.tdf" 165 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/Users/Student/Pacman/dmem.v" 100 0 0 } } { "proc_skeleton.v" "" { Text "C:/Users/Student/Pacman/proc_skeleton.v" 56 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 84 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973288788 "|skeleton|proc_skeleton:myProcSkeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_kke2:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proc_skeleton:myProcSkeleton\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_kke2:auto_generated\|q_a\[4\] " "Synthesized away node \"proc_skeleton:myProcSkeleton\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_kke2:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_kke2.tdf" "" { Text "C:/Users/Student/Pacman/db/altsyncram_kke2.tdf" 206 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/Users/Student/Pacman/dmem.v" 100 0 0 } } { "proc_skeleton.v" "" { Text "C:/Users/Student/Pacman/proc_skeleton.v" 56 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 84 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973288788 "|skeleton|proc_skeleton:myProcSkeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_kke2:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proc_skeleton:myProcSkeleton\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_kke2:auto_generated\|q_a\[5\] " "Synthesized away node \"proc_skeleton:myProcSkeleton\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_kke2:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_kke2.tdf" "" { Text "C:/Users/Student/Pacman/db/altsyncram_kke2.tdf" 247 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/Users/Student/Pacman/dmem.v" 100 0 0 } } { "proc_skeleton.v" "" { Text "C:/Users/Student/Pacman/proc_skeleton.v" 56 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 84 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973288788 "|skeleton|proc_skeleton:myProcSkeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_kke2:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proc_skeleton:myProcSkeleton\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_kke2:auto_generated\|q_a\[6\] " "Synthesized away node \"proc_skeleton:myProcSkeleton\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_kke2:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_kke2.tdf" "" { Text "C:/Users/Student/Pacman/db/altsyncram_kke2.tdf" 288 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/Users/Student/Pacman/dmem.v" 100 0 0 } } { "proc_skeleton.v" "" { Text "C:/Users/Student/Pacman/proc_skeleton.v" 56 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 84 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973288788 "|skeleton|proc_skeleton:myProcSkeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_kke2:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proc_skeleton:myProcSkeleton\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_kke2:auto_generated\|q_a\[7\] " "Synthesized away node \"proc_skeleton:myProcSkeleton\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_kke2:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_kke2.tdf" "" { Text "C:/Users/Student/Pacman/db/altsyncram_kke2.tdf" 329 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/Users/Student/Pacman/dmem.v" 100 0 0 } } { "proc_skeleton.v" "" { Text "C:/Users/Student/Pacman/proc_skeleton.v" 56 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 84 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973288788 "|skeleton|proc_skeleton:myProcSkeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_kke2:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proc_skeleton:myProcSkeleton\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_kke2:auto_generated\|q_a\[8\] " "Synthesized away node \"proc_skeleton:myProcSkeleton\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_kke2:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_kke2.tdf" "" { Text "C:/Users/Student/Pacman/db/altsyncram_kke2.tdf" 370 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/Users/Student/Pacman/dmem.v" 100 0 0 } } { "proc_skeleton.v" "" { Text "C:/Users/Student/Pacman/proc_skeleton.v" 56 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 84 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973288788 "|skeleton|proc_skeleton:myProcSkeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_kke2:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proc_skeleton:myProcSkeleton\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_kke2:auto_generated\|q_a\[9\] " "Synthesized away node \"proc_skeleton:myProcSkeleton\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_kke2:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_kke2.tdf" "" { Text "C:/Users/Student/Pacman/db/altsyncram_kke2.tdf" 411 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/Users/Student/Pacman/dmem.v" 100 0 0 } } { "proc_skeleton.v" "" { Text "C:/Users/Student/Pacman/proc_skeleton.v" 56 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 84 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973288788 "|skeleton|proc_skeleton:myProcSkeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_kke2:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proc_skeleton:myProcSkeleton\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_kke2:auto_generated\|q_a\[10\] " "Synthesized away node \"proc_skeleton:myProcSkeleton\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_kke2:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_kke2.tdf" "" { Text "C:/Users/Student/Pacman/db/altsyncram_kke2.tdf" 452 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/Users/Student/Pacman/dmem.v" 100 0 0 } } { "proc_skeleton.v" "" { Text "C:/Users/Student/Pacman/proc_skeleton.v" 56 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 84 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973288788 "|skeleton|proc_skeleton:myProcSkeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_kke2:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proc_skeleton:myProcSkeleton\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_kke2:auto_generated\|q_a\[11\] " "Synthesized away node \"proc_skeleton:myProcSkeleton\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_kke2:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_kke2.tdf" "" { Text "C:/Users/Student/Pacman/db/altsyncram_kke2.tdf" 493 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/Users/Student/Pacman/dmem.v" 100 0 0 } } { "proc_skeleton.v" "" { Text "C:/Users/Student/Pacman/proc_skeleton.v" 56 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 84 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973288788 "|skeleton|proc_skeleton:myProcSkeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_kke2:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proc_skeleton:myProcSkeleton\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_kke2:auto_generated\|q_a\[12\] " "Synthesized away node \"proc_skeleton:myProcSkeleton\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_kke2:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_kke2.tdf" "" { Text "C:/Users/Student/Pacman/db/altsyncram_kke2.tdf" 534 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/Users/Student/Pacman/dmem.v" 100 0 0 } } { "proc_skeleton.v" "" { Text "C:/Users/Student/Pacman/proc_skeleton.v" 56 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 84 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973288788 "|skeleton|proc_skeleton:myProcSkeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_kke2:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proc_skeleton:myProcSkeleton\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_kke2:auto_generated\|q_a\[13\] " "Synthesized away node \"proc_skeleton:myProcSkeleton\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_kke2:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_kke2.tdf" "" { Text "C:/Users/Student/Pacman/db/altsyncram_kke2.tdf" 575 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/Users/Student/Pacman/dmem.v" 100 0 0 } } { "proc_skeleton.v" "" { Text "C:/Users/Student/Pacman/proc_skeleton.v" 56 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 84 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973288788 "|skeleton|proc_skeleton:myProcSkeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_kke2:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proc_skeleton:myProcSkeleton\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_kke2:auto_generated\|q_a\[14\] " "Synthesized away node \"proc_skeleton:myProcSkeleton\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_kke2:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_kke2.tdf" "" { Text "C:/Users/Student/Pacman/db/altsyncram_kke2.tdf" 616 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/Users/Student/Pacman/dmem.v" 100 0 0 } } { "proc_skeleton.v" "" { Text "C:/Users/Student/Pacman/proc_skeleton.v" 56 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 84 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973288788 "|skeleton|proc_skeleton:myProcSkeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_kke2:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proc_skeleton:myProcSkeleton\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_kke2:auto_generated\|q_a\[15\] " "Synthesized away node \"proc_skeleton:myProcSkeleton\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_kke2:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_kke2.tdf" "" { Text "C:/Users/Student/Pacman/db/altsyncram_kke2.tdf" 657 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/Users/Student/Pacman/dmem.v" 100 0 0 } } { "proc_skeleton.v" "" { Text "C:/Users/Student/Pacman/proc_skeleton.v" 56 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 84 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973288788 "|skeleton|proc_skeleton:myProcSkeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_kke2:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proc_skeleton:myProcSkeleton\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_kke2:auto_generated\|q_a\[16\] " "Synthesized away node \"proc_skeleton:myProcSkeleton\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_kke2:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_kke2.tdf" "" { Text "C:/Users/Student/Pacman/db/altsyncram_kke2.tdf" 698 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/Users/Student/Pacman/dmem.v" 100 0 0 } } { "proc_skeleton.v" "" { Text "C:/Users/Student/Pacman/proc_skeleton.v" 56 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 84 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973288788 "|skeleton|proc_skeleton:myProcSkeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_kke2:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proc_skeleton:myProcSkeleton\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_kke2:auto_generated\|q_a\[17\] " "Synthesized away node \"proc_skeleton:myProcSkeleton\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_kke2:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_kke2.tdf" "" { Text "C:/Users/Student/Pacman/db/altsyncram_kke2.tdf" 739 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/Users/Student/Pacman/dmem.v" 100 0 0 } } { "proc_skeleton.v" "" { Text "C:/Users/Student/Pacman/proc_skeleton.v" 56 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 84 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973288788 "|skeleton|proc_skeleton:myProcSkeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_kke2:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proc_skeleton:myProcSkeleton\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_kke2:auto_generated\|q_a\[18\] " "Synthesized away node \"proc_skeleton:myProcSkeleton\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_kke2:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_kke2.tdf" "" { Text "C:/Users/Student/Pacman/db/altsyncram_kke2.tdf" 780 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/Users/Student/Pacman/dmem.v" 100 0 0 } } { "proc_skeleton.v" "" { Text "C:/Users/Student/Pacman/proc_skeleton.v" 56 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 84 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973288788 "|skeleton|proc_skeleton:myProcSkeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_kke2:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proc_skeleton:myProcSkeleton\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_kke2:auto_generated\|q_a\[19\] " "Synthesized away node \"proc_skeleton:myProcSkeleton\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_kke2:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_kke2.tdf" "" { Text "C:/Users/Student/Pacman/db/altsyncram_kke2.tdf" 821 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/Users/Student/Pacman/dmem.v" 100 0 0 } } { "proc_skeleton.v" "" { Text "C:/Users/Student/Pacman/proc_skeleton.v" 56 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 84 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973288788 "|skeleton|proc_skeleton:myProcSkeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_kke2:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proc_skeleton:myProcSkeleton\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_kke2:auto_generated\|q_a\[20\] " "Synthesized away node \"proc_skeleton:myProcSkeleton\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_kke2:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_kke2.tdf" "" { Text "C:/Users/Student/Pacman/db/altsyncram_kke2.tdf" 862 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/Users/Student/Pacman/dmem.v" 100 0 0 } } { "proc_skeleton.v" "" { Text "C:/Users/Student/Pacman/proc_skeleton.v" 56 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 84 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973288788 "|skeleton|proc_skeleton:myProcSkeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_kke2:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proc_skeleton:myProcSkeleton\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_kke2:auto_generated\|q_a\[21\] " "Synthesized away node \"proc_skeleton:myProcSkeleton\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_kke2:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_kke2.tdf" "" { Text "C:/Users/Student/Pacman/db/altsyncram_kke2.tdf" 903 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/Users/Student/Pacman/dmem.v" 100 0 0 } } { "proc_skeleton.v" "" { Text "C:/Users/Student/Pacman/proc_skeleton.v" 56 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 84 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973288788 "|skeleton|proc_skeleton:myProcSkeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_kke2:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proc_skeleton:myProcSkeleton\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_kke2:auto_generated\|q_a\[22\] " "Synthesized away node \"proc_skeleton:myProcSkeleton\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_kke2:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_kke2.tdf" "" { Text "C:/Users/Student/Pacman/db/altsyncram_kke2.tdf" 944 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/Users/Student/Pacman/dmem.v" 100 0 0 } } { "proc_skeleton.v" "" { Text "C:/Users/Student/Pacman/proc_skeleton.v" 56 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 84 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973288788 "|skeleton|proc_skeleton:myProcSkeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_kke2:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proc_skeleton:myProcSkeleton\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_kke2:auto_generated\|q_a\[23\] " "Synthesized away node \"proc_skeleton:myProcSkeleton\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_kke2:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_kke2.tdf" "" { Text "C:/Users/Student/Pacman/db/altsyncram_kke2.tdf" 985 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/Users/Student/Pacman/dmem.v" 100 0 0 } } { "proc_skeleton.v" "" { Text "C:/Users/Student/Pacman/proc_skeleton.v" 56 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 84 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973288788 "|skeleton|proc_skeleton:myProcSkeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_kke2:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proc_skeleton:myProcSkeleton\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_kke2:auto_generated\|q_a\[24\] " "Synthesized away node \"proc_skeleton:myProcSkeleton\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_kke2:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_kke2.tdf" "" { Text "C:/Users/Student/Pacman/db/altsyncram_kke2.tdf" 1026 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/Users/Student/Pacman/dmem.v" 100 0 0 } } { "proc_skeleton.v" "" { Text "C:/Users/Student/Pacman/proc_skeleton.v" 56 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 84 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973288788 "|skeleton|proc_skeleton:myProcSkeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_kke2:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proc_skeleton:myProcSkeleton\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_kke2:auto_generated\|q_a\[25\] " "Synthesized away node \"proc_skeleton:myProcSkeleton\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_kke2:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_kke2.tdf" "" { Text "C:/Users/Student/Pacman/db/altsyncram_kke2.tdf" 1067 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/Users/Student/Pacman/dmem.v" 100 0 0 } } { "proc_skeleton.v" "" { Text "C:/Users/Student/Pacman/proc_skeleton.v" 56 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 84 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973288788 "|skeleton|proc_skeleton:myProcSkeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_kke2:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proc_skeleton:myProcSkeleton\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_kke2:auto_generated\|q_a\[26\] " "Synthesized away node \"proc_skeleton:myProcSkeleton\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_kke2:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_kke2.tdf" "" { Text "C:/Users/Student/Pacman/db/altsyncram_kke2.tdf" 1108 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/Users/Student/Pacman/dmem.v" 100 0 0 } } { "proc_skeleton.v" "" { Text "C:/Users/Student/Pacman/proc_skeleton.v" 56 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 84 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973288788 "|skeleton|proc_skeleton:myProcSkeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_kke2:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proc_skeleton:myProcSkeleton\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_kke2:auto_generated\|q_a\[27\] " "Synthesized away node \"proc_skeleton:myProcSkeleton\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_kke2:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_kke2.tdf" "" { Text "C:/Users/Student/Pacman/db/altsyncram_kke2.tdf" 1149 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/Users/Student/Pacman/dmem.v" 100 0 0 } } { "proc_skeleton.v" "" { Text "C:/Users/Student/Pacman/proc_skeleton.v" 56 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 84 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973288788 "|skeleton|proc_skeleton:myProcSkeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_kke2:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proc_skeleton:myProcSkeleton\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_kke2:auto_generated\|q_a\[28\] " "Synthesized away node \"proc_skeleton:myProcSkeleton\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_kke2:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_kke2.tdf" "" { Text "C:/Users/Student/Pacman/db/altsyncram_kke2.tdf" 1190 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/Users/Student/Pacman/dmem.v" 100 0 0 } } { "proc_skeleton.v" "" { Text "C:/Users/Student/Pacman/proc_skeleton.v" 56 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 84 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973288788 "|skeleton|proc_skeleton:myProcSkeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_kke2:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proc_skeleton:myProcSkeleton\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_kke2:auto_generated\|q_a\[29\] " "Synthesized away node \"proc_skeleton:myProcSkeleton\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_kke2:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_kke2.tdf" "" { Text "C:/Users/Student/Pacman/db/altsyncram_kke2.tdf" 1231 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/Users/Student/Pacman/dmem.v" 100 0 0 } } { "proc_skeleton.v" "" { Text "C:/Users/Student/Pacman/proc_skeleton.v" 56 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 84 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973288788 "|skeleton|proc_skeleton:myProcSkeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_kke2:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proc_skeleton:myProcSkeleton\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_kke2:auto_generated\|q_a\[30\] " "Synthesized away node \"proc_skeleton:myProcSkeleton\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_kke2:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_kke2.tdf" "" { Text "C:/Users/Student/Pacman/db/altsyncram_kke2.tdf" 1272 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/Users/Student/Pacman/dmem.v" 100 0 0 } } { "proc_skeleton.v" "" { Text "C:/Users/Student/Pacman/proc_skeleton.v" 56 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 84 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973288788 "|skeleton|proc_skeleton:myProcSkeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_kke2:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proc_skeleton:myProcSkeleton\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_kke2:auto_generated\|q_a\[31\] " "Synthesized away node \"proc_skeleton:myProcSkeleton\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_kke2:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_kke2.tdf" "" { Text "C:/Users/Student/Pacman/db/altsyncram_kke2.tdf" 1313 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/Users/Student/Pacman/dmem.v" 100 0 0 } } { "proc_skeleton.v" "" { Text "C:/Users/Student/Pacman/proc_skeleton.v" 56 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 84 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973288788 "|skeleton|proc_skeleton:myProcSkeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_kke2:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1522973288788 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1522973288788 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass0\[31\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass0\[31\]\" into a selector" {  } { { "execute.v" "" { Text "C:/Users/Student/Pacman/execute.v" 135 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass0\[30\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass0\[30\]\" into a selector" {  } { { "execute.v" "" { Text "C:/Users/Student/Pacman/execute.v" 135 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass0\[29\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass0\[29\]\" into a selector" {  } { { "execute.v" "" { Text "C:/Users/Student/Pacman/execute.v" 135 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass0\[28\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass0\[28\]\" into a selector" {  } { { "execute.v" "" { Text "C:/Users/Student/Pacman/execute.v" 135 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass0\[27\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass0\[27\]\" into a selector" {  } { { "execute.v" "" { Text "C:/Users/Student/Pacman/execute.v" 135 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass0\[26\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass0\[26\]\" into a selector" {  } { { "execute.v" "" { Text "C:/Users/Student/Pacman/execute.v" 135 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass0\[25\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass0\[25\]\" into a selector" {  } { { "execute.v" "" { Text "C:/Users/Student/Pacman/execute.v" 135 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass0\[24\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass0\[24\]\" into a selector" {  } { { "execute.v" "" { Text "C:/Users/Student/Pacman/execute.v" 135 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass0\[23\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass0\[23\]\" into a selector" {  } { { "execute.v" "" { Text "C:/Users/Student/Pacman/execute.v" 135 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass0\[22\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass0\[22\]\" into a selector" {  } { { "execute.v" "" { Text "C:/Users/Student/Pacman/execute.v" 135 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass0\[21\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass0\[21\]\" into a selector" {  } { { "execute.v" "" { Text "C:/Users/Student/Pacman/execute.v" 135 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass0\[20\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass0\[20\]\" into a selector" {  } { { "execute.v" "" { Text "C:/Users/Student/Pacman/execute.v" 135 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass0\[19\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass0\[19\]\" into a selector" {  } { { "execute.v" "" { Text "C:/Users/Student/Pacman/execute.v" 135 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass0\[18\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass0\[18\]\" into a selector" {  } { { "execute.v" "" { Text "C:/Users/Student/Pacman/execute.v" 135 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass0\[17\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass0\[17\]\" into a selector" {  } { { "execute.v" "" { Text "C:/Users/Student/Pacman/execute.v" 135 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass0\[16\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass0\[16\]\" into a selector" {  } { { "execute.v" "" { Text "C:/Users/Student/Pacman/execute.v" 135 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass0\[15\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass0\[15\]\" into a selector" {  } { { "execute.v" "" { Text "C:/Users/Student/Pacman/execute.v" 135 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass0\[14\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass0\[14\]\" into a selector" {  } { { "execute.v" "" { Text "C:/Users/Student/Pacman/execute.v" 135 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass0\[13\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass0\[13\]\" into a selector" {  } { { "execute.v" "" { Text "C:/Users/Student/Pacman/execute.v" 135 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass0\[12\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass0\[12\]\" into a selector" {  } { { "execute.v" "" { Text "C:/Users/Student/Pacman/execute.v" 135 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[31\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[31\]\" into a selector" {  } { { "mux2_1.v" "" { Text "C:/Users/Student/Pacman/mux2_1.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[30\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[30\]\" into a selector" {  } { { "mux2_1.v" "" { Text "C:/Users/Student/Pacman/mux2_1.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[29\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[29\]\" into a selector" {  } { { "mux2_1.v" "" { Text "C:/Users/Student/Pacman/mux2_1.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[28\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[28\]\" into a selector" {  } { { "mux2_1.v" "" { Text "C:/Users/Student/Pacman/mux2_1.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[27\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[27\]\" into a selector" {  } { { "mux2_1.v" "" { Text "C:/Users/Student/Pacman/mux2_1.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[26\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[26\]\" into a selector" {  } { { "mux2_1.v" "" { Text "C:/Users/Student/Pacman/mux2_1.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[25\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[25\]\" into a selector" {  } { { "mux2_1.v" "" { Text "C:/Users/Student/Pacman/mux2_1.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[24\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[24\]\" into a selector" {  } { { "mux2_1.v" "" { Text "C:/Users/Student/Pacman/mux2_1.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[23\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[23\]\" into a selector" {  } { { "mux2_1.v" "" { Text "C:/Users/Student/Pacman/mux2_1.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[22\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[22\]\" into a selector" {  } { { "mux2_1.v" "" { Text "C:/Users/Student/Pacman/mux2_1.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[21\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[21\]\" into a selector" {  } { { "mux2_1.v" "" { Text "C:/Users/Student/Pacman/mux2_1.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[20\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[20\]\" into a selector" {  } { { "mux2_1.v" "" { Text "C:/Users/Student/Pacman/mux2_1.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[19\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[19\]\" into a selector" {  } { { "mux2_1.v" "" { Text "C:/Users/Student/Pacman/mux2_1.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[18\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[18\]\" into a selector" {  } { { "mux2_1.v" "" { Text "C:/Users/Student/Pacman/mux2_1.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[17\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[17\]\" into a selector" {  } { { "mux2_1.v" "" { Text "C:/Users/Student/Pacman/mux2_1.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[16\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[16\]\" into a selector" {  } { { "mux2_1.v" "" { Text "C:/Users/Student/Pacman/mux2_1.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[15\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[15\]\" into a selector" {  } { { "mux2_1.v" "" { Text "C:/Users/Student/Pacman/mux2_1.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[14\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[14\]\" into a selector" {  } { { "mux2_1.v" "" { Text "C:/Users/Student/Pacman/mux2_1.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[13\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[13\]\" into a selector" {  } { { "mux2_1.v" "" { Text "C:/Users/Student/Pacman/mux2_1.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[12\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[12\]\" into a selector" {  } { { "mux2_1.v" "" { Text "C:/Users/Student/Pacman/mux2_1.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[11\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[11\]\" into a selector" {  } { { "mux2_1.v" "" { Text "C:/Users/Student/Pacman/mux2_1.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[10\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[10\]\" into a selector" {  } { { "mux2_1.v" "" { Text "C:/Users/Student/Pacman/mux2_1.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[9\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[9\]\" into a selector" {  } { { "mux2_1.v" "" { Text "C:/Users/Student/Pacman/mux2_1.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[8\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[8\]\" into a selector" {  } { { "mux2_1.v" "" { Text "C:/Users/Student/Pacman/mux2_1.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[7\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[7\]\" into a selector" {  } { { "mux2_1.v" "" { Text "C:/Users/Student/Pacman/mux2_1.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[6\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[6\]\" into a selector" {  } { { "mux2_1.v" "" { Text "C:/Users/Student/Pacman/mux2_1.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[5\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[5\]\" into a selector" {  } { { "mux2_1.v" "" { Text "C:/Users/Student/Pacman/mux2_1.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[4\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[4\]\" into a selector" {  } { { "mux2_1.v" "" { Text "C:/Users/Student/Pacman/mux2_1.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[3\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[3\]\" into a selector" {  } { { "mux2_1.v" "" { Text "C:/Users/Student/Pacman/mux2_1.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[2\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[2\]\" into a selector" {  } { { "mux2_1.v" "" { Text "C:/Users/Student/Pacman/mux2_1.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[1\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[1\]\" into a selector" {  } { { "mux2_1.v" "" { Text "C:/Users/Student/Pacman/mux2_1.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[0\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|x_bypass1\[0\]\" into a selector" {  } { { "mux2_1.v" "" { Text "C:/Users/Student/Pacman/mux2_1.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[31\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[31\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[30\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[30\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[29\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[29\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[28\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[28\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[27\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[27\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[26\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[26\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[25\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[25\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[24\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[24\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[23\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[23\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[22\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[22\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[21\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[21\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[20\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[20\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[19\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[19\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[18\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[18\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[17\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[17\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[16\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[16\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[15\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[15\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[14\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[14\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[13\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[13\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[12\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[12\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[11\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[11\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[10\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[10\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[9\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[9\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[8\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[8\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[7\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[7\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[6\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[6\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[5\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[5\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[4\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[4\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[3\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[3\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[2\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[2\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[1\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[1\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[0\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|data_writeReg\[0\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|ctrl_writeReg\[4\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|ctrl_writeReg\[4\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Pacman/processor.v" 93 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|ctrl_writeReg\[3\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|ctrl_writeReg\[3\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Pacman/processor.v" 93 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|ctrl_writeReg\[2\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|ctrl_writeReg\[2\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Pacman/processor.v" 93 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|ctrl_writeReg\[1\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|ctrl_writeReg\[1\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Pacman/processor.v" 93 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|ctrl_writeReg\[0\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|writeback:WriteBack\|ctrl_writeReg\[0\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Pacman/processor.v" 93 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[31\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[31\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[30\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[30\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[29\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[29\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[28\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[28\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[27\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[27\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[26\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[26\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[25\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[25\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[24\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[24\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[23\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[23\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[22\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[22\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[21\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[21\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[20\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[20\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[19\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[19\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[18\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[18\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[17\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[17\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[16\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[16\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[15\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[15\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[14\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[14\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[13\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[13\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[12\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[12\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[11\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[11\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[10\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[10\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[9\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[9\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[8\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[8\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[7\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[7\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[6\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[6\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[5\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[5\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[4\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[4\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[3\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[3\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[2\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[2\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[1\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[1\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[0\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|exception_out_x\[0\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Pacman/processor.v" 94 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|data_exception\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|data_exception\" into a selector" {  } {  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|data_resultRDY\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|data_resultRDY\" into a selector" {  } {  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|mult:multiplier\|sla_1:sla\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|bypassControl:BC\|predicted_reg\[4\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|bypassControl:BC\|predicted_reg\[4\]\" into a selector" {  } { { "isEqual_5.v" "" { Text "C:/Users/Student/Pacman/isEqual_5.v" 11 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|bypassControl:BC\|predicted_reg\[3\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|bypassControl:BC\|predicted_reg\[3\]\" into a selector" {  } { { "isEqual_5.v" "" { Text "C:/Users/Student/Pacman/isEqual_5.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|bypassControl:BC\|predicted_reg\[2\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|bypassControl:BC\|predicted_reg\[2\]\" into a selector" {  } { { "isEqual_5.v" "" { Text "C:/Users/Student/Pacman/isEqual_5.v" 9 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|bypassControl:BC\|predicted_reg\[1\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|bypassControl:BC\|predicted_reg\[1\]\" into a selector" {  } { { "isEqual_5.v" "" { Text "C:/Users/Student/Pacman/isEqual_5.v" 8 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"proc_skeleton:myProcSkeleton\|processor:my_processor\|bypassControl:BC\|predicted_reg\[0\]\" " "Converted tri-state node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|bypassControl:BC\|predicted_reg\[0\]\" into a selector" {  } { { "isEqual_5.v" "" { Text "C:/Users/Student/Pacman/isEqual_5.v" 7 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[31\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[31\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[30\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[30\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[29\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[29\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[28\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[28\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[27\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[27\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[26\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[26\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[25\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[25\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[24\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[24\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[23\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[23\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[22\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[22\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[21\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[21\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[20\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[20\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[19\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[19\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[18\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[18\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[17\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[17\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[16\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[16\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[15\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[15\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[14\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[14\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[13\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[13\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[12\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[12\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[11\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[11\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[10\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[10\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[9\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[9\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[8\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[8\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[7\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[7\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[6\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[6\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[5\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[5\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[4\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[4\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[3\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[3\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[2\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[2\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[1\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[1\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[0\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register31\|tri_state:DFF_generate\[0\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[31\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[31\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[30\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[30\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[29\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[29\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[28\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[28\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[27\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[27\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[26\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[26\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[25\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[25\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[24\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[24\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[23\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[23\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[22\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[22\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[21\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[21\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[20\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[20\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[19\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[19\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[18\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[18\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[17\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[17\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[16\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[16\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[15\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[15\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[14\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[14\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[13\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[13\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[12\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[12\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[11\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[11\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[10\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[10\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[9\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[9\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[8\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[8\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[7\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[7\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[6\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[6\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[5\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[5\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[4\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[4\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[3\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[3\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[2\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[2\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[1\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[1\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[0\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register30\|tri_state:DFF_generate\[0\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[31\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[31\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[30\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[30\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[29\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[29\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[28\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[28\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[27\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[27\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[26\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[26\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[25\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[25\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[24\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[24\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[23\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[23\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[22\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[22\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[21\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[21\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[20\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[20\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[19\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[19\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[18\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[18\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[17\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[17\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[16\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[16\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[15\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[15\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[14\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[14\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[13\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[13\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[12\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[12\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[11\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[11\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[10\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[10\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[9\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[9\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[8\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[8\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[7\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[7\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[6\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[6\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[5\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[5\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[4\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[4\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[3\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[3\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[2\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[2\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[1\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[1\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[0\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register29\|tri_state:DFF_generate\[0\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[31\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[31\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[30\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[30\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[29\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[29\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[28\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[28\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[27\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[27\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[26\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[26\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[25\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[25\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[24\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[24\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[23\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[23\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[22\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[22\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[21\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[21\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[20\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[20\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[19\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[19\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[18\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[18\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[17\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[17\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[16\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[16\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[15\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[15\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[14\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[14\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[13\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[13\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[12\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[12\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[11\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[11\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[10\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[10\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[9\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[9\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[8\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[8\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[7\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[7\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[6\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[6\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[5\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[5\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[4\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[4\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[3\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[3\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[2\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[2\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[1\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[1\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[0\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register28\|tri_state:DFF_generate\[0\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[31\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[31\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[30\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[30\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[29\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[29\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[28\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[28\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[27\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[27\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[26\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[26\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[25\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[25\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[24\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[24\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[23\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[23\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[22\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[22\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[21\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[21\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[20\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[20\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[19\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[19\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[18\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[18\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[17\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[17\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[16\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[16\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[15\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[15\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[14\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[14\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[13\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[13\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[12\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[12\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[11\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[11\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[10\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[10\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[9\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[9\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[8\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[8\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[7\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[7\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[6\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[6\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[5\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[5\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[4\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[4\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[3\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[3\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[2\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[2\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[1\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[1\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[0\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register27\|tri_state:DFF_generate\[0\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[31\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[31\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[30\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[30\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[29\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[29\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[28\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[28\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[27\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[27\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[26\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[26\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[25\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[25\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[24\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[24\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[23\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[23\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[22\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[22\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[21\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[21\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[20\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[20\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[19\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[19\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[18\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[18\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[17\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[17\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[16\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[16\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[15\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[15\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[14\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[14\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[13\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[13\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[12\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[12\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[11\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[11\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[10\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[10\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[9\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[9\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[8\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[8\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[7\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[7\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[6\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[6\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[5\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[5\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[4\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[4\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[3\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[3\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[2\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[2\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[1\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[1\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[0\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register26\|tri_state:DFF_generate\[0\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[31\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[31\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[30\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[30\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[29\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[29\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[28\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[28\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[27\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[27\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[26\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[26\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[25\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[25\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[24\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[24\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[23\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[23\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[22\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[22\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[21\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[21\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[20\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[20\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[19\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[19\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[18\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[18\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[17\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[17\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[16\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[16\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[15\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[15\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[14\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[14\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[13\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[13\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[12\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[12\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[11\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[11\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[10\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[10\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[9\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[9\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[8\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[8\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[7\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[7\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[6\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[6\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[5\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[5\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[4\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[4\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[3\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[3\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[2\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[2\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[1\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[1\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[0\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register25\|tri_state:DFF_generate\[0\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[31\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[31\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[30\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[30\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[29\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[29\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[28\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[28\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[27\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[27\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[26\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[26\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[25\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[25\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[24\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[24\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[23\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[23\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[22\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[22\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[21\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[21\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[20\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[20\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[19\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[19\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[18\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[18\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[17\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[17\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[16\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[16\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[15\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[15\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[14\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[14\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[13\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[13\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[12\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[12\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[11\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[11\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[10\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[10\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[9\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[9\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[8\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[8\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[7\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[7\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[6\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[6\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[5\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[5\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[4\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[4\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[3\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[3\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[2\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[2\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[1\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[1\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[0\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register24\|tri_state:DFF_generate\[0\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[31\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[31\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[30\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[30\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[29\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[29\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[28\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[28\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[27\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[27\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[26\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[26\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[25\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[25\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[24\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[24\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[23\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[23\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[22\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[22\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[21\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[21\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[20\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[20\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[19\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[19\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[18\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[18\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[17\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[17\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[16\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[16\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[15\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[15\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[14\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[14\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[13\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[13\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[12\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[12\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[11\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[11\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[10\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[10\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[9\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[9\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[8\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[8\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[7\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[7\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[6\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[6\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[5\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[5\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[4\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[4\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[3\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[3\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[2\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[2\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[1\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[1\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[0\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register23\|tri_state:DFF_generate\[0\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[31\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[31\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[30\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[30\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[29\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[29\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[28\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[28\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[27\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[27\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[26\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[26\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[25\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[25\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[24\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[24\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[23\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[23\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[22\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[22\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[21\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[21\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[20\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[20\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[19\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[19\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[18\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[18\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[17\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[17\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[16\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[16\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[15\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[15\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[14\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[14\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[13\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[13\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[12\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[12\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[11\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[11\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[10\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[10\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[9\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[9\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[8\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[8\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[7\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[7\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[6\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[6\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[5\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[5\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[4\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[4\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[3\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[3\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[2\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[2\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[1\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[1\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[0\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register22\|tri_state:DFF_generate\[0\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[31\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[31\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[30\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[30\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[29\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[29\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[28\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[28\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[27\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[27\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[26\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[26\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[25\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[25\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[24\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[24\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[23\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[23\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[22\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[22\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[21\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[21\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[20\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[20\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[19\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[19\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[18\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[18\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[17\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[17\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[16\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[16\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[15\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[15\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[14\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[14\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[13\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[13\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[12\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[12\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[11\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[11\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[10\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[10\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[9\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[9\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[8\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[8\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[7\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[7\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[6\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[6\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[5\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[5\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[4\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[4\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[3\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[3\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[2\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[2\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[1\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[1\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[0\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register21\|tri_state:DFF_generate\[0\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[31\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[31\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[30\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[30\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[29\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[29\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[28\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[28\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[27\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[27\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[26\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[26\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[25\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[25\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[24\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[24\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[23\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[23\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[22\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[22\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[21\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[21\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[20\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[20\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[19\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[19\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[18\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[18\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[17\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[17\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[16\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[16\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[15\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[15\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[14\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[14\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[13\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[13\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[12\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[12\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[11\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[11\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[10\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[10\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[9\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[9\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[8\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[8\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[7\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[7\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[6\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[6\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[5\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[5\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[4\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[4\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[3\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[3\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[2\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[2\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[1\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[1\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[0\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register20\|tri_state:DFF_generate\[0\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[31\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[31\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[30\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[30\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[29\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[29\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[28\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[28\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[27\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[27\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[26\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[26\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[25\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[25\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[24\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[24\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[23\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[23\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[22\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[22\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[21\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[21\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[20\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[20\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[19\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[19\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[18\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[18\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[17\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[17\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[16\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[16\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[15\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[15\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[14\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[14\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[13\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[13\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[12\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[12\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[11\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[11\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[10\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[10\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[9\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[9\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[8\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[8\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[7\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[7\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[6\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[6\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[5\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[5\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[4\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[4\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[3\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[3\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[2\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[2\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[1\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[1\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[0\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register19\|tri_state:DFF_generate\[0\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[31\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[31\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[30\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[30\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[29\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[29\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[28\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[28\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[27\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[27\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[26\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[26\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[25\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[25\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[24\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[24\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[23\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[23\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[22\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[22\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[21\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[21\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[20\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[20\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[19\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[19\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[18\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[18\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[17\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[17\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[16\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[16\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[15\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[15\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[14\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[14\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[13\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[13\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[12\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[12\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[11\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[11\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[10\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[10\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[9\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[9\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[8\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[8\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[7\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[7\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[6\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[6\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[5\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[5\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[4\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[4\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[3\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[3\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[2\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[2\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[1\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[1\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[0\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register18\|tri_state:DFF_generate\[0\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[31\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[31\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[30\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[30\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[29\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[29\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[28\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[28\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[27\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[27\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[26\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[26\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[25\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[25\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[24\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[24\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[23\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[23\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[22\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[22\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[21\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[21\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[20\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[20\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[19\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[19\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[18\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[18\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[17\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[17\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[16\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[16\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[15\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[15\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[14\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[14\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[13\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[13\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[12\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[12\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[11\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[11\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[10\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[10\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[9\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[9\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[8\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[8\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[7\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[7\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[6\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[6\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[5\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[5\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[4\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[4\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[3\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[3\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[2\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[2\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[1\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[1\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[0\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register17\|tri_state:DFF_generate\[0\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[31\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[31\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[30\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[30\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[29\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[29\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[28\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[28\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[27\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[27\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[26\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[26\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[25\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[25\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[24\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[24\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[23\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[23\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[22\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[22\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[21\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[21\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[20\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[20\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[19\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[19\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[18\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[18\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[17\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[17\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[16\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[16\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[15\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[15\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[14\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[14\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[13\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[13\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[12\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[12\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[11\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[11\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[10\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[10\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[9\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[9\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[8\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[8\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[7\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[7\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[6\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[6\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[5\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[5\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[4\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[4\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[3\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[3\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[2\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[2\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[1\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[1\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[0\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register16\|tri_state:DFF_generate\[0\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[31\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[31\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[30\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[30\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[29\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[29\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[28\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[28\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[27\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[27\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[26\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[26\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[25\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[25\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[24\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[24\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[23\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[23\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[22\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[22\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[21\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[21\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[20\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[20\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[19\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[19\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[18\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[18\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[17\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[17\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[16\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[16\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[15\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[15\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[14\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[14\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[13\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[13\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[12\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[12\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[11\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[11\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[10\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[10\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[9\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[9\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[8\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[8\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[7\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[7\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[6\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[6\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[5\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[5\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[4\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[4\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[3\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[3\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[2\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[2\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[1\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[1\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[0\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register15\|tri_state:DFF_generate\[0\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[31\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[31\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[30\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[30\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[29\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[29\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[28\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[28\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[27\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[27\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[26\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[26\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[25\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[25\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[24\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[24\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[23\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[23\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[22\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[22\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[21\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[21\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[20\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[20\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[19\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[19\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[18\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[18\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[17\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[17\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[16\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[16\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[15\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[15\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[14\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[14\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[13\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[13\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[12\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[12\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[11\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[11\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[10\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[10\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[9\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[9\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[8\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[8\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[7\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[7\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[6\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[6\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[5\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[5\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[4\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[4\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[3\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[3\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[2\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[2\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[1\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[1\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[0\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register14\|tri_state:DFF_generate\[0\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[31\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[31\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[30\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[30\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[29\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[29\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[28\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[28\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[27\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[27\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[26\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[26\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[25\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[25\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[24\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[24\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[23\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[23\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[22\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[22\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[21\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[21\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[20\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[20\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[19\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[19\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[18\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[18\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[17\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[17\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[16\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[16\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[15\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[15\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[14\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[14\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[13\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[13\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[12\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[12\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[11\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[11\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[10\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[10\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[9\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[9\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[8\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[8\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[7\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[7\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[6\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[6\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[5\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[5\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[4\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[4\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[3\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[3\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[2\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[2\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[1\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[1\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[0\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register13\|tri_state:DFF_generate\[0\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[31\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[31\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[30\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[30\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[29\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[29\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[28\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[28\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[27\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[27\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[26\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[26\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[25\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[25\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[24\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[24\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[23\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[23\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[22\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[22\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[21\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[21\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[20\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[20\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[19\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[19\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[18\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[18\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[17\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[17\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[16\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[16\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[15\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[15\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[14\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[14\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[13\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[13\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[12\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[12\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[11\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[11\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[10\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[10\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[9\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[9\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[8\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[8\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[7\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[7\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[6\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[6\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[5\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[5\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[4\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[4\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[3\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[3\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[2\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[2\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[1\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[1\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[0\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register12\|tri_state:DFF_generate\[0\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[31\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[31\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[30\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[30\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[29\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[29\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[28\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[28\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[27\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[27\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[26\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[26\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[25\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[25\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[24\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[24\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[23\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[23\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[22\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[22\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[21\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[21\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[20\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[20\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[19\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[19\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[18\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[18\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[17\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[17\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[16\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[16\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[15\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[15\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[14\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[14\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[13\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[13\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[12\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[12\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[11\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[11\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[10\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[10\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[9\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[9\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[8\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[8\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[7\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[7\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[6\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[6\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[5\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[5\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[4\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[4\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[3\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[3\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[2\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[2\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[1\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[1\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[0\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register11\|tri_state:DFF_generate\[0\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[31\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[31\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[30\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[30\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[29\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[29\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[28\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[28\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[27\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[27\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[26\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[26\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[25\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[25\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[24\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[24\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[23\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[23\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[22\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[22\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[21\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[21\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[20\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[20\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[19\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[19\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[18\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[18\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[17\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[17\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[16\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[16\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[15\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[15\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[14\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[14\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[13\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[13\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[12\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[12\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[11\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[11\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[10\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[10\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[9\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[9\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[8\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[8\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[7\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[7\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[6\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[6\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[5\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[5\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[4\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[4\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[3\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[3\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[2\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[2\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[1\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[1\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[0\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register10\|tri_state:DFF_generate\[0\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[31\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[31\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[30\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[30\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[29\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[29\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[28\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[28\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[27\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[27\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[26\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[26\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[25\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[25\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[24\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[24\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[23\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[23\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[22\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[22\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[21\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[21\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[20\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[20\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[19\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[19\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[18\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[18\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[17\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[17\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[16\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[16\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[15\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[15\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[14\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[14\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[13\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[13\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[12\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[12\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[11\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[11\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[10\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[10\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[9\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[9\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[8\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[8\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[7\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[7\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[6\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[6\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[5\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[5\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[4\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[4\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[3\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[3\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[2\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[2\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[1\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[1\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[0\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register9\|tri_state:DFF_generate\[0\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[31\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[31\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[30\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[30\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[29\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[29\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[28\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[28\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[27\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[27\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[26\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[26\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[25\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[25\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[24\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[24\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[23\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[23\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[22\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[22\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[21\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[21\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[20\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[20\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[19\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[19\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[18\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[18\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[17\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[17\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[16\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[16\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[15\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[15\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[14\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[14\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[13\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[13\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[12\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[12\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[11\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[11\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[10\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[10\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[9\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[9\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[8\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[8\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[7\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[7\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[6\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[6\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[5\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[5\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[4\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[4\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[3\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[3\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[2\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[2\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[1\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[1\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[0\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register8\|tri_state:DFF_generate\[0\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[31\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[31\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[30\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[30\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[29\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[29\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[28\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[28\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[27\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[27\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[26\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[26\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[25\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[25\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[24\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[24\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[23\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[23\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[22\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[22\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[21\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[21\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[20\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[20\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[19\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[19\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[18\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[18\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[17\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[17\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[16\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[16\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[15\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[15\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[14\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[14\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[13\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[13\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[12\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[12\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[11\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[11\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[10\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[10\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[9\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[9\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[8\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[8\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[7\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[7\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[6\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[6\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[5\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[5\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[4\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[4\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[3\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[3\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[2\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[2\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[1\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[1\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[0\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register7\|tri_state:DFF_generate\[0\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[31\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[31\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[30\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[30\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[29\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[29\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[28\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[28\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[27\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[27\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[26\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[26\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[25\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[25\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[24\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[24\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[23\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[23\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[22\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[22\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[21\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[21\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[20\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[20\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[19\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[19\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[18\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[18\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[17\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[17\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[16\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[16\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[15\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[15\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[14\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[14\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[13\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[13\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[12\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[12\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[11\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[11\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[10\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[10\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[9\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[9\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[8\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[8\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[7\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[7\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[6\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[6\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[5\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[5\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[4\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[4\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[3\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[3\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[2\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[2\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[1\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[1\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[0\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register6\|tri_state:DFF_generate\[0\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[31\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[31\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[30\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[30\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[29\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[29\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[28\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[28\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[27\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[27\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[26\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[26\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[25\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[25\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[24\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[24\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[23\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[23\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[22\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[22\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[21\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[21\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[20\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[20\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[19\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[19\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[18\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[18\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[17\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[17\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[16\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[16\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[15\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[15\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[14\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[14\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[13\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[13\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[12\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[12\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[11\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[11\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[10\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[10\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[9\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[9\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[8\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[8\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[7\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[7\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[6\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[6\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[5\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[5\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[4\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[4\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[3\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[3\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[2\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[2\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[1\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[1\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[0\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register5\|tri_state:DFF_generate\[0\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[31\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[31\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[30\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[30\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[29\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[29\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[28\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[28\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[27\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[27\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[26\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[26\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[25\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[25\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[24\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[24\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[23\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[23\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[22\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[22\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[21\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[21\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[20\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[20\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[19\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[19\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[18\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[18\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[17\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[17\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[16\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[16\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[15\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[15\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[14\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[14\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[13\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[13\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[12\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[12\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[11\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[11\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[10\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[10\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[9\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[9\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[8\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[8\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[7\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[7\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[6\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[6\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[5\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[5\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[4\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[4\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[3\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[3\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[2\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[2\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[1\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[1\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[0\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register4\|tri_state:DFF_generate\[0\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[31\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[31\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[30\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[30\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[29\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[29\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[28\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[28\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[27\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[27\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[26\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[26\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[25\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[25\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[24\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[24\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[23\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[23\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[22\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[22\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[21\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[21\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[20\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[20\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[19\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[19\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[18\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[18\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[17\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[17\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[16\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[16\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[15\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[15\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[14\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[14\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[13\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[13\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[12\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[12\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[11\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[11\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[10\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[10\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[9\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[9\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[8\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[8\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[7\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[7\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[6\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[6\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[5\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[5\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[4\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[4\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[3\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[3\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[2\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[2\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[1\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[1\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[0\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register3\|tri_state:DFF_generate\[0\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register2\|tri_state:DFF_generate\[31\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register2\|tri_state:DFF_generate\[31\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register2\|tri_state:DFF_generate\[30\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register2\|tri_state:DFF_generate\[30\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register2\|tri_state:DFF_generate\[29\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register2\|tri_state:DFF_generate\[29\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register2\|tri_state:DFF_generate\[28\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register2\|tri_state:DFF_generate\[28\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register2\|tri_state:DFF_generate\[27\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register2\|tri_state:DFF_generate\[27\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register2\|tri_state:DFF_generate\[26\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register2\|tri_state:DFF_generate\[26\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register2\|tri_state:DFF_generate\[25\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register2\|tri_state:DFF_generate\[25\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register2\|tri_state:DFF_generate\[24\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register2\|tri_state:DFF_generate\[24\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register2\|tri_state:DFF_generate\[23\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register2\|tri_state:DFF_generate\[23\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register2\|tri_state:DFF_generate\[22\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register2\|tri_state:DFF_generate\[22\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register2\|tri_state:DFF_generate\[21\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register2\|tri_state:DFF_generate\[21\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register2\|tri_state:DFF_generate\[20\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register2\|tri_state:DFF_generate\[20\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register2\|tri_state:DFF_generate\[19\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register2\|tri_state:DFF_generate\[19\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register2\|tri_state:DFF_generate\[18\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register2\|tri_state:DFF_generate\[18\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register2\|tri_state:DFF_generate\[17\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register2\|tri_state:DFF_generate\[17\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register2\|tri_state:DFF_generate\[16\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register2\|tri_state:DFF_generate\[16\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register2\|tri_state:DFF_generate\[15\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register2\|tri_state:DFF_generate\[15\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register2\|tri_state:DFF_generate\[14\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register2\|tri_state:DFF_generate\[14\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register2\|tri_state:DFF_generate\[13\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register2\|tri_state:DFF_generate\[13\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register2\|tri_state:DFF_generate\[12\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register2\|tri_state:DFF_generate\[12\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register2\|tri_state:DFF_generate\[11\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register2\|tri_state:DFF_generate\[11\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register2\|tri_state:DFF_generate\[10\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register2\|tri_state:DFF_generate\[10\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register2\|tri_state:DFF_generate\[9\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register2\|tri_state:DFF_generate\[9\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register2\|tri_state:DFF_generate\[8\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register2\|tri_state:DFF_generate\[8\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register2\|tri_state:DFF_generate\[7\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register2\|tri_state:DFF_generate\[7\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register2\|tri_state:DFF_generate\[6\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register2\|tri_state:DFF_generate\[6\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register2\|tri_state:DFF_generate\[5\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register2\|tri_state:DFF_generate\[5\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register2\|tri_state:DFF_generate\[4\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register2\|tri_state:DFF_generate\[4\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register2\|tri_state:DFF_generate\[3\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register2\|tri_state:DFF_generate\[3\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register2\|tri_state:DFF_generate\[2\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register2\|tri_state:DFF_generate\[2\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register2\|tri_state:DFF_generate\[1\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register2\|tri_state:DFF_generate\[1\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register2\|tri_state:DFF_generate\[0\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register2\|tri_state:DFF_generate\[0\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[31\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[31\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[30\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[30\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[29\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[29\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[28\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[28\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[27\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[27\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[26\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[26\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[25\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[25\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[24\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[24\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[23\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[23\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[22\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[22\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[21\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[21\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[20\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[20\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[19\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[19\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[18\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[18\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[17\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[17\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[16\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[16\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[15\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[15\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[14\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[14\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[13\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[13\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[12\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[12\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[11\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[11\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[10\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[10\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[9\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[9\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[8\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[8\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[7\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[7\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[6\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[6\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[5\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[5\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[4\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[4\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[3\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[3\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[2\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[2\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[1\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[1\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[0\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register1\|tri_state:DFF_generate\[0\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[31\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[31\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[30\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[30\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[29\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[29\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[28\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[28\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[27\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[27\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[26\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[26\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[25\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[25\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[24\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[24\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[23\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[23\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[22\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[22\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[21\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[21\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[20\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[20\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[19\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[19\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[18\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[18\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[17\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[17\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[16\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[16\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[15\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[15\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[14\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[14\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[13\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[13\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[12\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[12\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[11\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[11\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[10\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[10\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[9\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[9\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[8\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[8\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[7\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[7\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[6\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[6\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[5\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[5\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[4\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[4\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[3\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[3\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[2\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[2\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[1\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[1\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[0\].tri_states\|out " "Converted tri-state buffer \"proc_skeleton:myProcSkeleton\|regfile:my_regfile\|register_module:register0\|tri_state:DFF_generate\[0\].tri_states\|out\" feeding internal logic into a wire" {  } { { "tri_state.v" "" { Text "C:/Users/Student/Pacman/tri_state.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1522973290369 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1522973290369 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_controller:vga_ins\|addrConverter:myAddrConverter\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_controller:vga_ins\|addrConverter:myAddrConverter\|Mod0\"" {  } { { "vga_controller.v" "Mod0" { Text "C:/Users/Student/Pacman/vga_controller.v" 174 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973298518 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_controller:vga_ins\|addrConverter:myAddrConverter\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_controller:vga_ins\|addrConverter:myAddrConverter\|Div0\"" {  } { { "vga_controller.v" "Div0" { Text "C:/Users/Student/Pacman/vga_controller.v" 173 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973298518 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1522973298518 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|addrConverter:myAddrConverter\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|addrConverter:myAddrConverter\|lpm_divide:Mod0\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Pacman/vga_controller.v" 174 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973298560 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|addrConverter:myAddrConverter\|lpm_divide:Mod0 " "Instantiated megafunction \"vga_controller:vga_ins\|addrConverter:myAddrConverter\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973298560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973298560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973298560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973298560 ""}  } { { "vga_controller.v" "" { Text "C:/Users/Student/Pacman/vga_controller.v" 174 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1522973298560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_lcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lcm " "Found entity 1: lpm_divide_lcm" {  } { { "db/lpm_divide_lcm.tdf" "" { Text "C:/Users/Student/Pacman/db/lpm_divide_lcm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973298608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973298608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_anh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_anh " "Found entity 1: sign_div_unsign_anh" {  } { { "db/sign_div_unsign_anh.tdf" "" { Text "C:/Users/Student/Pacman/db/sign_div_unsign_anh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973298621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973298621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_8af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_8af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_8af " "Found entity 1: alt_u_div_8af" {  } { { "db/alt_u_div_8af.tdf" "" { Text "C:/Users/Student/Pacman/db/alt_u_div_8af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973298653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973298653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/Student/Pacman/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973298708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973298708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/Student/Pacman/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973298756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973298756 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|addrConverter:myAddrConverter\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|addrConverter:myAddrConverter\|lpm_divide:Div0\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Pacman/vga_controller.v" 173 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973298765 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|addrConverter:myAddrConverter\|lpm_divide:Div0 " "Instantiated megafunction \"vga_controller:vga_ins\|addrConverter:myAddrConverter\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973298765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973298765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973298765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522973298765 ""}  } { { "vga_controller.v" "" { Text "C:/Users/Student/Pacman/vga_controller.v" 173 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1522973298765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ikm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ikm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ikm " "Found entity 1: lpm_divide_ikm" {  } { { "db/lpm_divide_ikm.tdf" "" { Text "C:/Users/Student/Pacman/db/lpm_divide_ikm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522973298812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973298812 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "23 " "23 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1522973299842 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[0\] data\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[0\]\" to the node \"data\[0\]\" into a wire" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1522973299995 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[1\] data\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[1\]\" to the node \"data\[1\]\" into a wire" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1522973299995 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[2\] data\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[2\]\" to the node \"data\[2\]\" into a wire" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1522973299995 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[3\] data\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[3\]\" to the node \"data\[3\]\" into a wire" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1522973299995 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[4\] data\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[4\]\" to the node \"data\[4\]\" into a wire" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1522973299995 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[5\] data\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[5\]\" to the node \"data\[5\]\" into a wire" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1522973299995 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[6\] data\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[6\]\" to the node \"data\[6\]\" into a wire" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1522973299995 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[7\] data\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[7\]\" to the node \"data\[7\]\" into a wire" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1522973299995 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[8\] data\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[8\]\" to the node \"data\[8\]\" into a wire" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1522973299995 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[9\] data\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[9\]\" to the node \"data\[9\]\" into a wire" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1522973299995 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[10\] data\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[10\]\" to the node \"data\[10\]\" into a wire" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1522973299995 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[11\] data\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[11\]\" to the node \"data\[11\]\" into a wire" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1522973299995 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[12\] data\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[12\]\" to the node \"data\[12\]\" into a wire" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1522973299995 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[13\] data\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[13\]\" to the node \"data\[13\]\" into a wire" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1522973299995 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[14\] data\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[14\]\" to the node \"data\[14\]\" into a wire" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1522973299995 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[15\] data\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[15\]\" to the node \"data\[15\]\" into a wire" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1522973299995 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[16\] data\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[16\]\" to the node \"data\[16\]\" into a wire" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1522973299995 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[17\] data\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[17\]\" to the node \"data\[17\]\" into a wire" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1522973299995 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[18\] data\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[18\]\" to the node \"data\[18\]\" into a wire" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1522973299995 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[19\] data\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[19\]\" to the node \"data\[19\]\" into a wire" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1522973299995 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[20\] data\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[20\]\" to the node \"data\[20\]\" into a wire" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1522973299995 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[21\] data\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[21\]\" to the node \"data\[21\]\" into a wire" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1522973299995 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[22\] data\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[22\]\" to the node \"data\[22\]\" into a wire" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1522973299995 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[23\] data\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[23\]\" to the node \"data\[23\]\" into a wire" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1522973299995 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[24\] data\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[24\]\" to the node \"data\[24\]\" into a wire" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1522973299995 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[25\] data\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[25\]\" to the node \"data\[25\]\" into a wire" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1522973299995 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[26\] data\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[26\]\" to the node \"data\[26\]\" into a wire" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1522973299995 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[27\] data\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[27\]\" to the node \"data\[27\]\" into a wire" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1522973299995 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[28\] data\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[28\]\" to the node \"data\[28\]\" into a wire" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1522973299995 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[29\] data\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[29\]\" to the node \"data\[29\]\" into a wire" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1522973299995 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[30\] data\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[30\]\" to the node \"data\[30\]\" into a wire" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1522973299995 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[31\] data\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[31\]\" to the node \"data\[31\]\" into a wire" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1522973299995 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Analysis & Synthesis" 0 -1 1522973299995 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:comb_232\|out\[11\] proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|WideOr1 " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:comb_232\|out\[11\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|WideOr1\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:comb_232\|out\[10\] proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|WideOr1 " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:comb_232\|out\[10\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|WideOr1\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:comb_232\|out\[9\] proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|WideOr1 " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:comb_232\|out\[9\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|WideOr1\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:comb_232\|out\[8\] proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|WideOr1 " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:comb_232\|out\[8\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|WideOr1\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:comb_232\|out\[7\] proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|WideOr1 " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:comb_232\|out\[7\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|WideOr1\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:comb_232\|out\[6\] proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|WideOr1 " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:comb_232\|out\[6\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|WideOr1\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:comb_232\|out\[5\] proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|WideOr1 " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:comb_232\|out\[5\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|WideOr1\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:comb_232\|out\[4\] proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|WideOr1 " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:comb_232\|out\[4\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|WideOr1\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:comb_232\|out\[3\] proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|WideOr1 " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:comb_232\|out\[3\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|WideOr1\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:comb_232\|out\[2\] proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|WideOr1 " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:comb_232\|out\[2\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|WideOr1\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:comb_232\|out\[1\] proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|WideOr1 " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:comb_232\|out\[1\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|WideOr1\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:comb_232\|out\[0\] proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|WideOr1 " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:comb_232\|out\[0\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|WideOr1\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_0\|out\[0\] proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[0\]\|q_int " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_0\|out\[0\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[0\]\|q_int\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_0\|out\[1\] proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[1\]\|q_int " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_0\|out\[1\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[1\]\|q_int\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_0\|out\[2\] proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[2\]\|q_int " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_0\|out\[2\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[2\]\|q_int\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_0\|out\[3\] proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[3\]\|q_int " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_0\|out\[3\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[3\]\|q_int\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_0\|out\[4\] proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[4\]\|q_int " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_0\|out\[4\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[4\]\|q_int\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_0\|out\[5\] proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[5\]\|q_int " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_0\|out\[5\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[5\]\|q_int\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_0\|out\[6\] proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[6\]\|q_int " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_0\|out\[6\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[6\]\|q_int\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_0\|out\[7\] proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[7\]\|q_int " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_0\|out\[7\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[7\]\|q_int\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_0\|out\[8\] proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[8\]\|q_int " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_0\|out\[8\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[8\]\|q_int\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_0\|out\[9\] proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[9\]\|q_int " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_0\|out\[9\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[9\]\|q_int\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_0\|out\[10\] proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[10\]\|q_int " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_0\|out\[10\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[10\]\|q_int\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_0\|out\[11\] proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[11\]\|q_int " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_0\|out\[11\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[11\]\|q_int\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_10\|out\[12\] proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[12\]\|q_int " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_10\|out\[12\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[12\]\|q_int\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_10\|out\[13\] proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[13\]\|q_int " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_10\|out\[13\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[13\]\|q_int\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_10\|out\[14\] proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[14\]\|q_int " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_10\|out\[14\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[14\]\|q_int\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_10\|out\[15\] proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[15\]\|q_int " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_10\|out\[15\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[15\]\|q_int\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_10\|out\[16\] proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[16\]\|q_int " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_10\|out\[16\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[16\]\|q_int\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_10\|out\[31\] proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[31\]\|q_int " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_10\|out\[31\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[31\]\|q_int\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_10\|out\[28\] proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[28\]\|q_int " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_10\|out\[28\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[28\]\|q_int\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_10\|out\[30\] proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[30\]\|q_int " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_10\|out\[30\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[30\]\|q_int\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_10\|out\[29\] proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[29\]\|q_int " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_10\|out\[29\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[29\]\|q_int\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_10\|out\[25\] proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[25\]\|q_int " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_10\|out\[25\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[25\]\|q_int\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_10\|out\[24\] proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[24\]\|q_int " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_10\|out\[24\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[24\]\|q_int\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_10\|out\[27\] proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[27\]\|q_int " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_10\|out\[27\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[27\]\|q_int\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_10\|out\[26\] proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[26\]\|q_int " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_10\|out\[26\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[26\]\|q_int\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_10\|out\[19\] proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[19\]\|q_int " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_10\|out\[19\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[19\]\|q_int\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_10\|out\[18\] proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[18\]\|q_int " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_10\|out\[18\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[18\]\|q_int\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_10\|out\[17\] proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[17\]\|q_int " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_10\|out\[17\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[17\]\|q_int\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_10\|out\[23\] proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[23\]\|q_int " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_10\|out\[23\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[23\]\|q_int\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_10\|out\[21\] proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[21\]\|q_int " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_10\|out\[21\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[21\]\|q_int\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_10\|out\[22\] proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[22\]\|q_int " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_10\|out\[22\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[22\]\|q_int\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_10\|out\[20\] proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[20\]\|q_int " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_10\|out\[20\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|X_M:x_m\|dflipflop:dffs_exec\[20\]\|q_int\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state12:tri_12\|out\[0\] proc_skeleton:myProcSkeleton\|processor:my_processor\|PC:pc\|dflipflop:dffs\[0\]\|q_int " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state12:tri_12\|out\[0\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|PC:pc\|dflipflop:dffs\[0\]\|q_int\" into an OR gate" {  } { { "tri_state12.v" "" { Text "C:/Users/Student/Pacman/tri_state12.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state12:tri_12\|out\[1\] proc_skeleton:myProcSkeleton\|processor:my_processor\|PC:pc\|dflipflop:dffs\[1\]\|q_int " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state12:tri_12\|out\[1\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|PC:pc\|dflipflop:dffs\[1\]\|q_int\" into an OR gate" {  } { { "tri_state12.v" "" { Text "C:/Users/Student/Pacman/tri_state12.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state12:tri_12\|out\[2\] proc_skeleton:myProcSkeleton\|processor:my_processor\|PC:pc\|dflipflop:dffs\[2\]\|q_int " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state12:tri_12\|out\[2\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|PC:pc\|dflipflop:dffs\[2\]\|q_int\" into an OR gate" {  } { { "tri_state12.v" "" { Text "C:/Users/Student/Pacman/tri_state12.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state12:tri_12\|out\[3\] proc_skeleton:myProcSkeleton\|processor:my_processor\|PC:pc\|dflipflop:dffs\[3\]\|q_int " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state12:tri_12\|out\[3\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|PC:pc\|dflipflop:dffs\[3\]\|q_int\" into an OR gate" {  } { { "tri_state12.v" "" { Text "C:/Users/Student/Pacman/tri_state12.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state12:tri_12\|out\[4\] proc_skeleton:myProcSkeleton\|processor:my_processor\|PC:pc\|dflipflop:dffs\[4\]\|q_int " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state12:tri_12\|out\[4\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|PC:pc\|dflipflop:dffs\[4\]\|q_int\" into an OR gate" {  } { { "tri_state12.v" "" { Text "C:/Users/Student/Pacman/tri_state12.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state12:tri_12\|out\[5\] proc_skeleton:myProcSkeleton\|processor:my_processor\|PC:pc\|dflipflop:dffs\[5\]\|q_int " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state12:tri_12\|out\[5\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|PC:pc\|dflipflop:dffs\[5\]\|q_int\" into an OR gate" {  } { { "tri_state12.v" "" { Text "C:/Users/Student/Pacman/tri_state12.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state12:tri_12\|out\[6\] proc_skeleton:myProcSkeleton\|processor:my_processor\|PC:pc\|dflipflop:dffs\[6\]\|q_int " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state12:tri_12\|out\[6\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|PC:pc\|dflipflop:dffs\[6\]\|q_int\" into an OR gate" {  } { { "tri_state12.v" "" { Text "C:/Users/Student/Pacman/tri_state12.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state12:tri_12\|out\[7\] proc_skeleton:myProcSkeleton\|processor:my_processor\|PC:pc\|dflipflop:dffs\[7\]\|q_int " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state12:tri_12\|out\[7\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|PC:pc\|dflipflop:dffs\[7\]\|q_int\" into an OR gate" {  } { { "tri_state12.v" "" { Text "C:/Users/Student/Pacman/tri_state12.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state12:tri_12\|out\[8\] proc_skeleton:myProcSkeleton\|processor:my_processor\|PC:pc\|dflipflop:dffs\[8\]\|q_int " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state12:tri_12\|out\[8\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|PC:pc\|dflipflop:dffs\[8\]\|q_int\" into an OR gate" {  } { { "tri_state12.v" "" { Text "C:/Users/Student/Pacman/tri_state12.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state12:tri_12\|out\[9\] proc_skeleton:myProcSkeleton\|processor:my_processor\|PC:pc\|dflipflop:dffs\[9\]\|q_int " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state12:tri_12\|out\[9\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|PC:pc\|dflipflop:dffs\[9\]\|q_int\" into an OR gate" {  } { { "tri_state12.v" "" { Text "C:/Users/Student/Pacman/tri_state12.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state12:tri_12\|out\[10\] proc_skeleton:myProcSkeleton\|processor:my_processor\|PC:pc\|dflipflop:dffs\[10\]\|q_int " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state12:tri_12\|out\[10\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|PC:pc\|dflipflop:dffs\[10\]\|q_int\" into an OR gate" {  } { { "tri_state12.v" "" { Text "C:/Users/Student/Pacman/tri_state12.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state12:tri_12\|out\[11\] proc_skeleton:myProcSkeleton\|processor:my_processor\|PC:pc\|dflipflop:dffs\[11\]\|q_int " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state12:tri_12\|out\[11\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|PC:pc\|dflipflop:dffs\[11\]\|q_int\" into an OR gate" {  } { { "tri_state12.v" "" { Text "C:/Users/Student/Pacman/tri_state12.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[0\] proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[0\] " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[0\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[0\]\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[1\] proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[1\] " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[1\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[1\]\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[2\] proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[2\] " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[2\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[2\]\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[3\] proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[3\] " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[3\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[3\]\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[4\] proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[4\] " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[4\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[4\]\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[5\] proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[5\] " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[5\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[5\]\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[6\] proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[6\] " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[6\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[6\]\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[7\] proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[7\] " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[7\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[7\]\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[8\] proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[8\] " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[8\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[8\]\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[9\] proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[9\] " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[9\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[9\]\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[10\] proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[10\] " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[10\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[10\]\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[11\] proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[11\] " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[11\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[11\]\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[12\] proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[12\] " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[12\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[12\]\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[13\] proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[13\] " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[13\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[13\]\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[14\] proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[14\] " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[14\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[14\]\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[15\] proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[15\] " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[15\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[15\]\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[16\] proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[16\] " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[16\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[16\]\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[31\] proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[31\] " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[31\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[31\]\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[28\] proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[28\] " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[28\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[28\]\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[30\] proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[30\] " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[30\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[30\]\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[29\] proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[29\] " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[29\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[29\]\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[25\] proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[25\] " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[25\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[25\]\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[24\] proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[24\] " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[24\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[24\]\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[27\] proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[27\] " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[27\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[27\]\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[26\] proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[26\] " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[26\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[26\]\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[19\] proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[19\] " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[19\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[19\]\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[18\] proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[18\] " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[18\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[18\]\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[17\] proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[17\] " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[17\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[17\]\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[23\] proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[23\] " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[23\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[23\]\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[21\] proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[21\] " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[21\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[21\]\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[22\] proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[22\] " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[22\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[22\]\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[20\] proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[20\] " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|multdiv_cycles:mdc\|multdiv:MD\|tri_state32:tri_6\|out\[20\]\" to the node \"proc_skeleton:myProcSkeleton\|processor:my_processor\|execute:Execute\|tri_state32:tri_7\|out\[20\]\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[0\] proc_skeleton:myProcSkeleton\|player0_x\[0\] " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[0\]\" to the node \"proc_skeleton:myProcSkeleton\|player0_x\[0\]\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[1\] proc_skeleton:myProcSkeleton\|player0_x\[1\] " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[1\]\" to the node \"proc_skeleton:myProcSkeleton\|player0_x\[1\]\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[2\] proc_skeleton:myProcSkeleton\|player0_x\[2\] " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[2\]\" to the node \"proc_skeleton:myProcSkeleton\|player0_x\[2\]\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[3\] proc_skeleton:myProcSkeleton\|player0_x\[3\] " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[3\]\" to the node \"proc_skeleton:myProcSkeleton\|player0_x\[3\]\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[4\] proc_skeleton:myProcSkeleton\|player0_x\[4\] " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[4\]\" to the node \"proc_skeleton:myProcSkeleton\|player0_x\[4\]\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[5\] proc_skeleton:myProcSkeleton\|player0_x\[5\] " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[5\]\" to the node \"proc_skeleton:myProcSkeleton\|player0_x\[5\]\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[6\] proc_skeleton:myProcSkeleton\|player0_x\[6\] " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[6\]\" to the node \"proc_skeleton:myProcSkeleton\|player0_x\[6\]\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[7\] proc_skeleton:myProcSkeleton\|player0_x\[7\] " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[7\]\" to the node \"proc_skeleton:myProcSkeleton\|player0_x\[7\]\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[8\] proc_skeleton:myProcSkeleton\|player0_x\[8\] " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[8\]\" to the node \"proc_skeleton:myProcSkeleton\|player0_x\[8\]\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[9\] proc_skeleton:myProcSkeleton\|player0_x\[9\] " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[9\]\" to the node \"proc_skeleton:myProcSkeleton\|player0_x\[9\]\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[10\] proc_skeleton:myProcSkeleton\|player0_x\[10\] " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[10\]\" to the node \"proc_skeleton:myProcSkeleton\|player0_x\[10\]\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[11\] proc_skeleton:myProcSkeleton\|player0_x\[11\] " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[11\]\" to the node \"proc_skeleton:myProcSkeleton\|player0_x\[11\]\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[12\] proc_skeleton:myProcSkeleton\|player0_x\[12\] " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[12\]\" to the node \"proc_skeleton:myProcSkeleton\|player0_x\[12\]\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[13\] proc_skeleton:myProcSkeleton\|player0_x\[13\] " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[13\]\" to the node \"proc_skeleton:myProcSkeleton\|player0_x\[13\]\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[14\] proc_skeleton:myProcSkeleton\|player0_x\[14\] " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[14\]\" to the node \"proc_skeleton:myProcSkeleton\|player0_x\[14\]\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[15\] proc_skeleton:myProcSkeleton\|player0_x\[15\] " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[15\]\" to the node \"proc_skeleton:myProcSkeleton\|player0_x\[15\]\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[16\] proc_skeleton:myProcSkeleton\|player0_x\[16\] " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[16\]\" to the node \"proc_skeleton:myProcSkeleton\|player0_x\[16\]\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[17\] proc_skeleton:myProcSkeleton\|player0_x\[17\] " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[17\]\" to the node \"proc_skeleton:myProcSkeleton\|player0_x\[17\]\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[18\] proc_skeleton:myProcSkeleton\|player0_x\[18\] " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[18\]\" to the node \"proc_skeleton:myProcSkeleton\|player0_x\[18\]\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[19\] proc_skeleton:myProcSkeleton\|player0_x\[19\] " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[19\]\" to the node \"proc_skeleton:myProcSkeleton\|player0_x\[19\]\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[20\] proc_skeleton:myProcSkeleton\|player0_x\[20\] " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[20\]\" to the node \"proc_skeleton:myProcSkeleton\|player0_x\[20\]\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[21\] proc_skeleton:myProcSkeleton\|player0_x\[21\] " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[21\]\" to the node \"proc_skeleton:myProcSkeleton\|player0_x\[21\]\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[22\] proc_skeleton:myProcSkeleton\|player0_x\[22\] " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[22\]\" to the node \"proc_skeleton:myProcSkeleton\|player0_x\[22\]\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[23\] proc_skeleton:myProcSkeleton\|player0_x\[23\] " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[23\]\" to the node \"proc_skeleton:myProcSkeleton\|player0_x\[23\]\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[24\] proc_skeleton:myProcSkeleton\|player0_x\[24\] " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[24\]\" to the node \"proc_skeleton:myProcSkeleton\|player0_x\[24\]\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[25\] proc_skeleton:myProcSkeleton\|player0_x\[25\] " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[25\]\" to the node \"proc_skeleton:myProcSkeleton\|player0_x\[25\]\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[26\] proc_skeleton:myProcSkeleton\|player0_x\[26\] " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[26\]\" to the node \"proc_skeleton:myProcSkeleton\|player0_x\[26\]\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[27\] proc_skeleton:myProcSkeleton\|player0_x\[27\] " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[27\]\" to the node \"proc_skeleton:myProcSkeleton\|player0_x\[27\]\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[28\] proc_skeleton:myProcSkeleton\|player0_x\[28\] " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[28\]\" to the node \"proc_skeleton:myProcSkeleton\|player0_x\[28\]\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[29\] proc_skeleton:myProcSkeleton\|player0_x\[29\] " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[29\]\" to the node \"proc_skeleton:myProcSkeleton\|player0_x\[29\]\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[30\] proc_skeleton:myProcSkeleton\|player0_x\[30\] " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[30\]\" to the node \"proc_skeleton:myProcSkeleton\|player0_x\[30\]\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[31\] proc_skeleton:myProcSkeleton\|player0_x\[31\] " "Converted the fan-out from the tri-state buffer \"proc_skeleton:myProcSkeleton\|processor:my_processor\|tri_state32:tri_wm0\|out\[31\]\" to the node \"proc_skeleton:myProcSkeleton\|player0_x\[31\]\" into an OR gate" {  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1522973299996 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1522973299996 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "lcd.sv" "" { Text "C:/Users/Student/Pacman/lcd.sv" 48 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1522973300037 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1522973300037 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[0\] GND " "Pin \"debug_data_in\[0\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522973305801 "|skeleton|debug_data_in[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[1\] GND " "Pin \"debug_data_in\[1\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522973305801 "|skeleton|debug_data_in[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[2\] GND " "Pin \"debug_data_in\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522973305801 "|skeleton|debug_data_in[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[3\] GND " "Pin \"debug_data_in\[3\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522973305801 "|skeleton|debug_data_in[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[4\] GND " "Pin \"debug_data_in\[4\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522973305801 "|skeleton|debug_data_in[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[5\] GND " "Pin \"debug_data_in\[5\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522973305801 "|skeleton|debug_data_in[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[6\] GND " "Pin \"debug_data_in\[6\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522973305801 "|skeleton|debug_data_in[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[7\] GND " "Pin \"debug_data_in\[7\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522973305801 "|skeleton|debug_data_in[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[8\] GND " "Pin \"debug_data_in\[8\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522973305801 "|skeleton|debug_data_in[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[9\] GND " "Pin \"debug_data_in\[9\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522973305801 "|skeleton|debug_data_in[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[10\] GND " "Pin \"debug_data_in\[10\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522973305801 "|skeleton|debug_data_in[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[11\] GND " "Pin \"debug_data_in\[11\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522973305801 "|skeleton|debug_data_in[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[12\] GND " "Pin \"debug_data_in\[12\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522973305801 "|skeleton|debug_data_in[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[13\] GND " "Pin \"debug_data_in\[13\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522973305801 "|skeleton|debug_data_in[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[14\] GND " "Pin \"debug_data_in\[14\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522973305801 "|skeleton|debug_data_in[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[15\] GND " "Pin \"debug_data_in\[15\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522973305801 "|skeleton|debug_data_in[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[16\] GND " "Pin \"debug_data_in\[16\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522973305801 "|skeleton|debug_data_in[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[17\] GND " "Pin \"debug_data_in\[17\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522973305801 "|skeleton|debug_data_in[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[18\] GND " "Pin \"debug_data_in\[18\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522973305801 "|skeleton|debug_data_in[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[19\] GND " "Pin \"debug_data_in\[19\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522973305801 "|skeleton|debug_data_in[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[20\] GND " "Pin \"debug_data_in\[20\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522973305801 "|skeleton|debug_data_in[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[21\] GND " "Pin \"debug_data_in\[21\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522973305801 "|skeleton|debug_data_in[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[22\] GND " "Pin \"debug_data_in\[22\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522973305801 "|skeleton|debug_data_in[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[23\] GND " "Pin \"debug_data_in\[23\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522973305801 "|skeleton|debug_data_in[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[24\] GND " "Pin \"debug_data_in\[24\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522973305801 "|skeleton|debug_data_in[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[25\] GND " "Pin \"debug_data_in\[25\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522973305801 "|skeleton|debug_data_in[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[26\] GND " "Pin \"debug_data_in\[26\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522973305801 "|skeleton|debug_data_in[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[27\] GND " "Pin \"debug_data_in\[27\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522973305801 "|skeleton|debug_data_in[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[28\] GND " "Pin \"debug_data_in\[28\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522973305801 "|skeleton|debug_data_in[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[29\] GND " "Pin \"debug_data_in\[29\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522973305801 "|skeleton|debug_data_in[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[30\] GND " "Pin \"debug_data_in\[30\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522973305801 "|skeleton|debug_data_in[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[31\] GND " "Pin \"debug_data_in\[31\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522973305801 "|skeleton|debug_data_in[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[0\] GND " "Pin \"debug_addr\[0\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522973305801 "|skeleton|debug_addr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[1\] GND " "Pin \"debug_addr\[1\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522973305801 "|skeleton|debug_addr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[2\] GND " "Pin \"debug_addr\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522973305801 "|skeleton|debug_addr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[3\] GND " "Pin \"debug_addr\[3\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522973305801 "|skeleton|debug_addr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[4\] GND " "Pin \"debug_addr\[4\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522973305801 "|skeleton|debug_addr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[5\] GND " "Pin \"debug_addr\[5\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522973305801 "|skeleton|debug_addr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[6\] GND " "Pin \"debug_addr\[6\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522973305801 "|skeleton|debug_addr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[7\] GND " "Pin \"debug_addr\[7\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522973305801 "|skeleton|debug_addr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[8\] GND " "Pin \"debug_addr\[8\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522973305801 "|skeleton|debug_addr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[9\] GND " "Pin \"debug_addr\[9\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522973305801 "|skeleton|debug_addr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[10\] GND " "Pin \"debug_addr\[10\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522973305801 "|skeleton|debug_addr[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[11\] GND " "Pin \"debug_addr\[11\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522973305801 "|skeleton|debug_addr[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[0\] GND " "Pin \"leds\[0\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522973305801 "|skeleton|leds[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rw GND " "Pin \"lcd_rw\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522973305801 "|skeleton|lcd_rw"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_on VCC " "Pin \"lcd_on\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522973305801 "|skeleton|lcd_on"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_blon VCC " "Pin \"lcd_blon\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522973305801 "|skeleton|lcd_blon"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg3\[0\] GND " "Pin \"seg3\[0\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522973305801 "|skeleton|seg3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg3\[1\] GND " "Pin \"seg3\[1\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522973305801 "|skeleton|seg3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg3\[2\] GND " "Pin \"seg3\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522973305801 "|skeleton|seg3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg3\[3\] GND " "Pin \"seg3\[3\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522973305801 "|skeleton|seg3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg3\[4\] GND " "Pin \"seg3\[4\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522973305801 "|skeleton|seg3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg3\[5\] GND " "Pin \"seg3\[5\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522973305801 "|skeleton|seg3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg3\[6\] VCC " "Pin \"seg3\[6\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522973305801 "|skeleton|seg3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg4\[0\] GND " "Pin \"seg4\[0\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522973305801 "|skeleton|seg4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg4\[1\] GND " "Pin \"seg4\[1\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522973305801 "|skeleton|seg4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg4\[2\] GND " "Pin \"seg4\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522973305801 "|skeleton|seg4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg4\[3\] GND " "Pin \"seg4\[3\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522973305801 "|skeleton|seg4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg4\[4\] GND " "Pin \"seg4\[4\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522973305801 "|skeleton|seg4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg4\[5\] GND " "Pin \"seg4\[5\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522973305801 "|skeleton|seg4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg4\[6\] VCC " "Pin \"seg4\[6\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522973305801 "|skeleton|seg4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg5\[0\] GND " "Pin \"seg5\[0\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522973305801 "|skeleton|seg5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg5\[1\] GND " "Pin \"seg5\[1\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522973305801 "|skeleton|seg5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg5\[2\] GND " "Pin \"seg5\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522973305801 "|skeleton|seg5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg5\[3\] GND " "Pin \"seg5\[3\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522973305801 "|skeleton|seg5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg5\[4\] GND " "Pin \"seg5\[4\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522973305801 "|skeleton|seg5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg5\[5\] GND " "Pin \"seg5\[5\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522973305801 "|skeleton|seg5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg5\[6\] GND " "Pin \"seg5\[6\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522973305801 "|skeleton|seg5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg6\[0\] GND " "Pin \"seg6\[0\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522973305801 "|skeleton|seg6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg6\[1\] GND " "Pin \"seg6\[1\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522973305801 "|skeleton|seg6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg6\[2\] GND " "Pin \"seg6\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522973305801 "|skeleton|seg6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg6\[3\] GND " "Pin \"seg6\[3\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522973305801 "|skeleton|seg6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg6\[4\] GND " "Pin \"seg6\[4\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522973305801 "|skeleton|seg6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg6\[5\] GND " "Pin \"seg6\[5\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522973305801 "|skeleton|seg6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg6\[6\] GND " "Pin \"seg6\[6\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522973305801 "|skeleton|seg6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC GND " "Pin \"VGA_SYNC\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522973305801 "|skeleton|VGA_SYNC"} { "Warning" "WMLS_MLS_STUCK_PIN" "isKeyboardLoad GND " "Pin \"isKeyboardLoad\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522973305801 "|skeleton|isKeyboardLoad"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1522973305801 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1522973306476 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "35 " "35 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1522973318296 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Student/Pacman/output_files/skeleton.map.smsg " "Generated suppressed messages file C:/Users/Student/Pacman/output_files/skeleton.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973319020 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1522973320384 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522973320384 ""}
{ "Warning" "WCUT_PLL_COMPENSATE_CLOCK_NOT_CONNECTED" "VGA_Audio_PLL:p1\|altpll:altpll_component\|pll compensate_clock clock0 CLK\[0\] " "PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|pll\" has parameter compensate_clock set to clock0 but port CLK\[0\] is not connected" {  } { { "altpll.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "VGA_Audio_PLL.v" "" { Text "C:/Users/Student/Pacman/VGA_Audio_PLL.v" 107 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 115 0 0 } }  } 0 15897 "PLL \"%1!s!\" has parameter %2!s! set to %3!s! but port %4!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1522973320592 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "VGA_Audio_PLL:p1\|altpll:altpll_component\|pll CLK\[0\] clk0_multiply_by clk0_divide_by " "PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|pll\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "altpll.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "VGA_Audio_PLL.v" "" { Text "C:/Users/Student/Pacman/VGA_Audio_PLL.v" 107 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 115 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1522973320593 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw0 " "No output dependent on input pin \"sw0\"" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973321035 "|skeleton|sw0"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1522973321035 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7285 " "Implemented 7285 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1522973321037 ""} { "Info" "ICUT_CUT_TM_OPINS" "232 " "Implemented 232 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1522973321037 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1522973321037 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6680 " "Implemented 6680 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1522973321037 ""} { "Info" "ICUT_CUT_TM_RAMS" "360 " "Implemented 360 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1522973321037 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1522973321037 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1522973321037 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4652 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4652 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1138 " "Peak virtual memory: 1138 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1522973321339 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 05 20:08:41 2018 " "Processing ended: Thu Apr 05 20:08:41 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1522973321339 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:56 " "Elapsed time: 00:00:56" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1522973321339 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:06 " "Total CPU time (on all processors): 00:01:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1522973321339 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1522973321339 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1522973325790 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1522973325792 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 05 20:08:42 2018 " "Processing started: Thu Apr 05 20:08:42 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1522973325792 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1522973325792 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off skeleton -c skeleton " "Command: quartus_fit --read_settings_files=off --write_settings_files=off skeleton -c skeleton" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1522973325792 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1522973325940 ""}
{ "Info" "0" "" "Project  = skeleton" {  } {  } 0 0 "Project  = skeleton" 0 0 "Fitter" 0 0 1522973325940 ""}
{ "Info" "0" "" "Revision = skeleton" {  } {  } 0 0 "Revision = skeleton" 0 0 "Fitter" 0 0 1522973325940 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1522973326126 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1522973326126 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "skeleton EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"skeleton\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1522973326226 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1522973326280 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1522973326280 ""}
{ "Warning" "WCUT_CUT_YGR_PLL_SET_COMPENSATE_CLK" "VGA_Audio_PLL:p1\|altpll:altpll_component\|pll clock2 " "Compensate clock of PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|pll\" has been set to clock2" {  } { { "altpll.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "" "" { Generic "C:/Users/Student/Pacman/" { { 0 { 0 ""} 0 6390 14046 14942 0 0 ""}  }  } }  } 0 15564 "Compensate clock of PLL \"%1!s!\" has been set to %2!s!" 0 0 "Fitter" 0 -1 1522973326340 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "VGA_Audio_PLL:p1\|altpll:altpll_component\|pll Cyclone IV E PLL " "Implemented PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|pll\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk2 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk2 port" {  } { { "altpll.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf" 915 3 0 } } { "" "" { Generic "C:/Users/Student/Pacman/" { { 0 { 0 ""} 0 6392 14046 14942 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1522973326347 ""}  } { { "altpll.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "" "" { Generic "C:/Users/Student/Pacman/" { { 0 { 0 ""} 0 6390 14046 14942 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1522973326347 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1522973326725 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1522973326966 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1522973326966 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1522973326966 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1522973326966 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1522973326966 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1522973326966 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1522973326966 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1522973326966 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1522973326966 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1522973326966 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Pacman/" { { 0 { 0 ""} 0 21481 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1522973326986 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Pacman/" { { 0 { 0 ""} 0 21483 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1522973326986 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Pacman/" { { 0 { 0 ""} 0 21485 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1522973326986 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Pacman/" { { 0 { 0 ""} 0 21487 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1522973326986 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Pacman/" { { 0 { 0 ""} 0 21489 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1522973326986 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1522973326986 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1522973326995 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1522973328010 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "126 244 " "No exact pin location assignment(s) for 126 pins of 244 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1522973329025 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "skeleton.sdc " "Synopsys Design Constraints File file not found: 'skeleton.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1522973330161 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1522973330161 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1522973330198 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1522973330201 ""}
{ "Warning" "WSTA_SCC_LOOP" "1043 " "Found combinational loop of 1043 nodes" { { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[30\]~37\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[30\]~37\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|sum1_0\|sum3\|xor0\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|sum1_0\|sum3\|xor0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|sum1_0\|sum3\|xor0\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|sum1_0\|sum3\|xor0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m3\|out\[31\]~114\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m3\|out\[31\]~114\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m3\|out\[31\]~114\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m3\|out\[31\]~114\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m3\|out\[31\]~116\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m3\|out\[31\]~116\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m3\|out\[31\]~116\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m3\|out\[31\]~116\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m3\|out\[31\]~118\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m3\|out\[31\]~118\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m3\|out\[31\]~118\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m3\|out\[31\]~118\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|or_ovf\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|or_ovf\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|or_ovf\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|or_ovf\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|exception_out_x\[1\]~1\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|exception_out_x\[1\]~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|exception_out_x\[1\]~1\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|exception_out_x\[1\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|data_writeReg\[1\]~5\|datab " "Node \"myProcSkeleton\|my_processor\|data_writeReg\[1\]~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|data_writeReg\[1\]~5\|combout " "Node \"myProcSkeleton\|my_processor\|data_writeReg\[1\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|data_writeReg\[1\]~6\|datac " "Node \"myProcSkeleton\|my_processor\|data_writeReg\[1\]~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|data_writeReg\[1\]~6\|combout " "Node \"myProcSkeleton\|my_processor\|data_writeReg\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[1\]~24\|dataa " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[1\]~24\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[1\]~24\|combout " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[1\]~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[1\]~25\|dataa " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[1\]~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[1\]~25\|combout " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[1\]~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum0\|or_g~1\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum0\|or_g~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum0\|or_g~1\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum0\|or_g~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum0\|or_g~2\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum0\|or_g~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum0\|or_g~2\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum0\|or_g~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum0\|or_g~3\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum0\|or_g~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum0\|or_g~3\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum0\|or_g~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum0\|or_g~4\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum0\|or_g~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum0\|or_g~4\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum0\|or_g~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum0\|or_g~5\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum0\|or_g~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum0\|or_g~5\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum0\|or_g~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~8\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~8\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~9\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~9\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~10\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~10\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~11\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~11\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~11\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|mux3_0\|out\[5\]~1\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|mux3_0\|out\[5\]~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|mux3_0\|out\[5\]~1\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|mux3_0\|out\[5\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|mux3_0\|out\[7\]~4\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|mux3_0\|out\[7\]~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|mux3_0\|out\[7\]~4\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|mux3_0\|out\[7\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|comb~7\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|comb~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|comb~7\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|comb~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|exception_out_x\[0\]~0\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|exception_out_x\[0\]~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|exception_out_x\[0\]~0\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|exception_out_x\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|data_writeReg\[0\]~4\|dataa " "Node \"myProcSkeleton\|my_processor\|data_writeReg\[0\]~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|data_writeReg\[0\]~4\|combout " "Node \"myProcSkeleton\|my_processor\|data_writeReg\[0\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[0\]~26\|dataa " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[0\]~26\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[0\]~26\|combout " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[0\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[0\]~27\|dataa " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[0\]~27\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[0\]~27\|combout " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[0\]~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_4\|out\[12\]~0\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_4\|out\[12\]~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_4\|out\[12\]~0\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_4\|out\[12\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_8\|out\[24\]~7\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_8\|out\[24\]~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_8\|out\[24\]~7\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_8\|out\[24\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_4\|out\[28\]~21\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_4\|out\[28\]~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_4\|out\[28\]~21\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_4\|out\[28\]~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_2\|out\[30\]~27\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_2\|out\[30\]~27\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_2\|out\[30\]~27\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_2\|out\[30\]~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m2\|m1\|out\[31\]~5\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m2\|m1\|out\[31\]~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m2\|m1\|out\[31\]~5\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m2\|m1\|out\[31\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m2\|m1\|out\[31\]~7\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m2\|m1\|out\[31\]~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m2\|m1\|out\[31\]~7\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m2\|m1\|out\[31\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m3\|out\[31\]~116\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m3\|out\[31\]~116\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|sum0\|or1~1\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|sum0\|or1~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|sum0\|or1~1\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|sum0\|or1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|and1_1~0\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|and1_1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|and1_1~0\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|and1_1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~0\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~0\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~5\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~5\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~9\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~9\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m3\|out\[29\]~117\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m3\|out\[29\]~117\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m3\|out\[29\]~117\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m3\|out\[29\]~117\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m3\|out\[31\]~118\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m3\|out\[31\]~118\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|mux0\|out\[3\]~0\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|mux0\|out\[3\]~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|mux0\|out\[3\]~0\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|mux0\|out\[3\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m3\|out\[31\]~114\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m3\|out\[31\]~114\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|mux0\|out\[3\]~1\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|mux0\|out\[3\]~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|mux0\|out\[3\]~1\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|mux0\|out\[3\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m3\|out\[31\]~114\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m3\|out\[31\]~114\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|sum0\|or1~0\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|sum0\|or1~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|sum0\|or1~0\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|sum0\|or1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|or_g~1\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|or_g~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|or_g~1\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|or_g~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|or_g~2\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|or_g~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|or_g~2\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|or_g~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~0\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum0\|or_g~1\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum0\|or_g~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[0\]~3\|datab " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[0\]~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[0\]~3\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[0\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|sum0\|or1~1\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|sum0\|or1~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|sum0\|or1~0\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|sum0\|or1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|exception_out_x\[1\]~1\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|exception_out_x\[1\]~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|exception~1\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|exception~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|exception~1\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|exception~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|exception~2\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|exception~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|exception~2\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|exception~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[31\]~38\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[31\]~38\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[31\]~38\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[31\]~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[31\]~53\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[31\]~53\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[31\]~53\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[31\]~53\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|or_ovf\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|or_ovf\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m3\|out\[31\]~115\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m3\|out\[31\]~115\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m3\|out\[31\]~115\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m3\|out\[31\]~115\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m3\|out\[31\]~116\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m3\|out\[31\]~116\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|sum1_0\|sum3\|xor0~0\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|sum1_0\|sum3\|xor0~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|sum1_0\|sum3\|xor0~0\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|sum1_0\|sum3\|xor0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|sum1_0\|sum3\|xor0\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|sum1_0\|sum3\|xor0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|sum1_1\|sum3\|xor0\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|sum1_1\|sum3\|xor0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|sum1_1\|sum3\|xor0\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|sum1_1\|sum3\|xor0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m3\|out\[31\]~118\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m3\|out\[31\]~118\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[8\]~29\|datab " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[8\]~29\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[8\]~29\|combout " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[8\]~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[8\]\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[8\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[8\]\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[8\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|and_p\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|and_p\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|and_p\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|and_p\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~5\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_4\|out\[12\]~0\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_4\|out\[12\]~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|carry_in~0\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|carry_in~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|carry_in~0\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|carry_in~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~4\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~4\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~5\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~5\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~5\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~8\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[3\]~21\|datab " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[3\]~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[3\]~21\|combout " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[3\]~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_4\|out\[15\]~7\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_4\|out\[15\]~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_4\|out\[15\]~7\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_4\|out\[15\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_8\|out\[27\]~5\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_8\|out\[27\]~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_8\|out\[27\]~5\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_8\|out\[27\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m2\|m1\|out\[31\]~3\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m2\|m1\|out\[31\]~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m2\|m1\|out\[31\]~3\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m2\|m1\|out\[31\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m2\|m1\|out\[31\]~4\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m2\|m1\|out\[31\]~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m2\|m1\|out\[31\]~4\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m2\|m1\|out\[31\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m2\|m1\|out\[31\]~5\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m2\|m1\|out\[31\]~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|or_g~0\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|or_g~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|or_g~0\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|or_g~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|or_g~2\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|or_g~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|and_p~1\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|and_p~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|and_p~1\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|and_p~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|or_g~2\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|or_g~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|and1_1~0\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|and1_1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum0\|or_g~3\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum0\|or_g~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[10\]~7\|dataa " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[10\]~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[10\]~7\|combout " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[10\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~1\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~1\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~2\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~2\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~9\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~7\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~7\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~9\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_4\|out\[14\]~4\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_4\|out\[14\]~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_4\|out\[14\]~4\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_4\|out\[14\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_8\|out\[26\]~9\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_8\|out\[26\]~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_8\|out\[26\]~9\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_8\|out\[26\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_2\|out\[30\]~26\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_2\|out\[30\]~26\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_2\|out\[30\]~26\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_2\|out\[30\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_2\|out\[30\]~27\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_2\|out\[30\]~27\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[10\]~3\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[10\]~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[10\]~3\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[10\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~3\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~3\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~4\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[10\]\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[10\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[10\]\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[10\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|and_p~1\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|and_p~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|and_p~1\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|and_p~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|and_p\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|and_p\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~4\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[11\]~0\|datad " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[11\]~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[11\]~0\|combout " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[11\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[11\]~1\|dataa " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[11\]~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[11\]~1\|combout " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[11\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum1_0\|and_3~1\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum1_0\|and_3~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum1_0\|and_3~1\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum1_0\|and_3~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~3\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~3\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~4\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~4\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~5\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~5\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~6\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~6\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~9\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[11\]~2\|dataa " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[11\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[11\]~2\|combout " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[11\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~2\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum1_0\|and_6~0\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum1_0\|and_6~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum1_0\|and_6~0\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum1_0\|and_6~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~8\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_4\|out\[15\]~7\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_4\|out\[15\]~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~3\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|and_p~1\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|and_p~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[25\]~32\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[25\]~32\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[25\]~32\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[25\]~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[25\]~33\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[25\]~33\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[25\]~33\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[25\]~33\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum3_1\|carry_in~0\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum3_1\|carry_in~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum3_1\|carry_in~0\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum3_1\|carry_in~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|mux3_0\|out\[5\]~1\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|mux3_0\|out\[5\]~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|sum0\|or2~0\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|sum0\|or2~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|sum0\|or2~0\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|sum0\|or2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|carry_in~0\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|carry_in~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|carry_in~0\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|carry_in~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|carry_in~1\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|carry_in~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|carry_in~1\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|carry_in~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m3\|out\[29\]~117\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m3\|out\[29\]~117\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|mux0\|out\[3\]~1\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|mux0\|out\[3\]~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_8\|out\[25\]~2\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_8\|out\[25\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_8\|out\[25\]~2\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_8\|out\[25\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_8\|out\[25\]~3\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_8\|out\[25\]~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_8\|out\[25\]~3\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_8\|out\[25\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_4\|out\[29\]~19\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_4\|out\[29\]~19\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_4\|out\[29\]~19\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_4\|out\[29\]~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m2\|m1\|out\[31\]~4\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m2\|m1\|out\[31\]~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_1\|carry_in~0\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_1\|carry_in~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_1\|carry_in~0\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_1\|carry_in~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_1\|sum0\|or2~0\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_1\|sum0\|or2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_1\|sum0\|or2~0\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_1\|sum0\|or2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_1\|carry_in~1\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_1\|carry_in~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_1\|carry_in~1\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_1\|carry_in~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m3\|out\[29\]~117\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m3\|out\[29\]~117\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|mux0\|out\[3\]~0\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|mux0\|out\[3\]~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|WideOr1~2\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|WideOr1~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|WideOr1~2\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|WideOr1~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|mux3_0\|out\[5\]~1\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|mux3_0\|out\[5\]~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[24\]~30\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[24\]~30\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[24\]~30\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[24\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[24\]~31\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[24\]~31\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[24\]~31\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[24\]~31\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|WideOr1~2\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|WideOr1~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum3_1\|carry_in~0\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum3_1\|carry_in~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_8\|out\[24\]~6\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_8\|out\[24\]~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_8\|out\[24\]~6\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_8\|out\[24\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_8\|out\[24\]~7\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_8\|out\[24\]~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[24\]\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[24\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[24\]\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[24\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|sum0\|or2~0\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|sum0\|or2~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_1\|carry_in~0\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_1\|carry_in~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[24\]\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[24\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[24\]\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[24\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_1\|carry_in~0\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_1\|carry_in~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[16\]~36\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[16\]~36\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[16\]~36\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[16\]~36\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[16\]~37\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[16\]~37\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[16\]~37\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[16\]~37\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[16\]\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[16\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[16\]\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[16\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~4\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~4\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~5\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[16\]\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[16\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[16\]\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[16\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum2_0\|sum0\|or2~0\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum2_0\|sum0\|or2~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum2_0\|sum0\|or2~0\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum2_0\|sum0\|or2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~8\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~8\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~9\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|mux0\|out\[3\]~0\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|mux0\|out\[3\]~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|mux0\|out\[3\]~1\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|mux0\|out\[3\]~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[27\]~46\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[27\]~46\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[27\]~46\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[27\]~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[27\]~58\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[27\]~58\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[27\]~58\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[27\]~58\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_1\|carry_in~1\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_1\|carry_in~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|carry_in~1\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|carry_in~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[26\]~28\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[26\]~28\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[26\]~28\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[26\]~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[26\]~29\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[26\]~29\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[26\]~29\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[26\]~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|WideOr1~2\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|WideOr1~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum3_1\|carry_in~0\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum3_1\|carry_in~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|carry_in~0\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|carry_in~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_8\|out\[26\]~8\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_8\|out\[26\]~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_8\|out\[26\]~8\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_8\|out\[26\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_8\|out\[26\]~9\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_8\|out\[26\]~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_1\|sum0\|or2~0\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_1\|sum0\|or2~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[26\]~47\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[26\]~47\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[26\]~47\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[26\]~47\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[26\]~57\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[26\]~57\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[26\]~57\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[26\]~57\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_1\|sum0\|or2~0\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_1\|sum0\|or2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|carry_in~0\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|carry_in~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[25\]~49\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[25\]~49\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[25\]~49\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[25\]~49\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[25\]~7\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[25\]~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[25\]~7\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[25\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|sum0\|or2~0\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|sum0\|or2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_1\|carry_in~0\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_1\|carry_in~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[24\]~48\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[24\]~48\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[24\]~48\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[24\]~48\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[24\]~56\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[24\]~56\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[24\]~56\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[24\]~56\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[24\]\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[24\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[24\]\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[24\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[21\]~45\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[21\]~45\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[21\]~45\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[21\]~45\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[21\]~9\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[21\]~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[21\]~9\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[21\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum2_0\|sum1_0\|or2~0\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum2_0\|sum1_0\|or2~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum2_0\|sum1_0\|or2~0\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum2_0\|sum1_0\|or2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~7\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~7\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~8\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~1\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~1\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~2\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~2\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~6\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~6\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~8\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~3\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~3\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~8\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~4\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[22\]~11\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[22\]~11\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[22\]~11\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[22\]~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[22\]~12\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[22\]~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[22\]~12\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[22\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|WideOr1~0\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|WideOr1~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|WideOr1~0\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|WideOr1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|WideOr1~1\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|WideOr1~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|WideOr1~1\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|WideOr1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~11\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~11\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum2_0\|sum1_1\|or2~0\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum2_0\|sum1_1\|or2~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum2_0\|sum1_1\|or2~0\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum2_0\|sum1_1\|or2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~0\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~0\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~10\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[22\]~5\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[22\]~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[22\]~5\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[22\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~7\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_16\|out\[22\]~2\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_16\|out\[22\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_16\|out\[22\]~2\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_16\|out\[22\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_2\|out\[30\]~25\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_2\|out\[30\]~25\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_2\|out\[30\]~25\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_2\|out\[30\]~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_2\|out\[30\]~26\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_2\|out\[30\]~26\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[22\]\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[22\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[22\]\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[22\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum2_0\|sum1_0\|or2~0\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum2_0\|sum1_0\|or2~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~2\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[22\]~43\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[22\]~43\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[22\]~43\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[22\]~43\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[22\]~59\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[22\]~59\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[22\]~59\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[22\]~59\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[22\]\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[22\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[22\]~5\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[22\]~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[28\]~51\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[28\]~51\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[28\]~51\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[28\]~51\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[28\]~54\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[28\]~54\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[28\]~54\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[28\]~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[28\]\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[28\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[28\]\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[28\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|sum1_1\|or2~0\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|sum1_1\|or2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|sum1_1\|or2~0\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|sum1_1\|or2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|sum1_1\|sum3\|xor0\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|sum1_1\|sum3\|xor0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[28\]\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[28\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[28\]\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[28\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|sum1_0\|or2~0\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|sum1_0\|or2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|sum1_0\|or2~0\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|sum1_0\|or2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|sum1_0\|sum3\|xor0\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|sum1_0\|sum3\|xor0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|sum1_1\|or2~0\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|sum1_1\|or2~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[30\]~50\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[30\]~50\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[30\]~50\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[30\]~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[30\]~6\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[30\]~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[30\]~6\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[30\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|sum1_0\|sum3\|xor0\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|sum1_0\|sum3\|xor0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|sum1_1\|sum3\|xor0\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|sum1_1\|sum3\|xor0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[30\]~36\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[30\]~36\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[30\]~36\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[30\]~36\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[30\]~37\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[30\]~37\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[21\]~15\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[21\]~15\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[21\]~15\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[21\]~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[21\]~16\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[21\]~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[21\]~16\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[21\]~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum2_0\|sum1_1\|or2~0\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum2_0\|sum1_1\|or2~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum2_0\|sum1_0\|or2~0\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum2_0\|sum1_0\|or2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_16\|out\[21\]~0\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_16\|out\[21\]~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_16\|out\[21\]~0\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_16\|out\[21\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_4\|out\[29\]~19\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_4\|out\[29\]~19\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~1\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|WideOr1~1\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|WideOr1~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[20\]~44\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[20\]~44\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[20\]~44\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[20\]~44\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[20\]~8\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[20\]~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[20\]~8\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[20\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~1\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[20\]~61\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[20\]~61\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[20\]~61\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[20\]~61\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[20\]\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[20\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[20\]\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[20\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum2_0\|sum1_0\|or2~0\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum2_0\|sum1_0\|or2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[17\]~7\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[17\]~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[17\]~7\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[17\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[17\]~8\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[17\]~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[17\]~8\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[17\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum2_0\|sum0\|or2~0\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum2_0\|sum0\|or2~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|WideOr1~0\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|WideOr1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_8\|out\[25\]~2\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_8\|out\[25\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~4\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum2_0\|sum0\|and3_2~0\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum2_0\|sum0\|and3_2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum2_0\|sum0\|and3_2~0\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum2_0\|sum0\|and3_2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~0\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[17\]~41\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[17\]~41\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[17\]~41\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[17\]~41\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[17\]~12\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[17\]~12\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[17\]~12\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[17\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum2_0\|sum0\|or2~0\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum2_0\|sum0\|or2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~4\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[19\]~39\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[19\]~39\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[19\]~39\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[19\]~39\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[19\]~11\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[19\]~11\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[19\]~11\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[19\]~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~6\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~3\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[18\]~40\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[18\]~40\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[18\]~40\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[18\]~40\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[18\]~60\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[18\]~60\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[18\]~60\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[18\]~60\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[18\]~4\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[18\]~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[18\]~4\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[18\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~6\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[18\]\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[18\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[18\]\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[18\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~3\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[20\]~13\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[20\]~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[20\]~13\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[20\]~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[20\]~14\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[20\]~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[20\]~14\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[20\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|WideOr1~1\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|WideOr1~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum2_0\|sum1_1\|or2~0\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum2_0\|sum1_1\|or2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[20\]\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[20\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~1\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_16\|out\[20\]~1\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_16\|out\[20\]~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_16\|out\[20\]~1\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_16\|out\[20\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_4\|out\[28\]~21\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_4\|out\[28\]~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[23\]~42\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[23\]~42\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[23\]~42\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[23\]~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[23\]~10\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[23\]~10\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[23\]~10\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[23\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~7\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~2\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[23\]~9\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[23\]~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[23\]~9\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[23\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[23\]~10\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[23\]~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[23\]~10\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[23\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m2\|m1\|out\[31\]~2\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m2\|m1\|out\[31\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m2\|m1\|out\[31\]~2\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m2\|m1\|out\[31\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m2\|m1\|out\[31\]~3\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m2\|m1\|out\[31\]~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~7\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|WideOr1~1\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|WideOr1~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~0\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~2\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[15\]~20\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[15\]~20\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[15\]~20\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[15\]~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[15\]~21\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[15\]~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[15\]~21\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[15\]~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m2\|m1\|out\[31\]~1\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m2\|m1\|out\[31\]~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m2\|m1\|out\[31\]~1\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m2\|m1\|out\[31\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m2\|m1\|out\[31\]~3\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m2\|m1\|out\[31\]~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~6\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum1_0\|and_1~0\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum1_0\|and_1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum1_0\|and_1~0\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum1_0\|and_1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum1_0\|and_3~0\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum1_0\|and_3~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum1_0\|and_3~0\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum1_0\|and_3~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~2\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum1_0\|and_6~0\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum1_0\|and_6~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~0\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~0\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~5\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~1\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~1\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|and_p~0\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|and_p~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|and_p~0\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|and_p~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~5\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|and_p\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|and_p\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~2\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~2\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~5\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[27\]~26\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[27\]~26\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[27\]~26\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[27\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[27\]~27\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[27\]~27\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[27\]~27\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[27\]~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|WideOr1~2\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|WideOr1~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum3_1\|carry_in~0\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum3_1\|carry_in~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|carry_in~1\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|carry_in~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_8\|out\[27\]~4\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_8\|out\[27\]~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_8\|out\[27\]~4\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_8\|out\[27\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_8\|out\[27\]~5\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_8\|out\[27\]~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_1\|carry_in~1\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_1\|carry_in~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[14\]~31\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[14\]~31\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[14\]~31\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[14\]~31\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[14\]~4\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[14\]~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[14\]~4\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[14\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~0\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~1\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[14\]~22\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[14\]~22\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[14\]~22\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[14\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[14\]~23\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[14\]~23\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[14\]~23\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[14\]~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~5\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum1_0\|and_1~0\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum1_0\|and_1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_2\|out\[30\]~26\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_2\|out\[30\]~26\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~0\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~1\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[12\]~19\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[12\]~19\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[12\]~19\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[12\]~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|P_op\|ors\[12\]\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|P_op\|ors\[12\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|P_op\|ors\[12\]\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|P_op\|ors\[12\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~3\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum1_0\|and_3~0\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum1_0\|and_3~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|G_op\|ands\[12\]\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|G_op\|ands\[12\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|G_op\|ands\[12\]\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|G_op\|ands\[12\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~3\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[12\]~40\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[12\]~40\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[12\]~40\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[12\]~40\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_4\|out\[28\]~20\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_4\|out\[28\]~20\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_4\|out\[28\]~20\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_4\|out\[28\]~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_4\|out\[28\]~21\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_4\|out\[28\]~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[12\]\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[12\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[12\]\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[12\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|and_p~0\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|and_p~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[12\]\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[12\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[12\]\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[12\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~2\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[13\]~24\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[13\]~24\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[13\]~24\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[13\]~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[13\]~25\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[13\]~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[13\]~25\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[13\]~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~4\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum1_0\|and_3~0\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum1_0\|and_3~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|and_p~0\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|and_p~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_4\|out\[29\]~18\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_4\|out\[29\]~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_4\|out\[29\]~18\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_4\|out\[29\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_4\|out\[29\]~19\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_4\|out\[29\]~19\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~2\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[15\]~34\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[15\]~34\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[15\]~34\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[15\]~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[15\]~5\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[15\]~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[15\]~5\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[15\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~0\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~1\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[12\]~27\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[12\]~27\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[12\]~27\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[12\]~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[12\]~28\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[12\]~28\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[12\]~28\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[12\]~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[12\]\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[12\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[12\]\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[12\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[10\]~23\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[10\]~23\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[10\]~23\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[10\]~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[10\]~24\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[10\]~24\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[10\]~24\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[10\]~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[10\]~3\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[10\]~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[10\]\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[10\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[11\]~25\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[11\]~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[11\]~25\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[11\]~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[11\]~26\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[11\]~26\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[11\]~26\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[11\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~3\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|and_p~1\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|and_p~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[7\]~8\|datad " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[7\]~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[7\]~8\|combout " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[7\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[7\]~9\|dataa " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[7\]~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[7\]~9\|combout " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[7\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[7\]~10\|dataa " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[7\]~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[7\]~10\|combout " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[7\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m2\|m1\|out\[31\]~2\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m2\|m1\|out\[31\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum0\|or_g~5\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum0\|or_g~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|or_g~3\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|or_g~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|or_g~3\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|or_g~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~0\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|and_1~0\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|and_1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|and_1~0\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|and_1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|or_g~4\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|or_g~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|or_g~4\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|or_g~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~0\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|and_p~0\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|and_p~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|and_p~0\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|and_p~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|or_g~2\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|or_g~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|and1_1~0\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|and1_1~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[4\]~14\|datad " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[4\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[4\]~14\|combout " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[4\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[4\]~15\|dataa " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[4\]~15\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[4\]~15\|combout " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[4\]~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[4\]~16\|dataa " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[4\]~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[4\]~16\|combout " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[4\]~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum0\|sum1_0\|or2~0\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum0\|sum1_0\|or2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum0\|sum1_0\|or2~0\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum0\|sum1_0\|or2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum0\|or_g~4\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum0\|or_g~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum0\|or_g~0\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum0\|or_g~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum0\|or_g~0\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum0\|or_g~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum0\|or_g~3\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum0\|or_g~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_16\|out\[20\]~1\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_16\|out\[20\]~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[4\]\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[4\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[4\]\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|or_g~4\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|or_g~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[4\]\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[4\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[4\]\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|and_p~0\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|and_p~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[5\]~17\|datad " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[5\]~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[5\]~17\|combout " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[5\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[5\]~18\|dataa " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[5\]~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[5\]~18\|combout " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[5\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[5\]~19\|dataa " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[5\]~19\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[5\]~19\|combout " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[5\]~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum0\|sum1_0\|or2~0\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum0\|sum1_0\|or2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum0\|or_g~0\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum0\|or_g~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_16\|out\[21\]~0\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_16\|out\[21\]~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|or_g~4\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|or_g~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|and_p~0\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|and_p~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[13\]~29\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[13\]~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[13\]~29\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[13\]~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[13\]~3\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[13\]~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[13\]~3\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[13\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~2\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|and_p~0\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|and_p~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[6\]~15\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[6\]~15\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[6\]~15\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[6\]~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[6\]~1\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[6\]~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[6\]~1\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[6\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|and_0~0\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|and_0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|and_0~0\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|and_0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|or_g~3\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|or_g~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[6\]\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[6\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[6\]\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|and_1~0\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|and_1~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[7\]~17\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[7\]~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[7\]~17\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[7\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[7\]~18\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[7\]~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[7\]~18\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[7\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|or_g~3\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|or_g~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|and_1~0\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|and_1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[3\]~8\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[3\]~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[3\]~8\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[3\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[3\]~10\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[3\]~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[3\]~10\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[3\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|or_g~0\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|or_g~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|and_p~1\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|and_p~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[18\]~5\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[18\]~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[18\]~5\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[18\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[18\]~6\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[18\]~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[18\]~6\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[18\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|WideOr1~0\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|WideOr1~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum2_0\|sum0\|and3_2~0\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum2_0\|sum0\|and3_2~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_8\|out\[26\]~8\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_8\|out\[26\]~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[18\]~4\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[18\]~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[18\]\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[18\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[16\]~17\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[16\]~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[16\]~17\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[16\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[16\]~18\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[16\]~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[16\]~18\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[16\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[16\]\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[16\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~10\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~10\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_8\|out\[24\]~6\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_8\|out\[24\]~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[16\]\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[16\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[19\]~3\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[19\]~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[19\]~3\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[19\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[19\]~4\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[19\]~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[19\]~4\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[19\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~6\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|WideOr1~0\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|WideOr1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum2_0\|sum0\|and3_2~0\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum2_0\|sum0\|and3_2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_8\|out\[27\]~4\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_8\|out\[27\]~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~3\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[28\]~38\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[28\]~38\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[28\]~38\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[28\]~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[28\]~39\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[28\]~39\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[28\]~39\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[28\]~39\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_4\|out\[28\]~20\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_4\|out\[28\]~20\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[28\]\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[28\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[28\]\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[28\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|mux3_0\|out\[7\]~2\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|mux3_0\|out\[7\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|mux3_0\|out\[7\]~2\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|mux3_0\|out\[7\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|mux3_0\|out\[7\]~3\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|mux3_0\|out\[7\]~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|mux3_0\|out\[7\]~3\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|mux3_0\|out\[7\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|mux3_0\|out\[7\]~4\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|mux3_0\|out\[7\]~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|data_writeReg\[1\]~1\|dataa " "Node \"myProcSkeleton\|my_processor\|data_writeReg\[1\]~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|data_writeReg\[1\]~1\|combout " "Node \"myProcSkeleton\|my_processor\|data_writeReg\[1\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|data_writeReg\[2\]~8\|datab " "Node \"myProcSkeleton\|my_processor\|data_writeReg\[2\]~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|data_writeReg\[2\]~8\|combout " "Node \"myProcSkeleton\|my_processor\|data_writeReg\[2\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[2\]~22\|dataa " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[2\]~22\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[2\]~22\|combout " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[2\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[2\]~23\|dataa " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[2\]~23\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[2\]~23\|combout " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[2\]~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum0\|or_g~2\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum0\|or_g~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_4\|out\[14\]~4\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_4\|out\[14\]~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[2\]~1\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[2\]~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[2\]~1\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[2\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|or_g~0\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|or_g~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[2\]\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[2\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[2\]\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|and_p~1\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|and_p~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[2\]~7\|datab " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[2\]~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[2\]~7\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[2\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[2\]~1\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[2\]~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[2\]\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[2\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|data_writeReg\[2\]~7\|dataa " "Node \"myProcSkeleton\|my_processor\|data_writeReg\[2\]~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|data_writeReg\[2\]~7\|combout " "Node \"myProcSkeleton\|my_processor\|data_writeReg\[2\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|data_writeReg\[2\]~8\|datac " "Node \"myProcSkeleton\|my_processor\|data_writeReg\[2\]~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|data_writeReg\[0\]~4\|datab " "Node \"myProcSkeleton\|my_processor\|data_writeReg\[0\]~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|data_writeReg\[0\]~3\|dataa " "Node \"myProcSkeleton\|my_processor\|data_writeReg\[0\]~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|data_writeReg\[0\]~3\|combout " "Node \"myProcSkeleton\|my_processor\|data_writeReg\[0\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|data_writeReg\[0\]~4\|datac " "Node \"myProcSkeleton\|my_processor\|data_writeReg\[0\]~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|data_writeReg\[1\]~5\|datac " "Node \"myProcSkeleton\|my_processor\|data_writeReg\[1\]~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[4\]~11\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[4\]~11\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[4\]~11\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[4\]~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[4\]~12\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[4\]~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[4\]~12\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[4\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[4\]\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[4\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[4\]\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[4\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[5\]~13\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[5\]~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[5\]~13\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[5\]~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[5\]~0\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[5\]~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[5\]~0\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[5\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|or_g~4\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|or_g~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|and_p~0\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|and_p~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[9\]~3\|datad " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[9\]~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[9\]~3\|combout " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[9\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[9\]~4\|dataa " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[9\]~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[9\]~4\|combout " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[9\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[9\]~5\|dataa " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[9\]~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[9\]~5\|combout " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[9\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~1\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_4\|out\[13\]~2\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_4\|out\[13\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_4\|out\[13\]~2\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_4\|out\[13\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_8\|out\[25\]~3\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_8\|out\[25\]~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[9\]~2\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[9\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[9\]~2\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[9\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|carry_in~0\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|carry_in~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[9\]\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[9\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[9\]\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[9\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|and_p\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|and_p\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|carry_in~0\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|carry_in~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|P_op\|ors\[9\]\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|P_op\|ors\[9\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|P_op\|ors\[9\]\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|P_op\|ors\[9\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~7\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[9\]~21\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[9\]~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[9\]~21\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[9\]~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[9\]~22\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[9\]~22\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[9\]~22\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[9\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[9\]~2\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[9\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[9\]\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[9\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[8\]~19\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[8\]~19\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[8\]~19\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[8\]~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[8\]~2\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[8\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[8\]~2\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[8\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|carry_in~0\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|carry_in~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[8\]~20\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[8\]~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[8\]~20\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[8\]~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[8\]\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[8\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|data_writeReg\[1\]~2\|datad " "Node \"myProcSkeleton\|my_processor\|data_writeReg\[1\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|data_writeReg\[1\]~2\|combout " "Node \"myProcSkeleton\|my_processor\|data_writeReg\[1\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|data_writeReg\[0\]~3\|datac " "Node \"myProcSkeleton\|my_processor\|data_writeReg\[0\]~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|data_writeReg\[1\]~6\|datab " "Node \"myProcSkeleton\|my_processor\|data_writeReg\[1\]~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|data_writeReg\[1\]~5\|dataa " "Node \"myProcSkeleton\|my_processor\|data_writeReg\[1\]~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|data_writeReg\[2\]~7\|datac " "Node \"myProcSkeleton\|my_processor\|data_writeReg\[2\]~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[31\]~0\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[31\]~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[31\]~0\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[31\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[31\]~2\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[31\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[31\]~2\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[31\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m3\|out\[31\]~115\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m3\|out\[31\]~115\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m2\|m1\|out\[31\]~7\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m2\|m1\|out\[31\]~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|sum1_0\|sum3\|xor0~0\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|sum1_0\|sum3\|xor0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|mux3_0\|out\[7\]~4\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|mux3_0\|out\[7\]~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|comb~7\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|comb~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|or_ovf\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|or_ovf\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|mux3_0\|out\[7\]~0\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|mux3_0\|out\[7\]~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|mux3_0\|out\[7\]~0\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|mux3_0\|out\[7\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|mux3_0\|out\[7\]~4\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|mux3_0\|out\[7\]~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_regfile\|dec\|d0\|d0\|d1\|and2~0\|datac " "Node \"myProcSkeleton\|my_regfile\|dec\|d0\|d0\|d1\|and2~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_regfile\|dec\|d0\|d0\|d1\|and2~0\|combout " "Node \"myProcSkeleton\|my_regfile\|dec\|d0\|d0\|d1\|and2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|BC\|write2alu0_b~3\|datad " "Node \"myProcSkeleton\|my_processor\|BC\|write2alu0_b~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|BC\|write2alu0_b~3\|combout " "Node \"myProcSkeleton\|my_processor\|BC\|write2alu0_b~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|BC\|write2alu0_b~4\|datac " "Node \"myProcSkeleton\|my_processor\|BC\|write2alu0_b~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|BC\|write2alu0_b~4\|combout " "Node \"myProcSkeleton\|my_processor\|BC\|write2alu0_b~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb~0\|datac " "Node \"myProcSkeleton\|my_processor\|comb~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb~0\|combout " "Node \"myProcSkeleton\|my_processor\|comb~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[8\]~29\|datac " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[8\]~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[3\]~21\|datac " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[3\]~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[10\]~7\|datac " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[10\]~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[25\]~32\|datac " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[25\]~32\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[24\]~30\|datac " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[24\]~30\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[26\]~28\|datac " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[26\]~28\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[22\]~11\|datac " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[22\]~11\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[30\]~36\|datac " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[30\]~36\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[21\]~15\|datac " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[21\]~15\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[17\]~7\|datac " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[17\]~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[20\]~13\|datac " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[20\]~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[23\]~9\|datac " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[23\]~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[15\]~20\|datac " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[15\]~20\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[27\]~26\|datac " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[27\]~26\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[14\]~22\|datac " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[14\]~22\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[12\]~19\|datac " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[12\]~19\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[13\]~24\|datac " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[13\]~24\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[11\]~1\|datad " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[11\]~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[0\]~26\|datad " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[0\]~26\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[1\]~24\|datad " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[1\]~24\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[7\]~9\|datad " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[7\]~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[4\]~15\|datad " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[4\]~15\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[5\]~18\|datad " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[5\]~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[6\]~12\|datad " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[6\]~12\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[6\]~12\|combout " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[6\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[6\]~13\|dataa " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[6\]~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[6\]~13\|combout " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[6\]~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum0\|or_g~4\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum0\|or_g~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_16\|out\[22\]~2\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_16\|out\[22\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|and_0~0\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|and_0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[6\]\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[6\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[18\]~5\|datac " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[18\]~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[16\]~17\|datac " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[16\]~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[19\]~3\|datac " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[19\]~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[28\]~38\|datac " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[28\]~38\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[9\]~4\|datad " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[9\]~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[2\]~22\|datad " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[2\]~22\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[29\]~34\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[29\]~34\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[29\]~34\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[29\]~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[29\]~35\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[29\]~35\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[29\]~35\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[29\]~35\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|sum1_0\|or2~0\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|sum1_0\|or2~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|mux3_0\|out\[7\]~3\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|mux3_0\|out\[7\]~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|mux3_0\|out\[7\]~2\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|mux3_0\|out\[7\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_4\|out\[29\]~18\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_4\|out\[29\]~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|sum1_1\|or2~0\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|sum1_1\|or2~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[31\]~0\|datac " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[31\]~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[31\]~1\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[31\]~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[31\]~1\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[31\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|mux3_0\|out\[7\]~0\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|mux3_0\|out\[7\]~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[8\]~28\|dataa " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[8\]~28\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[8\]~28\|combout " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[8\]~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[8\]~29\|datad " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[8\]~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[3\]~20\|dataa " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[3\]~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[3\]~20\|combout " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[3\]~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[3\]~21\|datad " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[3\]~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[2\]~22\|datab " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[2\]~22\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[10\]~6\|dataa " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[10\]~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[10\]~6\|combout " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[10\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[10\]~7\|datad " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[10\]~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|P_op\|ors\[12\]\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|P_op\|ors\[12\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[11\]~1\|datab " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[11\]~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[26\]~29\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[26\]~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[22\]~12\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[22\]~12\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[30\]~37\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[30\]~37\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[20\]~14\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[20\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[23\]~10\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[23\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[15\]~21\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[15\]~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[27\]~27\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[27\]~27\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[19\]~4\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[19\]~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[14\]~23\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[14\]~23\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[12\]~40\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[12\]~40\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[13\]~25\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[13\]~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[0\]~26\|datab " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[0\]~26\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[1\]~24\|datab " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[1\]~24\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[7\]~9\|datab " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[7\]~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[4\]~15\|datab " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[4\]~15\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[5\]~18\|datab " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[5\]~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|G_op\|ands\[12\]\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|G_op\|ands\[12\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[6\]~12\|datab " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[6\]~12\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[18\]~6\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[18\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[24\]~31\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[24\]~31\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[9\]~4\|datab " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[9\]~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[16\]~18\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[16\]~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[17\]~8\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[17\]~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[21\]~16\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[21\]~16\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[25\]~33\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[25\]~33\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[29\]~34\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[29\]~34\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[29\]~35\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[29\]~35\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[28\]~39\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[28\]~39\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[31\]~2\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[31\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|ctrl_writeReg\[1\]~3\|datab " "Node \"myProcSkeleton\|my_processor\|ctrl_writeReg\[1\]~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|ctrl_writeReg\[1\]~3\|combout " "Node \"myProcSkeleton\|my_processor\|ctrl_writeReg\[1\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|BC\|write2alu1_b~3\|datab " "Node \"myProcSkeleton\|my_processor\|BC\|write2alu1_b~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|BC\|write2alu1_b~3\|combout " "Node \"myProcSkeleton\|my_processor\|BC\|write2alu1_b~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|BC\|write2alu1_b~5\|dataa " "Node \"myProcSkeleton\|my_processor\|BC\|write2alu1_b~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|BC\|write2alu1_b~5\|combout " "Node \"myProcSkeleton\|my_processor\|BC\|write2alu1_b~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|BC\|write2alu1_b~6\|datac " "Node \"myProcSkeleton\|my_processor\|BC\|write2alu1_b~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|BC\|write2alu1_b~6\|combout " "Node \"myProcSkeleton\|my_processor\|BC\|write2alu1_b~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[0\]~9\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[0\]~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[0\]~9\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[0\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[31\]~53\|datac " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[31\]~53\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[27\]~58\|datac " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[27\]~58\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[24\]~56\|datac " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[24\]~56\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[29\]~55\|datac " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[29\]~55\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[29\]~55\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[29\]~55\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|sum1_0\|or2~0\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|sum1_0\|or2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[28\]~54\|datac " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[28\]~54\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[18\]~60\|datac " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[18\]~60\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[22\]~59\|datac " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[22\]~59\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[10\]~24\|datac " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[10\]~24\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[11\]~26\|datac " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[11\]~26\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[12\]~28\|datac " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[12\]~28\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[4\]~12\|datac " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[4\]~12\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[7\]~18\|datac " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[7\]~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[3\]~10\|datac " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[3\]~10\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[26\]~57\|datac " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[26\]~57\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[9\]~22\|datac " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[9\]~22\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[8\]~20\|datac " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[8\]~20\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[16\]~37\|datac " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[16\]~37\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[0\]~1\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[0\]~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[0\]~1\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[0\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[0\]~2\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[0\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[0\]~2\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[0\]~3\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[0\]~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[13\]~3\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[13\]~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[30\]~6\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[30\]~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[29\]~13\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[29\]~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[29\]~13\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[29\]~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|sum1_1\|or2~0\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|sum1_1\|or2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[25\]~7\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[25\]~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[20\]~8\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[20\]~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[21\]~9\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[21\]~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[23\]~10\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[23\]~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[15\]~5\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[15\]~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[20\]~61\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[20\]~61\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[17\]~12\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[17\]~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[19\]~11\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[19\]~11\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[14\]~4\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[14\]~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[8\]~2\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[8\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[6\]~1\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[6\]~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[5\]~0\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[5\]~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[2\]~6\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[2\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[2\]~6\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[2\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[2\]~7\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[2\]~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[2\]~7\|datac " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[2\]~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[0\]~3\|datac " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[0\]~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[1\]~4\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[1\]~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[1\]~4\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[1\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[1\]~5\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[1\]~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[1\]~5\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[1\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[1\]\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[1\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[1\]\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|and1_1~0\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|and1_1~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|or_g~1\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|or_g~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[1\]~5\|datac " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[1\]~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|BC\|write2alu0_b~4\|datad " "Node \"myProcSkeleton\|my_processor\|BC\|write2alu0_b~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|BC\|write2alu1_b~0\|datab " "Node \"myProcSkeleton\|my_processor\|BC\|write2alu1_b~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|BC\|write2alu1_b~0\|combout " "Node \"myProcSkeleton\|my_processor\|BC\|write2alu1_b~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|BC\|write2alu1_b~2\|dataa " "Node \"myProcSkeleton\|my_processor\|BC\|write2alu1_b~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|BC\|write2alu1_b~2\|combout " "Node \"myProcSkeleton\|my_processor\|BC\|write2alu1_b~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|BC\|write2alu0_b~2\|dataa " "Node \"myProcSkeleton\|my_processor\|BC\|write2alu0_b~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|BC\|write2alu0_b~2\|combout " "Node \"myProcSkeleton\|my_processor\|BC\|write2alu0_b~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[31\]~1\|datac " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[31\]~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb~0\|datab " "Node \"myProcSkeleton\|my_processor\|comb~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[0\]~0\|datac " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[0\]~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[0\]~0\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[31\]~53\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[31\]~53\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[24\]~56\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[24\]~56\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[29\]~55\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[29\]~55\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[28\]~54\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[28\]~54\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[18\]~60\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[18\]~60\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[22\]~59\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[22\]~59\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[10\]~24\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[10\]~24\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[11\]~26\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[11\]~26\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[12\]~28\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[12\]~28\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[4\]~12\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[4\]~12\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[7\]~18\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[7\]~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[3\]~10\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[3\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[26\]~57\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[26\]~57\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[9\]~22\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[9\]~22\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[8\]~20\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[8\]~20\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[16\]~37\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[16\]~37\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[0\]~1\|datab " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[0\]~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[27\]~58\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[27\]~58\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_regfile\|dec\|d0\|d0\|d1\|and2~0\|datab " "Node \"myProcSkeleton\|my_regfile\|dec\|d0\|d0\|d1\|and2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_regfile\|dec\|d0\|d0\|d1\|and0~0\|datab " "Node \"myProcSkeleton\|my_regfile\|dec\|d0\|d0\|d1\|and0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_regfile\|dec\|d0\|d0\|d1\|and0~0\|combout " "Node \"myProcSkeleton\|my_regfile\|dec\|d0\|d0\|d1\|and0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|BC\|write2mem_b~0\|datac " "Node \"myProcSkeleton\|my_processor\|BC\|write2mem_b~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|BC\|write2mem_b~0\|combout " "Node \"myProcSkeleton\|my_processor\|BC\|write2mem_b~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[31\]~1\|datab " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[31\]~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[0\]~0\|datab " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[0\]~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb~0\|dataa " "Node \"myProcSkeleton\|my_processor\|comb~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|BC\|write2alu1_b~6\|dataa " "Node \"myProcSkeleton\|my_processor\|BC\|write2alu1_b~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|BC\|write2alu1_b~7\|dataa " "Node \"myProcSkeleton\|my_processor\|BC\|write2alu1_b~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|BC\|write2alu1_b~7\|combout " "Node \"myProcSkeleton\|my_processor\|BC\|write2alu1_b~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[0\]~9\|datab " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[0\]~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[0\]~1\|datac " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[0\]~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_regfile\|dec\|d0\|and0~0\|datab " "Node \"myProcSkeleton\|my_regfile\|dec\|d0\|and0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_regfile\|dec\|d0\|and0~0\|combout " "Node \"myProcSkeleton\|my_regfile\|dec\|d0\|and0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|BC\|write2mem_b~0\|datad " "Node \"myProcSkeleton\|my_processor\|BC\|write2mem_b~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|ctrl_writeReg\[2\]~1\|datab " "Node \"myProcSkeleton\|my_processor\|ctrl_writeReg\[2\]~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|ctrl_writeReg\[2\]~1\|combout " "Node \"myProcSkeleton\|my_processor\|ctrl_writeReg\[2\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|BC\|write2alu1_b~3\|dataa " "Node \"myProcSkeleton\|my_processor\|BC\|write2alu1_b~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|BC\|write2alu1_b~0\|dataa " "Node \"myProcSkeleton\|my_processor\|BC\|write2alu1_b~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_regfile\|dec\|d0\|d0\|d1\|and2~0\|dataa " "Node \"myProcSkeleton\|my_regfile\|dec\|d0\|d0\|d1\|and2~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|BC\|write2mem_b~0\|datab " "Node \"myProcSkeleton\|my_processor\|BC\|write2mem_b~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|BC\|write2alu1_b~7\|datab " "Node \"myProcSkeleton\|my_processor\|BC\|write2alu1_b~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|BC\|comb_39\|xor1\|datab " "Node \"myProcSkeleton\|my_processor\|BC\|comb_39\|xor1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|BC\|comb_39\|xor1\|combout " "Node \"myProcSkeleton\|my_processor\|BC\|comb_39\|xor1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|BC\|write2alu1_b~7\|datad " "Node \"myProcSkeleton\|my_processor\|BC\|write2alu1_b~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|ctrl_writeReg\[3\]~4\|datab " "Node \"myProcSkeleton\|my_processor\|ctrl_writeReg\[3\]~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|ctrl_writeReg\[3\]~4\|combout " "Node \"myProcSkeleton\|my_processor\|ctrl_writeReg\[3\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|BC\|write2alu0_b~3\|dataa " "Node \"myProcSkeleton\|my_processor\|BC\|write2alu0_b~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|BC\|write2alu1_b~4\|dataa " "Node \"myProcSkeleton\|my_processor\|BC\|write2alu1_b~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|BC\|write2alu1_b~4\|combout " "Node \"myProcSkeleton\|my_processor\|BC\|write2alu1_b~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|BC\|write2alu1_b~5\|datab " "Node \"myProcSkeleton\|my_processor\|BC\|write2alu1_b~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|BC\|write2alu1_b~1\|dataa " "Node \"myProcSkeleton\|my_processor\|BC\|write2alu1_b~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|BC\|write2alu1_b~1\|combout " "Node \"myProcSkeleton\|my_processor\|BC\|write2alu1_b~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|BC\|write2alu1_b~2\|datab " "Node \"myProcSkeleton\|my_processor\|BC\|write2alu1_b~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|BC\|write2alu1_b~8\|dataa " "Node \"myProcSkeleton\|my_processor\|BC\|write2alu1_b~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|BC\|write2alu1_b~8\|combout " "Node \"myProcSkeleton\|my_processor\|BC\|write2alu1_b~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|BC\|write2alu1_b~9\|datab " "Node \"myProcSkeleton\|my_processor\|BC\|write2alu1_b~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|BC\|write2alu1_b~9\|combout " "Node \"myProcSkeleton\|my_processor\|BC\|write2alu1_b~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[0\]~9\|datac " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[0\]~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[0\]~1\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[0\]~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|ctrl_writeReg\[4\]~5\|datab " "Node \"myProcSkeleton\|my_processor\|ctrl_writeReg\[4\]~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|ctrl_writeReg\[4\]~5\|combout " "Node \"myProcSkeleton\|my_processor\|ctrl_writeReg\[4\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|BC\|write2alu0_b~3\|datab " "Node \"myProcSkeleton\|my_processor\|BC\|write2alu0_b~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|BC\|write2alu1_b~4\|datab " "Node \"myProcSkeleton\|my_processor\|BC\|write2alu1_b~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|BC\|write2alu1_b~1\|datab " "Node \"myProcSkeleton\|my_processor\|BC\|write2alu1_b~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|BC\|write2alu1_b~8\|datab " "Node \"myProcSkeleton\|my_processor\|BC\|write2alu1_b~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|ctrl_writeReg\[0\]~6\|datad " "Node \"myProcSkeleton\|my_processor\|ctrl_writeReg\[0\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|ctrl_writeReg\[0\]~6\|combout " "Node \"myProcSkeleton\|my_processor\|ctrl_writeReg\[0\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|BC\|write2alu1_b~5\|datac " "Node \"myProcSkeleton\|my_processor\|BC\|write2alu1_b~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|BC\|write2alu1_b~2\|datac " "Node \"myProcSkeleton\|my_processor\|BC\|write2alu1_b~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|BC\|write2alu1_b~9\|datac " "Node \"myProcSkeleton\|my_processor\|BC\|write2alu1_b~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[6\]~11\|datad " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[6\]~11\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[6\]~11\|combout " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[6\]~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[6\]~12\|dataa " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[6\]~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|data_writeReg\[29\]~59\|datad " "Node \"myProcSkeleton\|my_processor\|data_writeReg\[29\]~59\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|data_writeReg\[29\]~59\|combout " "Node \"myProcSkeleton\|my_processor\|data_writeReg\[29\]~59\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[29\]~52\|datab " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[29\]~52\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[29\]~52\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[29\]~52\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[29\]~13\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[29\]~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[29\]~55\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[29\]~55\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[29\]~34\|datab " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[29\]~34\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|mux3_0\|out\[7\]~3\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|mux3_0\|out\[7\]~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_4\|out\[13\]~2\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_4\|out\[13\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[1\]\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[1\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|or_g~1\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|or_g~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[1\]~5\|datab " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[1\]~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|exception~1\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|exception~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|sum1_1\|sum3\|xor0\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|sum1_1\|sum3\|xor0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|mux3_0\|out\[7\]~2\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|mux3_0\|out\[7\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_2\|out\[30\]~25\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_2\|out\[30\]~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973330223 ""}  } { { "processor.v" "" { Text "C:/Users/Student/Pacman/processor.v" 433 -1 0 } } { "sum_1la.v" "" { Text "C:/Users/Student/Pacman/sum_1la.v" 6 -1 0 } } { "mux2_1.v" "" { Text "C:/Users/Student/Pacman/mux2_1.v" 5 -1 0 } } { "alu.v" "" { Text "C:/Users/Student/Pacman/alu.v" 67 -1 0 } } { "execute.v" "" { Text "C:/Users/Student/Pacman/execute.v" 29 -1 0 } } { "processor.v" "" { Text "C:/Users/Student/Pacman/processor.v" 94 -1 0 } } { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } } { "sum_8.v" "" { Text "C:/Users/Student/Pacman/sum_8.v" 31 -1 0 } } { "sum_32.v" "" { Text "C:/Users/Student/Pacman/sum_32.v" 34 -1 0 } } { "sum_4la.v" "" { Text "C:/Users/Student/Pacman/sum_4la.v" 20 -1 0 } } { "sum_32.v" "" { Text "C:/Users/Student/Pacman/sum_32.v" 24 -1 0 } } { "execute.v" "" { Text "C:/Users/Student/Pacman/execute.v" 31 -1 0 } } { "or_32.v" "" { Text "C:/Users/Student/Pacman/or_32.v" 6 -1 0 } } { "sum_8.v" "" { Text "C:/Users/Student/Pacman/sum_8.v" 22 -1 0 } } { "sum_8.v" "" { Text "C:/Users/Student/Pacman/sum_8.v" 14 -1 0 } } { "and_32.v" "" { Text "C:/Users/Student/Pacman/and_32.v" 6 -1 0 } } { "sum_8.v" "" { Text "C:/Users/Student/Pacman/sum_8.v" 27 -1 0 } } { "sum_8.v" "" { Text "C:/Users/Student/Pacman/sum_8.v" 30 -1 0 } } { "sum_4la.v" "" { Text "C:/Users/Student/Pacman/sum_4la.v" 25 -1 0 } } { "execute.v" "" { Text "C:/Users/Student/Pacman/execute.v" 136 -1 0 } } { "sum_4la.v" "" { Text "C:/Users/Student/Pacman/sum_4la.v" 29 -1 0 } } { "sum_8.v" "" { Text "C:/Users/Student/Pacman/sum_8.v" 25 -1 0 } } { "sum_8.v" "" { Text "C:/Users/Student/Pacman/sum_8.v" 24 -1 0 } } { "decoder2_4.v" "" { Text "C:/Users/Student/Pacman/decoder2_4.v" 9 -1 0 } } { "bypassControl.v" "" { Text "C:/Users/Student/Pacman/bypassControl.v" 20 -1 0 } } { "processor.v" "" { Text "C:/Users/Student/Pacman/processor.v" 93 -1 0 } } { "decoder2_4.v" "" { Text "C:/Users/Student/Pacman/decoder2_4.v" 7 -1 0 } } { "decoder4_16.v" "" { Text "C:/Users/Student/Pacman/decoder4_16.v" 9 -1 0 } } { "isEqual_5.v" "" { Text "C:/Users/Student/Pacman/isEqual_5.v" 8 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1522973330223 ""}
{ "Critical Warning" "WSTA_SCC_LOOP_TOO_BIG" "1043 " "Design contains combinational loop of 1043 nodes. Estimating the delays through the loop." {  } {  } 1 332081 "Design contains combinational loop of %1!d! nodes. Estimating the delays through the loop." 0 0 "Fitter" 0 -1 1522973330251 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1522973330579 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1522973330580 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1522973330582 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1522973331360 ""}  } { { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Pacman/" { { 0 { 0 ""} 0 21473 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522973331360 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk2 (placed in counter C0 of PLL_1) " "Automatically promoted node VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk2 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1522973331361 ""}  } { { "altpll.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf" 540 3 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Pacman/" { { 0 { 0 ""} 0 6390 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522973331361 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1522973333352 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1522973333365 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1522973333366 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1522973333380 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1522973333402 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1522973333422 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1522973333422 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1522973333433 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1522973334252 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1522973334264 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1522973334264 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "126 unused 2.5V 0 126 0 " "Number of I/O pins in group: 126 (unused VREF, 2.5V VCCIO, 0 input, 126 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1522973334308 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1522973334308 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1522973334308 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 19 37 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 19 total pin(s) used --  37 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1522973334310 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1522973334310 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 1 72 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1522973334310 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 32 39 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 32 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1522973334310 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 23 42 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 23 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1522973334310 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 7 51 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1522973334310 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 11 61 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 11 total pin(s) used --  61 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1522973334310 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 29 42 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 29 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1522973334310 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1522973334310 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1522973334310 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "VGA_Audio_PLL:p1\|altpll:altpll_component\|pll clk\[2\] VGA_CLK~output " "PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|pll\" output port clk\[2\] feeds output pin \"VGA_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "VGA_Audio_PLL.v" "" { Text "C:/Users/Student/Pacman/VGA_Audio_PLL.v" 107 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 115 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 19 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1522973334548 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1522973335628 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1522973335643 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1522973339877 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1522973342290 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1522973342410 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1522973367363 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:25 " "Fitter placement operations ending: elapsed time is 00:00:25" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1522973367363 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1522973370074 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "41 X58_Y37 X68_Y48 " "Router estimated peak interconnect usage is 41% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48" {  } { { "loc" "" { Generic "C:/Users/Student/Pacman/" { { 1 { 0 "Router estimated peak interconnect usage is 41% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48"} { { 12 { 0 ""} 58 37 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1522973383326 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1522973383326 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1522973406803 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1522973406803 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:33 " "Fitter routing operations ending: elapsed time is 00:00:33" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1522973406811 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 21.56 " "Total time spent on timing analysis during the Fitter is 21.56 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1522973407985 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1522973408118 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1522973409262 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1522973409265 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1522973410212 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1522973412393 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "2 " "Following 2 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ps2_clock a permanently disabled " "Pin ps2_clock has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { ps2_clock } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ps2_clock" } } } } { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Pacman/" { { 0 { 0 ""} 0 5690 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522973414173 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ps2_data a permanently disabled " "Pin ps2_data has a permanently disabled output enable" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { ps2_data } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ps2_data" } } } } { "skeleton.v" "" { Text "C:/Users/Student/Pacman/skeleton.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Pacman/" { { 0 { 0 ""} 0 5691 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522973414173 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1522973414173 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Student/Pacman/output_files/skeleton.fit.smsg " "Generated suppressed messages file C:/Users/Student/Pacman/output_files/skeleton.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1522973417587 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 1052 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 1052 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2033 " "Peak virtual memory: 2033 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1522973420788 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 05 20:10:20 2018 " "Processing ended: Thu Apr 05 20:10:20 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1522973420788 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:38 " "Elapsed time: 00:01:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1522973420788 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:14 " "Total CPU time (on all processors): 00:02:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1522973420788 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1522973420788 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1522973426149 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1522973426150 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 05 20:10:23 2018 " "Processing started: Thu Apr 05 20:10:23 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1522973426150 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1522973426150 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off skeleton -c skeleton " "Command: quartus_asm --read_settings_files=off --write_settings_files=off skeleton -c skeleton" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1522973426150 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1522973426794 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1522973430119 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1522973430283 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "864 " "Peak virtual memory: 864 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1522973432558 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 05 20:10:32 2018 " "Processing ended: Thu Apr 05 20:10:32 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1522973432558 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1522973432558 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1522973432558 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1522973432558 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1522973433581 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1522973437592 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1522973437593 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 05 20:10:34 2018 " "Processing started: Thu Apr 05 20:10:34 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1522973437593 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522973437593 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta skeleton -c skeleton " "Command: quartus_sta skeleton -c skeleton" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522973437593 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1522973437754 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1522973438235 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522973438236 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522973438288 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522973438288 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "skeleton.sdc " "Synopsys Design Constraints File file not found: 'skeleton.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1522973439117 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522973439118 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1522973439151 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{p1\|altpll_component\|pll\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{p1\|altpll_component\|pll\|clk\[2\]\} \{p1\|altpll_component\|pll\|clk\[2\]\} " "create_generated_clock -source \{p1\|altpll_component\|pll\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{p1\|altpll_component\|pll\|clk\[2\]\} \{p1\|altpll_component\|pll\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1522973439151 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522973439151 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522973439151 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1522973439155 ""}
{ "Warning" "WSTA_SCC_LOOP" "1043 " "Found combinational loop of 1043 nodes" { { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[0\]~27\|combout " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[0\]~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|sum0\|or1~0\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|sum0\|or1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|sum0\|or1~0\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|sum0\|or1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|or_g~1\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|or_g~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|or_g~1\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|or_g~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|or_g~2\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|or_g~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|or_g~2\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|or_g~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~0\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~0\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~5\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~5\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|mux0\|out\[3\]~1\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|mux0\|out\[3\]~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|mux0\|out\[3\]~1\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|mux0\|out\[3\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m3\|out\[31\]~114\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m3\|out\[31\]~114\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m3\|out\[31\]~114\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m3\|out\[31\]~114\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m3\|out\[31\]~116\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m3\|out\[31\]~116\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m3\|out\[31\]~116\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m3\|out\[31\]~116\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m3\|out\[31\]~118\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m3\|out\[31\]~118\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m3\|out\[31\]~118\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m3\|out\[31\]~118\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|or_ovf\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|or_ovf\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|or_ovf\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|or_ovf\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|exception~1\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|exception~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|exception~1\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|exception~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|exception~2\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|exception~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|exception~2\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|exception~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[5\]~13\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[5\]~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[5\]~13\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[5\]~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[5\]~0\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[5\]~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[5\]~0\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[5\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|and_p~0\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|and_p~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|and_p~0\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|and_p~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|or_g~2\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|or_g~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|and1_1~0\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|and1_1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|and1_1~0\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|and1_1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~0\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|or_g~4\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|or_g~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|or_g~4\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|or_g~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~0\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[12\]~19\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[12\]~19\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[12\]~19\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[12\]~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|P_op\|ors\[12\]\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|P_op\|ors\[12\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|P_op\|ors\[12\]\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|P_op\|ors\[12\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum1_0\|and_3~0\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum1_0\|and_3~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum1_0\|and_3~0\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum1_0\|and_3~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~2\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~2\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~9\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~9\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~10\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~10\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~11\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~11\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~11\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|mux3_0\|out\[5\]~1\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|mux3_0\|out\[5\]~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|mux3_0\|out\[5\]~1\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|mux3_0\|out\[5\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|mux3_0\|out\[7\]~3\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|mux3_0\|out\[7\]~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|mux3_0\|out\[7\]~3\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|mux3_0\|out\[7\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|mux3_0\|out\[7\]~4\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|mux3_0\|out\[7\]~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|mux3_0\|out\[7\]~4\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|mux3_0\|out\[7\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|comb~7\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|comb~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|comb~7\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|comb~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|exception_out_x\[1\]~1\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|exception_out_x\[1\]~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|exception_out_x\[1\]~1\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|exception_out_x\[1\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|data_writeReg\[1\]~5\|datab " "Node \"myProcSkeleton\|my_processor\|data_writeReg\[1\]~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|data_writeReg\[1\]~5\|combout " "Node \"myProcSkeleton\|my_processor\|data_writeReg\[1\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|data_writeReg\[1\]~6\|datab " "Node \"myProcSkeleton\|my_processor\|data_writeReg\[1\]~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|data_writeReg\[1\]~6\|combout " "Node \"myProcSkeleton\|my_processor\|data_writeReg\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[1\]~5\|datab " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[1\]~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[1\]~5\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[1\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|or_g~1\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|or_g~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[1\]\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[1\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[1\]\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|and1_1~0\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|and1_1~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[1\]~24\|datab " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[1\]~24\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[1\]~24\|combout " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[1\]~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[1\]~25\|datab " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[1\]~25\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[1\]~25\|combout " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[1\]~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|or_g~1\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|or_g~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[1\]\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[1\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum0\|or_g~1\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum0\|or_g~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum0\|or_g~1\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum0\|or_g~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum0\|or_g~2\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum0\|or_g~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum0\|or_g~2\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum0\|or_g~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum0\|or_g~3\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum0\|or_g~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum0\|or_g~3\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum0\|or_g~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum0\|or_g~4\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum0\|or_g~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum0\|or_g~4\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum0\|or_g~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum0\|or_g~5\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum0\|or_g~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum0\|or_g~5\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum0\|or_g~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~8\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~8\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~9\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_4\|out\[13\]~2\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_4\|out\[13\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_4\|out\[13\]~2\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_4\|out\[13\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_8\|out\[25\]~3\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_8\|out\[25\]~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_8\|out\[25\]~3\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_8\|out\[25\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_4\|out\[29\]~19\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_4\|out\[29\]~19\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_4\|out\[29\]~19\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_4\|out\[29\]~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m2\|m1\|out\[31\]~4\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m2\|m1\|out\[31\]~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m2\|m1\|out\[31\]~4\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m2\|m1\|out\[31\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m2\|m1\|out\[31\]~5\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m2\|m1\|out\[31\]~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m2\|m1\|out\[31\]~5\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m2\|m1\|out\[31\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m2\|m1\|out\[31\]~7\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m2\|m1\|out\[31\]~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m2\|m1\|out\[31\]~7\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m2\|m1\|out\[31\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m3\|out\[31\]~116\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m3\|out\[31\]~116\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|exception_out_x\[0\]~0\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|exception_out_x\[0\]~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|exception_out_x\[0\]~0\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|exception_out_x\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|data_writeReg\[0\]~4\|dataa " "Node \"myProcSkeleton\|my_processor\|data_writeReg\[0\]~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|data_writeReg\[0\]~4\|combout " "Node \"myProcSkeleton\|my_processor\|data_writeReg\[0\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[0\]~26\|datab " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[0\]~26\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[0\]~26\|combout " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[0\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[0\]~27\|datab " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[0\]~27\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[0\]~3\|datac " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[0\]~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[0\]~3\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[0\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|sum0\|or1~0\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|sum0\|or1~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|sum0\|or1~1\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|sum0\|or1~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|sum0\|or1~1\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|sum0\|or1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|and1_1~0\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|and1_1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|exception~1\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|exception~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|mux3_0\|out\[7\]~4\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|mux3_0\|out\[7\]~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum1_0\|and_6~0\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum1_0\|and_6~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum1_0\|and_6~0\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum1_0\|and_6~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~8\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~3\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~3\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~4\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~4\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~5\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~5\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~6\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~6\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~9\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|G_op\|ands\[12\]\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|G_op\|ands\[12\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|G_op\|ands\[12\]\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|G_op\|ands\[12\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~3\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[12\]~40\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[12\]~40\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[12\]~40\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[12\]~40\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[12\]\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[12\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[12\]\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[12\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|and_p~0\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|and_p~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|and_p~0\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|and_p~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~5\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~5\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~5\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|and_p\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|and_p\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|and_p\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|and_p\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~5\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[12\]\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[12\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[12\]\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[12\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~2\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~2\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~5\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_4\|out\[28\]~20\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_4\|out\[28\]~20\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_4\|out\[28\]~20\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_4\|out\[28\]~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_4\|out\[28\]~21\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_4\|out\[28\]~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_4\|out\[28\]~21\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_4\|out\[28\]~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_2\|out\[30\]~27\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_2\|out\[30\]~27\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_2\|out\[30\]~27\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_2\|out\[30\]~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m2\|m1\|out\[31\]~5\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m2\|m1\|out\[31\]~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[8\]~29\|dataa " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[8\]~29\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[8\]~29\|combout " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[8\]~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[8\]\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[8\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[8\]\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[8\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|and_p\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|and_p\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|carry_in~0\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|carry_in~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|carry_in~0\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|carry_in~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~4\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~4\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~5\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~8\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_4\|out\[12\]~0\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_4\|out\[12\]~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_4\|out\[12\]~0\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_4\|out\[12\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_8\|out\[24\]~7\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_8\|out\[24\]~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_8\|out\[24\]~7\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_8\|out\[24\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_4\|out\[28\]~21\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_4\|out\[28\]~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[31\]~0\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[31\]~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[31\]~0\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[31\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[31\]~2\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[31\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[31\]~2\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[31\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|mux3_0\|out\[7\]~4\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|mux3_0\|out\[7\]~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m2\|m1\|out\[31\]~7\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m2\|m1\|out\[31\]~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m3\|out\[31\]~115\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m3\|out\[31\]~115\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m3\|out\[31\]~115\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m3\|out\[31\]~115\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m3\|out\[31\]~116\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m3\|out\[31\]~116\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|sum1_0\|sum3\|xor0~0\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|sum1_0\|sum3\|xor0~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|sum1_0\|sum3\|xor0~0\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|sum1_0\|sum3\|xor0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|sum1_1\|sum3\|xor0\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|sum1_1\|sum3\|xor0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|sum1_1\|sum3\|xor0\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|sum1_1\|sum3\|xor0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m3\|out\[31\]~118\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m3\|out\[31\]~118\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|sum1_0\|sum3\|xor0\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|sum1_0\|sum3\|xor0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|sum1_0\|sum3\|xor0\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|sum1_0\|sum3\|xor0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m3\|out\[31\]~114\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m3\|out\[31\]~114\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|comb~7\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|comb~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|or_ovf\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|or_ovf\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|mux3_0\|out\[7\]~0\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|mux3_0\|out\[7\]~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|mux3_0\|out\[7\]~0\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|mux3_0\|out\[7\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|mux3_0\|out\[7\]~4\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|mux3_0\|out\[7\]~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[31\]~38\|datab " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[31\]~38\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[31\]~38\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[31\]~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[31\]~53\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[31\]~53\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[31\]~53\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[31\]~53\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|or_ovf\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|or_ovf\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m3\|out\[31\]~115\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m3\|out\[31\]~115\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|sum1_0\|sum3\|xor0~0\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|sum1_0\|sum3\|xor0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[11\]~0\|dataa " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[11\]~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[11\]~0\|combout " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[11\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[11\]~1\|datad " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[11\]~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[11\]~1\|combout " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[11\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum1_0\|and_3~1\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum1_0\|and_3~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum1_0\|and_3~1\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum1_0\|and_3~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~3\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[11\]~2\|datac " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[11\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[11\]~2\|combout " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[11\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~3\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~3\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~4\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|and_p~1\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|and_p~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|and_p~1\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|and_p~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~4\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|and_p\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|and_p\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~2\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum1_0\|and_6~0\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum1_0\|and_6~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_4\|out\[15\]~7\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_4\|out\[15\]~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_4\|out\[15\]~7\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_4\|out\[15\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_8\|out\[27\]~5\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_8\|out\[27\]~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_8\|out\[27\]~5\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_8\|out\[27\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m2\|m1\|out\[31\]~3\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m2\|m1\|out\[31\]~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m2\|m1\|out\[31\]~3\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m2\|m1\|out\[31\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m2\|m1\|out\[31\]~4\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m2\|m1\|out\[31\]~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[23\]~42\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[23\]~42\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[23\]~42\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[23\]~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[23\]~10\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[23\]~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[23\]~10\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[23\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~7\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~7\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~8\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~8\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~9\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~9\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m3\|out\[29\]~117\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m3\|out\[29\]~117\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m3\|out\[29\]~117\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m3\|out\[29\]~117\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m3\|out\[31\]~118\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m3\|out\[31\]~118\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|mux0\|out\[3\]~0\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|mux0\|out\[3\]~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|mux0\|out\[3\]~0\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|mux0\|out\[3\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m3\|out\[31\]~114\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m3\|out\[31\]~114\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|mux0\|out\[3\]~1\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|mux0\|out\[3\]~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~2\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~2\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~6\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~6\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~8\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~3\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~3\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~4\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~4\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~5\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~8\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[20\]~44\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[20\]~44\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[20\]~44\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[20\]~44\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[20\]~61\|datac " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[20\]~61\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[20\]~61\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[20\]~61\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[20\]\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[20\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[20\]\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[20\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum2_0\|sum1_0\|or2~0\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum2_0\|sum1_0\|or2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum2_0\|sum1_0\|or2~0\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum2_0\|sum1_0\|or2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~7\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[20\]~8\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[20\]~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[20\]~8\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[20\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~1\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~1\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~2\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[30\]~36\|datab " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[30\]~36\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[30\]~36\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[30\]~36\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[30\]~37\|datac " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[30\]~37\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[30\]~37\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[30\]~37\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|mux3_0\|out\[7\]~2\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|mux3_0\|out\[7\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|mux3_0\|out\[7\]~2\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|mux3_0\|out\[7\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|mux3_0\|out\[7\]~3\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|mux3_0\|out\[7\]~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|sum1_1\|sum3\|xor0\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|sum1_1\|sum3\|xor0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|sum1_0\|sum3\|xor0\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|sum1_0\|sum3\|xor0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_2\|out\[30\]~25\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_2\|out\[30\]~25\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_2\|out\[30\]~25\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_2\|out\[30\]~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_2\|out\[30\]~26\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_2\|out\[30\]~26\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_2\|out\[30\]~26\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_2\|out\[30\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_2\|out\[30\]~27\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_2\|out\[30\]~27\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[30\]~50\|datab " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[30\]~50\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[30\]~50\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[30\]~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[30\]~6\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[30\]~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[30\]~6\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[30\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|sum1_1\|sum3\|xor0\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|sum1_1\|sum3\|xor0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|sum1_0\|sum3\|xor0\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|sum1_0\|sum3\|xor0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[25\]~49\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[25\]~49\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[25\]~49\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[25\]~49\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[25\]~7\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[25\]~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[25\]~7\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[25\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|sum0\|or2~0\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|sum0\|or2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|sum0\|or2~0\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|sum0\|or2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|carry_in~0\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|carry_in~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|carry_in~0\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|carry_in~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|carry_in~1\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|carry_in~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|carry_in~1\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|carry_in~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m3\|out\[29\]~117\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m3\|out\[29\]~117\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|mux0\|out\[3\]~1\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|mux0\|out\[3\]~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_1\|carry_in~0\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_1\|carry_in~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_1\|carry_in~0\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_1\|carry_in~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_1\|sum0\|or2~0\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_1\|sum0\|or2~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_1\|sum0\|or2~0\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_1\|sum0\|or2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_1\|carry_in~1\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_1\|carry_in~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_1\|carry_in~1\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_1\|carry_in~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m3\|out\[29\]~117\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m3\|out\[29\]~117\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|mux0\|out\[3\]~0\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|mux0\|out\[3\]~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[24\]~30\|datab " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[24\]~30\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[24\]~30\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[24\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[24\]~31\|datab " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[24\]~31\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[24\]~31\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[24\]~31\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|WideOr1~2\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|WideOr1~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|WideOr1~2\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|WideOr1~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|mux3_0\|out\[5\]~1\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|mux3_0\|out\[5\]~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum3_1\|carry_in~0\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum3_1\|carry_in~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum3_1\|carry_in~0\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum3_1\|carry_in~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|mux3_0\|out\[5\]~1\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|mux3_0\|out\[5\]~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_8\|out\[24\]~6\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_8\|out\[24\]~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_8\|out\[24\]~6\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_8\|out\[24\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_8\|out\[24\]~7\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_8\|out\[24\]~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[24\]\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[24\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[24\]\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[24\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|sum0\|or2~0\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|sum0\|or2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_1\|carry_in~0\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_1\|carry_in~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[24\]\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[24\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[24\]\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[24\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_1\|carry_in~0\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_1\|carry_in~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[13\]~29\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[13\]~29\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[13\]~29\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[13\]~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[13\]~3\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[13\]~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[13\]~3\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[13\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~2\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|and_p~0\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|and_p~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[10\]~23\|datab " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[10\]~23\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[10\]~23\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[10\]~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[10\]~24\|datab " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[10\]~24\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[10\]~24\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[10\]~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[10\]\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[10\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[10\]\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[10\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|and_p~1\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|and_p~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[10\]~3\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[10\]~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[10\]~3\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[10\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~3\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[26\]~47\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[26\]~47\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[26\]~47\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[26\]~47\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[26\]~57\|datac " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[26\]~57\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[26\]~57\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[26\]~57\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|carry_in~0\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|carry_in~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_1\|sum0\|or2~0\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_1\|sum0\|or2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[21\]~15\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[21\]~15\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[21\]~15\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[21\]~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[21\]~16\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[21\]~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[21\]~16\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[21\]~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~1\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum2_0\|sum1_0\|or2~0\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum2_0\|sum1_0\|or2~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|WideOr1~1\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|WideOr1~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|WideOr1~1\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|WideOr1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~11\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~11\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum2_0\|sum1_1\|or2~0\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum2_0\|sum1_1\|or2~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum2_0\|sum1_1\|or2~0\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum2_0\|sum1_1\|or2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~0\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~0\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~10\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_16\|out\[21\]~0\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_16\|out\[21\]~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_16\|out\[21\]~0\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_16\|out\[21\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_4\|out\[29\]~19\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_4\|out\[29\]~19\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[23\]~9\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[23\]~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[23\]~9\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[23\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[23\]~10\|datab " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[23\]~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[23\]~10\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[23\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m2\|m1\|out\[31\]~2\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m2\|m1\|out\[31\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m2\|m1\|out\[31\]~2\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m2\|m1\|out\[31\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m2\|m1\|out\[31\]~3\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m2\|m1\|out\[31\]~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~7\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~2\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|WideOr1~1\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|WideOr1~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~0\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[22\]~43\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[22\]~43\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[22\]~43\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[22\]~43\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[22\]~59\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[22\]~59\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[22\]~59\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[22\]~59\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[22\]\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[22\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[22\]\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[22\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~2\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum2_0\|sum1_0\|or2~0\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum2_0\|sum1_0\|or2~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[22\]~5\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[22\]~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[22\]~5\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[22\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~7\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[7\]~8\|datab " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[7\]~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[7\]~8\|combout " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[7\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[7\]~9\|datad " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[7\]~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[7\]~9\|combout " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[7\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[7\]~10\|datab " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[7\]~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[7\]~10\|combout " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[7\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m2\|m1\|out\[31\]~2\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m2\|m1\|out\[31\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|or_g~3\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|or_g~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|or_g~3\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|or_g~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~0\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum0\|or_g~5\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum0\|or_g~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|and_1~0\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|and_1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|and_1~0\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|and_1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|and_p~0\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|and_p~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|or_g~4\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|or_g~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[13\]~24\|datac " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[13\]~24\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[13\]~24\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[13\]~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[13\]~25\|datab " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[13\]~25\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[13\]~25\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[13\]~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~2\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|and_p~0\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|and_p~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum1_0\|and_3~0\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum1_0\|and_3~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~4\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_4\|out\[29\]~18\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_4\|out\[29\]~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_4\|out\[29\]~18\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_4\|out\[29\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_4\|out\[29\]~19\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_4\|out\[29\]~19\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[21\]~45\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[21\]~45\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[21\]~45\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[21\]~45\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[21\]~9\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[21\]~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[21\]~9\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[21\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~1\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum2_0\|sum1_0\|or2~0\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum2_0\|sum1_0\|or2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[11\]~25\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[11\]~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[11\]~25\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[11\]~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[11\]~26\|datac " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[11\]~26\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[11\]~26\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[11\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~3\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|and_p~1\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|and_p~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[14\]~31\|datab " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[14\]~31\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[14\]~31\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[14\]~31\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[14\]~4\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[14\]~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[14\]~4\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[14\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~1\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~1\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~2\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|and_p~0\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|and_p~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~0\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~0\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~5\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[18\]~40\|datac " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[18\]~40\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[18\]~40\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[18\]~40\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[18\]~60\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[18\]~60\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[18\]~60\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[18\]~60\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[18\]\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[18\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[18\]\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[18\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~3\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[18\]~4\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[18\]~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[18\]~4\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[18\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~6\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[27\]~26\|datab " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[27\]~26\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[27\]~26\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[27\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[27\]~27\|datac " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[27\]~27\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[27\]~27\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[27\]~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum3_1\|carry_in~0\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum3_1\|carry_in~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|carry_in~1\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|carry_in~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_1\|carry_in~1\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_1\|carry_in~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_8\|out\[27\]~4\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_8\|out\[27\]~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_8\|out\[27\]~4\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_8\|out\[27\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_8\|out\[27\]~5\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_8\|out\[27\]~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|WideOr1~2\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|WideOr1~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[9\]~3\|dataa " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[9\]~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[9\]~3\|combout " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[9\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[9\]~4\|datab " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[9\]~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[9\]~4\|combout " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[9\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[9\]~5\|dataa " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[9\]~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[9\]~5\|combout " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[9\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~1\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~1\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~2\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[9\]\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[9\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[9\]\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[9\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|and_p\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|and_p\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|carry_in~0\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|carry_in~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[9\]~2\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[9\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[9\]~2\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[9\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|carry_in~0\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|carry_in~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_4\|out\[13\]~2\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_4\|out\[13\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|P_op\|ors\[9\]\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|P_op\|ors\[9\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|P_op\|ors\[9\]\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|P_op\|ors\[9\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~7\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~7\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~9\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[27\]~46\|datab " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[27\]~46\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[27\]~46\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[27\]~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[27\]~58\|datab " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[27\]~58\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[27\]~58\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[27\]~58\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|carry_in~1\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|carry_in~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_1\|carry_in~1\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_1\|carry_in~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[10\]~7\|datac " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[10\]~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[10\]~7\|combout " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[10\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[10\]\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[10\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[10\]~3\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[10\]~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~1\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~7\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_4\|out\[14\]~4\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_4\|out\[14\]~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_4\|out\[14\]~4\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_4\|out\[14\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_8\|out\[26\]~9\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_8\|out\[26\]~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_8\|out\[26\]~9\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_8\|out\[26\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_2\|out\[30\]~26\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_2\|out\[30\]~26\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[14\]~22\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[14\]~22\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[14\]~22\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[14\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[14\]~23\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[14\]~23\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[14\]~23\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[14\]~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~0\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_2\|out\[30\]~26\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_2\|out\[30\]~26\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~1\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum1_0\|and_1~0\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum1_0\|and_1~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum1_0\|and_1~0\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum1_0\|and_1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum1_0\|and_3~0\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum1_0\|and_3~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~5\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[26\]~28\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[26\]~28\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[26\]~28\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[26\]~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[26\]~29\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[26\]~29\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[26\]~29\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[26\]~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|WideOr1~2\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|WideOr1~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum3_1\|carry_in~0\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum3_1\|carry_in~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|carry_in~0\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|carry_in~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_1\|sum0\|or2~0\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_1\|sum0\|or2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_8\|out\[26\]~8\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_8\|out\[26\]~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_8\|out\[26\]~8\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_8\|out\[26\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_8\|out\[26\]~9\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_8\|out\[26\]~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[24\]~48\|datac " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[24\]~48\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[24\]~48\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[24\]~48\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[24\]~56\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[24\]~56\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[24\]~56\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[24\]~56\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[24\]\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[24\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[24\]\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[24\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[18\]~5\|datac " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[18\]~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[18\]~5\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[18\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[18\]~6\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[18\]~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[18\]~6\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[18\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[18\]~4\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[18\]~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|WideOr1~0\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|WideOr1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|WideOr1~0\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|WideOr1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|WideOr1~1\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|WideOr1~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum2_0\|sum0\|and3_2~0\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum2_0\|sum0\|and3_2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum2_0\|sum0\|and3_2~0\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum2_0\|sum0\|and3_2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~0\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_8\|out\[26\]~8\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_8\|out\[26\]~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[18\]\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[18\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[9\]~21\|datab " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[9\]~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[9\]~21\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[9\]~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[9\]~22\|datac " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[9\]~22\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[9\]~22\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[9\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[9\]\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[9\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[9\]~2\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[9\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[8\]~19\|datab " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[8\]~19\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[8\]~19\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[8\]~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[8\]~20\|datac " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[8\]~20\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[8\]~20\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[8\]~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[8\]\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[8\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[8\]~2\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[8\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[8\]~2\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[8\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|carry_in~0\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|carry_in~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[12\]~27\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[12\]~27\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[12\]~27\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[12\]~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[12\]~28\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[12\]~28\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[12\]~28\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[12\]~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[12\]\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[12\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[12\]\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[12\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[5\]~17\|datab " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[5\]~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[5\]~17\|combout " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[5\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[5\]~18\|dataa " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[5\]~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[5\]~18\|combout " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[5\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[5\]~19\|dataa " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[5\]~19\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[5\]~19\|combout " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[5\]~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|and_p~0\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|and_p~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|or_g~4\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|or_g~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum0\|or_g~0\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum0\|or_g~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum0\|or_g~0\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum0\|or_g~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum0\|or_g~3\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum0\|or_g~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum0\|sum1_0\|or2~0\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum0\|sum1_0\|or2~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum0\|sum1_0\|or2~0\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum0\|sum1_0\|or2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum0\|or_g~4\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum0\|or_g~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_16\|out\[21\]~0\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_16\|out\[21\]~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[25\]~32\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[25\]~32\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[25\]~32\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[25\]~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[25\]~33\|datac " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[25\]~33\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[25\]~33\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[25\]~33\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|WideOr1~2\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|WideOr1~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum3_1\|carry_in~0\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum3_1\|carry_in~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|sum0\|or2~0\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|sum0\|or2~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_8\|out\[25\]~2\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_8\|out\[25\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_8\|out\[25\]~2\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_8\|out\[25\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_8\|out\[25\]~3\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_8\|out\[25\]~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_1\|carry_in~0\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_1\|carry_in~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[20\]~13\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[20\]~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[20\]~13\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[20\]~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[20\]~14\|datab " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[20\]~14\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[20\]~14\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[20\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~1\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[20\]\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[20\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|WideOr1~1\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|WideOr1~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum2_0\|sum1_1\|or2~0\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum2_0\|sum1_1\|or2~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_16\|out\[20\]~1\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_16\|out\[20\]~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_16\|out\[20\]~1\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_16\|out\[20\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_4\|out\[28\]~21\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_4\|out\[28\]~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[4\]~14\|datac " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[4\]~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[4\]~14\|combout " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[4\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[4\]~15\|dataa " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[4\]~15\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[4\]~15\|combout " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[4\]~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[4\]~16\|datab " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[4\]~16\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[4\]~16\|combout " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[4\]~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[4\]\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[4\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[4\]\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|and_p~0\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|and_p~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[4\]\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[4\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[4\]\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|or_g~4\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|or_g~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum0\|or_g~0\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum0\|or_g~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum0\|sum1_0\|or2~0\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum0\|sum1_0\|or2~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_16\|out\[20\]~1\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_16\|out\[20\]~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[4\]~11\|datac " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[4\]~11\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[4\]~11\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[4\]~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[4\]~12\|datab " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[4\]~12\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[4\]~12\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[4\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[4\]\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[4\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[4\]\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[4\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[7\]~17\|datab " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[7\]~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[7\]~17\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[7\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[7\]~18\|datab " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[7\]~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[7\]~18\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[7\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|or_g~3\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|or_g~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|and_1~0\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|and_1~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[6\]~15\|datab " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[6\]~15\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[6\]~15\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[6\]~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[6\]~1\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[6\]~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[6\]~1\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[6\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|and_0~0\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|and_0~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|and_0~0\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|and_0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|or_g~3\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|or_g~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[6\]\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[6\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[6\]\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|and_1~0\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|and_1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[16\]~36\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[16\]~36\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[16\]~36\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[16\]~36\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[16\]~37\|datac " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[16\]~37\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[16\]~37\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[16\]~37\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[16\]\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[16\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[16\]\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[16\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum2_0\|sum0\|or2~0\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum2_0\|sum0\|or2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum2_0\|sum0\|or2~0\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum2_0\|sum0\|or2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~8\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[16\]\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[16\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[16\]\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[16\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~4\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[28\]~38\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[28\]~38\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[28\]~38\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[28\]~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[28\]~39\|datab " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[28\]~39\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[28\]~39\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[28\]~39\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|mux3_0\|out\[7\]~2\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|mux3_0\|out\[7\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[28\]\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[28\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[28\]\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[28\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|sum1_1\|or2~0\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|sum1_1\|or2~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|sum1_1\|or2~0\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|sum1_1\|or2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|sum1_1\|sum3\|xor0\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|sum1_1\|sum3\|xor0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[28\]\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[28\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[28\]\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[28\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|sum1_0\|or2~0\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|sum1_0\|or2~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|sum1_0\|or2~0\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|sum1_0\|or2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|sum1_0\|sum3\|xor0\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|sum1_0\|sum3\|xor0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|sum1_1\|or2~0\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|sum1_1\|or2~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_4\|out\[28\]~20\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_4\|out\[28\]~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[28\]~51\|datab " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[28\]~51\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[28\]~51\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[28\]~51\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[28\]~54\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[28\]~54\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[28\]~54\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[28\]~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[28\]\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[28\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[28\]\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[28\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[22\]~11\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[22\]~11\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[22\]~11\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[22\]~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[22\]~12\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[22\]~12\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[22\]~12\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[22\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[22\]\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[22\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[22\]~5\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[22\]~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|WideOr1~0\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|WideOr1~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum2_0\|sum1_1\|or2~0\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum2_0\|sum1_1\|or2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_16\|out\[22\]~2\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_16\|out\[22\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_16\|out\[22\]~2\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_16\|out\[22\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_2\|out\[30\]~25\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_2\|out\[30\]~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[19\]~39\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[19\]~39\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[19\]~39\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[19\]~39\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[19\]~11\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[19\]~11\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[19\]~11\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[19\]~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~6\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~3\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[19\]~3\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[19\]~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[19\]~3\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[19\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[19\]~4\|datab " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[19\]~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[19\]~4\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[19\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~6\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~3\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|WideOr1~0\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|WideOr1~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum2_0\|sum0\|and3_2~0\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum2_0\|sum0\|and3_2~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_8\|out\[27\]~4\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_8\|out\[27\]~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[3\]~21\|dataa " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[3\]~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[3\]~21\|combout " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[3\]~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|or_g~0\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|or_g~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|or_g~0\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|or_g~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|or_g~2\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|or_g~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|and_p~1\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|and_p~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|and_p~1\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|and_p~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|or_g~2\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|or_g~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|and1_1~0\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|and1_1~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum0\|or_g~3\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum0\|or_g~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_4\|out\[15\]~7\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_4\|out\[15\]~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[3\]~8\|datac " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[3\]~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[3\]~8\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[3\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[3\]~10\|datab " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[3\]~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[3\]~10\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[3\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|or_g~0\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|or_g~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|and_p~1\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|and_p~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[15\]~20\|datac " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[15\]~20\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[15\]~20\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[15\]~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[15\]~21\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[15\]~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[15\]~21\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[15\]~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m2\|m1\|out\[31\]~1\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m2\|m1\|out\[31\]~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m2\|m1\|out\[31\]~1\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m2\|m1\|out\[31\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m2\|m1\|out\[31\]~3\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|opcode_mux\|m2\|m1\|out\[31\]~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~0\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~1\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum1_0\|and_1~0\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum1_0\|and_1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~6\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[15\]~34\|datac " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[15\]~34\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[15\]~34\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[15\]~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[15\]~5\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[15\]~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[15\]~5\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[15\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~0\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~1\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum1_0\|or_g~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[16\]~17\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[16\]~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[16\]~17\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[16\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[16\]~18\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[16\]~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[16\]~18\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[16\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~10\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|or2~10\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_8\|out\[24\]~6\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_8\|out\[24\]~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[16\]\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[16\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[16\]\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[16\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|BC\|comb_39\|xor1\|dataa " "Node \"myProcSkeleton\|my_processor\|BC\|comb_39\|xor1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|BC\|comb_39\|xor1\|combout " "Node \"myProcSkeleton\|my_processor\|BC\|comb_39\|xor1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|BC\|write2alu1_b~7\|dataa " "Node \"myProcSkeleton\|my_processor\|BC\|write2alu1_b~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|BC\|write2alu1_b~7\|combout " "Node \"myProcSkeleton\|my_processor\|BC\|write2alu1_b~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[0\]~9\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[0\]~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[0\]~9\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[0\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[31\]~53\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[31\]~53\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[22\]~59\|datab " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[22\]~59\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[18\]~60\|datac " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[18\]~60\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[4\]~12\|datac " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[4\]~12\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[11\]~26\|datab " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[11\]~26\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[8\]~20\|datab " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[8\]~20\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[29\]~55\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[29\]~55\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[29\]~55\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[29\]~55\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|sum1_0\|or2~0\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|sum1_0\|or2~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[27\]~58\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[27\]~58\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[26\]~57\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[26\]~57\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[24\]~56\|datac " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[24\]~56\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[10\]~24\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[10\]~24\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[9\]~22\|datab " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[9\]~22\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[12\]~28\|datab " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[12\]~28\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[7\]~18\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[7\]~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[16\]~37\|datab " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[16\]~37\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[28\]~54\|datab " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[28\]~54\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[3\]~10\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[3\]~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[0\]~1\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[0\]~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[0\]~1\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[0\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[1\]~5\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[1\]~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[1\]~4\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[1\]~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[1\]~4\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[1\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[1\]~5\|datac " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[1\]~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[5\]~0\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[5\]~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[23\]~10\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[23\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[14\]~4\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[14\]~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[20\]~61\|datab " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[20\]~61\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[30\]~6\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[30\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[15\]~5\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[15\]~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[29\]~13\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[29\]~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[29\]~13\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[29\]~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|sum1_1\|or2~0\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|sum1_1\|or2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[21\]~9\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[21\]~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[20\]~8\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[20\]~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[8\]~2\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[8\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[13\]~3\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[13\]~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[25\]~7\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[25\]~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[0\]~3\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[0\]~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[0\]~2\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[0\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[0\]~2\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[0\]~3\|datab " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[0\]~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[6\]~1\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[6\]~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[19\]~11\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[19\]~11\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[2\]~6\|datab " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[2\]~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[2\]~6\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[2\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[2\]~7\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[2\]~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[2\]~7\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[2\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[2\]~1\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[2\]~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[2\]~1\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[2\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|or_g~0\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|or_g~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[2\]\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[2\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[2\]\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|and_p~1\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|and_p~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[2\]~7\|datab " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[2\]~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[17\]~12\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[17\]~12\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[17\]~12\|combout " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[17\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum2_0\|sum0\|or2~0\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum2_0\|sum0\|or2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~4\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[17\]~41\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[17\]~41\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[17\]~41\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[17\]~41\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[17\]~12\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[17\]~12\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[17\]~7\|datab " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[17\]~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[17\]~7\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[17\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[17\]~8\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[17\]~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[17\]~8\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[17\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum2_0\|sum0\|or2~0\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum2_0\|sum0\|or2~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|WideOr1~0\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|WideOr1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum2_0\|sum0\|and3_2~0\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum2_0\|sum0\|and3_2~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_8\|out\[25\]~2\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_8\|out\[25\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~4\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_regfile\|dec\|d0\|d0\|d1\|and2~0\|datad " "Node \"myProcSkeleton\|my_regfile\|dec\|d0\|d0\|d1\|and2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_regfile\|dec\|d0\|d0\|d1\|and2~0\|combout " "Node \"myProcSkeleton\|my_regfile\|dec\|d0\|d0\|d1\|and2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|BC\|write2alu0_b~3\|datab " "Node \"myProcSkeleton\|my_processor\|BC\|write2alu0_b~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|BC\|write2alu0_b~3\|combout " "Node \"myProcSkeleton\|my_processor\|BC\|write2alu0_b~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|BC\|write2alu0_b~4\|dataa " "Node \"myProcSkeleton\|my_processor\|BC\|write2alu0_b~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|BC\|write2alu0_b~4\|combout " "Node \"myProcSkeleton\|my_processor\|BC\|write2alu0_b~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb~0\|datad " "Node \"myProcSkeleton\|my_processor\|comb~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb~0\|combout " "Node \"myProcSkeleton\|my_processor\|comb~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[12\]~19\|datab " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[12\]~19\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[8\]~29\|datac " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[8\]~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[2\]~22\|datac " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[2\]~22\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[2\]~22\|combout " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[2\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[2\]~23\|dataa " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[2\]~23\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[2\]~23\|combout " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[2\]~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum0\|or_g~2\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum0\|or_g~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_4\|out\[14\]~4\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_4\|out\[14\]~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[2\]~1\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|G_op\|ands\[2\]~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[2\]\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[2\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[31\]~0\|datab " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[31\]~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[16\]~17\|datab " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[16\]~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[11\]~1\|datab " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[11\]~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[22\]~11\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[22\]~11\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[30\]~36\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[30\]~36\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[24\]~30\|datac " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[24\]~30\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[1\]~24\|datac " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[1\]~24\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[21\]~15\|datab " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[21\]~15\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[23\]~9\|datab " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[23\]~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[29\]~34\|datac " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[29\]~34\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[29\]~34\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[29\]~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[29\]~35\|datac " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[29\]~35\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[29\]~35\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[29\]~35\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|mux3_0\|out\[7\]~3\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|mux3_0\|out\[7\]~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|mux3_0\|out\[7\]~2\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|mux3_0\|out\[7\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|sum1_0\|or2~0\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|sum1_0\|or2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|sum1_1\|or2~0\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|sum1_1\|or2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_4\|out\[29\]~18\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_4\|out\[29\]~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[7\]~9\|dataa " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[7\]~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[13\]~24\|datab " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[13\]~24\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[27\]~26\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[27\]~26\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[9\]~4\|datac " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[9\]~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[10\]~7\|datab " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[10\]~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[14\]~22\|datab " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[14\]~22\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[26\]~28\|datab " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[26\]~28\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[18\]~5\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[18\]~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[5\]~18\|datab " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[5\]~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[25\]~32\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[25\]~32\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[20\]~13\|datab " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[20\]~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[0\]~26\|datac " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[0\]~26\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[4\]~15\|datab " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[4\]~15\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[6\]~12\|dataa " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[6\]~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[6\]~12\|combout " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[6\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|and_0~0\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|and_0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[6\]~13\|datab " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[6\]~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[6\]~13\|combout " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[6\]~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum0\|or_g~4\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum0\|or_g~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_16\|out\[22\]~2\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_16\|out\[22\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[6\]\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|P_op\|ors\[6\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[28\]~38\|datac " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[28\]~38\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[19\]~3\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[19\]~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[3\]~21\|datac " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[3\]~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[15\]~20\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[15\]~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[17\]~7\|datac " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[17\]~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[31\]~1\|datab " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[31\]~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[31\]~1\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[31\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[12\]~40\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[12\]~40\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[31\]~2\|datac " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[31\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|mux3_0\|out\[7\]~0\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|mux3_0\|out\[7\]~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[27\]~27\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[27\]~27\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[21\]~16\|datac " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[21\]~16\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[17\]~8\|datab " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[17\]~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[8\]~28\|datad " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[8\]~28\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[8\]~28\|combout " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[8\]~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[8\]~29\|datab " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[8\]~29\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[2\]~22\|dataa " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[2\]~22\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[18\]~6\|datac " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[18\]~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[19\]~4\|datac " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[19\]~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[16\]~18\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[16\]~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[11\]~1\|datac " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[11\]~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[23\]~10\|datac " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[23\]~10\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[22\]~12\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[22\]~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[28\]~39\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[28\]~39\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[25\]~33\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[25\]~33\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[13\]~25\|datac " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[13\]~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[26\]~29\|datac " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[26\]~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[29\]~35\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[29\]~35\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[1\]~24\|dataa " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[1\]~24\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[29\]~34\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[29\]~34\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[7\]~9\|datab " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[7\]~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[9\]~4\|dataa " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[9\]~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|P_op\|ors\[12\]\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|P_op\|ors\[12\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|G_op\|ands\[12\]\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|G_op\|ands\[12\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[10\]~6\|dataa " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[10\]~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[10\]~6\|combout " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[10\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[10\]~7\|dataa " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[10\]~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[14\]~23\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[14\]~23\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[5\]~18\|datad " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[5\]~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[24\]~31\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[24\]~31\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[20\]~14\|datac " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[20\]~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[0\]~26\|dataa " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[0\]~26\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[4\]~15\|datac " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[4\]~15\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[6\]~12\|datac " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[6\]~12\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[30\]~37\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[30\]~37\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[3\]~20\|dataa " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[3\]~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[3\]~20\|combout " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[3\]~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[3\]~21\|datab " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[3\]~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[15\]~21\|datac " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[15\]~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|data_writeReg\[1\]~2\|datab " "Node \"myProcSkeleton\|my_processor\|data_writeReg\[1\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|data_writeReg\[1\]~2\|combout " "Node \"myProcSkeleton\|my_processor\|data_writeReg\[1\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|data_writeReg\[1\]~5\|datac " "Node \"myProcSkeleton\|my_processor\|data_writeReg\[1\]~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|data_writeReg\[1\]~6\|datac " "Node \"myProcSkeleton\|my_processor\|data_writeReg\[1\]~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|data_writeReg\[0\]~3\|dataa " "Node \"myProcSkeleton\|my_processor\|data_writeReg\[0\]~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|data_writeReg\[0\]~3\|combout " "Node \"myProcSkeleton\|my_processor\|data_writeReg\[0\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|data_writeReg\[0\]~4\|datab " "Node \"myProcSkeleton\|my_processor\|data_writeReg\[0\]~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|data_writeReg\[2\]~7\|datab " "Node \"myProcSkeleton\|my_processor\|data_writeReg\[2\]~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|data_writeReg\[2\]~7\|combout " "Node \"myProcSkeleton\|my_processor\|data_writeReg\[2\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|data_writeReg\[2\]~8\|datab " "Node \"myProcSkeleton\|my_processor\|data_writeReg\[2\]~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|data_writeReg\[2\]~8\|combout " "Node \"myProcSkeleton\|my_processor\|data_writeReg\[2\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[2\]~22\|datab " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[2\]~22\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[2\]~7\|datac " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[2\]~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|data_writeReg\[1\]~1\|datab " "Node \"myProcSkeleton\|my_processor\|data_writeReg\[1\]~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|data_writeReg\[1\]~1\|combout " "Node \"myProcSkeleton\|my_processor\|data_writeReg\[1\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|data_writeReg\[2\]~8\|dataa " "Node \"myProcSkeleton\|my_processor\|data_writeReg\[2\]~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|data_writeReg\[1\]~5\|dataa " "Node \"myProcSkeleton\|my_processor\|data_writeReg\[1\]~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|data_writeReg\[0\]~3\|datab " "Node \"myProcSkeleton\|my_processor\|data_writeReg\[0\]~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|data_writeReg\[0\]~4\|datad " "Node \"myProcSkeleton\|my_processor\|data_writeReg\[0\]~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|data_writeReg\[2\]~7\|datac " "Node \"myProcSkeleton\|my_processor\|data_writeReg\[2\]~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_regfile\|dec\|d0\|and0~0\|dataa " "Node \"myProcSkeleton\|my_regfile\|dec\|d0\|and0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_regfile\|dec\|d0\|and0~0\|combout " "Node \"myProcSkeleton\|my_regfile\|dec\|d0\|and0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|BC\|write2mem_b~0\|datab " "Node \"myProcSkeleton\|my_processor\|BC\|write2mem_b~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|BC\|write2mem_b~0\|combout " "Node \"myProcSkeleton\|my_processor\|BC\|write2mem_b~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|BC\|write2alu1_b~6\|datab " "Node \"myProcSkeleton\|my_processor\|BC\|write2alu1_b~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|BC\|write2alu1_b~6\|combout " "Node \"myProcSkeleton\|my_processor\|BC\|write2alu1_b~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[0\]~9\|datab " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[0\]~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[0\]~1\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[0\]~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[0\]~0\|datac " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[0\]~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[0\]~0\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[31\]~53\|datab " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[31\]~53\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[22\]~59\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[22\]~59\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[18\]~60\|datab " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[18\]~60\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[4\]~12\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[4\]~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[11\]~26\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[11\]~26\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[10\]~24\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[10\]~24\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[8\]~20\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[8\]~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[29\]~55\|datab " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[29\]~55\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[27\]~58\|datac " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[27\]~58\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[26\]~57\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[26\]~57\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[24\]~56\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[24\]~56\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[9\]~22\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[9\]~22\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[12\]~28\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[12\]~28\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[7\]~18\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[7\]~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[16\]~37\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[16\]~37\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[28\]~54\|datac " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[28\]~54\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[3\]~10\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[3\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[0\]~1\|datab " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[0\]~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|BC\|write2alu1_b~7\|datab " "Node \"myProcSkeleton\|my_processor\|BC\|write2alu1_b~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb~0\|datac " "Node \"myProcSkeleton\|my_processor\|comb~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[31\]~1\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[31\]~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|ctrl_writeReg\[0\]~6\|dataa " "Node \"myProcSkeleton\|my_processor\|ctrl_writeReg\[0\]~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|ctrl_writeReg\[0\]~6\|combout " "Node \"myProcSkeleton\|my_processor\|ctrl_writeReg\[0\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|BC\|write2alu1_b~9\|datac " "Node \"myProcSkeleton\|my_processor\|BC\|write2alu1_b~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|BC\|write2alu1_b~9\|combout " "Node \"myProcSkeleton\|my_processor\|BC\|write2alu1_b~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[0\]~9\|datac " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[0\]~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[0\]~1\|datac " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[0\]~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|BC\|write2alu1_b~5\|datab " "Node \"myProcSkeleton\|my_processor\|BC\|write2alu1_b~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|BC\|write2alu1_b~5\|combout " "Node \"myProcSkeleton\|my_processor\|BC\|write2alu1_b~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|BC\|write2alu1_b~6\|dataa " "Node \"myProcSkeleton\|my_processor\|BC\|write2alu1_b~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|BC\|write2alu0_b~4\|datac " "Node \"myProcSkeleton\|my_processor\|BC\|write2alu0_b~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|BC\|write2alu1_b~2\|dataa " "Node \"myProcSkeleton\|my_processor\|BC\|write2alu1_b~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|BC\|write2alu1_b~2\|combout " "Node \"myProcSkeleton\|my_processor\|BC\|write2alu1_b~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[0\]~0\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[0\]~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|BC\|write2alu0_b~2\|dataa " "Node \"myProcSkeleton\|my_processor\|BC\|write2alu0_b~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|BC\|write2alu0_b~2\|combout " "Node \"myProcSkeleton\|my_processor\|BC\|write2alu0_b~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb~0\|dataa " "Node \"myProcSkeleton\|my_processor\|comb~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[31\]~1\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[31\]~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|ctrl_writeReg\[1\]~3\|dataa " "Node \"myProcSkeleton\|my_processor\|ctrl_writeReg\[1\]~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|ctrl_writeReg\[1\]~3\|combout " "Node \"myProcSkeleton\|my_processor\|ctrl_writeReg\[1\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_regfile\|dec\|d0\|d0\|d1\|and2~0\|datab " "Node \"myProcSkeleton\|my_regfile\|dec\|d0\|d0\|d1\|and2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|BC\|write2alu1_b~3\|dataa " "Node \"myProcSkeleton\|my_processor\|BC\|write2alu1_b~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|BC\|write2alu1_b~3\|combout " "Node \"myProcSkeleton\|my_processor\|BC\|write2alu1_b~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|BC\|write2alu1_b~5\|datad " "Node \"myProcSkeleton\|my_processor\|BC\|write2alu1_b~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|BC\|write2alu1_b~0\|dataa " "Node \"myProcSkeleton\|my_processor\|BC\|write2alu1_b~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|BC\|write2alu1_b~0\|combout " "Node \"myProcSkeleton\|my_processor\|BC\|write2alu1_b~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|BC\|write2alu1_b~2\|datad " "Node \"myProcSkeleton\|my_processor\|BC\|write2alu1_b~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|ctrl_writeReg\[2\]~1\|dataa " "Node \"myProcSkeleton\|my_processor\|ctrl_writeReg\[2\]~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|ctrl_writeReg\[2\]~1\|combout " "Node \"myProcSkeleton\|my_processor\|ctrl_writeReg\[2\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|BC\|write2alu1_b~7\|datad " "Node \"myProcSkeleton\|my_processor\|BC\|write2alu1_b~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_regfile\|dec\|d0\|d0\|d1\|and2~0\|dataa " "Node \"myProcSkeleton\|my_regfile\|dec\|d0\|d0\|d1\|and2~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|BC\|write2alu1_b~3\|datab " "Node \"myProcSkeleton\|my_processor\|BC\|write2alu1_b~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|BC\|write2alu1_b~0\|datab " "Node \"myProcSkeleton\|my_processor\|BC\|write2alu1_b~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|BC\|write2mem_b~0\|datad " "Node \"myProcSkeleton\|my_processor\|BC\|write2mem_b~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_regfile\|dec\|d0\|d0\|d1\|and0~0\|dataa " "Node \"myProcSkeleton\|my_regfile\|dec\|d0\|d0\|d1\|and0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_regfile\|dec\|d0\|d0\|d1\|and0~0\|combout " "Node \"myProcSkeleton\|my_regfile\|dec\|d0\|d0\|d1\|and0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|BC\|write2mem_b~0\|dataa " "Node \"myProcSkeleton\|my_processor\|BC\|write2mem_b~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|ctrl_writeReg\[4\]~5\|dataa " "Node \"myProcSkeleton\|my_processor\|ctrl_writeReg\[4\]~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|ctrl_writeReg\[4\]~5\|combout " "Node \"myProcSkeleton\|my_processor\|ctrl_writeReg\[4\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|BC\|write2alu1_b~8\|dataa " "Node \"myProcSkeleton\|my_processor\|BC\|write2alu1_b~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|BC\|write2alu1_b~8\|combout " "Node \"myProcSkeleton\|my_processor\|BC\|write2alu1_b~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|BC\|write2alu1_b~9\|datab " "Node \"myProcSkeleton\|my_processor\|BC\|write2alu1_b~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|BC\|write2alu0_b~3\|dataa " "Node \"myProcSkeleton\|my_processor\|BC\|write2alu0_b~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|BC\|write2alu1_b~4\|datab " "Node \"myProcSkeleton\|my_processor\|BC\|write2alu1_b~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|BC\|write2alu1_b~4\|combout " "Node \"myProcSkeleton\|my_processor\|BC\|write2alu1_b~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|BC\|write2alu1_b~5\|datac " "Node \"myProcSkeleton\|my_processor\|BC\|write2alu1_b~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|BC\|write2alu1_b~1\|dataa " "Node \"myProcSkeleton\|my_processor\|BC\|write2alu1_b~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|BC\|write2alu1_b~1\|combout " "Node \"myProcSkeleton\|my_processor\|BC\|write2alu1_b~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|BC\|write2alu1_b~2\|datab " "Node \"myProcSkeleton\|my_processor\|BC\|write2alu1_b~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|ctrl_writeReg\[3\]~4\|dataa " "Node \"myProcSkeleton\|my_processor\|ctrl_writeReg\[3\]~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|ctrl_writeReg\[3\]~4\|combout " "Node \"myProcSkeleton\|my_processor\|ctrl_writeReg\[3\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|BC\|write2alu1_b~8\|datab " "Node \"myProcSkeleton\|my_processor\|BC\|write2alu1_b~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|BC\|write2alu0_b~3\|datac " "Node \"myProcSkeleton\|my_processor\|BC\|write2alu0_b~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|BC\|write2alu1_b~4\|datac " "Node \"myProcSkeleton\|my_processor\|BC\|write2alu1_b~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|BC\|write2alu1_b~1\|datab " "Node \"myProcSkeleton\|my_processor\|BC\|write2alu1_b~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|data_writeReg\[29\]~59\|datab " "Node \"myProcSkeleton\|my_processor\|data_writeReg\[29\]~59\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|data_writeReg\[29\]~59\|combout " "Node \"myProcSkeleton\|my_processor\|data_writeReg\[29\]~59\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[29\]~52\|datac " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[29\]~52\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[29\]~52\|combout " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[29\]~52\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[29\]~13\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|add_sub_mux\|out\[29\]~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass1\[29\]~55\|dataa " "Node \"myProcSkeleton\|my_processor\|x_bypass1\[29\]~55\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|x_bypass0\[29\]~34\|datad " "Node \"myProcSkeleton\|my_processor\|x_bypass0\[29\]~34\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[6\]~11\|datab " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[6\]~11\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[6\]~11\|combout " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[6\]~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|comb_232\|out\[6\]~12\|datab " "Node \"myProcSkeleton\|my_processor\|comb_232\|out\[6\]~12\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|exception_out_x\[1\]~1\|datad " "Node \"myProcSkeleton\|my_processor\|Execute\|exception_out_x\[1\]~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~9\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|or2~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|mux0\|out\[3\]~0\|datac " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum3_0\|mux0\|out\[3\]~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|sum0\|or1~1\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sum_op\|sum0\|sum0\|or1~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum0\|or_g~1\|datab " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_I\|sum_op\|sum0\|or_g~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""} { "Warning" "WSTA_SCC_NODE" "myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_4\|out\[12\]~0\|dataa " "Node \"myProcSkeleton\|my_processor\|Execute\|ALU_R\|sll_op\|mux_4\|out\[12\]~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522973439175 ""}  } { { "tri_state32.v" "" { Text "C:/Users/Student/Pacman/tri_state32.v" 7 -1 0 } } { "sum_4la.v" "" { Text "C:/Users/Student/Pacman/sum_4la.v" 20 -1 0 } } { "sum_8.v" "" { Text "C:/Users/Student/Pacman/sum_8.v" 31 -1 0 } } { "sum_32.v" "" { Text "C:/Users/Student/Pacman/sum_32.v" 34 -1 0 } } { "mux2_1.v" "" { Text "C:/Users/Student/Pacman/mux2_1.v" 5 -1 0 } } { "alu.v" "" { Text "C:/Users/Student/Pacman/alu.v" 67 -1 0 } } { "execute.v" "" { Text "C:/Users/Student/Pacman/execute.v" 31 -1 0 } } { "processor.v" "" { Text "C:/Users/Student/Pacman/processor.v" 433 -1 0 } } { "sum_8.v" "" { Text "C:/Users/Student/Pacman/sum_8.v" 22 -1 0 } } { "sum_32.v" "" { Text "C:/Users/Student/Pacman/sum_32.v" 24 -1 0 } } { "or_32.v" "" { Text "C:/Users/Student/Pacman/or_32.v" 6 -1 0 } } { "sum_8.v" "" { Text "C:/Users/Student/Pacman/sum_8.v" 27 -1 0 } } { "execute.v" "" { Text "C:/Users/Student/Pacman/execute.v" 29 -1 0 } } { "processor.v" "" { Text "C:/Users/Student/Pacman/processor.v" 94 -1 0 } } { "sum_8.v" "" { Text "C:/Users/Student/Pacman/sum_8.v" 30 -1 0 } } { "and_32.v" "" { Text "C:/Users/Student/Pacman/and_32.v" 6 -1 0 } } { "sum_8.v" "" { Text "C:/Users/Student/Pacman/sum_8.v" 14 -1 0 } } { "sum_1la.v" "" { Text "C:/Users/Student/Pacman/sum_1la.v" 6 -1 0 } } { "sum_4la.v" "" { Text "C:/Users/Student/Pacman/sum_4la.v" 25 -1 0 } } { "execute.v" "" { Text "C:/Users/Student/Pacman/execute.v" 136 -1 0 } } { "sum_8.v" "" { Text "C:/Users/Student/Pacman/sum_8.v" 25 -1 0 } } { "sum_4la.v" "" { Text "C:/Users/Student/Pacman/sum_4la.v" 29 -1 0 } } { "sum_8.v" "" { Text "C:/Users/Student/Pacman/sum_8.v" 24 -1 0 } } { "isEqual_5.v" "" { Text "C:/Users/Student/Pacman/isEqual_5.v" 8 -1 0 } } { "bypassControl.v" "" { Text "C:/Users/Student/Pacman/bypassControl.v" 20 -1 0 } } { "decoder2_4.v" "" { Text "C:/Users/Student/Pacman/decoder2_4.v" 9 -1 0 } } { "decoder4_16.v" "" { Text "C:/Users/Student/Pacman/decoder4_16.v" 9 -1 0 } } { "processor.v" "" { Text "C:/Users/Student/Pacman/processor.v" 93 -1 0 } } { "decoder2_4.v" "" { Text "C:/Users/Student/Pacman/decoder2_4.v" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522973439175 ""}
{ "Critical Warning" "WSTA_SCC_LOOP_TOO_BIG" "1043 " "Design contains combinational loop of 1043 nodes. Estimating the delays through the loop." {  } {  } 1 332081 "Design contains combinational loop of %1!d! nodes. Estimating the delays through the loop." 0 0 "TimeQuest Timing Analyzer" 0 -1 1522973439203 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522973439335 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522973439335 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1522973439372 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1522973439479 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1522973440156 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522973440156 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.992 " "Worst-case setup slack is -6.992" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522973440159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522973440159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.992           -2250.148 CLOCK_50  " "   -6.992           -2250.148 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522973440159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.044             -14.456 p1\|altpll_component\|pll\|clk\[2\]  " "   -4.044             -14.456 p1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522973440159 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522973440159 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.392 " "Worst-case hold slack is 0.392" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522973440261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522973440261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.392               0.000 CLOCK_50  " "    0.392               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522973440261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.458               0.000 p1\|altpll_component\|pll\|clk\[2\]  " "    0.458               0.000 p1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522973440261 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522973440261 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 13.416 " "Worst-case recovery slack is 13.416" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522973440268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522973440268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.416               0.000 p1\|altpll_component\|pll\|clk\[2\]  " "   13.416               0.000 p1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522973440268 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522973440268 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 4.269 " "Worst-case removal slack is 4.269" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522973440273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522973440273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.269               0.000 p1\|altpll_component\|pll\|clk\[2\]  " "    4.269               0.000 p1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522973440273 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522973440273 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.658 " "Worst-case minimum pulse width slack is 9.658" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522973440278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522973440278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.658               0.000 CLOCK_50  " "    9.658               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522973440278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.713               0.000 p1\|altpll_component\|pll\|clk\[2\]  " "   19.713               0.000 p1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522973440278 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522973440278 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1522973441495 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522973441549 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522973442760 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522973443182 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1522973443445 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522973443445 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.622 " "Worst-case setup slack is -5.622" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522973443449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522973443449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.622           -1235.000 CLOCK_50  " "   -5.622           -1235.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522973443449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.742              -5.138 p1\|altpll_component\|pll\|clk\[2\]  " "   -1.742              -5.138 p1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522973443449 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522973443449 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.351 " "Worst-case hold slack is 0.351" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522973443548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522973443548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.351               0.000 CLOCK_50  " "    0.351               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522973443548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.411               0.000 p1\|altpll_component\|pll\|clk\[2\]  " "    0.411               0.000 p1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522973443548 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522973443548 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.076 " "Worst-case recovery slack is 14.076" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522973443554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522973443554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.076               0.000 p1\|altpll_component\|pll\|clk\[2\]  " "   14.076               0.000 p1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522973443554 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522973443554 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.756 " "Worst-case removal slack is 3.756" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522973443559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522973443559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.756               0.000 p1\|altpll_component\|pll\|clk\[2\]  " "    3.756               0.000 p1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522973443559 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522973443559 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.685 " "Worst-case minimum pulse width slack is 9.685" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522973443565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522973443565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.685               0.000 CLOCK_50  " "    9.685               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522973443565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.711               0.000 p1\|altpll_component\|pll\|clk\[2\]  " "   19.711               0.000 p1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522973443565 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522973443565 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1522973444729 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522973445051 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.902 " "Worst-case setup slack is 0.902" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522973445153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522973445153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.902               0.000 CLOCK_50  " "    0.902               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522973445153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.473               0.000 p1\|altpll_component\|pll\|clk\[2\]  " "    8.473               0.000 p1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522973445153 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522973445153 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.180 " "Worst-case hold slack is 0.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522973445251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522973445251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 CLOCK_50  " "    0.180               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522973445251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 p1\|altpll_component\|pll\|clk\[2\]  " "    0.208               0.000 p1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522973445251 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522973445251 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.434 " "Worst-case recovery slack is 16.434" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522973445261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522973445261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.434               0.000 p1\|altpll_component\|pll\|clk\[2\]  " "   16.434               0.000 p1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522973445261 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522973445261 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.129 " "Worst-case removal slack is 2.129" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522973445276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522973445276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.129               0.000 p1\|altpll_component\|pll\|clk\[2\]  " "    2.129               0.000 p1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522973445276 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522973445276 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.366 " "Worst-case minimum pulse width slack is 9.366" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522973445310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522973445310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.366               0.000 CLOCK_50  " "    9.366               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522973445310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.746               0.000 p1\|altpll_component\|pll\|clk\[2\]  " "   19.746               0.000 p1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522973445310 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522973445310 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522973447272 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522973447359 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 1049 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 1049 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1136 " "Peak virtual memory: 1136 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1522973448475 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 05 20:10:48 2018 " "Processing ended: Thu Apr 05 20:10:48 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1522973448475 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1522973448475 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1522973448475 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522973448475 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522973453571 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1522973453572 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 05 20:10:50 2018 " "Processing started: Thu Apr 05 20:10:50 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1522973453572 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1522973453572 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off skeleton -c skeleton " "Command: quartus_eda --read_settings_files=off --write_settings_files=off skeleton -c skeleton" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1522973453572 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1522973454436 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "skeleton_7_1200mv_85c_slow.vo C:/Users/Student/Pacman/simulation/modelsim/ simulation " "Generated file skeleton_7_1200mv_85c_slow.vo in folder \"C:/Users/Student/Pacman/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1522973455933 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "skeleton_7_1200mv_0c_slow.vo C:/Users/Student/Pacman/simulation/modelsim/ simulation " "Generated file skeleton_7_1200mv_0c_slow.vo in folder \"C:/Users/Student/Pacman/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1522973456927 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "skeleton_min_1200mv_0c_fast.vo C:/Users/Student/Pacman/simulation/modelsim/ simulation " "Generated file skeleton_min_1200mv_0c_fast.vo in folder \"C:/Users/Student/Pacman/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1522973457924 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "skeleton.vo C:/Users/Student/Pacman/simulation/modelsim/ simulation " "Generated file skeleton.vo in folder \"C:/Users/Student/Pacman/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1522973458913 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "skeleton_7_1200mv_85c_v_slow.sdo C:/Users/Student/Pacman/simulation/modelsim/ simulation " "Generated file skeleton_7_1200mv_85c_v_slow.sdo in folder \"C:/Users/Student/Pacman/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1522973459636 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "skeleton_7_1200mv_0c_v_slow.sdo C:/Users/Student/Pacman/simulation/modelsim/ simulation " "Generated file skeleton_7_1200mv_0c_v_slow.sdo in folder \"C:/Users/Student/Pacman/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1522973460341 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "skeleton_min_1200mv_0c_v_fast.sdo C:/Users/Student/Pacman/simulation/modelsim/ simulation " "Generated file skeleton_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/Student/Pacman/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1522973461048 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "skeleton_v.sdo C:/Users/Student/Pacman/simulation/modelsim/ simulation " "Generated file skeleton_v.sdo in folder \"C:/Users/Student/Pacman/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1522973461749 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "906 " "Peak virtual memory: 906 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1522973462000 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 05 20:11:01 2018 " "Processing ended: Thu Apr 05 20:11:01 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1522973462000 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1522973462000 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1522973462000 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1522973462000 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 6755 s " "Quartus Prime Full Compilation was successful. 0 errors, 6755 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1522973462910 ""}
