/*
 * Copyright (c) 2019, Manivannan Sadhasivam <mani@kernel.org>
 *
 * SPDX-License-Identifier: Apache-2.0
 */

/* SoC level DTS fixup file */

#define DT_NUM_IRQ_PRIO_BITS	    	DT_ARM_V7M_NVIC_E000E100_ARM_NUM_IRQ_PRIORITY_BITS

#define DT_MCUX_CCM_BASE_ADDRESS	DT_NXP_IMX_CCM_30380000_BASE_ADDRESS
#define DT_MCUX_CCM_NAME		DT_NXP_IMX_CCM_30380000_LABEL

#define DT_MCUX_IGPIO_3_BASE_ADDRESS		DT_NXP_IMX_GPIO_30220000_BASE_ADDRESS
#define DT_MCUX_IGPIO_3_NAME			DT_NXP_IMX_GPIO_30220000_LABEL
#define DT_MCUX_IGPIO_3_IRQ_0			DT_NXP_IMX_GPIO_30220000_IRQ_0
#define DT_MCUX_IGPIO_3_IRQ_0_PRI		DT_NXP_IMX_GPIO_30220000_IRQ_0_PRIORITY
#define DT_MCUX_IGPIO_3_IRQ_1			DT_NXP_IMX_GPIO_30220000_IRQ_1
#define DT_MCUX_IGPIO_3_IRQ_1_PRI		DT_NXP_IMX_GPIO_30220000_IRQ_1_PRIORITY

#define CONFIG_GPIO_5_NAME			DT_NXP_IMX_GPIO_30240000_LABEL
#define DT_MCUX_IGPIO_5_BASE_ADDRESS		DT_NXP_IMX_GPIO_30240000_BASE_ADDRESS
#define DT_MCUX_IGPIO_5_NAME			DT_NXP_IMX_GPIO_30240000_LABEL
#define DT_MCUX_IGPIO_5_IRQ_0			DT_NXP_IMX_GPIO_30240000_IRQ_0
#define DT_MCUX_IGPIO_5_IRQ_0_PRI		DT_NXP_IMX_GPIO_30240000_IRQ_0_PRIORITY
#define DT_MCUX_IGPIO_5_IRQ_1			DT_NXP_IMX_GPIO_30240000_IRQ_1
#define DT_MCUX_IGPIO_5_IRQ_1_PRI		DT_NXP_IMX_GPIO_30240000_IRQ_1_PRIORITY

#define CONFIG_I2C_3_NAME			DT_NXP_KINETIS_I2C_30A40000_LABEL
#define DT_I2C_MCUX_3_BASE_ADDRESS		DT_NXP_KINETIS_I2C_30A40000_BASE_ADDRESS
#define DT_I2C_MCUX_3_IRQ			DT_NXP_KINETIS_I2C_30A40000_IRQ_0
#define DT_I2C_MCUX_3_IRQ_PRI		DT_NXP_KINETIS_I2C_30A40000_IRQ_0_PRIORITY
#define DT_I2C_MCUX_3_BITRATE		DT_NXP_KINETIS_I2C_30A40000_CLOCK_FREQUENCY
#define DT_I2C_MCUX_3_CLOCK_NAME	DT_NXP_KINETIS_I2C_30A40000_CLOCK_CONTROLLER
#define DT_I2C_MCUX_3_CLOCK_SUBSYS	DT_NXP_KINETIS_I2C_30A40000_CLOCK_NAME

#define CONFIG_I2S_3_NAME			DT_NXP_KINETIS_I2S_30030000_LABEL
#define DT_I2S_MCUX_3_BASE_ADDRESS		DT_NXP_KINETIS_I2S_30030000_BASE_ADDRESS
#define DT_I2S_MCUX_3_IRQ			DT_NXP_KINETIS_I2S_30030000_IRQ_0
#define DT_I2S_MCUX_3_IRQ_PRI		DT_NXP_KINETIS_I2S_30030000_IRQ_0_PRIORITY
#define DT_I2S_MCUX_3_CLOCK_NAME	DT_NXP_KINETIS_I2S_30030000_CLOCK_CONTROLLER
#define DT_I2S_MCUX_3_CLOCK_SUBSYS	DT_NXP_KINETIS_I2S_30030000_CLOCK_NAME

#define DT_DMA_MCUX_0_BASE_ADDRESS		DT_NXP_MCUX_DMA_30BD0000_BASE_ADDRESS
#define DT_DMA_MCUX_0_IRQ			DT_NXP_MCUX_DMA_30BD0000_IRQ_0
#define DT_DMA_MCUX_0_IRQ_PRI			DT_NXP_MCUX_DMA_30BD0000_IRQ_0_PRIORITY

#define DT_UART_MCUX_4_NAME		DT_NXP_KINETIS_IMX_UART_30A60000_LABEL
#define DT_UART_MCUX_4_BASE_ADDRESS	DT_NXP_KINETIS_IMX_UART_30A60000_BASE_ADDRESS
#define DT_UART_MCUX_4_BAUD_RATE	DT_NXP_KINETIS_IMX_UART_30A60000_CURRENT_SPEED
#define DT_UART_MCUX_4_IRQ_NUM		DT_NXP_KINETIS_IMX_UART_30A60000_IRQ_0
#define DT_UART_MCUX_4_IRQ_PRI		DT_NXP_KINETIS_IMX_UART_30A60000_IRQ_0_PRIORITY

#define DT_UART_MCUX_4_CLOCK_NAME	DT_NXP_KINETIS_IMX_UART_30A60000_CLOCK_CONTROLLER
#define DT_UART_MCUX_4_CLOCK_SUBSYS	DT_NXP_KINETIS_IMX_UART_30A60000_CLOCK_NAME

#define DT_IPM_IMX_MU_B_BASE_ADDRESS	DT_NXP_IMX_MCUX_MU_30AB0000_BASE_ADDRESS
#define DT_IPM_IMX_MU_B_IRQ		DT_NXP_IMX_MCUX_MU_30AB0000_IRQ_0
#define DT_IPM_IMX_MU_B_IRQ_PRI		DT_NXP_IMX_MCUX_MU_30AB0000_IRQ_0_PRIORITY
#define DT_IPM_IMX_MU_B_NAME		DT_NXP_IMX_MCUX_MU_30AB0000_LABEL

/* End of SoC Level DTS fixup file */
