vlog dma_axi32.v dma_axi32_dual_core.v dma_axi32_apb_mux.v dma_axi32_reg.v dma_axi32_reg_core0.v prgen_scatter8_1.v dma_axi32_core0_top.v dma_axi32_core0.v dma_axi32_core0_wdt.v dma_axi32_core0_arbiter.v dma_axi32_core0_ctrl.v dma_axi32_core0_axim_wr.v dma_axi32_core0_axim_cmd.v dma_axi32_core0_axim_timeout.v dma_axi32_core0_axim_wdata.v prgen_joint_stall.v prgen_fifo.v prgen_stall.v dma_axi32_core0_axim_resp.v dma_axi32_core0_axim_rd.v dma_axi32_core0_axim_rdata.v dma_axi32_core0_channels.v dma_axi32_core0_channels_apb_mux.v dma_axi32_core0_channels_mux.v prgen_or8.v prgen_mux8.v prgen_demux8.v dma_axi32_core0_ch.v dma_axi32_core0_ch_reg.v dma_axi32_core0_ch_reg_size.v prgen_rawstat.v dma_axi32_core0_ch_offsets.v dma_axi32_core0_ch_remain.v dma_axi32_core0_ch_outs.v dma_axi32_core0_ch_calc.v dma_axi32_core0_ch_calc_addr.v dma_axi32_core0_ch_calc_size.v prgen_min3.v prgen_min2.v dma_axi32_core0_ch_calc_joint.v dma_axi32_core0_ch_periph_mux.v dma_axi32_core0_ch_fifo_ctrl.v dma_axi32_core0_ch_wr_slicer.v prgen_swap_32.v dma_axi32_core0_ch_rd_slicer.v dma_axi32_core0_ch_fifo_ptr.v dma_axi32_core0_ch_fifo.v dma_axi32_core0_ch_empty.v prgen_delay.v AXI_APB_Bridge.v
vlog axi_parameter_pkg.sv
vlog DMA_ral_pkg.sv
vlog axi_agent_pkg.sv
vlog axi_interface.sv
vlog axi_footprint_interface.sv
vlog axi_interconnect_veri_top.sv
vlog axi_interconnect_pkg.sv
vlog -coveropt 3 +cover axi_interconnect_wrapper.sv axi_master_interface_coupler_wrapper.v axi_SI_coupler_wrapper.sv axi_fifo.v axi_fifo_rd.v axi_fifo_wr.v axi_register.v axi_register_rd.v axi_register_wr.v axi_adapter.v axi_adapter_rd.v axi_adapter_wr.v axi_crossbar.v axi_crossbar_addr.v axi_crossbar_rd.v axi_crossbar_wr.v arbiter.v priority_encoder.v
vsim -voptargs=+acc -coverage -suppress 12003 -suppress 3053 -suppress 3009 -suppress 3839 +UVM_CONFIG_TRACE -logfile logdmanaz.txt axi_interconnect_top -do "coverage save -onexit -directive -codeAll 11may2;"
add wave -position insertpoint  \
sim:/axi_interconnect_top/u_axi_master_if_0/max_footprint_if/aclk \
sim:/axi_interconnect_top/u_axi_master_if_0/max_footprint_if/aresetn \
sim:/axi_interconnect_top/u_axi_master_if_0/max_footprint_if/awid \
sim:/axi_interconnect_top/u_axi_master_if_0/max_footprint_if/awaddr \
sim:/axi_interconnect_top/u_axi_master_if_0/max_footprint_if/awlen \
sim:/axi_interconnect_top/u_axi_master_if_0/max_footprint_if/awsize \
sim:/axi_interconnect_top/u_axi_master_if_0/max_footprint_if/awburst \
sim:/axi_interconnect_top/u_axi_master_if_0/max_footprint_if/awvalid \
sim:/axi_interconnect_top/u_axi_master_if_0/max_footprint_if/awready \
sim:/axi_interconnect_top/u_axi_master_if_0/max_footprint_if/wdata \
sim:/axi_interconnect_top/u_axi_master_if_0/max_footprint_if/wstrb \
sim:/axi_interconnect_top/u_axi_master_if_0/max_footprint_if/wlast \
sim:/axi_interconnect_top/u_axi_master_if_0/max_footprint_if/wvalid \
sim:/axi_interconnect_top/u_axi_master_if_0/max_footprint_if/wready \
sim:/axi_interconnect_top/u_axi_master_if_0/max_footprint_if/bready \
sim:/axi_interconnect_top/u_axi_master_if_0/max_footprint_if/bid \
sim:/axi_interconnect_top/u_axi_master_if_0/max_footprint_if/bresp \
sim:/axi_interconnect_top/u_axi_master_if_0/max_footprint_if/bvalid \
sim:/axi_interconnect_top/u_axi_master_if_0/max_footprint_if/arid \
sim:/axi_interconnect_top/u_axi_master_if_0/max_footprint_if/araddr \
sim:/axi_interconnect_top/u_axi_master_if_0/max_footprint_if/arlen \
sim:/axi_interconnect_top/u_axi_master_if_0/max_footprint_if/arsize \
sim:/axi_interconnect_top/u_axi_master_if_0/max_footprint_if/arburst \
sim:/axi_interconnect_top/u_axi_master_if_0/max_footprint_if/arvalid \
sim:/axi_interconnect_top/u_axi_master_if_0/max_footprint_if/arready \
sim:/axi_interconnect_top/u_axi_master_if_0/max_footprint_if/rready \
sim:/axi_interconnect_top/u_axi_master_if_0/max_footprint_if/rid \
sim:/axi_interconnect_top/u_axi_master_if_0/max_footprint_if/rdata \
sim:/axi_interconnect_top/u_axi_master_if_0/max_footprint_if/rresp \
sim:/axi_interconnect_top/u_axi_master_if_0/max_footprint_if/rlast \
sim:/axi_interconnect_top/u_axi_master_if_0/max_footprint_if/rvalid 

add wave -position insertpoint  \
sim:/axi_interconnect_top/u_axi_master_if_1/max_footprint_if/aclk \
sim:/axi_interconnect_top/u_axi_master_if_1/max_footprint_if/aresetn \
sim:/axi_interconnect_top/u_axi_master_if_1/max_footprint_if/awid \
sim:/axi_interconnect_top/u_axi_master_if_1/max_footprint_if/awaddr \
sim:/axi_interconnect_top/u_axi_master_if_1/max_footprint_if/awlen \
sim:/axi_interconnect_top/u_axi_master_if_1/max_footprint_if/awsize \
sim:/axi_interconnect_top/u_axi_master_if_1/max_footprint_if/awburst \
sim:/axi_interconnect_top/u_axi_master_if_1/max_footprint_if/awvalid \
sim:/axi_interconnect_top/u_axi_master_if_1/max_footprint_if/awready \
sim:/axi_interconnect_top/u_axi_master_if_1/max_footprint_if/wdata \
sim:/axi_interconnect_top/u_axi_master_if_1/max_footprint_if/wstrb \
sim:/axi_interconnect_top/u_axi_master_if_1/max_footprint_if/wlast \
sim:/axi_interconnect_top/u_axi_master_if_1/max_footprint_if/wvalid \
sim:/axi_interconnect_top/u_axi_master_if_1/max_footprint_if/wready \
sim:/axi_interconnect_top/u_axi_master_if_1/max_footprint_if/bready \
sim:/axi_interconnect_top/u_axi_master_if_1/max_footprint_if/bid \
sim:/axi_interconnect_top/u_axi_master_if_1/max_footprint_if/bresp \
sim:/axi_interconnect_top/u_axi_master_if_1/max_footprint_if/bvalid \
sim:/axi_interconnect_top/u_axi_master_if_1/max_footprint_if/arid \
sim:/axi_interconnect_top/u_axi_master_if_1/max_footprint_if/araddr \
sim:/axi_interconnect_top/u_axi_master_if_1/max_footprint_if/arlen \
sim:/axi_interconnect_top/u_axi_master_if_1/max_footprint_if/arsize \
sim:/axi_interconnect_top/u_axi_master_if_1/max_footprint_if/arburst \
sim:/axi_interconnect_top/u_axi_master_if_1/max_footprint_if/arvalid \
sim:/axi_interconnect_top/u_axi_master_if_1/max_footprint_if/arready \
sim:/axi_interconnect_top/u_axi_master_if_1/max_footprint_if/rready \
sim:/axi_interconnect_top/u_axi_master_if_1/max_footprint_if/rid \
sim:/axi_interconnect_top/u_axi_master_if_1/max_footprint_if/rdata \
sim:/axi_interconnect_top/u_axi_master_if_1/max_footprint_if/rresp \
sim:/axi_interconnect_top/u_axi_master_if_1/max_footprint_if/rlast \
sim:/axi_interconnect_top/u_axi_master_if_1/max_footprint_if/rvalid
 
add wave -position insertpoint  \
sim:/axi_interconnect_top/u_axi_master_if_2/max_footprint_if/aclk \
sim:/axi_interconnect_top/u_axi_master_if_2/max_footprint_if/aresetn \
sim:/axi_interconnect_top/u_axi_master_if_2/max_footprint_if/awid \
sim:/axi_interconnect_top/u_axi_master_if_2/max_footprint_if/awaddr \
sim:/axi_interconnect_top/u_axi_master_if_2/max_footprint_if/awlen \
sim:/axi_interconnect_top/u_axi_master_if_2/max_footprint_if/awsize \
sim:/axi_interconnect_top/u_axi_master_if_2/max_footprint_if/awburst \
sim:/axi_interconnect_top/u_axi_master_if_2/max_footprint_if/awvalid \
sim:/axi_interconnect_top/u_axi_master_if_2/max_footprint_if/awready \
sim:/axi_interconnect_top/u_axi_master_if_2/max_footprint_if/wdata \
sim:/axi_interconnect_top/u_axi_master_if_2/max_footprint_if/wstrb \
sim:/axi_interconnect_top/u_axi_master_if_2/max_footprint_if/wlast \
sim:/axi_interconnect_top/u_axi_master_if_2/max_footprint_if/wvalid \
sim:/axi_interconnect_top/u_axi_master_if_2/max_footprint_if/wready \
sim:/axi_interconnect_top/u_axi_master_if_2/max_footprint_if/bready \
sim:/axi_interconnect_top/u_axi_master_if_2/max_footprint_if/bid \
sim:/axi_interconnect_top/u_axi_master_if_2/max_footprint_if/bresp \
sim:/axi_interconnect_top/u_axi_master_if_2/max_footprint_if/bvalid \
sim:/axi_interconnect_top/u_axi_master_if_2/max_footprint_if/arid \
sim:/axi_interconnect_top/u_axi_master_if_2/max_footprint_if/araddr \
sim:/axi_interconnect_top/u_axi_master_if_2/max_footprint_if/arlen \
sim:/axi_interconnect_top/u_axi_master_if_2/max_footprint_if/arsize \
sim:/axi_interconnect_top/u_axi_master_if_2/max_footprint_if/arburst \
sim:/axi_interconnect_top/u_axi_master_if_2/max_footprint_if/arvalid \
sim:/axi_interconnect_top/u_axi_master_if_2/max_footprint_if/arready \
sim:/axi_interconnect_top/u_axi_master_if_2/max_footprint_if/rready \
sim:/axi_interconnect_top/u_axi_master_if_2/max_footprint_if/rid \
sim:/axi_interconnect_top/u_axi_master_if_2/max_footprint_if/rdata \
sim:/axi_interconnect_top/u_axi_master_if_2/max_footprint_if/rresp \
sim:/axi_interconnect_top/u_axi_master_if_2/max_footprint_if/rlast \
sim:/axi_interconnect_top/u_axi_master_if_2/max_footprint_if/rvalid

add wave -position insertpoint  \
sim:/axi_interconnect_top/u_axi_slave_if_0/max_footprint_if/aclk \
sim:/axi_interconnect_top/u_axi_slave_if_0/max_footprint_if/aresetn \
sim:/axi_interconnect_top/u_axi_slave_if_0/max_footprint_if/awid \
sim:/axi_interconnect_top/u_axi_slave_if_0/max_footprint_if/awaddr \
sim:/axi_interconnect_top/u_axi_slave_if_0/max_footprint_if/awlen \
sim:/axi_interconnect_top/u_axi_slave_if_0/max_footprint_if/awsize \
sim:/axi_interconnect_top/u_axi_slave_if_0/max_footprint_if/awburst \
sim:/axi_interconnect_top/u_axi_slave_if_0/max_footprint_if/awvalid \
sim:/axi_interconnect_top/u_axi_slave_if_0/max_footprint_if/awready \
sim:/axi_interconnect_top/u_axi_slave_if_0/max_footprint_if/wdata \
sim:/axi_interconnect_top/u_axi_slave_if_0/max_footprint_if/wstrb \
sim:/axi_interconnect_top/u_axi_slave_if_0/max_footprint_if/wlast \
sim:/axi_interconnect_top/u_axi_slave_if_0/max_footprint_if/wvalid \
sim:/axi_interconnect_top/u_axi_slave_if_0/max_footprint_if/wready \
sim:/axi_interconnect_top/u_axi_slave_if_0/max_footprint_if/bready \
sim:/axi_interconnect_top/u_axi_slave_if_0/max_footprint_if/bid \
sim:/axi_interconnect_top/u_axi_slave_if_0/max_footprint_if/bresp \
sim:/axi_interconnect_top/u_axi_slave_if_0/max_footprint_if/bvalid \
sim:/axi_interconnect_top/u_axi_slave_if_0/max_footprint_if/arid \
sim:/axi_interconnect_top/u_axi_slave_if_0/max_footprint_if/araddr \
sim:/axi_interconnect_top/u_axi_slave_if_0/max_footprint_if/arlen \
sim:/axi_interconnect_top/u_axi_slave_if_0/max_footprint_if/arsize \
sim:/axi_interconnect_top/u_axi_slave_if_0/max_footprint_if/arburst \
sim:/axi_interconnect_top/u_axi_slave_if_0/max_footprint_if/arvalid \
sim:/axi_interconnect_top/u_axi_slave_if_0/max_footprint_if/arready \
sim:/axi_interconnect_top/u_axi_slave_if_0/max_footprint_if/rready \
sim:/axi_interconnect_top/u_axi_slave_if_0/max_footprint_if/rid \
sim:/axi_interconnect_top/u_axi_slave_if_0/max_footprint_if/rdata \
sim:/axi_interconnect_top/u_axi_slave_if_0/max_footprint_if/rresp \
sim:/axi_interconnect_top/u_axi_slave_if_0/max_footprint_if/rlast \
sim:/axi_interconnect_top/u_axi_slave_if_0/max_footprint_if/rvalid 


add wave -position insertpoint  \
sim:/axi_interconnect_top/u_axi_slave_if_1/max_footprint_if/aclk \
sim:/axi_interconnect_top/u_axi_slave_if_1/max_footprint_if/aresetn \
sim:/axi_interconnect_top/u_axi_slave_if_1/max_footprint_if/awid \
sim:/axi_interconnect_top/u_axi_slave_if_1/max_footprint_if/awaddr \
sim:/axi_interconnect_top/u_axi_slave_if_1/max_footprint_if/awlen \
sim:/axi_interconnect_top/u_axi_slave_if_1/max_footprint_if/awsize \
sim:/axi_interconnect_top/u_axi_slave_if_1/max_footprint_if/awburst \
sim:/axi_interconnect_top/u_axi_slave_if_1/max_footprint_if/awvalid \
sim:/axi_interconnect_top/u_axi_slave_if_1/max_footprint_if/awready \
sim:/axi_interconnect_top/u_axi_slave_if_1/max_footprint_if/wdata \
sim:/axi_interconnect_top/u_axi_slave_if_1/max_footprint_if/wstrb \
sim:/axi_interconnect_top/u_axi_slave_if_1/max_footprint_if/wlast \
sim:/axi_interconnect_top/u_axi_slave_if_1/max_footprint_if/wvalid \
sim:/axi_interconnect_top/u_axi_slave_if_1/max_footprint_if/wready \
sim:/axi_interconnect_top/u_axi_slave_if_1/max_footprint_if/bready \
sim:/axi_interconnect_top/u_axi_slave_if_1/max_footprint_if/bid \
sim:/axi_interconnect_top/u_axi_slave_if_1/max_footprint_if/bresp \
sim:/axi_interconnect_top/u_axi_slave_if_1/max_footprint_if/bvalid \
sim:/axi_interconnect_top/u_axi_slave_if_1/max_footprint_if/arid \
sim:/axi_interconnect_top/u_axi_slave_if_1/max_footprint_if/araddr \
sim:/axi_interconnect_top/u_axi_slave_if_1/max_footprint_if/arlen \
sim:/axi_interconnect_top/u_axi_slave_if_1/max_footprint_if/arsize \
sim:/axi_interconnect_top/u_axi_slave_if_1/max_footprint_if/arburst \
sim:/axi_interconnect_top/u_axi_slave_if_1/max_footprint_if/arvalid \
sim:/axi_interconnect_top/u_axi_slave_if_1/max_footprint_if/arready \
sim:/axi_interconnect_top/u_axi_slave_if_1/max_footprint_if/rready \
sim:/axi_interconnect_top/u_axi_slave_if_1/max_footprint_if/rid \
sim:/axi_interconnect_top/u_axi_slave_if_1/max_footprint_if/rdata \
sim:/axi_interconnect_top/u_axi_slave_if_1/max_footprint_if/rresp \
sim:/axi_interconnect_top/u_axi_slave_if_1/max_footprint_if/rlast \
sim:/axi_interconnect_top/u_axi_slave_if_1/max_footprint_if/rvalid 


add wave -position insertpoint  \
sim:/axi_interconnect_top/u_axi_slave_if_2/max_footprint_if/aclk \
sim:/axi_interconnect_top/u_axi_slave_if_2/max_footprint_if/aresetn \
sim:/axi_interconnect_top/u_axi_slave_if_2/max_footprint_if/awid \
sim:/axi_interconnect_top/u_axi_slave_if_2/max_footprint_if/awaddr \
sim:/axi_interconnect_top/u_axi_slave_if_2/max_footprint_if/awlen \
sim:/axi_interconnect_top/u_axi_slave_if_2/max_footprint_if/awsize \
sim:/axi_interconnect_top/u_axi_slave_if_2/max_footprint_if/awburst \
sim:/axi_interconnect_top/u_axi_slave_if_2/max_footprint_if/awvalid \
sim:/axi_interconnect_top/u_axi_slave_if_2/max_footprint_if/awready \
sim:/axi_interconnect_top/u_axi_slave_if_2/max_footprint_if/wdata \
sim:/axi_interconnect_top/u_axi_slave_if_2/max_footprint_if/wstrb \
sim:/axi_interconnect_top/u_axi_slave_if_2/max_footprint_if/wlast \
sim:/axi_interconnect_top/u_axi_slave_if_2/max_footprint_if/wvalid \
sim:/axi_interconnect_top/u_axi_slave_if_2/max_footprint_if/wready \
sim:/axi_interconnect_top/u_axi_slave_if_2/max_footprint_if/bready \
sim:/axi_interconnect_top/u_axi_slave_if_2/max_footprint_if/bid \
sim:/axi_interconnect_top/u_axi_slave_if_2/max_footprint_if/bresp \
sim:/axi_interconnect_top/u_axi_slave_if_2/max_footprint_if/bvalid \
sim:/axi_interconnect_top/u_axi_slave_if_2/max_footprint_if/arid \
sim:/axi_interconnect_top/u_axi_slave_if_2/max_footprint_if/araddr \
sim:/axi_interconnect_top/u_axi_slave_if_2/max_footprint_if/arlen \
sim:/axi_interconnect_top/u_axi_slave_if_2/max_footprint_if/arsize \
sim:/axi_interconnect_top/u_axi_slave_if_2/max_footprint_if/arburst \
sim:/axi_interconnect_top/u_axi_slave_if_2/max_footprint_if/arvalid \
sim:/axi_interconnect_top/u_axi_slave_if_2/max_footprint_if/arready \
sim:/axi_interconnect_top/u_axi_slave_if_2/max_footprint_if/rready \
sim:/axi_interconnect_top/u_axi_slave_if_2/max_footprint_if/rid \
sim:/axi_interconnect_top/u_axi_slave_if_2/max_footprint_if/rdata \
sim:/axi_interconnect_top/u_axi_slave_if_2/max_footprint_if/rresp \
sim:/axi_interconnect_top/u_axi_slave_if_2/max_footprint_if/rlast \
sim:/axi_interconnect_top/u_axi_slave_if_2/max_footprint_if/rvalid 

add wave -position insertpoint  \
sim:/axi_interconnect_top/u_axi_slave_if_3/max_footprint_if/aclk \
sim:/axi_interconnect_top/u_axi_slave_if_3/max_footprint_if/aresetn \
sim:/axi_interconnect_top/u_axi_slave_if_3/max_footprint_if/awid \
sim:/axi_interconnect_top/u_axi_slave_if_3/max_footprint_if/awaddr \
sim:/axi_interconnect_top/u_axi_slave_if_3/max_footprint_if/awlen \
sim:/axi_interconnect_top/u_axi_slave_if_3/max_footprint_if/awsize \
sim:/axi_interconnect_top/u_axi_slave_if_3/max_footprint_if/awburst \
sim:/axi_interconnect_top/u_axi_slave_if_3/max_footprint_if/awvalid \
sim:/axi_interconnect_top/u_axi_slave_if_3/max_footprint_if/awready \
sim:/axi_interconnect_top/u_axi_slave_if_3/max_footprint_if/wdata \
sim:/axi_interconnect_top/u_axi_slave_if_3/max_footprint_if/wstrb \
sim:/axi_interconnect_top/u_axi_slave_if_3/max_footprint_if/wlast \
sim:/axi_interconnect_top/u_axi_slave_if_3/max_footprint_if/wvalid \
sim:/axi_interconnect_top/u_axi_slave_if_3/max_footprint_if/wready \
sim:/axi_interconnect_top/u_axi_slave_if_3/max_footprint_if/bready \
sim:/axi_interconnect_top/u_axi_slave_if_3/max_footprint_if/bid \
sim:/axi_interconnect_top/u_axi_slave_if_3/max_footprint_if/bresp \
sim:/axi_interconnect_top/u_axi_slave_if_3/max_footprint_if/bvalid \
sim:/axi_interconnect_top/u_axi_slave_if_3/max_footprint_if/arid \
sim:/axi_interconnect_top/u_axi_slave_if_3/max_footprint_if/araddr \
sim:/axi_interconnect_top/u_axi_slave_if_3/max_footprint_if/arlen \
sim:/axi_interconnect_top/u_axi_slave_if_3/max_footprint_if/arsize \
sim:/axi_interconnect_top/u_axi_slave_if_3/max_footprint_if/arburst \
sim:/axi_interconnect_top/u_axi_slave_if_3/max_footprint_if/arvalid \
sim:/axi_interconnect_top/u_axi_slave_if_3/max_footprint_if/arready \
sim:/axi_interconnect_top/u_axi_slave_if_3/max_footprint_if/rready \
sim:/axi_interconnect_top/u_axi_slave_if_3/max_footprint_if/rid \
sim:/axi_interconnect_top/u_axi_slave_if_3/max_footprint_if/rdata \
sim:/axi_interconnect_top/u_axi_slave_if_3/max_footprint_if/rresp \
sim:/axi_interconnect_top/u_axi_slave_if_3/max_footprint_if/rlast \
sim:/axi_interconnect_top/u_axi_slave_if_3/max_footprint_if/rvalid 

add wave -position insertpoint  \
sim:/axi_interconnect_top/u_axi_slave_if_4/max_footprint_if/aclk \
sim:/axi_interconnect_top/u_axi_slave_if_4/max_footprint_if/aresetn \
sim:/axi_interconnect_top/u_axi_slave_if_4/max_footprint_if/awid \
sim:/axi_interconnect_top/u_axi_slave_if_4/max_footprint_if/awaddr \
sim:/axi_interconnect_top/u_axi_slave_if_4/max_footprint_if/awlen \
sim:/axi_interconnect_top/u_axi_slave_if_4/max_footprint_if/awsize \
sim:/axi_interconnect_top/u_axi_slave_if_4/max_footprint_if/awburst \
sim:/axi_interconnect_top/u_axi_slave_if_4/max_footprint_if/awvalid \
sim:/axi_interconnect_top/u_axi_slave_if_4/max_footprint_if/awready \
sim:/axi_interconnect_top/u_axi_slave_if_4/max_footprint_if/wdata \
sim:/axi_interconnect_top/u_axi_slave_if_4/max_footprint_if/wstrb \
sim:/axi_interconnect_top/u_axi_slave_if_4/max_footprint_if/wlast \
sim:/axi_interconnect_top/u_axi_slave_if_4/max_footprint_if/wvalid \
sim:/axi_interconnect_top/u_axi_slave_if_4/max_footprint_if/wready \
sim:/axi_interconnect_top/u_axi_slave_if_4/max_footprint_if/bready \
sim:/axi_interconnect_top/u_axi_slave_if_4/max_footprint_if/bid \
sim:/axi_interconnect_top/u_axi_slave_if_4/max_footprint_if/bresp \
sim:/axi_interconnect_top/u_axi_slave_if_4/max_footprint_if/bvalid \
sim:/axi_interconnect_top/u_axi_slave_if_4/max_footprint_if/arid \
sim:/axi_interconnect_top/u_axi_slave_if_4/max_footprint_if/araddr \
sim:/axi_interconnect_top/u_axi_slave_if_4/max_footprint_if/arlen \
sim:/axi_interconnect_top/u_axi_slave_if_4/max_footprint_if/arsize \
sim:/axi_interconnect_top/u_axi_slave_if_4/max_footprint_if/arburst \
sim:/axi_interconnect_top/u_axi_slave_if_4/max_footprint_if/arvalid \
sim:/axi_interconnect_top/u_axi_slave_if_4/max_footprint_if/arready \
sim:/axi_interconnect_top/u_axi_slave_if_4/max_footprint_if/rready \
sim:/axi_interconnect_top/u_axi_slave_if_4/max_footprint_if/rid \
sim:/axi_interconnect_top/u_axi_slave_if_4/max_footprint_if/rdata \
sim:/axi_interconnect_top/u_axi_slave_if_4/max_footprint_if/rresp \
sim:/axi_interconnect_top/u_axi_slave_if_4/max_footprint_if/rlast \
sim:/axi_interconnect_top/u_axi_slave_if_4/max_footprint_if/rvalid 

add wave -position insertpoint  \
sim:/axi_interconnect_top/u_axi_slave_if_5/max_footprint_if/aclk \
sim:/axi_interconnect_top/u_axi_slave_if_5/max_footprint_if/aresetn \
sim:/axi_interconnect_top/u_axi_slave_if_5/max_footprint_if/awid \
sim:/axi_interconnect_top/u_axi_slave_if_5/max_footprint_if/awaddr \
sim:/axi_interconnect_top/u_axi_slave_if_5/max_footprint_if/awlen \
sim:/axi_interconnect_top/u_axi_slave_if_5/max_footprint_if/awsize \
sim:/axi_interconnect_top/u_axi_slave_if_5/max_footprint_if/awburst \
sim:/axi_interconnect_top/u_axi_slave_if_5/max_footprint_if/awvalid \
sim:/axi_interconnect_top/u_axi_slave_if_5/max_footprint_if/awready \
sim:/axi_interconnect_top/u_axi_slave_if_5/max_footprint_if/wdata \
sim:/axi_interconnect_top/u_axi_slave_if_5/max_footprint_if/wstrb \
sim:/axi_interconnect_top/u_axi_slave_if_5/max_footprint_if/wlast \
sim:/axi_interconnect_top/u_axi_slave_if_5/max_footprint_if/wvalid \
sim:/axi_interconnect_top/u_axi_slave_if_5/max_footprint_if/wready \
sim:/axi_interconnect_top/u_axi_slave_if_5/max_footprint_if/bready \
sim:/axi_interconnect_top/u_axi_slave_if_5/max_footprint_if/bid \
sim:/axi_interconnect_top/u_axi_slave_if_5/max_footprint_if/bresp \
sim:/axi_interconnect_top/u_axi_slave_if_5/max_footprint_if/bvalid \
sim:/axi_interconnect_top/u_axi_slave_if_5/max_footprint_if/arid \
sim:/axi_interconnect_top/u_axi_slave_if_5/max_footprint_if/araddr \
sim:/axi_interconnect_top/u_axi_slave_if_5/max_footprint_if/arlen \
sim:/axi_interconnect_top/u_axi_slave_if_5/max_footprint_if/arsize \
sim:/axi_interconnect_top/u_axi_slave_if_5/max_footprint_if/arburst \
sim:/axi_interconnect_top/u_axi_slave_if_5/max_footprint_if/arvalid \
sim:/axi_interconnect_top/u_axi_slave_if_5/max_footprint_if/arready \
sim:/axi_interconnect_top/u_axi_slave_if_5/max_footprint_if/rready \
sim:/axi_interconnect_top/u_axi_slave_if_5/max_footprint_if/rid \
sim:/axi_interconnect_top/u_axi_slave_if_5/max_footprint_if/rdata \
sim:/axi_interconnect_top/u_axi_slave_if_5/max_footprint_if/rresp \
sim:/axi_interconnect_top/u_axi_slave_if_5/max_footprint_if/rlast \
sim:/axi_interconnect_top/u_axi_slave_if_5/max_footprint_if/rvalid 

add wave -position insertpoint  \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/DATA_SHIFT \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/CMD_LINE0 \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/CMD_LINE1 \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/CMD_LINE2 \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/CMD_LINE3 \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/STATIC_LINE0 \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/STATIC_LINE1 \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/STATIC_LINE2 \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/STATIC_LINE3 \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/STATIC_LINE4 \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/RESTRICT \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/RD_OFFSETS \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/WR_OFFSETS \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/FIFO_FULLNESS \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/CMD_OUTS \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/CH_ENABLE \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/CH_START \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/CH_ACTIVE \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/CH_CMD_COUNTER \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/INT_RAWSTAT \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/INT_CLEAR \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/INT_ENABLE \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/INT_STATUS \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/INT_NUM \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/clk \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/clken \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/pclken \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/reset \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/psel \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/penable \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/paddr \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/pwrite \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/pwdata \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/prdata \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/pslverr \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/timeout_bus \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/wdt_timeout \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/ch_start \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/load_addr \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/load_in_prog \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/load_req_in_prog \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/load_wr \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/load_wr_cycle \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/load_wdata \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/load_cmd \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/rd_ch_end \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/wr_ch_end \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/wr_clr_last \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/rd_slverr \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/rd_decerr \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/wr_slverr \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/wr_decerr \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/int_all_proc \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/ch_rd_active \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/ch_wr_active \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/ch_in_prog \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/rd_x_offset \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/rd_y_offset \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/wr_x_offset \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/wr_y_offset \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/wr_fullness \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/rd_gap \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/fifo_overflow \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/fifo_underflow \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/ch_update \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/rd_start_addr \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/wr_start_addr \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/x_size \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/y_size \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/rd_burst_max_size \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/wr_burst_max_size \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/block \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/allow_line_cmd \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/frame_width \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/width_align \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/rd_periph_delay \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/rd_periph_block \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/wr_periph_delay \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/wr_periph_block \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/rd_tokens \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/wr_tokens \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/rd_port_num \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/wr_port_num \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/rd_outs_max \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/wr_outs_max \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/rd_outs \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/wr_outs \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/outs_empty \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/rd_wait_limit \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/wr_wait_limit \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/rd_incr \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/wr_incr \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/rd_periph_num \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/wr_periph_num \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/wr_outstanding \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/rd_outstanding \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/ch_retry_wait \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/joint_mode \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/joint_remote \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/joint_cross \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/page_cross \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/joint \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/joint_flush \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/end_swap \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/gpaddr \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/gpwrite \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/gpread \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/prdata_pre \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/pslverr_pre \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/ch_enable \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/rd_ch_in_prog \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/wr_ch_in_prog \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/load_in_prog_reg \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/load_req_in_prog_reg \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/buff_size \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/frame_width_reg \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/block_reg \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/joint_reg \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/simple_mem \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/joint_mux \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/auto_retry_reg \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/auto_retry \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/end_swap_reg \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/rd_burst_max_size_rd \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/rd_burst_max_size_pre \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/rd_burst_max_size_reg \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/rd_periph_delay_reg \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/rd_periph_block_reg \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/rd_tokens_reg \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/rd_outs_max_reg \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/rd_port_num_reg \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/cmd_port_num_reg \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/rd_port_num_cfg \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/cmd_port_num \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/rd_outstanding_reg \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/rd_outstanding_cfg \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/rd_incr_reg \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/rd_periph_num_reg \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/rd_wait_limit_reg \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/wr_burst_max_size_rd \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/wr_burst_max_size_pre \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/wr_burst_max_size_reg \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/wr_periph_delay_reg \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/wr_periph_block_reg \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/wr_tokens_reg \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/wr_outs_max_reg \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/wr_port_num_reg \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/wr_outstanding_reg \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/wr_outstanding_cfg \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/wr_incr_reg \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/wr_periph_num_reg \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/wr_wait_limit_reg \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/rd_allow_full_fifo \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/wr_allow_full_fifo \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/allow_full_fifo \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/allow_full_burst \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/allow_joint_burst \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/burst_max_size_update_pre \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/burst_max_size_update \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/cmd_set_int_reg \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/cmd_last_reg \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/cmd_next_addr_reg \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/cmd_counter_reg \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/int_counter_reg \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/cmd_set_int \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/cmd_last \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/cmd_next_addr \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/cmd_counter \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/int_counter \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/ch_end \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/ch_end_set \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/ch_end_clear \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/ch_end_int \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/int_proc_num \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/int_proc_num_reg \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/int_bus \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/int_rawstat \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/int_enable \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/int_status \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/int_all_proc_bus \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/wr_cmd_line0 \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/wr_cmd_line1 \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/wr_cmd_line2 \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/wr_cmd_line3 \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/wr_static_line0 \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/wr_static_line1 \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/wr_static_line2 \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/wr_static_line3 \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/wr_static_line4 \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/wr_ch_enable \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/wr_ch_start \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/wr_int_rawstat \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/wr_int_clear \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/wr_int_enable \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/wr_frame_width \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/rd_cmd_line0 \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/rd_cmd_line1 \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/rd_cmd_line2 \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/rd_cmd_line3 \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/rd_static_line0 \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/rd_static_line1 \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/rd_static_line2 \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/rd_static_line3 \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/rd_static_line4 \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/rd_restrict \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/rd_rd_offsets \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/rd_wr_offsets \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/rd_fifo_fullness \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/rd_cmd_outs \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/rd_ch_enable \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/rd_ch_active \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/rd_cmd_counter \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/rd_int_rawstat \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/rd_int_enable \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/rd_int_status \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/load_wr_cycle0 \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/load_wr_cycle1 \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/load_wr_cycle2 \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/load_wr_cycle3 \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/load_wr0 \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/load_wr1 \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/load_wr2 \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/load_wr3 \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/load_wr_last \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/load_req \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/timeout_aw \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/timeout_w \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/timeout_b \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/timeout_ar \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/timeout_r \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/ch_retry_wait_pre \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/ch_retry_wait_reg \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/ch_retry \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/ch_update_pre \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/ch_update_d \
sim:/axi_interconnect_top/inst_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/dma_axi32_core0_ch0/dma_axi32_ch_reg/ch_int



run -all
vcover report -html 11may2

