<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml sp605_ddr_test.twx sp605_ddr_test.ncd -o
sp605_ddr_test.twr sp605_ddr_test.pcf

</twCmdLine><twDesign>sp605_ddr_test.ncd</twDesign><twDesignPath>sp605_ddr_test.ncd</twDesignPath><twPCF>sp605_ddr_test.pcf</twPCF><twPcfPath>sp605_ddr_test.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="ftg256"><twDevName>xc6slx16</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-3</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_SYS_CLK3 = PERIOD TIMEGRP &quot;SYS_CLK3&quot; 40 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>10.000</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_SYS_CLK3 = PERIOD TIMEGRP &quot;SYS_CLK3&quot; 40 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.556" period="1.481" constraintValue="1.481" deviceLimit="0.925" freqLimit="1081.081" physResource="u_mig_39_2/memc3_infrastructure_inst/u_pll_adv/CLKOUT0" logResource="u_mig_39_2/memc3_infrastructure_inst/u_pll_adv/CLKOUT0" locationPin="PLL_ADV_X0Y1.CLKOUT0" clockNet="u_mig_39_2/memc3_infrastructure_inst/clk_2x_0"/><twPinLimit anchorID="8" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.556" period="1.481" constraintValue="1.481" deviceLimit="0.925" freqLimit="1081.081" physResource="u_mig_39_2/memc3_infrastructure_inst/u_pll_adv/CLKOUT1" logResource="u_mig_39_2/memc3_infrastructure_inst/u_pll_adv/CLKOUT1" locationPin="PLL_ADV_X0Y1.CLKOUT1" clockNet="u_mig_39_2/memc3_infrastructure_inst/clk_2x_180"/><twPinLimit anchorID="9" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="4.908" period="7.407" constraintValue="7.407" deviceLimit="2.499" freqLimit="400.160" physResource="u_mig_39_2/memc3_infrastructure_inst/u_pll_adv/CLKOUT4" logResource="u_mig_39_2/memc3_infrastructure_inst/u_pll_adv/CLKOUT4" locationPin="PLL_ADV_X0Y1.CLKOUT4" clockNet="u_mig_39_2/memc3_infrastructure_inst/ipu_clk_in"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_u_mig_39_2_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD TIMEGRP         &quot;u_mig_39_2_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot; TS_SYS_CLK3         / 3.375 HIGH 50%;</twConstName><twItemCnt>24179</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1632</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>9.679</twMinPer></twConstHead><twPathRptBanner iPaths="104" iCriticalPaths="0" sType="EndPoint">Paths for end point u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST (SLICE_X20Y33.CX), 104 paths
</twPathRptBanner><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.172</twSlack><twSrc BELType="FF">u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1</twSrc><twDest BELType="FF">u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST</twDest><twTotPathDel>9.491</twTotPathDel><twClkSkew dest = "0.339" src = "0.391">0.052</twClkSkew><twDelConst>11.851</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.262" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.136</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1</twSrc><twDest BELType='FF'>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X5Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_mig_39_2/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X5Y34.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1731_inv</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y20.A4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.313</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y20.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;1&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y24.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.835</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;1&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd14</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;1&gt;6</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y28.A4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.668</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDONECAL</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1040&lt;1&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y34.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.837</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1040</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y34.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>disp_clk_crm_i/clocks_ready</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n2030_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y33.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.992</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n2030_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y33.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y33.CX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.016</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y33.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST</twBEL></twPathDel><twLogDel>1.830</twLogDel><twRouteDel>7.661</twRouteDel><twTotDel>9.491</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.851">u_mig_39_2/c3_mcb_drp_clk</twDestClk><twPctLog>19.3</twPctLog><twPctRoute>80.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.198</twSlack><twSrc BELType="FF">u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd37</twSrc><twDest BELType="FF">u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST</twDest><twTotPathDel>9.498</twTotPathDel><twClkSkew dest = "0.426" src = "0.445">0.019</twClkSkew><twDelConst>11.851</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.262" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.136</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd37</twSrc><twDest BELType='FF'>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X12Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_mig_39_2/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X12Y24.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd39</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd37</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y7.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.289</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd37</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y7.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36-In11</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y26.A5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.829</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36-In1</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1040&lt;1&gt;</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y26.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y26.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1040&lt;1&gt;</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y34.C6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.423</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y34.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>disp_clk_crm_i/clocks_ready</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n2030_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y33.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.992</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n2030_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y33.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y33.CX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.016</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y33.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST</twBEL></twPathDel><twLogDel>1.831</twLogDel><twRouteDel>7.667</twRouteDel><twTotDel>9.498</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.851">u_mig_39_2/c3_mcb_drp_clk</twDestClk><twPctLog>19.3</twPctLog><twPctRoute>80.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.615</twSlack><twSrc BELType="FF">u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twSrc><twDest BELType="FF">u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST</twDest><twTotPathDel>9.069</twTotPathDel><twClkSkew dest = "0.426" src = "0.457">0.031</twClkSkew><twDelConst>11.851</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.262" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.136</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twSrc><twDest BELType='FF'>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X13Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_mig_39_2/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X13Y14.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y30.B5</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.635</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y30.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>N34</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y30.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>N42</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N34</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y26.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.843</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y26.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1040&lt;1&gt;</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y34.C6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.423</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y34.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>disp_clk_crm_i/clocks_ready</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n2030_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y33.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.992</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n2030_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y33.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y33.CX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.016</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y33.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST</twBEL></twPathDel><twLogDel>1.868</twLogDel><twRouteDel>7.201</twRouteDel><twTotDel>9.069</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.851">u_mig_39_2/c3_mcb_drp_clk</twDestClk><twPctLog>20.6</twPctLog><twPctRoute>79.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="104" iCriticalPaths="0" sType="EndPoint">Paths for end point u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_1 (SLICE_X20Y33.AX), 104 paths
</twPathRptBanner><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.329</twSlack><twSrc BELType="FF">u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1</twSrc><twDest BELType="FF">u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_1</twDest><twTotPathDel>9.334</twTotPathDel><twClkSkew dest = "0.339" src = "0.391">0.052</twClkSkew><twDelConst>11.851</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.262" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.136</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1</twSrc><twDest BELType='FF'>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_1</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X5Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_mig_39_2/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X5Y34.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1731_inv</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y20.A4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.313</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y20.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;1&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y24.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.835</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;1&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd14</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;1&gt;6</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y28.A4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.668</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDONECAL</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1040&lt;1&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y34.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.837</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1040</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y34.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>disp_clk_crm_i/clocks_ready</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n2030_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y33.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.992</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n2030_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y33.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y33.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.859</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y33.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_1</twBEL></twPathDel><twLogDel>1.830</twLogDel><twRouteDel>7.504</twRouteDel><twTotDel>9.334</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.851">u_mig_39_2/c3_mcb_drp_clk</twDestClk><twPctLog>19.6</twPctLog><twPctRoute>80.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.355</twSlack><twSrc BELType="FF">u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd37</twSrc><twDest BELType="FF">u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_1</twDest><twTotPathDel>9.341</twTotPathDel><twClkSkew dest = "0.426" src = "0.445">0.019</twClkSkew><twDelConst>11.851</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.262" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.136</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd37</twSrc><twDest BELType='FF'>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_1</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X12Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_mig_39_2/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X12Y24.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd39</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd37</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y7.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.289</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd37</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y7.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36-In11</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y26.A5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.829</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36-In1</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1040&lt;1&gt;</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y26.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y26.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1040&lt;1&gt;</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y34.C6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.423</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y34.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>disp_clk_crm_i/clocks_ready</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n2030_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y33.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.992</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n2030_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y33.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y33.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.859</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y33.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_1</twBEL></twPathDel><twLogDel>1.831</twLogDel><twRouteDel>7.510</twRouteDel><twTotDel>9.341</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.851">u_mig_39_2/c3_mcb_drp_clk</twDestClk><twPctLog>19.6</twPctLog><twPctRoute>80.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.772</twSlack><twSrc BELType="FF">u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twSrc><twDest BELType="FF">u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_1</twDest><twTotPathDel>8.912</twTotPathDel><twClkSkew dest = "0.426" src = "0.457">0.031</twClkSkew><twDelConst>11.851</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.262" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.136</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twSrc><twDest BELType='FF'>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_1</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X13Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_mig_39_2/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X13Y14.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y30.B5</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.635</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y30.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>N34</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y30.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>N42</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N34</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y26.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.843</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y26.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1040&lt;1&gt;</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y34.C6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.423</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y34.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>disp_clk_crm_i/clocks_ready</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n2030_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y33.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.992</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n2030_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y33.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y33.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.859</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y33.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_1</twBEL></twPathDel><twLogDel>1.868</twLogDel><twRouteDel>7.044</twRouteDel><twTotDel>8.912</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.851">u_mig_39_2/c3_mcb_drp_clk</twDestClk><twPctLog>21.0</twPctLog><twPctRoute>79.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="104" iCriticalPaths="0" sType="EndPoint">Paths for end point u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_2 (SLICE_X20Y33.BX), 104 paths
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.336</twSlack><twSrc BELType="FF">u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1</twSrc><twDest BELType="FF">u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_2</twDest><twTotPathDel>9.327</twTotPathDel><twClkSkew dest = "0.339" src = "0.391">0.052</twClkSkew><twDelConst>11.851</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.262" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.136</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1</twSrc><twDest BELType='FF'>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_2</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X5Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_mig_39_2/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X5Y34.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1731_inv</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y20.A4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.313</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y20.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;1&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y24.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.835</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;1&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd14</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;1&gt;6</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y28.A4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.668</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDONECAL</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1040&lt;1&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y34.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.837</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1040</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y34.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>disp_clk_crm_i/clocks_ready</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n2030_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y33.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.992</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n2030_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y33.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y33.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.852</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y33.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_2</twBEL></twPathDel><twLogDel>1.830</twLogDel><twRouteDel>7.497</twRouteDel><twTotDel>9.327</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.851">u_mig_39_2/c3_mcb_drp_clk</twDestClk><twPctLog>19.6</twPctLog><twPctRoute>80.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.362</twSlack><twSrc BELType="FF">u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd37</twSrc><twDest BELType="FF">u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_2</twDest><twTotPathDel>9.334</twTotPathDel><twClkSkew dest = "0.426" src = "0.445">0.019</twClkSkew><twDelConst>11.851</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.262" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.136</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd37</twSrc><twDest BELType='FF'>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_2</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X12Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_mig_39_2/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X12Y24.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd39</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd37</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y7.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.289</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd37</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y7.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36-In11</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y26.A5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.829</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36-In1</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1040&lt;1&gt;</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y26.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y26.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1040&lt;1&gt;</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y34.C6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.423</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y34.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>disp_clk_crm_i/clocks_ready</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n2030_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y33.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.992</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n2030_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y33.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y33.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.852</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y33.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_2</twBEL></twPathDel><twLogDel>1.831</twLogDel><twRouteDel>7.503</twRouteDel><twTotDel>9.334</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.851">u_mig_39_2/c3_mcb_drp_clk</twDestClk><twPctLog>19.6</twPctLog><twPctRoute>80.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.779</twSlack><twSrc BELType="FF">u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twSrc><twDest BELType="FF">u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_2</twDest><twTotPathDel>8.905</twTotPathDel><twClkSkew dest = "0.426" src = "0.457">0.031</twClkSkew><twDelConst>11.851</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.262" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.136</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twSrc><twDest BELType='FF'>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_2</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X13Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_mig_39_2/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X13Y14.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y30.B5</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.635</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y30.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>N34</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y30.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>N42</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N34</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y26.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.843</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y26.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1040&lt;1&gt;</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE&lt;2&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y34.C6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.423</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y34.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>disp_clk_crm_i/clocks_ready</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n2030_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y33.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.992</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n2030_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y33.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y33.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.852</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y33.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_2</twBEL></twPathDel><twLogDel>1.868</twLogDel><twRouteDel>7.037</twRouteDel><twTotDel>8.905</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.851">u_mig_39_2/c3_mcb_drp_clk</twDestClk><twPctLog>21.0</twPctLog><twPctRoute>79.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_u_mig_39_2_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD TIMEGRP
        &quot;u_mig_39_2_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot; TS_SYS_CLK3
        / 3.375 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_3 (SLICE_X2Y22.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.380</twSlack><twSrc BELType="FF">u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd4</twSrc><twDest BELType="FF">u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_3</twDest><twTotPathDel>0.379</twTotPathDel><twClkSkew dest = "0.034" src = "0.035">0.001</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd4</twSrc><twDest BELType='FF'>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X2Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_mig_39_2/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X2Y21.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd4</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y22.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.253</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd4</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X2Y22.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.108</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data&lt;3&gt;</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_3</twBEL></twPathDel><twLogDel>0.126</twLogDel><twRouteDel>0.253</twRouteDel><twTotDel>0.379</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">u_mig_39_2/c3_mcb_drp_clk</twDestClk><twPctLog>33.2</twPctLog><twPctRoute>66.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_3 (SLICE_X12Y34.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.381</twSlack><twSrc BELType="FF">u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_2</twSrc><twDest BELType="FF">u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_3</twDest><twTotPathDel>0.381</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_2</twSrc><twDest BELType='FF'>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_mig_39_2/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X12Y34.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt&lt;2&gt;</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y34.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.060</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y34.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt&lt;2&gt;</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_pre_sysrst_cnt_xor&lt;3&gt;11</twBEL><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_3</twBEL></twPathDel><twLogDel>0.321</twLogDel><twRouteDel>0.060</twRouteDel><twTotDel>0.381</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">u_mig_39_2/c3_mcb_drp_clk</twDestClk><twPctLog>84.3</twPctLog><twPctRoute>15.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_2 (SLICE_X2Y22.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.384</twSlack><twSrc BELType="FF">u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd4</twSrc><twDest BELType="FF">u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_2</twDest><twTotPathDel>0.383</twTotPathDel><twClkSkew dest = "0.034" src = "0.035">0.001</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd4</twSrc><twDest BELType='FF'>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X2Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">u_mig_39_2/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X2Y21.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd4</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y22.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.253</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd4</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X2Y22.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.104</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data&lt;3&gt;</twComp><twBEL>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_2</twBEL></twPathDel><twLogDel>0.130</twLogDel><twRouteDel>0.253</twRouteDel><twTotDel>0.383</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">u_mig_39_2/c3_mcb_drp_clk</twDestClk><twPctLog>33.9</twPctLog><twPctRoute>66.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="35"><twPinLimitBanner>Component Switching Limit Checks: TS_u_mig_39_2_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD TIMEGRP
        &quot;u_mig_39_2_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot; TS_SYS_CLK3
        / 3.375 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="36" type="MINPERIOD" name="Tbcper_I" slack="10.121" period="11.851" constraintValue="11.851" deviceLimit="1.730" freqLimit="578.035" physResource="u_mig_39_2/memc3_infrastructure_inst/U_BUFG_CLK1/I0" logResource="u_mig_39_2/memc3_infrastructure_inst/U_BUFG_CLK1/I0" locationPin="BUFGMUX_X2Y3.I0" clockNet="u_mig_39_2/memc3_infrastructure_inst/mcb_drp_clk_bufg_in"/><twPinLimit anchorID="37" type="MINPERIOD" name="Tmcbcper_UICLK" slack="10.851" period="11.851" constraintValue="11.851" deviceLimit="1.000" freqLimit="1000.000" physResource="u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UICLK" logResource="u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UICLK" locationPin="MCB_X0Y1.UICLK" clockNet="u_mig_39_2/c3_mcb_drp_clk"/><twPinLimit anchorID="38" type="MINHIGHPULSE" name="Trpw" slack="11.421" period="11.851" constraintValue="5.925" deviceLimit="0.215" physResource="u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter&lt;3&gt;/SR" logResource="u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_0/SR" locationPin="SLICE_X24Y33.SR" clockNet="u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst"/></twPinLimitRpt></twConst><twConst anchorID="39" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">TS_u_mig_39_2_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP         &quot;u_mig_39_2_memc3_infrastructure_inst_clk_2x_180&quot; TS_SYS_CLK3 / 27         PHASE 0.740740741 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.249</twMinPer></twConstHead><twPinLimitRpt anchorID="40"><twPinLimitBanner>Component Switching Limit Checks: TS_u_mig_39_2_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP
        &quot;u_mig_39_2_memc3_infrastructure_inst_clk_2x_180&quot; TS_SYS_CLK3 / 27
        PHASE 0.740740741 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="41" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="0.232" period="1.481" constraintValue="1.481" deviceLimit="1.249" freqLimit="800.641" physResource="u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK1" logResource="u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK1" locationPin="MCB_X0Y1.PLLCLK1" clockNet="u_mig_39_2/c3_sysclk_2x_180"/></twPinLimitRpt></twConst><twConst anchorID="42" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">TS_u_mig_39_2_memc3_infrastructure_inst_disp_clk_in = PERIOD TIMEGRP         &quot;u_mig_39_2_memc3_infrastructure_inst_disp_clk_in&quot; TS_SYS_CLK3 HIGH         50%;</twConstName><twItemCnt>49</twItemCnt><twErrCntSetup>25</twErrCntSetup><twErrCntEndPt>25</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>49</twEndPtCnt><twPathErrCnt>25</twPathErrCnt><twMinPer>59.514</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point u_mig_39_2/memc3_infrastructure_inst/disp_rst_sync_r_22 (SLICE_X34Y33.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.723</twSlack><twSrc BELType="FF">u_mig_39_2/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked</twSrc><twDest BELType="FF">u_mig_39_2/memc3_infrastructure_inst/disp_rst_sync_r_22</twDest><twTotPathDel>1.797</twTotPathDel><twClkSkew dest = "1.544" src = "1.667">0.123</twClkSkew><twDelConst>1.482</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.323" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.285</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_mig_39_2/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked</twSrc><twDest BELType='FF'>u_mig_39_2/memc3_infrastructure_inst/disp_rst_sync_r_22</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X37Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="118.518">c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X37Y32.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>u_mig_39_2/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked</twComp><twBEL>u_mig_39_2/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y32.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>u_mig_39_2/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y32.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_mig_39_2/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked</twComp><twBEL>u_mig_39_2/memc3_infrastructure_inst/rst_tmp1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y33.SR</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.693</twDelInfo><twComp>u_mig_39_2/memc3_infrastructure_inst/rst_tmp</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y33.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>u_mig_39_2/memc3_infrastructure_inst/disp_rst_sync_r&lt;19&gt;</twComp><twBEL>u_mig_39_2/memc3_infrastructure_inst/disp_rst_sync_r_22</twBEL></twPathDel><twLogDel>0.901</twLogDel><twRouteDel>0.896</twRouteDel><twTotDel>1.797</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="120.000">disp_clk_int</twDestClk><twPctLog>50.1</twPctLog><twPctRoute>49.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point u_mig_39_2/memc3_infrastructure_inst/disp_rst_sync_r_17 (SLICE_X34Y33.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.717</twSlack><twSrc BELType="FF">u_mig_39_2/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked</twSrc><twDest BELType="FF">u_mig_39_2/memc3_infrastructure_inst/disp_rst_sync_r_17</twDest><twTotPathDel>1.791</twTotPathDel><twClkSkew dest = "1.544" src = "1.667">0.123</twClkSkew><twDelConst>1.482</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.323" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.285</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_mig_39_2/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked</twSrc><twDest BELType='FF'>u_mig_39_2/memc3_infrastructure_inst/disp_rst_sync_r_17</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X37Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="118.518">c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X37Y32.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>u_mig_39_2/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked</twComp><twBEL>u_mig_39_2/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y32.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>u_mig_39_2/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y32.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_mig_39_2/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked</twComp><twBEL>u_mig_39_2/memc3_infrastructure_inst/rst_tmp1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y33.SR</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.693</twDelInfo><twComp>u_mig_39_2/memc3_infrastructure_inst/rst_tmp</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y33.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.245</twDelInfo><twComp>u_mig_39_2/memc3_infrastructure_inst/disp_rst_sync_r&lt;19&gt;</twComp><twBEL>u_mig_39_2/memc3_infrastructure_inst/disp_rst_sync_r_17</twBEL></twPathDel><twLogDel>0.895</twLogDel><twRouteDel>0.896</twRouteDel><twTotDel>1.791</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="120.000">disp_clk_int</twDestClk><twPctLog>50.0</twPctLog><twPctRoute>50.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point u_mig_39_2/memc3_infrastructure_inst/disp_rst_sync_r_19 (SLICE_X34Y33.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.714</twSlack><twSrc BELType="FF">u_mig_39_2/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked</twSrc><twDest BELType="FF">u_mig_39_2/memc3_infrastructure_inst/disp_rst_sync_r_19</twDest><twTotPathDel>1.788</twTotPathDel><twClkSkew dest = "1.544" src = "1.667">0.123</twClkSkew><twDelConst>1.482</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.323" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.285</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_mig_39_2/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked</twSrc><twDest BELType='FF'>u_mig_39_2/memc3_infrastructure_inst/disp_rst_sync_r_19</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X37Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="118.518">c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X37Y32.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>u_mig_39_2/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked</twComp><twBEL>u_mig_39_2/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y32.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>u_mig_39_2/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y32.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_mig_39_2/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked</twComp><twBEL>u_mig_39_2/memc3_infrastructure_inst/rst_tmp1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y33.SR</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.693</twDelInfo><twComp>u_mig_39_2/memc3_infrastructure_inst/rst_tmp</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y33.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>u_mig_39_2/memc3_infrastructure_inst/disp_rst_sync_r&lt;19&gt;</twComp><twBEL>u_mig_39_2/memc3_infrastructure_inst/disp_rst_sync_r_19</twBEL></twPathDel><twLogDel>0.892</twLogDel><twRouteDel>0.896</twRouteDel><twTotDel>1.788</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="120.000">disp_clk_int</twDestClk><twPctLog>49.9</twPctLog><twPctRoute>50.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_u_mig_39_2_memc3_infrastructure_inst_disp_clk_in = PERIOD TIMEGRP
        &quot;u_mig_39_2_memc3_infrastructure_inst_disp_clk_in&quot; TS_SYS_CLK3 HIGH
        50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_mig_39_2/memc3_infrastructure_inst/disp_rst_sync_r_3 (SLICE_X36Y31.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.379</twSlack><twSrc BELType="FF">u_mig_39_2/memc3_infrastructure_inst/disp_rst_sync_r_2</twSrc><twDest BELType="FF">u_mig_39_2/memc3_infrastructure_inst/disp_rst_sync_r_3</twDest><twTotPathDel>0.379</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_mig_39_2/memc3_infrastructure_inst/disp_rst_sync_r_2</twSrc><twDest BELType='FF'>u_mig_39_2/memc3_infrastructure_inst/disp_rst_sync_r_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X36Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">disp_clk_int</twSrcClk><twPathDel><twSite>SLICE_X36Y31.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>u_mig_39_2/memc3_infrastructure_inst/disp_rst_sync_r&lt;3&gt;</twComp><twBEL>u_mig_39_2/memc3_infrastructure_inst/disp_rst_sync_r_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y31.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.131</twDelInfo><twComp>u_mig_39_2/memc3_infrastructure_inst/disp_rst_sync_r&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X36Y31.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>u_mig_39_2/memc3_infrastructure_inst/disp_rst_sync_r&lt;3&gt;</twComp><twBEL>u_mig_39_2/memc3_infrastructure_inst/disp_rst_sync_r_3</twBEL></twPathDel><twLogDel>0.248</twLogDel><twRouteDel>0.131</twRouteDel><twTotDel>0.379</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">disp_clk_int</twDestClk><twPctLog>65.4</twPctLog><twPctRoute>34.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_mig_39_2/memc3_infrastructure_inst/disp_rst_sync_r_11 (SLICE_X36Y32.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.379</twSlack><twSrc BELType="FF">u_mig_39_2/memc3_infrastructure_inst/disp_rst_sync_r_10</twSrc><twDest BELType="FF">u_mig_39_2/memc3_infrastructure_inst/disp_rst_sync_r_11</twDest><twTotPathDel>0.379</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_mig_39_2/memc3_infrastructure_inst/disp_rst_sync_r_10</twSrc><twDest BELType='FF'>u_mig_39_2/memc3_infrastructure_inst/disp_rst_sync_r_11</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X36Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">disp_clk_int</twSrcClk><twPathDel><twSite>SLICE_X36Y32.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>u_mig_39_2/memc3_infrastructure_inst/disp_rst_sync_r&lt;11&gt;</twComp><twBEL>u_mig_39_2/memc3_infrastructure_inst/disp_rst_sync_r_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y32.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.131</twDelInfo><twComp>u_mig_39_2/memc3_infrastructure_inst/disp_rst_sync_r&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X36Y32.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>u_mig_39_2/memc3_infrastructure_inst/disp_rst_sync_r&lt;11&gt;</twComp><twBEL>u_mig_39_2/memc3_infrastructure_inst/disp_rst_sync_r_11</twBEL></twPathDel><twLogDel>0.248</twLogDel><twRouteDel>0.131</twRouteDel><twTotDel>0.379</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">disp_clk_int</twDestClk><twPctLog>65.4</twPctLog><twPctRoute>34.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_mig_39_2/memc3_infrastructure_inst/disp_rst_sync_r_19 (SLICE_X34Y33.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.433</twSlack><twSrc BELType="FF">u_mig_39_2/memc3_infrastructure_inst/disp_rst_sync_r_18</twSrc><twDest BELType="FF">u_mig_39_2/memc3_infrastructure_inst/disp_rst_sync_r_19</twDest><twTotPathDel>0.433</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_mig_39_2/memc3_infrastructure_inst/disp_rst_sync_r_18</twSrc><twDest BELType='FF'>u_mig_39_2/memc3_infrastructure_inst/disp_rst_sync_r_19</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X34Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">disp_clk_int</twSrcClk><twPathDel><twSite>SLICE_X34Y33.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>u_mig_39_2/memc3_infrastructure_inst/disp_rst_sync_r&lt;19&gt;</twComp><twBEL>u_mig_39_2/memc3_infrastructure_inst/disp_rst_sync_r_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y33.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.158</twDelInfo><twComp>u_mig_39_2/memc3_infrastructure_inst/disp_rst_sync_r&lt;18&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X34Y33.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.041</twDelInfo><twComp>u_mig_39_2/memc3_infrastructure_inst/disp_rst_sync_r&lt;19&gt;</twComp><twBEL>u_mig_39_2/memc3_infrastructure_inst/disp_rst_sync_r_19</twBEL></twPathDel><twLogDel>0.275</twLogDel><twRouteDel>0.158</twRouteDel><twTotDel>0.433</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">disp_clk_int</twDestClk><twPctLog>63.5</twPctLog><twPctRoute>36.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="55"><twPinLimitBanner>Component Switching Limit Checks: TS_u_mig_39_2_memc3_infrastructure_inst_disp_clk_in = PERIOD TIMEGRP
        &quot;u_mig_39_2_memc3_infrastructure_inst_disp_clk_in&quot; TS_SYS_CLK3 HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="56" type="MINLOWPULSE" name="Tdcmpw_CLKIN_25_50" slack="24.000" period="40.000" constraintValue="20.000" deviceLimit="8.000" physResource="disp_clk_crm_i/disp_clk_wizard_i/dcm_clkgen_inst/CLKIN" logResource="disp_clk_crm_i/disp_clk_wizard_i/dcm_clkgen_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="disp_clk_int"/><twPinLimit anchorID="57" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_25_50" slack="24.000" period="40.000" constraintValue="20.000" deviceLimit="8.000" physResource="disp_clk_crm_i/disp_clk_wizard_i/dcm_clkgen_inst/CLKIN" logResource="disp_clk_crm_i/disp_clk_wizard_i/dcm_clkgen_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="disp_clk_int"/><twPinLimit anchorID="58" type="MINPERIOD" name="Tdcmper_CLKIN" slack="37.330" period="40.000" constraintValue="40.000" deviceLimit="2.670" freqLimit="374.532" physResource="disp_clk_crm_i/disp_clk_wizard_i/dcm_clkgen_inst/CLKIN" logResource="disp_clk_crm_i/disp_clk_wizard_i/dcm_clkgen_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="disp_clk_int"/></twPinLimitRpt></twConst><twConst anchorID="59" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_u_mig_39_2_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP         &quot;u_mig_39_2_memc3_infrastructure_inst_clk_2x_0&quot; TS_SYS_CLK3 / 27 HIGH         50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.249</twMinPer></twConstHead><twPinLimitRpt anchorID="60"><twPinLimitBanner>Component Switching Limit Checks: TS_u_mig_39_2_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP
        &quot;u_mig_39_2_memc3_infrastructure_inst_clk_2x_0&quot; TS_SYS_CLK3 / 27 HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="61" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="0.232" period="1.481" constraintValue="1.481" deviceLimit="1.249" freqLimit="800.641" physResource="u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK0" logResource="u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK0" locationPin="MCB_X0Y1.PLLCLK0" clockNet="u_mig_39_2/c3_sysclk_2x"/></twPinLimitRpt></twConst><twConst anchorID="62" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_u_mig_39_2_memc3_infrastructure_inst_ipu_clk_in = PERIOD TIMEGRP         &quot;u_mig_39_2_memc3_infrastructure_inst_ipu_clk_in&quot; TS_SYS_CLK3 / 5.4         HIGH 50%;</twConstName><twItemCnt>254</twItemCnt><twErrCntSetup>25</twErrCntSetup><twErrCntEndPt>25</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>138</twEndPtCnt><twPathErrCnt>25</twPathErrCnt><twMinPer>11.000</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point u_mig_39_2/memc3_infrastructure_inst/ipu_rst_sync_r_19 (SLICE_X34Y32.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.719</twSlack><twSrc BELType="FF">u_mig_39_2/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked</twSrc><twDest BELType="FF">u_mig_39_2/memc3_infrastructure_inst/ipu_rst_sync_r_19</twDest><twTotPathDel>1.832</twTotPathDel><twClkSkew dest = "1.544" src = "1.667">0.123</twClkSkew><twDelConst>1.482</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.242" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.246</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_mig_39_2/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked</twSrc><twDest BELType='FF'>u_mig_39_2/memc3_infrastructure_inst/ipu_rst_sync_r_19</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X37Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.925">c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X37Y32.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>u_mig_39_2/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked</twComp><twBEL>u_mig_39_2/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y32.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.407</twDelInfo><twComp>u_mig_39_2/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y32.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/normal_operation_window</twComp><twBEL>u_mig_39_2/memc3_infrastructure_inst/rst_tmp1_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y32.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>u_mig_39_2/memc3_infrastructure_inst/rst_tmp1_1</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y32.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>u_mig_39_2/memc3_infrastructure_inst/ipu_rst_sync_r&lt;24&gt;</twComp><twBEL>u_mig_39_2/memc3_infrastructure_inst/ipu_rst_sync_r_19</twBEL></twPathDel><twLogDel>0.955</twLogDel><twRouteDel>0.877</twRouteDel><twTotDel>1.832</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.407">ipu_clk</twDestClk><twPctLog>52.1</twPctLog><twPctRoute>47.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point u_mig_39_2/memc3_infrastructure_inst/ipu_rst_sync_r_22 (SLICE_X34Y32.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.713</twSlack><twSrc BELType="FF">u_mig_39_2/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked</twSrc><twDest BELType="FF">u_mig_39_2/memc3_infrastructure_inst/ipu_rst_sync_r_22</twDest><twTotPathDel>1.826</twTotPathDel><twClkSkew dest = "1.544" src = "1.667">0.123</twClkSkew><twDelConst>1.482</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.242" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.246</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_mig_39_2/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked</twSrc><twDest BELType='FF'>u_mig_39_2/memc3_infrastructure_inst/ipu_rst_sync_r_22</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X37Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.925">c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X37Y32.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>u_mig_39_2/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked</twComp><twBEL>u_mig_39_2/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y32.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.407</twDelInfo><twComp>u_mig_39_2/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y32.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/normal_operation_window</twComp><twBEL>u_mig_39_2/memc3_infrastructure_inst/rst_tmp1_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y32.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>u_mig_39_2/memc3_infrastructure_inst/rst_tmp1_1</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y32.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.245</twDelInfo><twComp>u_mig_39_2/memc3_infrastructure_inst/ipu_rst_sync_r&lt;24&gt;</twComp><twBEL>u_mig_39_2/memc3_infrastructure_inst/ipu_rst_sync_r_22</twBEL></twPathDel><twLogDel>0.949</twLogDel><twRouteDel>0.877</twRouteDel><twTotDel>1.826</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.407">ipu_clk</twDestClk><twPctLog>52.0</twPctLog><twPctRoute>48.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point u_mig_39_2/memc3_infrastructure_inst/ipu_rst_sync_r_24 (SLICE_X34Y32.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.710</twSlack><twSrc BELType="FF">u_mig_39_2/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked</twSrc><twDest BELType="FF">u_mig_39_2/memc3_infrastructure_inst/ipu_rst_sync_r_24</twDest><twTotPathDel>1.823</twTotPathDel><twClkSkew dest = "1.544" src = "1.667">0.123</twClkSkew><twDelConst>1.482</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.242" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.246</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_mig_39_2/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked</twSrc><twDest BELType='FF'>u_mig_39_2/memc3_infrastructure_inst/ipu_rst_sync_r_24</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X37Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.925">c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X37Y32.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>u_mig_39_2/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked</twComp><twBEL>u_mig_39_2/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y32.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.407</twDelInfo><twComp>u_mig_39_2/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y32.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/normal_operation_window</twComp><twBEL>u_mig_39_2/memc3_infrastructure_inst/rst_tmp1_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y32.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>u_mig_39_2/memc3_infrastructure_inst/rst_tmp1_1</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y32.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>u_mig_39_2/memc3_infrastructure_inst/ipu_rst_sync_r&lt;24&gt;</twComp><twBEL>u_mig_39_2/memc3_infrastructure_inst/ipu_rst_sync_r_24</twBEL></twPathDel><twLogDel>0.946</twLogDel><twRouteDel>0.877</twRouteDel><twTotDel>1.823</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.407">ipu_clk</twDestClk><twPctLog>51.9</twPctLog><twPctRoute>48.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_u_mig_39_2_memc3_infrastructure_inst_ipu_clk_in = PERIOD TIMEGRP
        &quot;u_mig_39_2_memc3_infrastructure_inst_ipu_clk_in&quot; TS_SYS_CLK3 / 5.4
        HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_mig_39_2/memc3_infrastructure_inst/ipu_rst_sync_r_3 (SLICE_X36Y33.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.379</twSlack><twSrc BELType="FF">u_mig_39_2/memc3_infrastructure_inst/ipu_rst_sync_r_2</twSrc><twDest BELType="FF">u_mig_39_2/memc3_infrastructure_inst/ipu_rst_sync_r_3</twDest><twTotPathDel>0.379</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_mig_39_2/memc3_infrastructure_inst/ipu_rst_sync_r_2</twSrc><twDest BELType='FF'>u_mig_39_2/memc3_infrastructure_inst/ipu_rst_sync_r_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X36Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.407">ipu_clk</twSrcClk><twPathDel><twSite>SLICE_X36Y33.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>u_mig_39_2/memc3_infrastructure_inst/ipu_rst_sync_r&lt;3&gt;</twComp><twBEL>u_mig_39_2/memc3_infrastructure_inst/ipu_rst_sync_r_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y33.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.131</twDelInfo><twComp>u_mig_39_2/memc3_infrastructure_inst/ipu_rst_sync_r&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X36Y33.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>u_mig_39_2/memc3_infrastructure_inst/ipu_rst_sync_r&lt;3&gt;</twComp><twBEL>u_mig_39_2/memc3_infrastructure_inst/ipu_rst_sync_r_3</twBEL></twPathDel><twLogDel>0.248</twLogDel><twRouteDel>0.131</twRouteDel><twTotDel>0.379</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.407">ipu_clk</twDestClk><twPctLog>65.4</twPctLog><twPctRoute>34.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_mig_39_2/memc3_infrastructure_inst/ipu_rst_sync_r_16 (SLICE_X35Y31.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.393</twSlack><twSrc BELType="FF">u_mig_39_2/memc3_infrastructure_inst/ipu_rst_sync_r_15</twSrc><twDest BELType="FF">u_mig_39_2/memc3_infrastructure_inst/ipu_rst_sync_r_16</twDest><twTotPathDel>0.393</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_mig_39_2/memc3_infrastructure_inst/ipu_rst_sync_r_15</twSrc><twDest BELType='FF'>u_mig_39_2/memc3_infrastructure_inst/ipu_rst_sync_r_16</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X35Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.407">ipu_clk</twSrcClk><twPathDel><twSite>SLICE_X35Y31.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>u_mig_39_2/memc3_infrastructure_inst/ipu_rst_sync_r&lt;16&gt;</twComp><twBEL>u_mig_39_2/memc3_infrastructure_inst/ipu_rst_sync_r_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y31.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.136</twDelInfo><twComp>u_mig_39_2/memc3_infrastructure_inst/ipu_rst_sync_r&lt;15&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X35Y31.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>u_mig_39_2/memc3_infrastructure_inst/ipu_rst_sync_r&lt;16&gt;</twComp><twBEL>u_mig_39_2/memc3_infrastructure_inst/ipu_rst_sync_r_16</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.136</twRouteDel><twTotDel>0.393</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.407">ipu_clk</twDestClk><twPctLog>65.4</twPctLog><twPctRoute>34.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_ok_cnt_15 (SLICE_X24Y24.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.463</twSlack><twSrc BELType="FF">ddr_ok_cnt_15</twSrc><twDest BELType="FF">ddr_ok_cnt_15</twDest><twTotPathDel>0.463</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ddr_ok_cnt_15</twSrc><twDest BELType='FF'>ddr_ok_cnt_15</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.407">ipu_clk</twSrcClk><twPathDel><twSite>SLICE_X24Y24.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>ddr_ok_cnt&lt;15&gt;</twComp><twBEL>ddr_ok_cnt_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y24.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.026</twDelInfo><twComp>ddr_ok_cnt&lt;15&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y24.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.237</twDelInfo><twComp>ddr_ok_cnt&lt;15&gt;</twComp><twBEL>ddr_ok_cnt&lt;15&gt;_rt</twBEL><twBEL>Mcount_ddr_ok_cnt_xor&lt;15&gt;</twBEL><twBEL>ddr_ok_cnt_15</twBEL></twPathDel><twLogDel>0.437</twLogDel><twRouteDel>0.026</twRouteDel><twTotDel>0.463</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.407">ipu_clk</twDestClk><twPctLog>94.4</twPctLog><twPctRoute>5.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="75"><twPinLimitBanner>Component Switching Limit Checks: TS_u_mig_39_2_memc3_infrastructure_inst_ipu_clk_in = PERIOD TIMEGRP
        &quot;u_mig_39_2_memc3_infrastructure_inst_ipu_clk_in&quot; TS_SYS_CLK3 / 5.4
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="76" type="MINPERIOD" name="Tbcper_I" slack="5.677" period="7.407" constraintValue="7.407" deviceLimit="1.730" freqLimit="578.035" physResource="u_mig_39_2/memc3_infrastructure_inst/U_BUFG_ipu_clk/I0" logResource="u_mig_39_2/memc3_infrastructure_inst/U_BUFG_ipu_clk/I0" locationPin="BUFGMUX_X2Y2.I0" clockNet="u_mig_39_2/memc3_infrastructure_inst/ipu_clk_in"/><twPinLimit anchorID="77" type="MINPERIOD" name="Tcp" slack="6.407" period="7.407" constraintValue="7.407" deviceLimit="1.000" freqLimit="1000.000" physResource="calib_done_r&lt;2&gt;/CLK" logResource="Mshreg_calib_done_r_2/CLK" locationPin="SLICE_X22Y32.CLK" clockNet="ipu_clk"/><twPinLimit anchorID="78" type="MINHIGHPULSE" name="Trpw" slack="6.977" period="7.407" constraintValue="3.703" deviceLimit="0.215" physResource="u_mig_39_2/memc3_infrastructure_inst/ipu_rst_sync_r&lt;3&gt;/SR" logResource="u_mig_39_2/memc3_infrastructure_inst/ipu_rst_sync_r_4/SR" locationPin="SLICE_X36Y33.SR" clockNet="u_mig_39_2/memc3_infrastructure_inst/rst_tmp1"/></twPinLimitRpt></twConst><twConst anchorID="79" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">TS_u_mig_39_2_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP         &quot;u_mig_39_2_memc3_infrastructure_inst_clk0_bufg_in&quot; TS_SYS_CLK3 / 6.75         HIGH 50%;</twConstName><twItemCnt>42663</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2692</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.751</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_rw_test_i/Init_done_dl_0 (SLICE_X18Y24.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.108</twSlack><twSrc BELType="FF">ctrl_sm</twSrc><twDest BELType="FF">mem_rw_test_i/Init_done_dl_0</twDest><twTotPathDel>1.002</twTotPathDel><twClkSkew dest = "1.483" src = "1.608">0.125</twClkSkew><twDelConst>1.481</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.242" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.246</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ctrl_sm</twSrc><twDest BELType='FF'>mem_rw_test_i/Init_done_dl_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X21Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="22.222">ipu_clk</twSrcClk><twPathDel><twSite>SLICE_X21Y24.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>Mcount_ddr_ok_cnt_val</twComp><twBEL>ctrl_sm</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y24.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>ctrl_sm</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y24.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>mem_rw_test_i/Init_done_dl&lt;2&gt;</twComp><twBEL>mem_rw_test_i/Init_done_dl_0</twBEL></twPathDel><twLogDel>0.547</twLogDel><twRouteDel>0.455</twRouteDel><twTotDel>1.002</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="23.703">c3_clk0</twDestClk><twPctLog>54.6</twPctLog><twPctRoute>45.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="199" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_rw_test_i/timer_cn_3 (SLICE_X5Y25.AX), 199 paths
</twPathRptBanner><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.174</twSlack><twSrc BELType="FF">mem_rw_test_i/timer_cn_7</twSrc><twDest BELType="FF">mem_rw_test_i/timer_cn_3</twDest><twTotPathDel>5.612</twTotPathDel><twClkSkew dest = "0.145" src = "0.162">0.017</twClkSkew><twDelConst>5.925</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.233" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.122</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mem_rw_test_i/timer_cn_7</twSrc><twDest BELType='FF'>mem_rw_test_i/timer_cn_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X5Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X5Y28.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>mem_rw_test_i/timer_cn&lt;9&gt;</twComp><twBEL>mem_rw_test_i/timer_cn_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y28.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.133</twDelInfo><twComp>mem_rw_test_i/timer_cn&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y28.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>mem_rw_test_i/Mcompar_timer_cn[31]_GND_23_o_LessThan_77_o_cy&lt;3&gt;</twComp><twBEL>mem_rw_test_i/Mcompar_timer_cn[31]_GND_23_o_LessThan_77_o_lut&lt;0&gt;</twBEL><twBEL>mem_rw_test_i/Mcompar_timer_cn[31]_GND_23_o_LessThan_77_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mem_rw_test_i/Mcompar_timer_cn[31]_GND_23_o_LessThan_77_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y29.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg&lt;6&gt;</twComp><twBEL>mem_rw_test_i/Mcompar_timer_cn[31]_GND_23_o_LessThan_77_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y25.B6</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>mem_rw_test_i/Mcompar_timer_cn[31]_GND_23_o_LessThan_77_o_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y25.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_rw_test_i/timer_cn&lt;3&gt;</twComp><twBEL>mem_rw_test_i/Mcompar_timer_cn[31]_GND_23_o_LessThan_77_o_cy&lt;5&gt;_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y25.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.183</twDelInfo><twComp>mem_rw_test_i/timer_cn[31]_GND_23_o_LessThan_77_o_inv_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y25.DMUX</twSite><twDelType>Taxd</twDelType><twDelInfo twEdge="twRising">0.420</twDelInfo><twComp>mem_rw_test_i/timer_cn&lt;1&gt;</twComp><twBEL>mem_rw_test_i/Mcount_timer_cn_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y25.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.719</twDelInfo><twComp>mem_rw_test_i/Mcount_timer_cn3</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y25.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>mem_rw_test_i/timer_cn&lt;3&gt;</twComp><twBEL>mem_rw_test_i/timer_cn_3</twBEL></twPathDel><twLogDel>1.780</twLogDel><twRouteDel>3.832</twRouteDel><twTotDel>5.612</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.925">c3_clk0</twDestClk><twPctLog>31.7</twPctLog><twPctRoute>68.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.318</twSlack><twSrc BELType="FF">mem_rw_test_i/timer_cn_9</twSrc><twDest BELType="FF">mem_rw_test_i/timer_cn_3</twDest><twTotPathDel>5.468</twTotPathDel><twClkSkew dest = "0.145" src = "0.162">0.017</twClkSkew><twDelConst>5.925</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.233" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.122</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mem_rw_test_i/timer_cn_9</twSrc><twDest BELType='FF'>mem_rw_test_i/timer_cn_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X5Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X5Y28.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>mem_rw_test_i/timer_cn&lt;9&gt;</twComp><twBEL>mem_rw_test_i/timer_cn_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y28.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.989</twDelInfo><twComp>mem_rw_test_i/timer_cn&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y28.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>mem_rw_test_i/Mcompar_timer_cn[31]_GND_23_o_LessThan_77_o_cy&lt;3&gt;</twComp><twBEL>mem_rw_test_i/Mcompar_timer_cn[31]_GND_23_o_LessThan_77_o_lut&lt;0&gt;</twBEL><twBEL>mem_rw_test_i/Mcompar_timer_cn[31]_GND_23_o_LessThan_77_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mem_rw_test_i/Mcompar_timer_cn[31]_GND_23_o_LessThan_77_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y29.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg&lt;6&gt;</twComp><twBEL>mem_rw_test_i/Mcompar_timer_cn[31]_GND_23_o_LessThan_77_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y25.B6</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>mem_rw_test_i/Mcompar_timer_cn[31]_GND_23_o_LessThan_77_o_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y25.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_rw_test_i/timer_cn&lt;3&gt;</twComp><twBEL>mem_rw_test_i/Mcompar_timer_cn[31]_GND_23_o_LessThan_77_o_cy&lt;5&gt;_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y25.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.183</twDelInfo><twComp>mem_rw_test_i/timer_cn[31]_GND_23_o_LessThan_77_o_inv_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y25.DMUX</twSite><twDelType>Taxd</twDelType><twDelInfo twEdge="twRising">0.420</twDelInfo><twComp>mem_rw_test_i/timer_cn&lt;1&gt;</twComp><twBEL>mem_rw_test_i/Mcount_timer_cn_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y25.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.719</twDelInfo><twComp>mem_rw_test_i/Mcount_timer_cn3</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y25.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>mem_rw_test_i/timer_cn&lt;3&gt;</twComp><twBEL>mem_rw_test_i/timer_cn_3</twBEL></twPathDel><twLogDel>1.780</twLogDel><twRouteDel>3.688</twRouteDel><twTotDel>5.468</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.925">c3_clk0</twDestClk><twPctLog>32.6</twPctLog><twPctRoute>67.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.329</twSlack><twSrc BELType="FF">mem_rw_test_i/timer_cn_11</twSrc><twDest BELType="FF">mem_rw_test_i/timer_cn_3</twDest><twTotPathDel>5.459</twTotPathDel><twClkSkew dest = "0.145" src = "0.160">0.015</twClkSkew><twDelConst>5.925</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.233" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.122</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mem_rw_test_i/timer_cn_11</twSrc><twDest BELType='FF'>mem_rw_test_i/timer_cn_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X4Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X4Y27.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>mem_rw_test_i/timer_cn&lt;11&gt;</twComp><twBEL>mem_rw_test_i/timer_cn_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y28.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.962</twDelInfo><twComp>mem_rw_test_i/timer_cn&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y28.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>mem_rw_test_i/Mcompar_timer_cn[31]_GND_23_o_LessThan_77_o_cy&lt;3&gt;</twComp><twBEL>mem_rw_test_i/Mcompar_timer_cn[31]_GND_23_o_LessThan_77_o_lut&lt;1&gt;</twBEL><twBEL>mem_rw_test_i/Mcompar_timer_cn[31]_GND_23_o_LessThan_77_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mem_rw_test_i/Mcompar_timer_cn[31]_GND_23_o_LessThan_77_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y29.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg&lt;6&gt;</twComp><twBEL>mem_rw_test_i/Mcompar_timer_cn[31]_GND_23_o_LessThan_77_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y25.B6</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>mem_rw_test_i/Mcompar_timer_cn[31]_GND_23_o_LessThan_77_o_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y25.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_rw_test_i/timer_cn&lt;3&gt;</twComp><twBEL>mem_rw_test_i/Mcompar_timer_cn[31]_GND_23_o_LessThan_77_o_cy&lt;5&gt;_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y25.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.183</twDelInfo><twComp>mem_rw_test_i/timer_cn[31]_GND_23_o_LessThan_77_o_inv_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y25.DMUX</twSite><twDelType>Taxd</twDelType><twDelInfo twEdge="twRising">0.420</twDelInfo><twComp>mem_rw_test_i/timer_cn&lt;1&gt;</twComp><twBEL>mem_rw_test_i/Mcount_timer_cn_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y25.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.719</twDelInfo><twComp>mem_rw_test_i/Mcount_timer_cn3</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y25.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>mem_rw_test_i/timer_cn&lt;3&gt;</twComp><twBEL>mem_rw_test_i/timer_cn_3</twBEL></twPathDel><twLogDel>1.798</twLogDel><twRouteDel>3.661</twRouteDel><twTotDel>5.459</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.925">c3_clk0</twDestClk><twPctLog>32.9</twPctLog><twPctRoute>67.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1159" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_rw_test_i/timer_cn_31 (SLICE_X4Y32.CIN), 1159 paths
</twPathRptBanner><twPathRpt anchorID="88"><twConstPath anchorID="89" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.188</twSlack><twSrc BELType="FF">mem_rw_test_i/timer_cn_7</twSrc><twDest BELType="FF">mem_rw_test_i/timer_cn_31</twDest><twTotPathDel>5.592</twTotPathDel><twClkSkew dest = "0.461" src = "0.484">0.023</twClkSkew><twDelConst>5.925</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.233" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.122</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mem_rw_test_i/timer_cn_7</twSrc><twDest BELType='FF'>mem_rw_test_i/timer_cn_31</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X5Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X5Y28.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>mem_rw_test_i/timer_cn&lt;9&gt;</twComp><twBEL>mem_rw_test_i/timer_cn_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y28.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.133</twDelInfo><twComp>mem_rw_test_i/timer_cn&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y28.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>mem_rw_test_i/Mcompar_timer_cn[31]_GND_23_o_LessThan_77_o_cy&lt;3&gt;</twComp><twBEL>mem_rw_test_i/Mcompar_timer_cn[31]_GND_23_o_LessThan_77_o_lut&lt;0&gt;</twBEL><twBEL>mem_rw_test_i/Mcompar_timer_cn[31]_GND_23_o_LessThan_77_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mem_rw_test_i/Mcompar_timer_cn[31]_GND_23_o_LessThan_77_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y29.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg&lt;6&gt;</twComp><twBEL>mem_rw_test_i/Mcompar_timer_cn[31]_GND_23_o_LessThan_77_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y25.B6</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>mem_rw_test_i/Mcompar_timer_cn[31]_GND_23_o_LessThan_77_o_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y25.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_rw_test_i/timer_cn&lt;3&gt;</twComp><twBEL>mem_rw_test_i/Mcompar_timer_cn[31]_GND_23_o_LessThan_77_o_cy&lt;5&gt;_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y25.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.183</twDelInfo><twComp>mem_rw_test_i/timer_cn[31]_GND_23_o_LessThan_77_o_inv_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y25.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_rw_test_i/timer_cn&lt;1&gt;</twComp><twBEL>mem_rw_test_i/Mcount_timer_cn_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mem_rw_test_i/Mcount_timer_cn_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y26.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>mem_rw_test_i/timer_cn&lt;6&gt;</twComp><twBEL>mem_rw_test_i/Mcount_timer_cn_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mem_rw_test_i/Mcount_timer_cn_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y27.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>mem_rw_test_i/timer_cn&lt;11&gt;</twComp><twBEL>mem_rw_test_i/Mcount_timer_cn_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mem_rw_test_i/Mcount_timer_cn_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y28.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>mem_rw_test_i/timer_cn&lt;13&gt;</twComp><twBEL>mem_rw_test_i/Mcount_timer_cn_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mem_rw_test_i/Mcount_timer_cn_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y29.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>mem_rw_test_i/timer_cn&lt;19&gt;</twComp><twBEL>mem_rw_test_i/Mcount_timer_cn_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mem_rw_test_i/Mcount_timer_cn_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y30.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>mem_rw_test_i/timer_cn&lt;22&gt;</twComp><twBEL>mem_rw_test_i/Mcount_timer_cn_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mem_rw_test_i/Mcount_timer_cn_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y31.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>mem_rw_test_i/timer_cn&lt;27&gt;</twComp><twBEL>mem_rw_test_i/Mcount_timer_cn_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.108</twDelInfo><twComp>mem_rw_test_i/Mcount_timer_cn_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y32.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>mem_rw_test_i/timer_cn&lt;31&gt;</twComp><twBEL>mem_rw_test_i/Mcount_timer_cn_xor&lt;31&gt;</twBEL><twBEL>mem_rw_test_i/timer_cn_31</twBEL></twPathDel><twLogDel>2.353</twLogDel><twRouteDel>3.239</twRouteDel><twTotDel>5.592</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.925">c3_clk0</twDestClk><twPctLog>42.1</twPctLog><twPctRoute>57.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="90"><twConstPath anchorID="91" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.332</twSlack><twSrc BELType="FF">mem_rw_test_i/timer_cn_9</twSrc><twDest BELType="FF">mem_rw_test_i/timer_cn_31</twDest><twTotPathDel>5.448</twTotPathDel><twClkSkew dest = "0.461" src = "0.484">0.023</twClkSkew><twDelConst>5.925</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.233" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.122</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mem_rw_test_i/timer_cn_9</twSrc><twDest BELType='FF'>mem_rw_test_i/timer_cn_31</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X5Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X5Y28.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>mem_rw_test_i/timer_cn&lt;9&gt;</twComp><twBEL>mem_rw_test_i/timer_cn_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y28.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.989</twDelInfo><twComp>mem_rw_test_i/timer_cn&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y28.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>mem_rw_test_i/Mcompar_timer_cn[31]_GND_23_o_LessThan_77_o_cy&lt;3&gt;</twComp><twBEL>mem_rw_test_i/Mcompar_timer_cn[31]_GND_23_o_LessThan_77_o_lut&lt;0&gt;</twBEL><twBEL>mem_rw_test_i/Mcompar_timer_cn[31]_GND_23_o_LessThan_77_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mem_rw_test_i/Mcompar_timer_cn[31]_GND_23_o_LessThan_77_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y29.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg&lt;6&gt;</twComp><twBEL>mem_rw_test_i/Mcompar_timer_cn[31]_GND_23_o_LessThan_77_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y25.B6</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>mem_rw_test_i/Mcompar_timer_cn[31]_GND_23_o_LessThan_77_o_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y25.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_rw_test_i/timer_cn&lt;3&gt;</twComp><twBEL>mem_rw_test_i/Mcompar_timer_cn[31]_GND_23_o_LessThan_77_o_cy&lt;5&gt;_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y25.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.183</twDelInfo><twComp>mem_rw_test_i/timer_cn[31]_GND_23_o_LessThan_77_o_inv_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y25.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_rw_test_i/timer_cn&lt;1&gt;</twComp><twBEL>mem_rw_test_i/Mcount_timer_cn_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mem_rw_test_i/Mcount_timer_cn_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y26.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>mem_rw_test_i/timer_cn&lt;6&gt;</twComp><twBEL>mem_rw_test_i/Mcount_timer_cn_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mem_rw_test_i/Mcount_timer_cn_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y27.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>mem_rw_test_i/timer_cn&lt;11&gt;</twComp><twBEL>mem_rw_test_i/Mcount_timer_cn_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mem_rw_test_i/Mcount_timer_cn_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y28.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>mem_rw_test_i/timer_cn&lt;13&gt;</twComp><twBEL>mem_rw_test_i/Mcount_timer_cn_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mem_rw_test_i/Mcount_timer_cn_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y29.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>mem_rw_test_i/timer_cn&lt;19&gt;</twComp><twBEL>mem_rw_test_i/Mcount_timer_cn_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mem_rw_test_i/Mcount_timer_cn_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y30.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>mem_rw_test_i/timer_cn&lt;22&gt;</twComp><twBEL>mem_rw_test_i/Mcount_timer_cn_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mem_rw_test_i/Mcount_timer_cn_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y31.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>mem_rw_test_i/timer_cn&lt;27&gt;</twComp><twBEL>mem_rw_test_i/Mcount_timer_cn_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.108</twDelInfo><twComp>mem_rw_test_i/Mcount_timer_cn_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y32.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>mem_rw_test_i/timer_cn&lt;31&gt;</twComp><twBEL>mem_rw_test_i/Mcount_timer_cn_xor&lt;31&gt;</twBEL><twBEL>mem_rw_test_i/timer_cn_31</twBEL></twPathDel><twLogDel>2.353</twLogDel><twRouteDel>3.095</twRouteDel><twTotDel>5.448</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.925">c3_clk0</twDestClk><twPctLog>43.2</twPctLog><twPctRoute>56.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="92"><twConstPath anchorID="93" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.343</twSlack><twSrc BELType="FF">mem_rw_test_i/timer_cn_11</twSrc><twDest BELType="FF">mem_rw_test_i/timer_cn_31</twDest><twTotPathDel>5.439</twTotPathDel><twClkSkew dest = "0.461" src = "0.482">0.021</twClkSkew><twDelConst>5.925</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.233" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.122</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mem_rw_test_i/timer_cn_11</twSrc><twDest BELType='FF'>mem_rw_test_i/timer_cn_31</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X4Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X4Y27.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>mem_rw_test_i/timer_cn&lt;11&gt;</twComp><twBEL>mem_rw_test_i/timer_cn_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y28.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.962</twDelInfo><twComp>mem_rw_test_i/timer_cn&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y28.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>mem_rw_test_i/Mcompar_timer_cn[31]_GND_23_o_LessThan_77_o_cy&lt;3&gt;</twComp><twBEL>mem_rw_test_i/Mcompar_timer_cn[31]_GND_23_o_LessThan_77_o_lut&lt;1&gt;</twBEL><twBEL>mem_rw_test_i/Mcompar_timer_cn[31]_GND_23_o_LessThan_77_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mem_rw_test_i/Mcompar_timer_cn[31]_GND_23_o_LessThan_77_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y29.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg&lt;6&gt;</twComp><twBEL>mem_rw_test_i/Mcompar_timer_cn[31]_GND_23_o_LessThan_77_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y25.B6</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>mem_rw_test_i/Mcompar_timer_cn[31]_GND_23_o_LessThan_77_o_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y25.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_rw_test_i/timer_cn&lt;3&gt;</twComp><twBEL>mem_rw_test_i/Mcompar_timer_cn[31]_GND_23_o_LessThan_77_o_cy&lt;5&gt;_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y25.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.183</twDelInfo><twComp>mem_rw_test_i/timer_cn[31]_GND_23_o_LessThan_77_o_inv_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y25.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mem_rw_test_i/timer_cn&lt;1&gt;</twComp><twBEL>mem_rw_test_i/Mcount_timer_cn_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mem_rw_test_i/Mcount_timer_cn_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y26.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>mem_rw_test_i/timer_cn&lt;6&gt;</twComp><twBEL>mem_rw_test_i/Mcount_timer_cn_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mem_rw_test_i/Mcount_timer_cn_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y27.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>mem_rw_test_i/timer_cn&lt;11&gt;</twComp><twBEL>mem_rw_test_i/Mcount_timer_cn_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mem_rw_test_i/Mcount_timer_cn_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y28.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>mem_rw_test_i/timer_cn&lt;13&gt;</twComp><twBEL>mem_rw_test_i/Mcount_timer_cn_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mem_rw_test_i/Mcount_timer_cn_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y29.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>mem_rw_test_i/timer_cn&lt;19&gt;</twComp><twBEL>mem_rw_test_i/Mcount_timer_cn_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mem_rw_test_i/Mcount_timer_cn_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y30.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>mem_rw_test_i/timer_cn&lt;22&gt;</twComp><twBEL>mem_rw_test_i/Mcount_timer_cn_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mem_rw_test_i/Mcount_timer_cn_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y31.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>mem_rw_test_i/timer_cn&lt;27&gt;</twComp><twBEL>mem_rw_test_i/Mcount_timer_cn_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.108</twDelInfo><twComp>mem_rw_test_i/Mcount_timer_cn_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y32.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>mem_rw_test_i/timer_cn&lt;31&gt;</twComp><twBEL>mem_rw_test_i/Mcount_timer_cn_xor&lt;31&gt;</twBEL><twBEL>mem_rw_test_i/timer_cn_31</twBEL></twPathDel><twLogDel>2.371</twLogDel><twRouteDel>3.068</twRouteDel><twTotDel>5.439</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.925">c3_clk0</twDestClk><twPctLog>43.6</twPctLog><twPctRoute>56.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_u_mig_39_2_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP
        &quot;u_mig_39_2_memc3_infrastructure_inst_clk0_bufg_in&quot; TS_SYS_CLK3 / 6.75
        HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_rw_test_i/chipscope_ila_i0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE (SLICE_X14Y55.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="94"><twConstPath anchorID="95" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.283</twSlack><twSrc BELType="FF">mem_rw_test_i/chipscope_ila_i0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT</twSrc><twDest BELType="FF">mem_rw_test_i/chipscope_ila_i0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE</twDest><twTotPathDel>0.282</twTotPathDel><twClkSkew dest = "0.073" src = "0.074">0.001</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mem_rw_test_i/chipscope_ila_i0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT</twSrc><twDest BELType='FF'>mem_rw_test_i/chipscope_ila_i0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X13Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X13Y56.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>mem_rw_test_i/chipscope_ila_i0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT</twComp><twBEL>mem_rw_test_i/chipscope_ila_i0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y55.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.192</twDelInfo><twComp>mem_rw_test_i/chipscope_ila_i0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X14Y55.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.108</twDelInfo><twComp>mem_rw_test_i/chipscope_ila_i0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly&lt;0&gt;</twComp><twBEL>mem_rw_test_i/chipscope_ila_i0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE</twBEL></twPathDel><twLogDel>0.090</twLogDel><twRouteDel>0.192</twRouteDel><twTotDel>0.282</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">c3_clk0</twDestClk><twPctLog>31.9</twPctLog><twPctRoute>68.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_rw_test_i/wr_fifo_i/ram/Mram_ram1 (RAMB16_X0Y8.DIA16), 1 path
</twPathRptBanner><twPathRpt anchorID="96"><twConstPath anchorID="97" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.319</twSlack><twSrc BELType="FF">mem_rw_test_i/wr_dat_16</twSrc><twDest BELType="RAM">mem_rw_test_i/wr_fifo_i/ram/Mram_ram1</twDest><twTotPathDel>0.319</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mem_rw_test_i/wr_dat_16</twSrc><twDest BELType='RAM'>mem_rw_test_i/wr_fifo_i/ram/Mram_ram1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X0Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X0Y18.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>mem_rw_test_i/wr_dat&lt;19&gt;</twComp><twBEL>mem_rw_test_i/wr_dat_16</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y8.DIA16</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.172</twDelInfo><twComp>mem_rw_test_i/wr_dat&lt;16&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X0Y8.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>mem_rw_test_i/wr_fifo_i/ram/Mram_ram1</twComp><twBEL>mem_rw_test_i/wr_fifo_i/ram/Mram_ram1</twBEL></twPathDel><twLogDel>0.147</twLogDel><twRouteDel>0.172</twRouteDel><twTotDel>0.319</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">c3_clk0</twDestClk><twPctLog>46.1</twPctLog><twPctRoute>53.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mem_rw_test_i/wr_fifo_i/ram/Mram_ram1 (RAMB16_X0Y8.DIA10), 1 path
</twPathRptBanner><twPathRpt anchorID="98"><twConstPath anchorID="99" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.320</twSlack><twSrc BELType="FF">mem_rw_test_i/wr_dat_10</twSrc><twDest BELType="RAM">mem_rw_test_i/wr_fifo_i/ram/Mram_ram1</twDest><twTotPathDel>0.318</twTotPathDel><twClkSkew dest = "0.124" src = "0.126">0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mem_rw_test_i/wr_dat_10</twSrc><twDest BELType='RAM'>mem_rw_test_i/wr_fifo_i/ram/Mram_ram1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X0Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X0Y16.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>mem_rw_test_i/wr_dat&lt;11&gt;</twComp><twBEL>mem_rw_test_i/wr_dat_10</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y8.DIA10</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.171</twDelInfo><twComp>mem_rw_test_i/wr_dat&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X0Y8.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>mem_rw_test_i/wr_fifo_i/ram/Mram_ram1</twComp><twBEL>mem_rw_test_i/wr_fifo_i/ram/Mram_ram1</twBEL></twPathDel><twLogDel>0.147</twLogDel><twRouteDel>0.171</twRouteDel><twTotDel>0.318</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">c3_clk0</twDestClk><twPctLog>46.2</twPctLog><twPctRoute>53.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="100"><twPinLimitBanner>Component Switching Limit Checks: TS_u_mig_39_2_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP
        &quot;u_mig_39_2_memc3_infrastructure_inst_clk0_bufg_in&quot; TS_SYS_CLK3 / 6.75
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="101" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="2.801" period="5.925" constraintValue="5.925" deviceLimit="3.124" freqLimit="320.102" physResource="mem_rw_test_i/chipscope_ila_i0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKB" logResource="mem_rw_test_i/chipscope_ila_i0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKB" locationPin="RAMB16_X1Y22.CLKB" clockNet="c3_clk0"/><twPinLimit anchorID="102" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="2.801" period="5.925" constraintValue="5.925" deviceLimit="3.124" freqLimit="320.102" physResource="mem_rw_test_i/chipscope_ila_i0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKB" logResource="mem_rw_test_i/chipscope_ila_i0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKB" locationPin="RAMB16_X1Y16.CLKB" clockNet="c3_clk0"/><twPinLimit anchorID="103" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="2.801" period="5.925" constraintValue="5.925" deviceLimit="3.124" freqLimit="320.102" physResource="mem_rw_test_i/wr_fifo_i/ram/Mram_ram1/CLKA" logResource="mem_rw_test_i/wr_fifo_i/ram/Mram_ram1/CLKA" locationPin="RAMB16_X0Y8.CLKA" clockNet="c3_clk0"/></twPinLimitRpt></twConst><twConst anchorID="104" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">TS_disp_clk_crm_i_disp_clk_wizard_i_clkfx = PERIOD TIMEGRP         &quot;disp_clk_crm_i_disp_clk_wizard_i_clkfx&quot;         TS_u_mig_39_2_memc3_infrastructure_inst_disp_clk_in / 6.45833333 HIGH         50%;</twConstName><twItemCnt>3118</twItemCnt><twErrCntSetup>17</twErrCntSetup><twErrCntEndPt>17</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>474</twEndPtCnt><twPathErrCnt>17</twPathErrCnt><twMinPer>12.241</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point disp_clk_crm_i/clocks_ready_count_13 (SLICE_X30Y37.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="105"><twConstPath anchorID="106" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.462</twSlack><twSrc BELType="FF">u_mig_39_2/memc3_infrastructure_inst/disp_rst_sync_r_24</twSrc><twDest BELType="FF">disp_clk_crm_i/clocks_ready_count_13</twDest><twTotPathDel>1.480</twTotPathDel><twClkSkew dest = "1.675" src = "0.646">-1.029</twClkSkew><twDelConst>0.258</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.226" fPhaseErr="0.150" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.269</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_mig_39_2/memc3_infrastructure_inst/disp_rst_sync_r_24</twSrc><twDest BELType='FF'>disp_clk_crm_i/clocks_ready_count_13</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X37Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="520.000">disp_clk_int</twSrcClk><twPathDel><twSite>SLICE_X37Y31.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>u_mig_39_2/memc3_infrastructure_inst/disp_rst_sync_r&lt;24&gt;</twComp><twBEL>u_mig_39_2/memc3_infrastructure_inst/disp_rst_sync_r_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y34.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.540</twDelInfo><twComp>u_mig_39_2/memc3_infrastructure_inst/disp_rst_sync_r&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y34.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>disp_clk_crm_i/clocks_ready</twComp><twBEL>disp_clk_crm_i/rst_in_LOCKED_OR_204_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y37.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>disp_clk_crm_i/rst_in_LOCKED_OR_204_o</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y37.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>disp_clk_crm_i/clocks_ready_count&lt;15&gt;</twComp><twBEL>disp_clk_crm_i/clocks_ready_count_13</twBEL></twPathDel><twLogDel>0.535</twLogDel><twRouteDel>0.945</twRouteDel><twTotDel>1.480</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="520.258">disp_clk</twDestClk><twPctLog>36.1</twPctLog><twPctRoute>63.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point disp_clk_crm_i/clocks_ready_count_14 (SLICE_X30Y37.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="107"><twConstPath anchorID="108" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.421</twSlack><twSrc BELType="FF">u_mig_39_2/memc3_infrastructure_inst/disp_rst_sync_r_24</twSrc><twDest BELType="FF">disp_clk_crm_i/clocks_ready_count_14</twDest><twTotPathDel>1.439</twTotPathDel><twClkSkew dest = "1.675" src = "0.646">-1.029</twClkSkew><twDelConst>0.258</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.226" fPhaseErr="0.150" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.269</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_mig_39_2/memc3_infrastructure_inst/disp_rst_sync_r_24</twSrc><twDest BELType='FF'>disp_clk_crm_i/clocks_ready_count_14</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X37Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="520.000">disp_clk_int</twSrcClk><twPathDel><twSite>SLICE_X37Y31.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>u_mig_39_2/memc3_infrastructure_inst/disp_rst_sync_r&lt;24&gt;</twComp><twBEL>u_mig_39_2/memc3_infrastructure_inst/disp_rst_sync_r_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y34.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.540</twDelInfo><twComp>u_mig_39_2/memc3_infrastructure_inst/disp_rst_sync_r&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y34.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>disp_clk_crm_i/clocks_ready</twComp><twBEL>disp_clk_crm_i/rst_in_LOCKED_OR_204_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y37.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>disp_clk_crm_i/rst_in_LOCKED_OR_204_o</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y37.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>disp_clk_crm_i/clocks_ready_count&lt;15&gt;</twComp><twBEL>disp_clk_crm_i/clocks_ready_count_14</twBEL></twPathDel><twLogDel>0.494</twLogDel><twRouteDel>0.945</twRouteDel><twTotDel>1.439</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="520.258">disp_clk</twDestClk><twPctLog>34.3</twPctLog><twPctRoute>65.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point disp_clk_crm_i/clocks_ready_count_15 (SLICE_X30Y37.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="109"><twConstPath anchorID="110" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.420</twSlack><twSrc BELType="FF">u_mig_39_2/memc3_infrastructure_inst/disp_rst_sync_r_24</twSrc><twDest BELType="FF">disp_clk_crm_i/clocks_ready_count_15</twDest><twTotPathDel>1.438</twTotPathDel><twClkSkew dest = "1.675" src = "0.646">-1.029</twClkSkew><twDelConst>0.258</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.226" fPhaseErr="0.150" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.269</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_mig_39_2/memc3_infrastructure_inst/disp_rst_sync_r_24</twSrc><twDest BELType='FF'>disp_clk_crm_i/clocks_ready_count_15</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X37Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="520.000">disp_clk_int</twSrcClk><twPathDel><twSite>SLICE_X37Y31.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>u_mig_39_2/memc3_infrastructure_inst/disp_rst_sync_r&lt;24&gt;</twComp><twBEL>u_mig_39_2/memc3_infrastructure_inst/disp_rst_sync_r_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y34.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.540</twDelInfo><twComp>u_mig_39_2/memc3_infrastructure_inst/disp_rst_sync_r&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y34.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>disp_clk_crm_i/clocks_ready</twComp><twBEL>disp_clk_crm_i/rst_in_LOCKED_OR_204_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y37.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>disp_clk_crm_i/rst_in_LOCKED_OR_204_o</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y37.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>disp_clk_crm_i/clocks_ready_count&lt;15&gt;</twComp><twBEL>disp_clk_crm_i/clocks_ready_count_15</twBEL></twPathDel><twLogDel>0.493</twLogDel><twRouteDel>0.945</twRouteDel><twTotDel>1.438</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="520.258">disp_clk</twDestClk><twPctLog>34.3</twPctLog><twPctRoute>65.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_disp_clk_crm_i_disp_clk_wizard_i_clkfx = PERIOD TIMEGRP
        &quot;disp_clk_crm_i_disp_clk_wizard_i_clkfx&quot;
        TS_u_mig_39_2_memc3_infrastructure_inst_disp_clk_in / 6.45833333 HIGH
        50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point video_ctrl_o_i/hsync_n (SLICE_X14Y59.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="111"><twConstPath anchorID="112" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.456</twSlack><twSrc BELType="FF">video_ctrl_o_i/hsync_n</twSrc><twDest BELType="FF">video_ctrl_o_i/hsync_n</twDest><twTotPathDel>0.456</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>video_ctrl_o_i/hsync_n</twSrc><twDest BELType='FF'>video_ctrl_o_i/hsync_n</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">disp_clk</twSrcClk><twPathDel><twSite>SLICE_X14Y59.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>video_ctrl_o_i/hsync_n</twComp><twBEL>video_ctrl_o_i/hsync_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y59.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.025</twDelInfo><twComp>video_ctrl_o_i/hsync_n</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X14Y59.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.197</twDelInfo><twComp>video_ctrl_o_i/hsync_n</twComp><twBEL>video_ctrl_o_i/hsync_n_rstpot</twBEL><twBEL>video_ctrl_o_i/hsync_n</twBEL></twPathDel><twLogDel>0.431</twLogDel><twRouteDel>0.025</twRouteDel><twTotDel>0.456</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">disp_clk</twDestClk><twPctLog>94.5</twPctLog><twPctRoute>5.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point video_ctrl_o_i/is_next_pixel_active (SLICE_X14Y58.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="113"><twConstPath anchorID="114" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.457</twSlack><twSrc BELType="FF">video_ctrl_o_i/is_next_pixel_active</twSrc><twDest BELType="FF">video_ctrl_o_i/is_next_pixel_active</twDest><twTotPathDel>0.457</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>video_ctrl_o_i/is_next_pixel_active</twSrc><twDest BELType='FF'>video_ctrl_o_i/is_next_pixel_active</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">disp_clk</twSrcClk><twPathDel><twSite>SLICE_X14Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>video_ctrl_o_i/is_next_pixel_active</twComp><twBEL>video_ctrl_o_i/is_next_pixel_active</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y58.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.026</twDelInfo><twComp>video_ctrl_o_i/is_next_pixel_active</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X14Y58.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.197</twDelInfo><twComp>video_ctrl_o_i/is_next_pixel_active</twComp><twBEL>video_ctrl_o_i/is_next_pixel_active_rstpot</twBEL><twBEL>video_ctrl_o_i/is_next_pixel_active</twBEL></twPathDel><twLogDel>0.431</twLogDel><twRouteDel>0.026</twRouteDel><twTotDel>0.457</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">disp_clk</twDestClk><twPctLog>94.3</twPctLog><twPctRoute>5.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point video_ctrl_o_i/hcnt_4 (SLICE_X16Y59.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="115"><twConstPath anchorID="116" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.466</twSlack><twSrc BELType="FF">video_ctrl_o_i/hcnt_4</twSrc><twDest BELType="FF">video_ctrl_o_i/hcnt_4</twDest><twTotPathDel>0.466</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>video_ctrl_o_i/hcnt_4</twSrc><twDest BELType='FF'>video_ctrl_o_i/hcnt_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">disp_clk</twSrcClk><twPathDel><twSite>SLICE_X16Y59.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>video_ctrl_o_i/hcnt&lt;7&gt;</twComp><twBEL>video_ctrl_o_i/hcnt_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y59.A6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.028</twDelInfo><twComp>video_ctrl_o_i/hcnt&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X16Y59.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.238</twDelInfo><twComp>video_ctrl_o_i/hcnt&lt;7&gt;</twComp><twBEL>video_ctrl_o_i/Mcount_hcnt_lut&lt;4&gt;</twBEL><twBEL>video_ctrl_o_i/Mcount_hcnt_cy&lt;7&gt;</twBEL><twBEL>video_ctrl_o_i/hcnt_4</twBEL></twPathDel><twLogDel>0.438</twLogDel><twRouteDel>0.028</twRouteDel><twTotDel>0.466</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">disp_clk</twDestClk><twPctLog>94.0</twPctLog><twPctRoute>6.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="117"><twPinLimitBanner>Component Switching Limit Checks: TS_disp_clk_crm_i_disp_clk_wizard_i_clkfx = PERIOD TIMEGRP
        &quot;disp_clk_crm_i_disp_clk_wizard_i_clkfx&quot;
        TS_u_mig_39_2_memc3_infrastructure_inst_disp_clk_in / 6.45833333 HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="118" type="MINPERIOD" name="Tbcper_I" slack="4.463" period="6.193" constraintValue="6.193" deviceLimit="1.730" freqLimit="578.035" physResource="disp_clk_crm_i/disp_clk_wizard_i/clkout1_buf/I0" logResource="disp_clk_crm_i/disp_clk_wizard_i/clkout1_buf/I0" locationPin="BUFGMUX_X2Y12.I0" clockNet="disp_clk_crm_i/disp_clk_wizard_i/clkfx"/><twPinLimit anchorID="119" type="MINPERIOD" name="Tockper" slack="4.554" period="6.193" constraintValue="6.193" deviceLimit="1.639" freqLimit="610.128" physResource="rgb_pclk_OBUF/CLK0" logResource="oddr2_rgb_pclk/CK0" locationPin="OLOGIC_X9Y63.CLK0" clockNet="disp_clk"/><twPinLimit anchorID="120" type="MINPERIOD" name="Tockper" slack="4.790" period="6.193" constraintValue="6.193" deviceLimit="1.403" freqLimit="712.758" physResource="rgb_pclk_OBUF/CLK1" logResource="oddr2_rgb_pclk/CK1" locationPin="OLOGIC_X9Y63.CLK1" clockNet="disp_clk"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="121"><twConstRollup name="TS_SYS_CLK3" fullName="TS_SYS_CLK3 = PERIOD TIMEGRP &quot;SYS_CLK3&quot; 40 ns HIGH 50%;" type="origin" depth="0" requirement="40.000" prefType="period" actual="10.000" actualRollup="79.056" errors="0" errorRollup="67" items="0" itemsRollup="70263"/><twConstRollup name="TS_u_mig_39_2_memc3_infrastructure_inst_mcb_drp_clk_bufg_in" fullName="TS_u_mig_39_2_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD TIMEGRP         &quot;u_mig_39_2_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot; TS_SYS_CLK3         / 3.375 HIGH 50%;" type="child" depth="1" requirement="11.852" prefType="period" actual="9.679" actualRollup="N/A" errors="0" errorRollup="0" items="24179" itemsRollup="0"/><twConstRollup name="TS_u_mig_39_2_memc3_infrastructure_inst_clk_2x_180" fullName="TS_u_mig_39_2_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP         &quot;u_mig_39_2_memc3_infrastructure_inst_clk_2x_180&quot; TS_SYS_CLK3 / 27         PHASE 0.740740741 ns HIGH 50%;" type="child" depth="1" requirement="1.481" prefType="period" actual="1.249" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_u_mig_39_2_memc3_infrastructure_inst_disp_clk_in" fullName="TS_u_mig_39_2_memc3_infrastructure_inst_disp_clk_in = PERIOD TIMEGRP         &quot;u_mig_39_2_memc3_infrastructure_inst_disp_clk_in&quot; TS_SYS_CLK3 HIGH         50%;" type="child" depth="1" requirement="40.000" prefType="period" actual="59.514" actualRollup="79.056" errors="25" errorRollup="17" items="49" itemsRollup="3118"/><twConstRollup name="TS_disp_clk_crm_i_disp_clk_wizard_i_clkfx" fullName="TS_disp_clk_crm_i_disp_clk_wizard_i_clkfx = PERIOD TIMEGRP         &quot;disp_clk_crm_i_disp_clk_wizard_i_clkfx&quot;         TS_u_mig_39_2_memc3_infrastructure_inst_disp_clk_in / 6.45833333 HIGH         50%;" type="child" depth="2" requirement="6.194" prefType="period" actual="12.241" actualRollup="N/A" errors="17" errorRollup="0" items="3118" itemsRollup="0"/><twConstRollup name="TS_u_mig_39_2_memc3_infrastructure_inst_clk_2x_0" fullName="TS_u_mig_39_2_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP         &quot;u_mig_39_2_memc3_infrastructure_inst_clk_2x_0&quot; TS_SYS_CLK3 / 27 HIGH         50%;" type="child" depth="1" requirement="1.481" prefType="period" actual="1.249" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_u_mig_39_2_memc3_infrastructure_inst_ipu_clk_in" fullName="TS_u_mig_39_2_memc3_infrastructure_inst_ipu_clk_in = PERIOD TIMEGRP         &quot;u_mig_39_2_memc3_infrastructure_inst_ipu_clk_in&quot; TS_SYS_CLK3 / 5.4         HIGH 50%;" type="child" depth="1" requirement="7.407" prefType="period" actual="11.000" actualRollup="N/A" errors="25" errorRollup="0" items="254" itemsRollup="0"/><twConstRollup name="TS_u_mig_39_2_memc3_infrastructure_inst_clk0_bufg_in" fullName="TS_u_mig_39_2_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP         &quot;u_mig_39_2_memc3_infrastructure_inst_clk0_bufg_in&quot; TS_SYS_CLK3 / 6.75         HIGH 50%;" type="child" depth="1" requirement="5.926" prefType="period" actual="5.751" actualRollup="N/A" errors="0" errorRollup="0" items="42663" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="122">3</twUnmetConstCnt><twDataSheet anchorID="123" twNameLen="15"><twClk2SUList anchorID="124" twDestWidth="10"><twDest>c3_sys_clk</twDest><twClk2SU><twSrc>c3_sys_clk</twSrc><twRiseRise>9.679</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="125"><twErrCnt>67</twErrCnt><twScore>33813</twScore><twSetupScore>33813</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>70263</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>5853</twConnCnt></twConstCov><twStats anchorID="126"><twMinPer>59.514</twMinPer><twFootnote number="1" /><twMaxFreq>16.803</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Sun May 17 09:09:49 2020 </twTimestamp></twFoot><twClientInfo anchorID="127"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 252 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
