module counter(input rst,clk,
               output reg [3:0] count);
               
               always@(posedge clk)
               begin
               
               if(rst == 0 | count == 4'b1001)
                count <= 4'b000
               else
                count <= count + 1;
                
               end
               
endmodule         
