INFO: [VRFC 10-163] Analyzing VHDL file "/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.ip_user_files/bd/design_1/ip/design_1_axi_dma_0_0/sim/design_1_axi_dma_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_dma_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tudor/Documents/tudor_verilog_attempts/karatsuba/karatsuba.ip_user_files/bd/design_1/ip/design_1_rst_ps7_0_100M_1/sim/design_1_rst_ps7_0_100M_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_rst_ps7_0_100M_1'
