<DIV id=cnblogs_post_body>
<P>The Intel documentation classifies interrupts and exceptions as follows:</P>
<P><FONT class=clozed>1. <STRONG><SPAN style="FONT-FAMILY: 'comic sans ms', sans-serif">Interrupts</SPAN></STRONG>:</FONT></P>
<P><FONT class=clozed><STRONG><SPAN style="FONT-FAMILY: 'comic sans ms', sans-serif">Maskable interrupts</SPAN></STRONG>: All Interrupt ReQuests (IRQs) issued by I/O devices give rise to maksable</FONT></P>
<P><FONT class=clozed>interrupts. A maskable interrupt can be in two states: <STRONG><SPAN style="FONT-FAMILY: 'comic sans ms', sans-serif">maksed</SPAN></STRONG> or <STRONG><SPAN style="FONT-FAMILY: 'comic sans ms', sans-serif">unmasked</SPAN></STRONG>; a masked interrupt</FONT></P>
<P><FONT class=clozed>is ignored by the control unit as long as it remains masked.</FONT></P>
<P><FONT class=clozed><STRONG><SPAN style="FONT-FAMILY: 'comic sans ms', sans-serif">Nonmaskable Interrupts:</SPAN></STRONG> Only a few critical events (such as hardware failures) give rise to non-</FONT></P>
<P><FONT class=clozed>maskable interrupts. Nonmaskable interrupts are always recognized by the CPU.&nbsp;</FONT></P>
<P><STRONG><SPAN style="FONT-FAMILY: 'comic sans ms', sans-serif"><SPAN class=cloze>2.[...]</SPAN></SPAN></STRONG></P></DIV>