/*
    This file was generated automatically by Alchitry Labs 2.0.34-BETA.
    Do not edit this file directly. Instead edit the original Lucid source.
    This is a temporary file and any changes made to it will be destroyed.
*/

module relu #(
        parameter LENGTH = 1'h1
    ) (
        input wire [(LENGTH)-1:0] value,
        output reg [(LENGTH)-1:0] out
    );
    always @* begin
        if (value[(($bits(LENGTH) > $bits(1'h1) ? $bits(LENGTH) : $bits(1'h1)) + 1)'(LENGTH - 1'h1)]) begin
            out = 1'h0;
        end else begin
            out = value;
        end
    end
    
    
endmodule