C:/Users/Alper.Alper-Alper/Desktop/Verilog/lab_sonrasi/fourth/raminst.v {1 {vlog -work work -stats=none C:/Users/Alper.Alper-Alper/Desktop/Verilog/lab_sonrasi/fourth/raminst.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module raminst

Top level modules:
	raminst

} {} {}} C:/Users/Alper.Alper-Alper/Desktop/Verilog/lab_sonrasi/fourth/muxsixteen.v {1 {vlog -work work -stats=none C:/Users/Alper.Alper-Alper/Desktop/Verilog/lab_sonrasi/fourth/muxsixteen.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module muxsixteen

Top level modules:
	muxsixteen

} {} {}} C:/Users/Alper.Alper-Alper/Desktop/Verilog/lab_sonrasi/fourth/shift.v {1 {vlog -work work -stats=none C:/Users/Alper.Alper-Alper/Desktop/Verilog/lab_sonrasi/fourth/shift.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module shift

Top level modules:
	shift

} {} {}} C:/Users/Alper.Alper-Alper/Desktop/Verilog/lab_sonrasi/fourth/shiftregister.v {1 {vlog -work work -stats=none C:/Users/Alper.Alper-Alper/Desktop/Verilog/lab_sonrasi/fourth/shiftregister.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module shiftregister

Top level modules:
	shiftregister

} {} {}} C:/Users/Alper.Alper-Alper/Desktop/Verilog/lab_sonrasi/fourth/simpleregister.v {1 {vlog -work work -stats=none C:/Users/Alper.Alper-Alper/Desktop/Verilog/lab_sonrasi/fourth/simpleregister.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module simpleregister

Top level modules:
	simpleregister

} {} {}} C:/Users/Alper.Alper-Alper/Desktop/Verilog/lab_sonrasi/fourth/ram.v {1 {vlog -work work -stats=none C:/Users/Alper.Alper-Alper/Desktop/Verilog/lab_sonrasi/fourth/ram.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module ram

Top level modules:
	ram

} {} {}} C:/Users/Alper.Alper-Alper/Desktop/Verilog/lab_sonrasi/fourth/writeregister.v {1 {vlog -work work -stats=none C:/Users/Alper.Alper-Alper/Desktop/Verilog/lab_sonrasi/fourth/writeregister.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module writeregister

Top level modules:
	writeregister

} {} {}} C:/Users/Alper.Alper-Alper/Desktop/Verilog/lab_sonrasi/fourth/muxtwo.v {1 {vlog -work work -stats=none C:/Users/Alper.Alper-Alper/Desktop/Verilog/lab_sonrasi/fourth/muxtwo.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module muxtwo

Top level modules:
	muxtwo

} {} {}} C:/Users/Alper.Alper-Alper/Desktop/Verilog/lab_sonrasi/fourth/registerfile.v {2 {vlog -work work -stats=none C:/Users/Alper.Alper-Alper/Desktop/Verilog/lab_sonrasi/fourth/registerfile.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module registerfile
** Warning: C:/Users/Alper.Alper-Alper/Desktop/Verilog/lab_sonrasi/fourth/registerfile.v(19): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: C:/Users/Alper.Alper-Alper/Desktop/Verilog/lab_sonrasi/fourth/registerfile.v(20): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: C:/Users/Alper.Alper-Alper/Desktop/Verilog/lab_sonrasi/fourth/registerfile.v(21): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: C:/Users/Alper.Alper-Alper/Desktop/Verilog/lab_sonrasi/fourth/registerfile.v(22): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: C:/Users/Alper.Alper-Alper/Desktop/Verilog/lab_sonrasi/fourth/registerfile.v(23): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: C:/Users/Alper.Alper-Alper/Desktop/Verilog/lab_sonrasi/fourth/registerfile.v(24): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: C:/Users/Alper.Alper-Alper/Desktop/Verilog/lab_sonrasi/fourth/registerfile.v(25): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: C:/Users/Alper.Alper-Alper/Desktop/Verilog/lab_sonrasi/fourth/registerfile.v(26): (vlog-2600) [RDGN] - Redundant digits in numeric literal.

Top level modules:
	registerfile

} {} {}} C:/Users/Alper.Alper-Alper/Desktop/Verilog/lab_sonrasi/fourth/test_fourthData.v {1 {vlog -work work -stats=none C:/Users/Alper.Alper-Alper/Desktop/Verilog/lab_sonrasi/fourth/test_fourthData.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module test_fourthData

Top level modules:
	test_fourthData

} {} {}}
