#-----------------------------------------------------------
# Vivado v2019.1.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2579722 on Sat Jun 29 11:35:40 MDT 2019
# Start of session at: Thu Aug 15 14:37:43 2019
# Process ID: 2792
# Current directory: C:/fft-parallel4/verilog/topfft
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6060 C:\fft-parallel4\verilog\topfft\topfft.xpr
# Log file: C:/fft-parallel4/verilog/topfft/vivado.log
# Journal file: C:/fft-parallel4/verilog/topfft\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/fft-parallel4/verilog/topfft/topfft.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
synth_design -rtl -name rtl_1
refresh_design
refresh_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
refresh_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_simulation
open_wave_config C:/fft-parallel4/verilog/topfft/topfft_tb_behav.wcfg
source topfft_tb.tcl
save_wave_config {C:/fft-parallel4/verilog/topfft/topfft_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/fft-parallel4/verilog/topfft/topfft_tb_behav.wcfg
source topfft_tb.tcl
save_wave_config {C:/fft-parallel4/verilog/topfft/topfft_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/fft-parallel4/verilog/topfft/topfft_tb_behav.wcfg
source topfft_tb.tcl
refresh_design
close_sim
launch_simulation
open_wave_config C:/fft-parallel4/verilog/topfft/topfft_tb_behav.wcfg
source topfft_tb.tcl
refresh_design
close_sim
launch_simulation
open_wave_config C:/fft-parallel4/verilog/topfft/topfft_tb_behav.wcfg
source topfft_tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
refresh_design
refresh_design
close_sim
launch_simulation
open_wave_config C:/fft-parallel4/verilog/topfft/topfft_tb_behav.wcfg
source topfft_tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_sim
