I 000049 55 2032          1462398020331 beh_regn
(_unit VHDL (regn 0 4 (beh_regn 0 16 ))
	(_version v98)
	(_time 1462398020332 2016.05.05 00:40:20)
	(_source (\./src/Reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e1b2e6b2e5b6b2f7b5b3f3bbb5e7e6e7b4e6e3e7e4)
	(_entity
		(_time 1462398020329)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITIAL ~STD_LOGIC_VECTOR~12 0 5 (_entity (_string \"00000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 2 )))))
		(_port (_internal data_input ~STD_LOGIC_VECTOR{INITIAL'range}~12 0 8 (_entity (_in ))))
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal output_enabled ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~121 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{INITIAL'range}~121 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 17 (_architecture (_uni ))))
		(_process
			(MAIN(_architecture 0 0 19 (_process (_simple)(_target(6))(_sensitivity(0)(1)(2)(3)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . beh_regn 5 -1
	)
)
I 000048 55 4764          1462398020379 Beh_GPR
(_unit VHDL (mram 0 5 (beh_gpr 0 25 ))
	(_version v98)
	(_time 1462398020380 2016.05.05 00:40:20)
	(_source (\./src/MRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 10424216124745064117544b431611164416441712)
	(_entity
		(_time 1462398020377)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_write ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal read_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal read_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal write_address ~STD_LOGIC_VECTOR{7~downto~0}~124 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal read_data_port_1 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal read_data_port_2 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal write_data_port ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 21 (_entity (_in ))))
		(_type (_internal byte 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal tRAM 0 27 (_array byte ((_to (i 0)(i 255))))))
		(_signal (_internal RAM tRAM 0 28 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal data_win ~STD_LOGIC_VECTOR{7~downto~0}~13 0 52 (_architecture (_uni ))))
		(_signal (_internal data_1out ~STD_LOGIC_VECTOR{7~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal data_2out ~STD_LOGIC_VECTOR{7~downto~0}~13 0 54 (_architecture (_uni ))))
		(_process
			(line__56(_architecture 0 0 56 (_assignment (_simple)(_alias((data_win)(write_data_port)))(_target(9))(_sensitivity(7)))))
			(WRITE(_architecture 1 0 58 (_process (_target(8))(_sensitivity(1)(0)(4)(9))(_dssslsensitivity 1)(_monitor))))
			(line__67(_architecture 2 0 67 (_assignment (_simple)(_target(10))(_sensitivity(2)(8))(_monitor))))
			(line__68(_architecture 3 0 68 (_assignment (_simple)(_target(11))(_sensitivity(3)(8))(_monitor))))
			(READ(_architecture 4 0 70 (_process (_target(5)(6))(_sensitivity(1)(0)(10)(11))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_static
		(67372036 67372036 )
		(67372036 67372036 )
	)
	(_model . Beh_GPR 5 -1
	)
)
I 000028 55 1103 0 commands
(_unit VHDL (commands 0 8 )
	(_version v98)
	(_time 1462398020408 2016.05.05 00:40:20)
	(_source (\./src/Commands.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 2f7d2a2b2f782f397a2f3e752b292b282c292c2979)
	(_object
		(_type (_internal op_code 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal MOV_OP op_code 0 14 (_entity (_string \"0001"\))))
		(_constant (_internal ADD_OP op_code 0 16 (_entity (_string \"0010"\))))
		(_constant (_internal SUB_OP op_code 0 17 (_entity (_string \"0011"\))))
		(_constant (_internal HALT_OP op_code 0 18 (_entity (_string \"0100"\))))
		(_constant (_internal JZ_OP op_code 0 19 (_entity (_string \"0101"\))))
		(_constant (_internal JNSB_OP op_code 0 20 (_entity (_string \"0110"\))))
		(_constant (_internal HALT op_code 0 21 (_entity (_string \"0000"\))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000061 55 4032          1462398020415 Datapath_Behavioural
(_unit VHDL (datapath 0 10 (datapath_behavioural 0 22 ))
	(_version v98)
	(_time 1462398020416 2016.05.05 00:40:20)
	(_source (\./src/Datapath.vhd\))
	(_use (.(commands))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 2f7d2d2b78797f392a213f757f282b2927292b292e)
	(_entity
		(_time 1462398020412)
		(_use (.(commands))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal operation_code ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~124 0 16 (_entity (_out ))))
		(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal op_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_architecture (_uni ))))
		(_signal (_internal add_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal sub_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal result_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal result_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_process
			(line__33(_architecture 0 0 33 (_assignment (_simple)(_target(8))(_sensitivity(2)(3))(_monitor))))
			(line__38(_architecture 1 0 38 (_assignment (_simple)(_target(9))(_sensitivity(2)(3))(_monitor))))
			(ALU_REG(_architecture 2 0 43 (_process (_target(7))(_sensitivity(0)(1)(2)(3)(8)(9)))))
			(FLAGS_PROCESS(_architecture 3 0 55 (_process (_simple)(_target(10)(11))(_sensitivity(7)))))
			(line__70(_architecture 4 0 70 (_assignment (_simple)(_alias((result)(op_result)))(_target(4))(_sensitivity(7)))))
			(line__71(_architecture 5 0 71 (_assignment (_simple)(_alias((zero_flag)(result_zero_flag)))(_simpleassign BUF)(_target(5))(_sensitivity(10)))))
			(line__72(_architecture 6 0 72 (_assignment (_simple)(_alias((significant_bit_flag)(result_significant_bit_flag)))(_simpleassign BUF)(_target(6))(_sensitivity(11)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extmpfsm_regfile_sort_design.commands.op_code (. commands op_code)))
		(_variable (_external mpfsm_regfile_sort_design.commands.ADD_OP (. commands ADD_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.SUB_OP (. commands SUB_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.MOV_OP (. commands MOV_OP)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . Datapath_Behavioural 7 -1
	)
)
I 000063 55 9431          1462398020449 Controller_Behavioural
(_unit VHDL (controller 0 13 (controller_behavioural 0 42 ))
	(_version v98)
	(_time 1462398020450 2016.05.05 00:40:20)
	(_source (\./src/Controller.vhd\))
	(_use (.(commands))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 4e1c4b4c4d194f591f1f5c1449481d481d484b494c)
	(_entity
		(_time 1462398020447)
		(_use (.(commands))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal rom_address ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{27~downto~0}~12 0 22 (_entity (_in ))))
		(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_write_data_port ~STD_LOGIC_VECTOR{7~downto~0}~122 0 25 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_write_address ~STD_LOGIC_VECTOR{7~downto~0}~124 0 26 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_read_data_port_1 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 27 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_read_data_port_2 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 28 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_read_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 29 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_read_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 30 (_entity (_inout ))))
		(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1214 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~1214 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1218 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1218 0 36 (_entity (_in ))))
		(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_type (_internal states 0 43 (_enum1 idle fetch decode read write add sub mov halt jump_if_zero jump_if_not_sign_bit_set (_to (i 0)(i 10)))))
		(_signal (_internal next_state states 0 57 (_architecture (_uni ))))
		(_signal (_internal current_state states 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_signal (_internal instruction ~STD_LOGIC_VECTOR{27~downto~0}~13 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal instruction_counter ~STD_LOGIC_VECTOR{7~downto~0}~13 0 60 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal operation ~STD_LOGIC_VECTOR{3~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal operand_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 62 (_architecture (_uni ))))
		(_signal (_internal operand_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 63 (_architecture (_uni ))))
		(_signal (_internal result_address ~STD_LOGIC_VECTOR{7~downto~0}~13 0 64 (_architecture (_uni ))))
		(_signal (_internal data_1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 65 (_architecture (_uni ))))
		(_signal (_internal data_2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 66 (_architecture (_uni ))))
		(_signal (_internal data_w ~STD_LOGIC_VECTOR{7~downto~0}~13 0 67 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal DEFAULT_COUNTER_VALUE ~STD_LOGIC_VECTOR{7~downto~0}~132 0 69 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~134 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_constant (_internal DEFAULT_INSTRUCTION_VALUE ~STD_LOGIC_VECTOR{27~downto~0}~134 0 70 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal DEFAULT_OPERATION_VALUE ~STD_LOGIC_VECTOR{3~downto~0}~136 0 71 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal DEFAULT_ADDRESS_VALUE ~STD_LOGIC_VECTOR{7~downto~0}~138 0 72 (_architecture ((_others(i 2))))))
		(_process
			(FSM(_architecture 0 0 75 (_process (_target(22))(_sensitivity(21)(0)(1)))))
			(FSM_COMB(_architecture 1 0 84 (_process (_simple)(_target(21))(_sensitivity(22)(25)(2)))))
			(STOP_PROCESS(_architecture 2 0 129 (_process (_simple)(_target(3))(_sensitivity(22)))))
			(INSTR_COUNTER(_architecture 3 0 141 (_process (_target(24))(_sensitivity(22)(0)(1)(24)(26)(19)(20))(_dssslsensitivity 3))))
			(line__156(_architecture 4 0 156 (_assignment (_simple)(_alias((rom_address)(instruction_counter)))(_target(5))(_sensitivity(24)))))
			(ROM_READ_SET(_architecture 5 0 158 (_process (_simple)(_target(4))(_sensitivity(21)(22)))))
			(ROM_READ(_architecture 6 0 170 (_process (_simple)(_target(23))(_sensitivity(22)(1)(6)))))
			(REGS_CONTROL(_architecture 7 0 183 (_process (_simple)(_target(25)(26)(27)(28))(_sensitivity(21)(23)(1)))))
			(RAM_ADDR_SET(_architecture 8 0 197 (_process (_simple)(_target(9)(12)(13))(_sensitivity(26)(27)(28))(_read(22)))))
			(RAM_MODE_SET(_architecture 9 0 206 (_process (_simple)(_target(7))(_sensitivity(22)))))
			(RAM_DATA_OUT(_architecture 10 0 215 (_process (_simple)(_target(29)(30))(_sensitivity(22))(_read(10)(11)(12)(13)))))
			(line__226(_architecture 11 0 226 (_assignment (_simple)(_alias((ram_write_data_port)(datapath_result)))(_target(8))(_sensitivity(18)))))
			(line__227(_architecture 12 0 227 (_assignment (_simple)(_alias((datapath_operand_1)(data_1)))(_target(16))(_sensitivity(29)))))
			(line__228(_architecture 13 0 228 (_assignment (_simple)(_alias((datapath_operand_2)(data_2)))(_target(17))(_sensitivity(30)))))
			(line__229(_architecture 14 0 229 (_assignment (_simple)(_alias((datapath_operation_code)(operation)))(_target(15))(_sensitivity(25)))))
			(DATAPATH_SET(_architecture 15 0 231 (_process (_simple)(_target(14))(_sensitivity(22)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extmpfsm_regfile_sort_design.commands.op_code (. commands op_code)))
		(_variable (_external mpfsm_regfile_sort_design.commands.HALT_OP (. commands HALT_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.JZ_OP (. commands JZ_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.JNSB_OP (. commands JNSB_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.MOV_OP (. commands MOV_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.ADD_OP (. commands ADD_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.SUB_OP (. commands SUB_OP)))
	)
	(_model . Controller_Behavioural 16 -1
	)
)
I 000052 55 6623          1462398020489 beh_regfile
(_unit VHDL (regfile 0 5 (beh_regfile 0 19 ))
	(_version v98)
	(_time 1462398020490 2016.05.05 00:40:20)
	(_source (\./src/RegFile.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 7d2e797c2c2a2e6b7e7964277f7b787a7f7b787b7a)
	(_entity
		(_time 1462398020487)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(REGn
			(_object
				(_generic (_internal INITIAL ~STD_LOGIC_VECTOR~13 0 21 (_entity -1 (_string \"00000000"\))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal data_input ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 23 (_entity (_in ))))
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_port (_internal output_enabled ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~131 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 5 )))))
				(_port (_internal data_output ~STD_LOGIC_VECTOR{INITIAL'range}~131 0 28 (_entity (_out ))))
			)
		)
	)
	(_generate REGi 0 59 (_for ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 )
		(_instantiation REGi 0 60 (_component REGn )
			(_generic
				((INITIAL)(_code 6))
			)
			(_port
				((data_input)(write_data_port))
				((enabled)(write_enabled_flags(_object 2)))
				((init)(init))
				((clk)(write_enabled))
				((output_enabled)(read_enabled_flags(_object 2)))
				((data_output)(read_data_1))
			)
			(_use (_entity . REGn)
				(_generic
					((INITIAL)(_code 7))
				)
				(_port
					((data_input)(data_input))
					((enabled)(enabled))
					((init)(init))
					((clk)(clk))
					((output_enabled)(output_enabled))
					((data_output)(data_output))
				)
			)
		)
		(_instantiation REG 0 69 (_component REGn )
			(_generic
				((INITIAL)(_code 8))
			)
			(_port
				((data_input)(write_data_port))
				((enabled)(write_enabled_flags(_object 2)))
				((init)(init))
				((clk)(write_enabled))
				((output_enabled)(read_enabled_flags(_object 2)))
				((data_output)(read_data_2))
			)
			(_use (_entity . REGn)
				(_generic
					((INITIAL)(_code 9))
				)
				(_port
					((data_input)(data_input))
					((enabled)(enabled))
					((init)(init))
					((clk)(clk))
					((output_enabled)(output_enabled))
					((data_output)(data_output))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 0 59 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG_T ~STD_LOGIC_VECTOR~12 0 6 (_entity (_string \"00000000"\))))
		(_generic (_internal ADDRESS_BIT_SIZE_T ~extSTD.STANDARD.INTEGER 0 7 \2\ (_entity ((i 2)))))
		(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 10 )))))
		(_port (_internal write_data_port ~STD_LOGIC_VECTOR{INITREG_T'range}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal write_address ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~121 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 12 )))))
		(_port (_internal read_data_port_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~121 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 13 )))))
		(_port (_internal read_data_port_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~122 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal read_address_1 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~124 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~126 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_port (_internal read_address_2 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~126 0 15 (_entity (_in ))))
		(_port (_internal write_enabled ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal write_enabled_flags ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal read_enabled_flags ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 17 )))))
		(_signal (_internal read_data_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal read_data_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 0 59 (_scalar (_downto (c 18 )(i 0)))))
		(_process
			(WRITE_ADDRESS_DECODER(_architecture 0 0 37 (_process (_simple)(_target(8))(_sensitivity(2))(_monitor)(_read(8)))))
			(READ_ADDRESS_DECODER(_architecture 1 0 48 (_process (_simple)(_target(9))(_sensitivity(5)(6))(_monitor)(_read(9)))))
			(line__80(_architecture 2 0 80 (_assignment (_simple)(_target(3))(_sensitivity(10)))))
			(line__81(_architecture 3 0 81 (_assignment (_simple)(_target(4))(_sensitivity(11)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . beh_regfile 19 -1
	)
)
I 000059 55 2500          1462398020526 MicroROM_Behaviour
(_unit VHDL (microrom 0 10 (microrom_behaviour 0 18 ))
	(_version v98)
	(_time 1462398020527 2016.05.05 00:40:20)
	(_source (\./src/ROM.vhd\))
	(_use (.(commands))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 9ccece93c6cbcb8b9d99dac7cf9aca9ac89ac89a95)
	(_entity
		(_time 1462398020524)
		(_use (.(commands))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_enable ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{27~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ram_address 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal op_code 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal instruction 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_type (_internal ROM_type 0 26 (_array instruction ((_to (i 0)(i 255))))))
		(_constant (_internal ROM ROM_type 0 31 (_architecture (_code 2))))
		(_signal (_internal data instruction 0 36 (_architecture (_uni ))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 1 0 43 (_process (_simple)(_target(2))(_sensitivity(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmpfsm_regfile_sort_design.commands.op_code (. commands op_code)))
		(_variable (_external mpfsm_regfile_sort_design.commands.MOV_OP (. commands MOV_OP)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(50529027 50529027 )
		(33686018 33686018 )
		(33686019 50529027 )
	)
	(_model . MicroROM_Behaviour 3 -1
	)
)
I 000067 55 11801         1462398020556 MicroProcessor_Behavioural
(_unit VHDL (microprocessor 0 8 (microprocessor_behavioural 0 19 ))
	(_version v98)
	(_time 1462398020557 2016.05.05 00:40:20)
	(_source (\./src/MicroProcessor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code bbe9e9efe0ececacb0bafde0eabcb9bdedbdb8bdbe)
	(_entity
		(_time 1462398020554)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(Datapath
			(_object
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal operation_code ~STD_LOGIC_VECTOR{3~downto~0}~13 0 44 (_entity (_in ))))
				(_port (_internal operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 45 (_entity (_in ))))
				(_port (_internal operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 46 (_entity (_in ))))
				(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 47 (_entity (_out ))))
				(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
				(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
			)
		)
		(Controller
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_out ))))
				(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_out ))))
				(_port (_internal rom_address ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 61 (_entity (_out ))))
				(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{27~downto~0}~1322 0 62 (_entity (_in ))))
				(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_out ))))
				(_port (_internal ram_write_data_port ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_entity (_out ))))
				(_port (_internal ram_write_address ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 66 (_entity (_out ))))
				(_port (_internal ram_read_data_port_1 ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 67 (_entity (_in ))))
				(_port (_internal ram_read_data_port_2 ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 68 (_entity (_in ))))
				(_port (_internal ram_read_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~1332 0 69 (_entity (_inout ))))
				(_port (_internal ram_read_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~1334 0 70 (_entity (_inout ))))
				(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
				(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 73 (_entity (_out ))))
				(_port (_internal datapath_operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~1338 0 74 (_entity (_out ))))
				(_port (_internal datapath_operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~1340 0 75 (_entity (_out ))))
				(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1342 0 76 (_entity (_in ))))
				(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
			)
		)
	)
	(_instantiation U_RAM 0 103 (_entity . MRAM)
		(_port
			((read_write)(mp_ram_read_write))
			((clk)(clk))
			((read_address_1)(mp_ram_read_address_1))
			((read_address_2)(mp_ram_read_address_2))
			((write_address)(mp_ram_write_address))
			((read_data_port_1)(mp_ram_read_data_port_1))
			((read_data_port_2)(mp_ram_read_data_port_2))
			((write_data_port)(mp_ram_write_data_port))
		)
	)
	(_instantiation U_ROM 0 114 (_entity . MicroROM)
		(_port
			((read_enable)(mp_rom_read_enable))
			((address)(mp_rom_address))
			((data_output)(mp_rom_data_output))
		)
	)
	(_instantiation U_DATAPATH 0 119 (_component Datapath )
		(_port
			((enabled)(mp_datapath_enabled))
			((operation_code)(mp_datapath_operation_code))
			((operand_1)(mp_datapath_operand_1))
			((operand_2)(mp_datapath_operand_2))
			((result)(mp_datapath_result))
			((zero_flag)(mp_datapath_zero_flag))
			((significant_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . Datapath)
		)
	)
	(_instantiation U_CONTROLLER 0 128 (_component Controller )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
			((rom_enabled)(mp_rom_read_enable))
			((rom_address)(mp_rom_address))
			((rom_data_output)(mp_rom_data_output))
			((ram_read_write)(mp_ram_read_write))
			((ram_write_data_port)(mp_ram_write_data_port))
			((ram_write_address)(mp_ram_write_address))
			((ram_read_data_port_1)(mp_ram_read_data_port_1))
			((ram_read_data_port_2)(mp_ram_read_data_port_2))
			((ram_read_address_1)(mp_ram_read_address_1))
			((ram_read_address_2)(mp_ram_read_address_2))
			((datapath_enabled)(mp_datapath_enabled))
			((datapath_operation_code)(mp_datapath_operation_code))
			((datapath_operand_1)(mp_datapath_operand_1))
			((datapath_operand_2)(mp_datapath_operand_2))
			((datapath_result)(mp_datapath_result))
			((datapath_zero_flag)(mp_datapath_zero_flag))
			((datapath_significant_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . Controller)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG_T ~STD_LOGIC_VECTOR~12 0 9 (_entity (_string \"00000000"\))))
		(_generic (_internal ADDRESS_BIT_SIZE_T ~extSTD.STANDARD.INTEGER 0 10 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~1322 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1332 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1334 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1338 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1340 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1342 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_read_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 83 (_architecture (_uni ))))
		(_signal (_internal mp_ram_read_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 84 (_architecture (_uni ))))
		(_signal (_internal mp_ram_write_address ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 85 (_architecture (_uni ))))
		(_signal (_internal mp_ram_read_data_port_1 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 86 (_architecture (_uni ))))
		(_signal (_internal mp_ram_read_data_port_2 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 87 (_architecture (_uni ))))
		(_signal (_internal mp_ram_write_data_port ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 88 (_architecture (_uni ))))
		(_signal (_internal mp_rom_read_enable ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal mp_rom_address ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 91 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~1346 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_signal (_internal mp_rom_data_output ~STD_LOGIC_VECTOR{27~downto~0}~1346 0 92 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal mp_datapath_operation_code ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 95 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 96 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 97 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 98 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 99 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000056 55 2133          1462398020562 TB_ARCHITECTURE
(_unit VHDL (microprocessor_tb 0 7 (tb_architecture 0 10 ))
	(_version v98)
	(_time 1462398020563 2016.05.05 00:40:20)
	(_source (\./src/TestBench/microprocessor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code bbe9e9efe0ececacbab9fde0eabcb9bdedbdb8bdbe)
	(_entity
		(_time 1462398020560)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MicroProcessor
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component MicroProcessor )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
		)
		(_use (_entity . MicroProcessor)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_constant (_internal CLK_PERIOD ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_P(_architecture 0 0 35 (_process (_wait_for)(_target(0)))))
			(MAIN_P(_architecture 1 0 43 (_process (_wait_for)(_target(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000056 55 5439          1462398020587 TB_ARCHITECTURE
(_unit VHDL (regfile_tb 0 7 (tb_architecture 0 14 ))
	(_version v98)
	(_time 1462398020588 2016.05.05 00:40:20)
	(_source (\./src/TestBench/regfile_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code db88df898c8c88cdd8dec281d9dddede8ddcdfddd9)
	(_entity
		(_time 1462398020585)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	)
	(_component
		(REGFile
			(_object
				(_generic (_internal INITREG_T ~STD_LOGIC_VECTOR~13 0 18 (_entity -1 (_string \"00000000"\))))
				(_generic (_internal ADDRESS_BIT_SIZE_T ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 1 )))))
				(_port (_internal write_data_port ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 22 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal write_address ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 23 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~131 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
				(_port (_internal read_data_port_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~131 0 24 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~132 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal read_data_port_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~132 0 25 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal read_address_1 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~134 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~136 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal read_address_2 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~136 0 27 (_entity (_in ))))
				(_port (_internal write_enabled ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 47 (_component REGFile )
		(_generic
			((INITREG_T)(_code 7))
			((ADDRESS_BIT_SIZE_T)(_code 8))
		)
		(_port
			((init)(init))
			((write_data_port)(write_data_port))
			((write_address)(write_address))
			((read_data_port_1)(read_data_port_1))
			((read_data_port_2)(read_data_port_2))
			((read_address_1)(read_address_1))
			((read_address_2)(read_address_2))
			((write_enabled)(write_enabled))
		)
		(_use (_entity . REGFile)
			(_generic
				((INITREG_T)(_code 9))
				((ADDRESS_BIT_SIZE_T)(_code 10))
			)
			(_port
				((init)(init))
				((write_data_port)(write_data_port))
				((write_address)(write_address))
				((read_data_port_1)(read_data_port_1))
				((read_data_port_2)(read_data_port_2))
				((read_address_1)(read_address_1))
				((read_address_2)(read_address_2))
				((write_enabled)(write_enabled))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG_T ~STD_LOGIC_VECTOR~12 0 10 (_entity (_string \"00000000"\))))
		(_generic (_internal ADDRESS_BIT_SIZE_T ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_signal (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~137 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 11 )))))
		(_signal (_internal write_data_port ~STD_LOGIC_VECTOR{INITREG_T'range}~137 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~139 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_signal (_internal write_address ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~139 0 34 (_architecture (_uni ))))
		(_signal (_internal read_address_1 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~139 0 35 (_architecture (_uni ))))
		(_signal (_internal read_address_2 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~139 0 36 (_architecture (_uni ))))
		(_signal (_internal write_enabled ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal read_data_port_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~137 0 39 (_architecture (_uni ))))
		(_signal (_internal read_data_port_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~137 0 40 (_architecture (_uni ))))
		(_process
			(MAIN(_architecture 0 0 64 (_process (_wait_for)(_target(0)(1)(2)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 50529026 )
		(33686018 33751554 )
	)
	(_model . TB_ARCHITECTURE 13 -1
	)
)
I 000040 55 740 0 testbench_for_regfile
(_configuration VHDL (testbench_for_regfile 0 86 (regfile_tb))
	(_version v98)
	(_time 1462398020591 2016.05.05 00:40:20)
	(_source (\./src/TestBench/regfile_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code db88d9898c8d8cccdfdac9818fdd8eddd8ddd3de8d)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . REGFile beh_regfile
				(_port
					((init)(init))
					((write_data_port)(write_data_port))
					((write_address)(write_address))
					((read_data_port_1)(read_data_port_1))
					((read_data_port_2)(read_data_port_2))
					((read_address_1)(read_address_1))
					((read_address_2)(read_address_2))
					((write_enabled)(write_enabled))
				)
			)
		)
	)
)
I 000049 55 2032          1462398215255 beh_regn
(_unit VHDL (regn 0 4 (beh_regn 0 16 ))
	(_version v98)
	(_time 1462398215256 2016.05.05 00:43:35)
	(_source (\./src/Reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4b1f1f491c1c185d1f1959111f4d4c4d1e4c494d4e)
	(_entity
		(_time 1462398020328)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITIAL ~STD_LOGIC_VECTOR~12 0 5 (_entity (_string \"00000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 2 )))))
		(_port (_internal data_input ~STD_LOGIC_VECTOR{INITIAL'range}~12 0 8 (_entity (_in ))))
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal output_enabled ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~121 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{INITIAL'range}~121 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 17 (_architecture (_uni ))))
		(_process
			(MAIN(_architecture 0 0 19 (_process (_simple)(_target(6))(_sensitivity(0)(1)(2)(3)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . beh_regn 5 -1
	)
)
I 000048 55 4764          1462398215307 Beh_GPR
(_unit VHDL (mram 0 5 (beh_gpr 0 25 ))
	(_version v98)
	(_time 1462398215308 2016.05.05 00:43:35)
	(_source (\./src/MRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 792c7b79722e2c6f287e3d222a7f787f2d7f2d7e7b)
	(_entity
		(_time 1462398020376)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_write ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal read_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal read_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal write_address ~STD_LOGIC_VECTOR{7~downto~0}~124 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal read_data_port_1 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal read_data_port_2 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal write_data_port ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 21 (_entity (_in ))))
		(_type (_internal byte 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal tRAM 0 27 (_array byte ((_to (i 0)(i 255))))))
		(_signal (_internal RAM tRAM 0 28 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal data_win ~STD_LOGIC_VECTOR{7~downto~0}~13 0 52 (_architecture (_uni ))))
		(_signal (_internal data_1out ~STD_LOGIC_VECTOR{7~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal data_2out ~STD_LOGIC_VECTOR{7~downto~0}~13 0 54 (_architecture (_uni ))))
		(_process
			(line__56(_architecture 0 0 56 (_assignment (_simple)(_alias((data_win)(write_data_port)))(_target(9))(_sensitivity(7)))))
			(WRITE(_architecture 1 0 58 (_process (_target(8))(_sensitivity(1)(0)(4)(9))(_dssslsensitivity 1)(_monitor))))
			(line__67(_architecture 2 0 67 (_assignment (_simple)(_target(10))(_sensitivity(2)(8))(_monitor))))
			(line__68(_architecture 3 0 68 (_assignment (_simple)(_target(11))(_sensitivity(3)(8))(_monitor))))
			(READ(_architecture 4 0 70 (_process (_target(5)(6))(_sensitivity(1)(0)(10)(11))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_static
		(67372036 67372036 )
		(67372036 67372036 )
	)
	(_model . Beh_GPR 5 -1
	)
)
I 000061 55 4032          1462398215340 Datapath_Behavioural
(_unit VHDL (datapath 0 10 (datapath_behavioural 0 22 ))
	(_version v98)
	(_time 1462398215341 2016.05.05 00:43:35)
	(_source (\./src/Datapath.vhd\))
	(_use (.(commands))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 99cccb9691cfc98f9c9789c3c99e9d9f919f9d9f98)
	(_entity
		(_time 1462398020411)
		(_use (.(commands))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal operation_code ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~124 0 16 (_entity (_out ))))
		(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal op_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_architecture (_uni ))))
		(_signal (_internal add_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal sub_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal result_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal result_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_process
			(line__33(_architecture 0 0 33 (_assignment (_simple)(_target(8))(_sensitivity(2)(3))(_monitor))))
			(line__38(_architecture 1 0 38 (_assignment (_simple)(_target(9))(_sensitivity(2)(3))(_monitor))))
			(ALU_REG(_architecture 2 0 43 (_process (_target(7))(_sensitivity(0)(1)(2)(3)(8)(9)))))
			(FLAGS_PROCESS(_architecture 3 0 55 (_process (_simple)(_target(10)(11))(_sensitivity(7)))))
			(line__70(_architecture 4 0 70 (_assignment (_simple)(_alias((result)(op_result)))(_target(4))(_sensitivity(7)))))
			(line__71(_architecture 5 0 71 (_assignment (_simple)(_alias((zero_flag)(result_zero_flag)))(_simpleassign BUF)(_target(5))(_sensitivity(10)))))
			(line__72(_architecture 6 0 72 (_assignment (_simple)(_alias((significant_bit_flag)(result_significant_bit_flag)))(_simpleassign BUF)(_target(6))(_sensitivity(11)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extmpfsm_regfile_sort_design.commands.op_code (. commands op_code)))
		(_variable (_external mpfsm_regfile_sort_design.commands.ADD_OP (. commands ADD_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.SUB_OP (. commands SUB_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.MOV_OP (. commands MOV_OP)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . Datapath_Behavioural 7 -1
	)
)
I 000052 55 6623          1462398215387 beh_regfile
(_unit VHDL (regfile 0 5 (beh_regfile 0 19 ))
	(_version v98)
	(_time 1462398215388 2016.05.05 00:43:35)
	(_source (\./src/RegFile.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code c89c9c9dc59f9bdecbccd192cacecdcfcacecdcecf)
	(_entity
		(_time 1462398020486)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(REGn
			(_object
				(_generic (_internal INITIAL ~STD_LOGIC_VECTOR~13 0 21 (_entity -1 (_string \"00000000"\))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal data_input ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 23 (_entity (_in ))))
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_port (_internal output_enabled ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~131 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 5 )))))
				(_port (_internal data_output ~STD_LOGIC_VECTOR{INITIAL'range}~131 0 28 (_entity (_out ))))
			)
		)
	)
	(_generate REGi 0 59 (_for ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 )
		(_instantiation REGi 0 60 (_component REGn )
			(_generic
				((INITIAL)(_code 6))
			)
			(_port
				((data_input)(write_data_port))
				((enabled)(write_enabled_flags(_object 2)))
				((init)(init))
				((clk)(write_enabled))
				((output_enabled)(read_enabled_flags(_object 2)))
				((data_output)(read_data_1))
			)
			(_use (_entity . REGn)
				(_generic
					((INITIAL)(_code 7))
				)
				(_port
					((data_input)(data_input))
					((enabled)(enabled))
					((init)(init))
					((clk)(clk))
					((output_enabled)(output_enabled))
					((data_output)(data_output))
				)
			)
		)
		(_instantiation REG 0 69 (_component REGn )
			(_generic
				((INITIAL)(_code 8))
			)
			(_port
				((data_input)(write_data_port))
				((enabled)(write_enabled_flags(_object 2)))
				((init)(init))
				((clk)(write_enabled))
				((output_enabled)(read_enabled_flags(_object 2)))
				((data_output)(read_data_2))
			)
			(_use (_entity . REGn)
				(_generic
					((INITIAL)(_code 9))
				)
				(_port
					((data_input)(data_input))
					((enabled)(enabled))
					((init)(init))
					((clk)(clk))
					((output_enabled)(output_enabled))
					((data_output)(data_output))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 0 59 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG_T ~STD_LOGIC_VECTOR~12 0 6 (_entity (_string \"00000000"\))))
		(_generic (_internal ADDRESS_BIT_SIZE_T ~extSTD.STANDARD.INTEGER 0 7 \2\ (_entity ((i 2)))))
		(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 10 )))))
		(_port (_internal write_data_port ~STD_LOGIC_VECTOR{INITREG_T'range}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal write_address ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~121 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 12 )))))
		(_port (_internal read_data_port_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~121 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 13 )))))
		(_port (_internal read_data_port_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~122 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal read_address_1 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~124 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~126 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_port (_internal read_address_2 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~126 0 15 (_entity (_in ))))
		(_port (_internal write_enabled ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal write_enabled_flags ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal read_enabled_flags ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 17 )))))
		(_signal (_internal read_data_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal read_data_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 0 59 (_scalar (_downto (c 18 )(i 0)))))
		(_process
			(WRITE_ADDRESS_DECODER(_architecture 0 0 37 (_process (_simple)(_target(8))(_sensitivity(2))(_monitor)(_read(8)))))
			(READ_ADDRESS_DECODER(_architecture 1 0 48 (_process (_simple)(_target(9))(_sensitivity(5)(6))(_monitor)(_read(9)))))
			(line__80(_architecture 2 0 80 (_assignment (_simple)(_target(3))(_sensitivity(10)))))
			(line__81(_architecture 3 0 81 (_assignment (_simple)(_target(4))(_sensitivity(11)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . beh_regfile 19 -1
	)
)
I 000059 55 2500          1462398215469 MicroROM_Behaviour
(_unit VHDL (microrom 0 10 (microrom_behaviour 0 18 ))
	(_version v98)
	(_time 1462398215470 2016.05.05 00:43:35)
	(_source (\./src/ROM.vhd\))
	(_use (.(commands))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 25777121297272322420637e76237323712371232c)
	(_entity
		(_time 1462398020523)
		(_use (.(commands))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_enable ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{27~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ram_address 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal op_code 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal instruction 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_type (_internal ROM_type 0 26 (_array instruction ((_to (i 0)(i 255))))))
		(_constant (_internal ROM ROM_type 0 31 (_architecture (_code 2))))
		(_signal (_internal data instruction 0 36 (_architecture (_uni ))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 1 0 43 (_process (_simple)(_target(2))(_sensitivity(3)(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmpfsm_regfile_sort_design.commands.op_code (. commands op_code)))
		(_variable (_external mpfsm_regfile_sort_design.commands.MOV_OP (. commands MOV_OP)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(50529027 50529027 )
		(33686018 33686018 )
		(33686019 50529027 )
	)
	(_model . MicroROM_Behaviour 3 -1
	)
)
I 000067 55 11797         1462398215541 MicroProcessor_Behavioural
(_unit VHDL (microprocessor 0 8 (microprocessor_behavioural 0 19 ))
	(_version v98)
	(_time 1462398215542 2016.05.05 00:43:35)
	(_source (\./src/MicroProcessor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 64363064693333736f65223f356366623262676261)
	(_entity
		(_time 1462398020553)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(Datapath
			(_object
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal operation_code ~STD_LOGIC_VECTOR{3~downto~0}~13 0 44 (_entity (_in ))))
				(_port (_internal operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 45 (_entity (_in ))))
				(_port (_internal operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 46 (_entity (_in ))))
				(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 47 (_entity (_out ))))
				(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
				(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
			)
		)
		(Controller
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_out ))))
				(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_out ))))
				(_port (_internal rom_address ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 61 (_entity (_out ))))
				(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{27~downto~0}~1322 0 62 (_entity (_in ))))
				(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_out ))))
				(_port (_internal ram_write_data_port ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_entity (_out ))))
				(_port (_internal ram_write_address ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 66 (_entity (_out ))))
				(_port (_internal ram_read_data_port_1 ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 67 (_entity (_in ))))
				(_port (_internal ram_read_data_port_2 ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 68 (_entity (_in ))))
				(_port (_internal ram_read_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~1332 0 69 (_entity (_out ))))
				(_port (_internal ram_read_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~1334 0 70 (_entity (_out ))))
				(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
				(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 73 (_entity (_out ))))
				(_port (_internal datapath_operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~1338 0 74 (_entity (_out ))))
				(_port (_internal datapath_operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~1340 0 75 (_entity (_out ))))
				(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1342 0 76 (_entity (_in ))))
				(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
			)
		)
	)
	(_instantiation U_RAM 0 103 (_entity . MRAM)
		(_port
			((read_write)(mp_ram_read_write))
			((clk)(clk))
			((read_address_1)(mp_ram_read_address_1))
			((read_address_2)(mp_ram_read_address_2))
			((write_address)(mp_ram_write_address))
			((read_data_port_1)(mp_ram_read_data_port_1))
			((read_data_port_2)(mp_ram_read_data_port_2))
			((write_data_port)(mp_ram_write_data_port))
		)
	)
	(_instantiation U_ROM 0 114 (_entity . MicroROM)
		(_port
			((read_enable)(mp_rom_read_enable))
			((address)(mp_rom_address))
			((data_output)(mp_rom_data_output))
		)
	)
	(_instantiation U_DATAPATH 0 119 (_component Datapath )
		(_port
			((enabled)(mp_datapath_enabled))
			((operation_code)(mp_datapath_operation_code))
			((operand_1)(mp_datapath_operand_1))
			((operand_2)(mp_datapath_operand_2))
			((result)(mp_datapath_result))
			((zero_flag)(mp_datapath_zero_flag))
			((significant_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . Datapath)
		)
	)
	(_instantiation U_CONTROLLER 0 128 (_component Controller )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
			((rom_enabled)(mp_rom_read_enable))
			((rom_address)(mp_rom_address))
			((rom_data_output)(mp_rom_data_output))
			((ram_read_write)(mp_ram_read_write))
			((ram_write_data_port)(mp_ram_write_data_port))
			((ram_write_address)(mp_ram_write_address))
			((ram_read_data_port_1)(mp_ram_read_data_port_1))
			((ram_read_data_port_2)(mp_ram_read_data_port_2))
			((ram_read_address_1)(mp_ram_read_address_1))
			((ram_read_address_2)(mp_ram_read_address_2))
			((datapath_enabled)(mp_datapath_enabled))
			((datapath_operation_code)(mp_datapath_operation_code))
			((datapath_operand_1)(mp_datapath_operand_1))
			((datapath_operand_2)(mp_datapath_operand_2))
			((datapath_result)(mp_datapath_result))
			((datapath_zero_flag)(mp_datapath_zero_flag))
			((datapath_significant_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . Controller)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG_T ~STD_LOGIC_VECTOR~12 0 9 (_entity (_string \"00000000"\))))
		(_generic (_internal ADDRESS_BIT_SIZE_T ~extSTD.STANDARD.INTEGER 0 10 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~1322 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1332 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1334 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1338 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1340 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1342 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_read_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 83 (_architecture (_uni ))))
		(_signal (_internal mp_ram_read_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 84 (_architecture (_uni ))))
		(_signal (_internal mp_ram_write_address ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 85 (_architecture (_uni ))))
		(_signal (_internal mp_ram_read_data_port_1 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 86 (_architecture (_uni ))))
		(_signal (_internal mp_ram_read_data_port_2 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 87 (_architecture (_uni ))))
		(_signal (_internal mp_ram_write_data_port ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 88 (_architecture (_uni ))))
		(_signal (_internal mp_rom_read_enable ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal mp_rom_address ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 91 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~1346 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_signal (_internal mp_rom_data_output ~STD_LOGIC_VECTOR{27~downto~0}~1346 0 92 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal mp_datapath_operation_code ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 95 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 96 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 97 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 98 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 99 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000056 55 2133          1462398215560 TB_ARCHITECTURE
(_unit VHDL (microprocessor_tb 0 7 (tb_architecture 0 10 ))
	(_version v98)
	(_time 1462398215561 2016.05.05 00:43:35)
	(_source (\./src/TestBench/microprocessor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 732127727924246472713528227471752575707576)
	(_entity
		(_time 1462398020559)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MicroProcessor
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component MicroProcessor )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
		)
		(_use (_entity . MicroProcessor)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_constant (_internal CLK_PERIOD ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_P(_architecture 0 0 35 (_process (_wait_for)(_target(0)))))
			(MAIN_P(_architecture 1 0 43 (_process (_wait_for)(_target(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000056 55 5439          1462398215625 TB_ARCHITECTURE
(_unit VHDL (regfile_tb 0 7 (tb_architecture 0 14 ))
	(_version v98)
	(_time 1462398215626 2016.05.05 00:43:35)
	(_source (\./src/TestBench/regfile_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code c291c097c59591d4c1c7db98c0c4c7c794c5c6c4c0)
	(_entity
		(_time 1462398020584)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	)
	(_component
		(REGFile
			(_object
				(_generic (_internal INITREG_T ~STD_LOGIC_VECTOR~13 0 18 (_entity -1 (_string \"00000000"\))))
				(_generic (_internal ADDRESS_BIT_SIZE_T ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 1 )))))
				(_port (_internal write_data_port ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 22 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal write_address ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 23 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~131 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
				(_port (_internal read_data_port_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~131 0 24 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~132 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal read_data_port_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~132 0 25 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal read_address_1 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~134 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~136 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal read_address_2 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~136 0 27 (_entity (_in ))))
				(_port (_internal write_enabled ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 47 (_component REGFile )
		(_generic
			((INITREG_T)(_code 7))
			((ADDRESS_BIT_SIZE_T)(_code 8))
		)
		(_port
			((init)(init))
			((write_data_port)(write_data_port))
			((write_address)(write_address))
			((read_data_port_1)(read_data_port_1))
			((read_data_port_2)(read_data_port_2))
			((read_address_1)(read_address_1))
			((read_address_2)(read_address_2))
			((write_enabled)(write_enabled))
		)
		(_use (_entity . REGFile)
			(_generic
				((INITREG_T)(_code 9))
				((ADDRESS_BIT_SIZE_T)(_code 10))
			)
			(_port
				((init)(init))
				((write_data_port)(write_data_port))
				((write_address)(write_address))
				((read_data_port_1)(read_data_port_1))
				((read_data_port_2)(read_data_port_2))
				((read_address_1)(read_address_1))
				((read_address_2)(read_address_2))
				((write_enabled)(write_enabled))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG_T ~STD_LOGIC_VECTOR~12 0 10 (_entity (_string \"00000000"\))))
		(_generic (_internal ADDRESS_BIT_SIZE_T ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_signal (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~137 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 11 )))))
		(_signal (_internal write_data_port ~STD_LOGIC_VECTOR{INITREG_T'range}~137 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~139 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_signal (_internal write_address ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~139 0 34 (_architecture (_uni ))))
		(_signal (_internal read_address_1 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~139 0 35 (_architecture (_uni ))))
		(_signal (_internal read_address_2 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~139 0 36 (_architecture (_uni ))))
		(_signal (_internal write_enabled ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal read_data_port_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~137 0 39 (_architecture (_uni ))))
		(_signal (_internal read_data_port_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~137 0 40 (_architecture (_uni ))))
		(_process
			(MAIN(_architecture 0 0 64 (_process (_wait_for)(_target(0)(1)(2)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 50529026 )
		(33686018 33751554 )
	)
	(_model . TB_ARCHITECTURE 13 -1
	)
)
I 000040 55 740 0 testbench_for_regfile
(_configuration VHDL (testbench_for_regfile 0 86 (regfile_tb))
	(_version v98)
	(_time 1462398215633 2016.05.05 00:43:35)
	(_source (\./src/TestBench/regfile_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code c291c697c59495d5c6c3d09896c497c4c1c4cac794)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . REGFile beh_regfile
				(_port
					((init)(init))
					((write_data_port)(write_data_port))
					((write_address)(write_address))
					((read_data_port_1)(read_data_port_1))
					((read_data_port_2)(read_data_port_2))
					((read_address_1)(read_address_1))
					((read_address_2)(read_address_2))
					((write_enabled)(write_enabled))
				)
			)
		)
	)
)
I 000049 55 2032          1462398307024 beh_regn
(_unit VHDL (regn 0 4 (beh_regn 0 16 ))
	(_version v98)
	(_time 1462398307025 2016.05.05 00:45:07)
	(_source (\./src/Reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c0c4c795c59793d69492d29a94c6c7c695c7c2c6c5)
	(_entity
		(_time 1462398020328)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITIAL ~STD_LOGIC_VECTOR~12 0 5 (_entity (_string \"00000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 2 )))))
		(_port (_internal data_input ~STD_LOGIC_VECTOR{INITIAL'range}~12 0 8 (_entity (_in ))))
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal output_enabled ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~121 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{INITIAL'range}~121 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 17 (_architecture (_uni ))))
		(_process
			(MAIN(_architecture 0 0 19 (_process (_simple)(_target(6))(_sensitivity(0)(1)(2)(3)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . beh_regn 5 -1
	)
)
I 000048 55 4764          1462398307077 Beh_GPR
(_unit VHDL (mram 0 5 (beh_gpr 0 25 ))
	(_version v98)
	(_time 1462398307078 2016.05.05 00:45:07)
	(_source (\./src/MRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code efeabebdbbb8baf9bee8abb4bce9eee9bbe9bbe8ed)
	(_entity
		(_time 1462398020376)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_write ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal read_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal read_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal write_address ~STD_LOGIC_VECTOR{7~downto~0}~124 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal read_data_port_1 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal read_data_port_2 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal write_data_port ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 21 (_entity (_in ))))
		(_type (_internal byte 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal tRAM 0 27 (_array byte ((_to (i 0)(i 255))))))
		(_signal (_internal RAM tRAM 0 28 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal data_win ~STD_LOGIC_VECTOR{7~downto~0}~13 0 52 (_architecture (_uni ))))
		(_signal (_internal data_1out ~STD_LOGIC_VECTOR{7~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal data_2out ~STD_LOGIC_VECTOR{7~downto~0}~13 0 54 (_architecture (_uni ))))
		(_process
			(line__56(_architecture 0 0 56 (_assignment (_simple)(_alias((data_win)(write_data_port)))(_target(9))(_sensitivity(7)))))
			(WRITE(_architecture 1 0 58 (_process (_target(8))(_sensitivity(1)(0)(4)(9))(_dssslsensitivity 1)(_monitor))))
			(line__67(_architecture 2 0 67 (_assignment (_simple)(_target(10))(_sensitivity(2)(8))(_monitor))))
			(line__68(_architecture 3 0 68 (_assignment (_simple)(_target(11))(_sensitivity(3)(8))(_monitor))))
			(READ(_architecture 4 0 70 (_process (_target(5)(6))(_sensitivity(1)(0)(10)(11))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_static
		(67372036 67372036 )
		(67372036 67372036 )
	)
	(_model . Beh_GPR 5 -1
	)
)
I 000028 55 1027 0 commands
(_unit VHDL (commands 0 8 )
	(_version v98)
	(_time 1462398307111 2016.05.05 00:45:07)
	(_source (\./src/Commands.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 1e1b1b191d491e084b190f441a181a191d181d1848)
	(_object
		(_type (_internal op_code 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal ADD_OP op_code 0 11 (_entity (_string \"0010"\))))
		(_constant (_internal SUB_OP op_code 0 12 (_entity (_string \"0011"\))))
		(_constant (_internal HALT_OP op_code 0 13 (_entity (_string \"0100"\))))
		(_constant (_internal JZ_OP op_code 0 14 (_entity (_string \"0101"\))))
		(_constant (_internal JNSB_OP op_code 0 15 (_entity (_string \"0110"\))))
		(_constant (_internal HALT op_code 0 16 (_entity (_string \"0000"\))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000061 55 3943          1462398307119 Datapath_Behavioural
(_unit VHDL (datapath 0 10 (datapath_behavioural 0 22 ))
	(_version v98)
	(_time 1462398307120 2016.05.05 00:45:07)
	(_source (\./src/Datapath.vhd\))
	(_use (.(commands))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 1e1b1c194a484e081b110e444e191a1816181a181f)
	(_entity
		(_time 1462398307116)
		(_use (.(commands))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal operation_code ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~124 0 16 (_entity (_out ))))
		(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal op_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_architecture (_uni ))))
		(_signal (_internal add_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal sub_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal result_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal result_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_process
			(line__33(_architecture 0 0 33 (_assignment (_simple)(_target(8))(_sensitivity(2)(3))(_monitor))))
			(line__38(_architecture 1 0 38 (_assignment (_simple)(_target(9))(_sensitivity(2)(3))(_monitor))))
			(ALU_REG(_architecture 2 0 43 (_process (_target(7))(_sensitivity(0)(1)(2)(3)(8)(9)))))
			(FLAGS_PROCESS(_architecture 3 0 54 (_process (_simple)(_target(10)(11))(_sensitivity(7)))))
			(line__69(_architecture 4 0 69 (_assignment (_simple)(_alias((result)(op_result)))(_target(4))(_sensitivity(7)))))
			(line__70(_architecture 5 0 70 (_assignment (_simple)(_alias((zero_flag)(result_zero_flag)))(_simpleassign BUF)(_target(5))(_sensitivity(10)))))
			(line__71(_architecture 6 0 71 (_assignment (_simple)(_alias((significant_bit_flag)(result_significant_bit_flag)))(_simpleassign BUF)(_target(6))(_sensitivity(11)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extmpfsm_regfile_sort_design.commands.op_code (. commands op_code)))
		(_variable (_external mpfsm_regfile_sort_design.commands.ADD_OP (. commands ADD_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.SUB_OP (. commands SUB_OP)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . Datapath_Behavioural 7 -1
	)
)
I 000063 55 9330          1462398307164 Controller_Behavioural
(_unit VHDL (controller 0 13 (controller_behavioural 0 42 ))
	(_version v98)
	(_time 1462398307165 2016.05.05 00:45:07)
	(_source (\./src/Controller.vhd\))
	(_use (.(commands))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 4d48484f4f1a4c5a1c435f174a4b1e4b1e4b484a4f)
	(_entity
		(_time 1462398307162)
		(_use (.(commands))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal rom_address ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{27~downto~0}~12 0 22 (_entity (_in ))))
		(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_write_data_port ~STD_LOGIC_VECTOR{7~downto~0}~122 0 25 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_write_address ~STD_LOGIC_VECTOR{7~downto~0}~124 0 26 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_read_data_port_1 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 27 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_read_data_port_2 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 28 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_read_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 29 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_read_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 30 (_entity (_out ))))
		(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1214 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~1214 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1218 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1218 0 36 (_entity (_in ))))
		(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_type (_internal states 0 43 (_enum1 idle fetch decode read write add sub halt jump_if_zero jump_if_not_sign_bit_set (_to (i 0)(i 9)))))
		(_signal (_internal next_state states 0 56 (_architecture (_uni ))))
		(_signal (_internal current_state states 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_signal (_internal instruction ~STD_LOGIC_VECTOR{27~downto~0}~13 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal instruction_counter ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal operation ~STD_LOGIC_VECTOR{3~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal operand_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal operand_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 62 (_architecture (_uni ))))
		(_signal (_internal result_address ~STD_LOGIC_VECTOR{7~downto~0}~13 0 63 (_architecture (_uni ))))
		(_signal (_internal data_1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 64 (_architecture (_uni ))))
		(_signal (_internal data_2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 65 (_architecture (_uni ))))
		(_signal (_internal data_w ~STD_LOGIC_VECTOR{7~downto~0}~13 0 66 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal DEFAULT_COUNTER_VALUE ~STD_LOGIC_VECTOR{7~downto~0}~132 0 68 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~134 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_constant (_internal DEFAULT_INSTRUCTION_VALUE ~STD_LOGIC_VECTOR{27~downto~0}~134 0 69 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal DEFAULT_OPERATION_VALUE ~STD_LOGIC_VECTOR{3~downto~0}~136 0 70 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal DEFAULT_ADDRESS_VALUE ~STD_LOGIC_VECTOR{7~downto~0}~138 0 71 (_architecture ((_others(i 2))))))
		(_process
			(FSM(_architecture 0 0 74 (_process (_target(22))(_sensitivity(0)(1)(21)))))
			(FSM_COMB(_architecture 1 0 83 (_process (_simple)(_target(21))(_sensitivity(2)(22)(25)))))
			(STOP_PROCESS(_architecture 2 0 126 (_process (_simple)(_target(3))(_sensitivity(22)))))
			(INSTR_COUNTER(_architecture 3 0 138 (_process (_target(24))(_sensitivity(0)(1)(22)(19)(20)(24)(26))(_dssslsensitivity 3))))
			(line__153(_architecture 4 0 153 (_assignment (_simple)(_alias((rom_address)(instruction_counter)))(_target(5))(_sensitivity(24)))))
			(ROM_READ_SET(_architecture 5 0 155 (_process (_simple)(_target(4))(_sensitivity(21)(22)))))
			(ROM_READ(_architecture 6 0 167 (_process (_simple)(_target(23))(_sensitivity(1)(6)(22)))))
			(REGS_CONTROL(_architecture 7 0 180 (_process (_simple)(_target(25)(26)(27)(28))(_sensitivity(1)(21)(23)))))
			(RAM_ADDR_SET(_architecture 8 0 194 (_process (_simple)(_target(9)(12)(13))(_sensitivity(26)(27)(28))(_read(22)))))
			(RAM_MODE_SET(_architecture 9 0 203 (_process (_simple)(_target(7))(_sensitivity(22)))))
			(RAM_DATA_OUT(_architecture 10 0 212 (_process (_target(29)(30))(_sensitivity(22)(10)(11))(_dssslsensitivity 1))))
			(line__220(_architecture 11 0 220 (_assignment (_simple)(_alias((ram_write_data_port)(datapath_result)))(_target(8))(_sensitivity(18)))))
			(line__221(_architecture 12 0 221 (_assignment (_simple)(_alias((datapath_operand_1)(data_1)))(_target(16))(_sensitivity(29)))))
			(line__222(_architecture 13 0 222 (_assignment (_simple)(_alias((datapath_operand_2)(data_2)))(_target(17))(_sensitivity(30)))))
			(line__223(_architecture 14 0 223 (_assignment (_simple)(_alias((datapath_operation_code)(operation)))(_target(15))(_sensitivity(25)))))
			(DATAPATH_SET(_architecture 15 0 225 (_process (_simple)(_target(14))(_sensitivity(22)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extmpfsm_regfile_sort_design.commands.op_code (. commands op_code)))
		(_variable (_external mpfsm_regfile_sort_design.commands.HALT_OP (. commands HALT_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.JZ_OP (. commands JZ_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.JNSB_OP (. commands JNSB_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.ADD_OP (. commands ADD_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.SUB_OP (. commands SUB_OP)))
	)
	(_model . Controller_Behavioural 16 -1
	)
)
I 000052 55 6623          1462398307211 beh_regfile
(_unit VHDL (regfile 0 5 (beh_regfile 0 19 ))
	(_version v98)
	(_time 1462398307212 2016.05.05 00:45:07)
	(_source (\./src/RegFile.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 7c78787d2a2b2f6a7f7865267e7a797b7e7a797a7b)
	(_entity
		(_time 1462398020486)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(REGn
			(_object
				(_generic (_internal INITIAL ~STD_LOGIC_VECTOR~13 0 21 (_entity -1 (_string \"00000000"\))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal data_input ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 23 (_entity (_in ))))
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_port (_internal output_enabled ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~131 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 5 )))))
				(_port (_internal data_output ~STD_LOGIC_VECTOR{INITIAL'range}~131 0 28 (_entity (_out ))))
			)
		)
	)
	(_generate REGi 0 59 (_for ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 )
		(_instantiation REGi 0 60 (_component REGn )
			(_generic
				((INITIAL)(_code 6))
			)
			(_port
				((data_input)(write_data_port))
				((enabled)(write_enabled_flags(_object 2)))
				((init)(init))
				((clk)(write_enabled))
				((output_enabled)(read_enabled_flags(_object 2)))
				((data_output)(read_data_1))
			)
			(_use (_entity . REGn)
				(_generic
					((INITIAL)(_code 7))
				)
				(_port
					((data_input)(data_input))
					((enabled)(enabled))
					((init)(init))
					((clk)(clk))
					((output_enabled)(output_enabled))
					((data_output)(data_output))
				)
			)
		)
		(_instantiation REG 0 69 (_component REGn )
			(_generic
				((INITIAL)(_code 8))
			)
			(_port
				((data_input)(write_data_port))
				((enabled)(write_enabled_flags(_object 2)))
				((init)(init))
				((clk)(write_enabled))
				((output_enabled)(read_enabled_flags(_object 2)))
				((data_output)(read_data_2))
			)
			(_use (_entity . REGn)
				(_generic
					((INITIAL)(_code 9))
				)
				(_port
					((data_input)(data_input))
					((enabled)(enabled))
					((init)(init))
					((clk)(clk))
					((output_enabled)(output_enabled))
					((data_output)(data_output))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 0 59 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG_T ~STD_LOGIC_VECTOR~12 0 6 (_entity (_string \"00000000"\))))
		(_generic (_internal ADDRESS_BIT_SIZE_T ~extSTD.STANDARD.INTEGER 0 7 \2\ (_entity ((i 2)))))
		(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 10 )))))
		(_port (_internal write_data_port ~STD_LOGIC_VECTOR{INITREG_T'range}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal write_address ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~121 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 12 )))))
		(_port (_internal read_data_port_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~121 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 13 )))))
		(_port (_internal read_data_port_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~122 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal read_address_1 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~124 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~126 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_port (_internal read_address_2 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~126 0 15 (_entity (_in ))))
		(_port (_internal write_enabled ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal write_enabled_flags ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal read_enabled_flags ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 17 )))))
		(_signal (_internal read_data_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal read_data_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 0 59 (_scalar (_downto (c 18 )(i 0)))))
		(_process
			(WRITE_ADDRESS_DECODER(_architecture 0 0 37 (_process (_simple)(_target(8))(_sensitivity(2))(_monitor)(_read(8)))))
			(READ_ADDRESS_DECODER(_architecture 1 0 48 (_process (_simple)(_target(9))(_sensitivity(5)(6))(_monitor)(_read(9)))))
			(line__80(_architecture 2 0 80 (_assignment (_simple)(_target(3))(_sensitivity(10)))))
			(line__81(_architecture 3 0 81 (_assignment (_simple)(_target(4))(_sensitivity(11)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . beh_regfile 19 -1
	)
)
I 000067 55 11797         1462398307264 MicroProcessor_Behavioural
(_unit VHDL (microprocessor 0 8 (microprocessor_behavioural 0 19 ))
	(_version v98)
	(_time 1462398307265 2016.05.05 00:45:07)
	(_source (\./src/MicroProcessor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code abaef9fcf0fcfcbca0aaedf0faaca9adfdada8adae)
	(_entity
		(_time 1462398020553)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(Datapath
			(_object
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal operation_code ~STD_LOGIC_VECTOR{3~downto~0}~13 0 44 (_entity (_in ))))
				(_port (_internal operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 45 (_entity (_in ))))
				(_port (_internal operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 46 (_entity (_in ))))
				(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 47 (_entity (_out ))))
				(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
				(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
			)
		)
		(Controller
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_out ))))
				(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_out ))))
				(_port (_internal rom_address ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 61 (_entity (_out ))))
				(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{27~downto~0}~1322 0 62 (_entity (_in ))))
				(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_out ))))
				(_port (_internal ram_write_data_port ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_entity (_out ))))
				(_port (_internal ram_write_address ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 66 (_entity (_out ))))
				(_port (_internal ram_read_data_port_1 ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 67 (_entity (_in ))))
				(_port (_internal ram_read_data_port_2 ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 68 (_entity (_in ))))
				(_port (_internal ram_read_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~1332 0 69 (_entity (_out ))))
				(_port (_internal ram_read_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~1334 0 70 (_entity (_out ))))
				(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
				(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 73 (_entity (_out ))))
				(_port (_internal datapath_operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~1338 0 74 (_entity (_out ))))
				(_port (_internal datapath_operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~1340 0 75 (_entity (_out ))))
				(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1342 0 76 (_entity (_in ))))
				(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
			)
		)
	)
	(_instantiation U_RAM 0 103 (_entity . MRAM)
		(_port
			((read_write)(mp_ram_read_write))
			((clk)(clk))
			((read_address_1)(mp_ram_read_address_1))
			((read_address_2)(mp_ram_read_address_2))
			((write_address)(mp_ram_write_address))
			((read_data_port_1)(mp_ram_read_data_port_1))
			((read_data_port_2)(mp_ram_read_data_port_2))
			((write_data_port)(mp_ram_write_data_port))
		)
	)
	(_instantiation U_ROM 0 114 (_entity . MicroROM)
		(_port
			((read_enable)(mp_rom_read_enable))
			((address)(mp_rom_address))
			((data_output)(mp_rom_data_output))
		)
	)
	(_instantiation U_DATAPATH 0 119 (_component Datapath )
		(_port
			((enabled)(mp_datapath_enabled))
			((operation_code)(mp_datapath_operation_code))
			((operand_1)(mp_datapath_operand_1))
			((operand_2)(mp_datapath_operand_2))
			((result)(mp_datapath_result))
			((zero_flag)(mp_datapath_zero_flag))
			((significant_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . Datapath)
		)
	)
	(_instantiation U_CONTROLLER 0 128 (_component Controller )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
			((rom_enabled)(mp_rom_read_enable))
			((rom_address)(mp_rom_address))
			((rom_data_output)(mp_rom_data_output))
			((ram_read_write)(mp_ram_read_write))
			((ram_write_data_port)(mp_ram_write_data_port))
			((ram_write_address)(mp_ram_write_address))
			((ram_read_data_port_1)(mp_ram_read_data_port_1))
			((ram_read_data_port_2)(mp_ram_read_data_port_2))
			((ram_read_address_1)(mp_ram_read_address_1))
			((ram_read_address_2)(mp_ram_read_address_2))
			((datapath_enabled)(mp_datapath_enabled))
			((datapath_operation_code)(mp_datapath_operation_code))
			((datapath_operand_1)(mp_datapath_operand_1))
			((datapath_operand_2)(mp_datapath_operand_2))
			((datapath_result)(mp_datapath_result))
			((datapath_zero_flag)(mp_datapath_zero_flag))
			((datapath_significant_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . Controller)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG_T ~STD_LOGIC_VECTOR~12 0 9 (_entity (_string \"00000000"\))))
		(_generic (_internal ADDRESS_BIT_SIZE_T ~extSTD.STANDARD.INTEGER 0 10 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~1322 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1332 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1334 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1338 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1340 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1342 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_read_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 83 (_architecture (_uni ))))
		(_signal (_internal mp_ram_read_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 84 (_architecture (_uni ))))
		(_signal (_internal mp_ram_write_address ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 85 (_architecture (_uni ))))
		(_signal (_internal mp_ram_read_data_port_1 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 86 (_architecture (_uni ))))
		(_signal (_internal mp_ram_read_data_port_2 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 87 (_architecture (_uni ))))
		(_signal (_internal mp_ram_write_data_port ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 88 (_architecture (_uni ))))
		(_signal (_internal mp_rom_read_enable ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal mp_rom_address ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 91 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~1346 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_signal (_internal mp_rom_data_output ~STD_LOGIC_VECTOR{27~downto~0}~1346 0 92 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal mp_datapath_operation_code ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 95 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 96 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 97 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 98 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 99 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000056 55 2133          1462398307276 TB_ARCHITECTURE
(_unit VHDL (microprocessor_tb 0 7 (tb_architecture 0 10 ))
	(_version v98)
	(_time 1462398307277 2016.05.05 00:45:07)
	(_source (\./src/TestBench/microprocessor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code babfe8eee2ededadbbb8fce1ebbdb8bcecbcb9bcbf)
	(_entity
		(_time 1462398020559)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MicroProcessor
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component MicroProcessor )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
		)
		(_use (_entity . MicroProcessor)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_constant (_internal CLK_PERIOD ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_P(_architecture 0 0 35 (_process (_wait_for)(_target(0)))))
			(MAIN_P(_architecture 1 0 43 (_process (_wait_for)(_target(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000056 55 5439          1462398307312 TB_ARCHITECTURE
(_unit VHDL (regfile_tb 0 7 (tb_architecture 0 14 ))
	(_version v98)
	(_time 1462398307313 2016.05.05 00:45:07)
	(_source (\./src/TestBench/regfile_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code d9dddd8bd58e8acfdadcc083dbdfdcdc8fdedddfdb)
	(_entity
		(_time 1462398020584)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	)
	(_component
		(REGFile
			(_object
				(_generic (_internal INITREG_T ~STD_LOGIC_VECTOR~13 0 18 (_entity -1 (_string \"00000000"\))))
				(_generic (_internal ADDRESS_BIT_SIZE_T ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 1 )))))
				(_port (_internal write_data_port ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 22 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal write_address ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 23 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~131 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
				(_port (_internal read_data_port_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~131 0 24 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~132 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal read_data_port_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~132 0 25 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal read_address_1 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~134 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~136 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal read_address_2 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~136 0 27 (_entity (_in ))))
				(_port (_internal write_enabled ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 47 (_component REGFile )
		(_generic
			((INITREG_T)(_code 7))
			((ADDRESS_BIT_SIZE_T)(_code 8))
		)
		(_port
			((init)(init))
			((write_data_port)(write_data_port))
			((write_address)(write_address))
			((read_data_port_1)(read_data_port_1))
			((read_data_port_2)(read_data_port_2))
			((read_address_1)(read_address_1))
			((read_address_2)(read_address_2))
			((write_enabled)(write_enabled))
		)
		(_use (_entity . REGFile)
			(_generic
				((INITREG_T)(_code 9))
				((ADDRESS_BIT_SIZE_T)(_code 10))
			)
			(_port
				((init)(init))
				((write_data_port)(write_data_port))
				((write_address)(write_address))
				((read_data_port_1)(read_data_port_1))
				((read_data_port_2)(read_data_port_2))
				((read_address_1)(read_address_1))
				((read_address_2)(read_address_2))
				((write_enabled)(write_enabled))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG_T ~STD_LOGIC_VECTOR~12 0 10 (_entity (_string \"00000000"\))))
		(_generic (_internal ADDRESS_BIT_SIZE_T ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_signal (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~137 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 11 )))))
		(_signal (_internal write_data_port ~STD_LOGIC_VECTOR{INITREG_T'range}~137 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~139 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_signal (_internal write_address ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~139 0 34 (_architecture (_uni ))))
		(_signal (_internal read_address_1 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~139 0 35 (_architecture (_uni ))))
		(_signal (_internal read_address_2 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~139 0 36 (_architecture (_uni ))))
		(_signal (_internal write_enabled ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal read_data_port_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~137 0 39 (_architecture (_uni ))))
		(_signal (_internal read_data_port_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~137 0 40 (_architecture (_uni ))))
		(_process
			(MAIN(_architecture 0 0 64 (_process (_wait_for)(_target(0)(1)(2)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 50529026 )
		(33686018 33751554 )
	)
	(_model . TB_ARCHITECTURE 13 -1
	)
)
I 000040 55 740 0 testbench_for_regfile
(_configuration VHDL (testbench_for_regfile 0 86 (regfile_tb))
	(_version v98)
	(_time 1462398307316 2016.05.05 00:45:07)
	(_source (\./src/TestBench/regfile_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code e9edebbae5bfbefeede8fbb3bdefbcefeaefe1ecbf)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . REGFile beh_regfile
				(_port
					((init)(init))
					((write_data_port)(write_data_port))
					((write_address)(write_address))
					((read_data_port_1)(read_data_port_1))
					((read_data_port_2)(read_data_port_2))
					((read_address_1)(read_address_1))
					((read_address_2)(read_address_2))
					((write_enabled)(write_enabled))
				)
			)
		)
	)
)
I 000049 55 2032          1462398389619 beh_regn
(_unit VHDL (regn 0 4 (beh_regn 0 16 ))
	(_version v98)
	(_time 1462398389620 2016.05.05 00:46:29)
	(_source (\./src/Reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 626268626535317436307038366465643765606467)
	(_entity
		(_time 1462398020328)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITIAL ~STD_LOGIC_VECTOR~12 0 5 (_entity (_string \"00000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 2 )))))
		(_port (_internal data_input ~STD_LOGIC_VECTOR{INITIAL'range}~12 0 8 (_entity (_in ))))
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal output_enabled ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~121 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{INITIAL'range}~121 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 17 (_architecture (_uni ))))
		(_process
			(MAIN(_architecture 0 0 19 (_process (_simple)(_target(6))(_sensitivity(0)(1)(2)(3)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . beh_regn 5 -1
	)
)
I 000048 55 4764          1462398389678 Beh_GPR
(_unit VHDL (mram 0 5 (beh_gpr 0 25 ))
	(_version v98)
	(_time 1462398389679 2016.05.05 00:46:29)
	(_source (\./src/MRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code a0a1fcf6a2f7f5b6f1a7e4fbf3a6a1a6f4a6f4a7a2)
	(_entity
		(_time 1462398020376)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_write ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal read_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal read_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal write_address ~STD_LOGIC_VECTOR{7~downto~0}~124 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal read_data_port_1 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal read_data_port_2 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal write_data_port ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 21 (_entity (_in ))))
		(_type (_internal byte 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal tRAM 0 27 (_array byte ((_to (i 0)(i 255))))))
		(_signal (_internal RAM tRAM 0 28 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal data_win ~STD_LOGIC_VECTOR{7~downto~0}~13 0 52 (_architecture (_uni ))))
		(_signal (_internal data_1out ~STD_LOGIC_VECTOR{7~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal data_2out ~STD_LOGIC_VECTOR{7~downto~0}~13 0 54 (_architecture (_uni ))))
		(_process
			(line__56(_architecture 0 0 56 (_assignment (_simple)(_alias((data_win)(write_data_port)))(_target(9))(_sensitivity(7)))))
			(WRITE(_architecture 1 0 58 (_process (_target(8))(_sensitivity(1)(0)(4)(9))(_dssslsensitivity 1)(_monitor))))
			(line__67(_architecture 2 0 67 (_assignment (_simple)(_target(10))(_sensitivity(2)(8))(_monitor))))
			(line__68(_architecture 3 0 68 (_assignment (_simple)(_target(11))(_sensitivity(3)(8))(_monitor))))
			(READ(_architecture 4 0 70 (_process (_target(5)(6))(_sensitivity(1)(0)(10)(11))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_static
		(67372036 67372036 )
		(67372036 67372036 )
	)
	(_model . Beh_GPR 5 -1
	)
)
I 000061 55 3943          1462398389722 Datapath_Behavioural
(_unit VHDL (datapath 0 10 (datapath_behavioural 0 22 ))
	(_version v98)
	(_time 1462398389723 2016.05.05 00:46:29)
	(_source (\./src/Datapath.vhd\))
	(_use (.(commands))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code cfcec39a98999fd9cac0df959fc8cbc9c7c9cbc9ce)
	(_entity
		(_time 1462398307116)
		(_use (.(commands))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal operation_code ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~124 0 16 (_entity (_out ))))
		(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal op_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_architecture (_uni ))))
		(_signal (_internal add_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal sub_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal result_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal result_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_process
			(line__33(_architecture 0 0 33 (_assignment (_simple)(_target(8))(_sensitivity(2)(3))(_monitor))))
			(line__38(_architecture 1 0 38 (_assignment (_simple)(_target(9))(_sensitivity(2)(3))(_monitor))))
			(ALU_REG(_architecture 2 0 43 (_process (_target(7))(_sensitivity(0)(1)(2)(3)(8)(9)))))
			(FLAGS_PROCESS(_architecture 3 0 54 (_process (_simple)(_target(10)(11))(_sensitivity(7)))))
			(line__69(_architecture 4 0 69 (_assignment (_simple)(_alias((result)(op_result)))(_target(4))(_sensitivity(7)))))
			(line__70(_architecture 5 0 70 (_assignment (_simple)(_alias((zero_flag)(result_zero_flag)))(_simpleassign BUF)(_target(5))(_sensitivity(10)))))
			(line__71(_architecture 6 0 71 (_assignment (_simple)(_alias((significant_bit_flag)(result_significant_bit_flag)))(_simpleassign BUF)(_target(6))(_sensitivity(11)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extmpfsm_regfile_sort_design.commands.op_code (. commands op_code)))
		(_variable (_external mpfsm_regfile_sort_design.commands.ADD_OP (. commands ADD_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.SUB_OP (. commands SUB_OP)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . Datapath_Behavioural 7 -1
	)
)
I 000063 55 9330          1462398389763 Controller_Behavioural
(_unit VHDL (controller 0 13 (controller_behavioural 0 42 ))
	(_version v98)
	(_time 1462398389764 2016.05.05 00:46:29)
	(_source (\./src/Controller.vhd\))
	(_use (.(commands))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code efeee4bcefb8eef8bee1fdb5e8e9bce9bce9eae8ed)
	(_entity
		(_time 1462398307162)
		(_use (.(commands))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal rom_address ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{27~downto~0}~12 0 22 (_entity (_in ))))
		(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_write_data_port ~STD_LOGIC_VECTOR{7~downto~0}~122 0 25 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_write_address ~STD_LOGIC_VECTOR{7~downto~0}~124 0 26 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_read_data_port_1 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 27 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_read_data_port_2 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 28 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_read_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 29 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_read_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 30 (_entity (_out ))))
		(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1214 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~1214 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1218 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1218 0 36 (_entity (_in ))))
		(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_type (_internal states 0 43 (_enum1 idle fetch decode read write add sub halt jump_if_zero jump_if_not_sign_bit_set (_to (i 0)(i 9)))))
		(_signal (_internal next_state states 0 56 (_architecture (_uni ))))
		(_signal (_internal current_state states 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_signal (_internal instruction ~STD_LOGIC_VECTOR{27~downto~0}~13 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal instruction_counter ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal operation ~STD_LOGIC_VECTOR{3~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal operand_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal operand_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 62 (_architecture (_uni ))))
		(_signal (_internal result_address ~STD_LOGIC_VECTOR{7~downto~0}~13 0 63 (_architecture (_uni ))))
		(_signal (_internal data_1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 64 (_architecture (_uni ))))
		(_signal (_internal data_2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 65 (_architecture (_uni ))))
		(_signal (_internal data_w ~STD_LOGIC_VECTOR{7~downto~0}~13 0 66 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal DEFAULT_COUNTER_VALUE ~STD_LOGIC_VECTOR{7~downto~0}~132 0 68 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~134 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_constant (_internal DEFAULT_INSTRUCTION_VALUE ~STD_LOGIC_VECTOR{27~downto~0}~134 0 69 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal DEFAULT_OPERATION_VALUE ~STD_LOGIC_VECTOR{3~downto~0}~136 0 70 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal DEFAULT_ADDRESS_VALUE ~STD_LOGIC_VECTOR{7~downto~0}~138 0 71 (_architecture ((_others(i 2))))))
		(_process
			(FSM(_architecture 0 0 74 (_process (_target(22))(_sensitivity(0)(1)(21)))))
			(FSM_COMB(_architecture 1 0 83 (_process (_simple)(_target(21))(_sensitivity(2)(22)(25)))))
			(STOP_PROCESS(_architecture 2 0 126 (_process (_simple)(_target(3))(_sensitivity(22)))))
			(INSTR_COUNTER(_architecture 3 0 138 (_process (_target(24))(_sensitivity(0)(1)(22)(19)(20)(24)(26))(_dssslsensitivity 3))))
			(line__153(_architecture 4 0 153 (_assignment (_simple)(_alias((rom_address)(instruction_counter)))(_target(5))(_sensitivity(24)))))
			(ROM_READ_SET(_architecture 5 0 155 (_process (_simple)(_target(4))(_sensitivity(21)(22)))))
			(ROM_READ(_architecture 6 0 167 (_process (_simple)(_target(23))(_sensitivity(1)(6)(22)))))
			(REGS_CONTROL(_architecture 7 0 180 (_process (_simple)(_target(25)(26)(27)(28))(_sensitivity(1)(21)(23)))))
			(RAM_ADDR_SET(_architecture 8 0 194 (_process (_simple)(_target(9)(12)(13))(_sensitivity(26)(27)(28))(_read(22)))))
			(RAM_MODE_SET(_architecture 9 0 203 (_process (_simple)(_target(7))(_sensitivity(22)))))
			(RAM_DATA_OUT(_architecture 10 0 212 (_process (_target(29)(30))(_sensitivity(22)(10)(11))(_dssslsensitivity 1))))
			(line__220(_architecture 11 0 220 (_assignment (_simple)(_alias((ram_write_data_port)(datapath_result)))(_target(8))(_sensitivity(18)))))
			(line__221(_architecture 12 0 221 (_assignment (_simple)(_alias((datapath_operand_1)(data_1)))(_target(16))(_sensitivity(29)))))
			(line__222(_architecture 13 0 222 (_assignment (_simple)(_alias((datapath_operand_2)(data_2)))(_target(17))(_sensitivity(30)))))
			(line__223(_architecture 14 0 223 (_assignment (_simple)(_alias((datapath_operation_code)(operation)))(_target(15))(_sensitivity(25)))))
			(DATAPATH_SET(_architecture 15 0 225 (_process (_simple)(_target(14))(_sensitivity(22)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extmpfsm_regfile_sort_design.commands.op_code (. commands op_code)))
		(_variable (_external mpfsm_regfile_sort_design.commands.HALT_OP (. commands HALT_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.JZ_OP (. commands JZ_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.JNSB_OP (. commands JNSB_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.ADD_OP (. commands ADD_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.SUB_OP (. commands SUB_OP)))
	)
	(_model . Controller_Behavioural 16 -1
	)
)
I 000052 55 6623          1462398389809 beh_regfile
(_unit VHDL (regfile 0 5 (beh_regfile 0 19 ))
	(_version v98)
	(_time 1462398389810 2016.05.05 00:46:29)
	(_source (\./src/RegFile.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 1d1d161a4c4a4e0b1e1904471f1b181a1f1b181b1a)
	(_entity
		(_time 1462398020486)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(REGn
			(_object
				(_generic (_internal INITIAL ~STD_LOGIC_VECTOR~13 0 21 (_entity -1 (_string \"00000000"\))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal data_input ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 23 (_entity (_in ))))
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_port (_internal output_enabled ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~131 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 5 )))))
				(_port (_internal data_output ~STD_LOGIC_VECTOR{INITIAL'range}~131 0 28 (_entity (_out ))))
			)
		)
	)
	(_generate REGi 0 59 (_for ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 )
		(_instantiation REGi 0 60 (_component REGn )
			(_generic
				((INITIAL)(_code 6))
			)
			(_port
				((data_input)(write_data_port))
				((enabled)(write_enabled_flags(_object 2)))
				((init)(init))
				((clk)(write_enabled))
				((output_enabled)(read_enabled_flags(_object 2)))
				((data_output)(read_data_1))
			)
			(_use (_entity . REGn)
				(_generic
					((INITIAL)(_code 7))
				)
				(_port
					((data_input)(data_input))
					((enabled)(enabled))
					((init)(init))
					((clk)(clk))
					((output_enabled)(output_enabled))
					((data_output)(data_output))
				)
			)
		)
		(_instantiation REG 0 69 (_component REGn )
			(_generic
				((INITIAL)(_code 8))
			)
			(_port
				((data_input)(write_data_port))
				((enabled)(write_enabled_flags(_object 2)))
				((init)(init))
				((clk)(write_enabled))
				((output_enabled)(read_enabled_flags(_object 2)))
				((data_output)(read_data_2))
			)
			(_use (_entity . REGn)
				(_generic
					((INITIAL)(_code 9))
				)
				(_port
					((data_input)(data_input))
					((enabled)(enabled))
					((init)(init))
					((clk)(clk))
					((output_enabled)(output_enabled))
					((data_output)(data_output))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 0 59 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG_T ~STD_LOGIC_VECTOR~12 0 6 (_entity (_string \"00000000"\))))
		(_generic (_internal ADDRESS_BIT_SIZE_T ~extSTD.STANDARD.INTEGER 0 7 \2\ (_entity ((i 2)))))
		(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 10 )))))
		(_port (_internal write_data_port ~STD_LOGIC_VECTOR{INITREG_T'range}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal write_address ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~121 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 12 )))))
		(_port (_internal read_data_port_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~121 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 13 )))))
		(_port (_internal read_data_port_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~122 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal read_address_1 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~124 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~126 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_port (_internal read_address_2 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~126 0 15 (_entity (_in ))))
		(_port (_internal write_enabled ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal write_enabled_flags ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal read_enabled_flags ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 17 )))))
		(_signal (_internal read_data_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal read_data_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 0 59 (_scalar (_downto (c 18 )(i 0)))))
		(_process
			(WRITE_ADDRESS_DECODER(_architecture 0 0 37 (_process (_simple)(_target(8))(_sensitivity(2))(_monitor)(_read(8)))))
			(READ_ADDRESS_DECODER(_architecture 1 0 48 (_process (_simple)(_target(9))(_sensitivity(5)(6))(_monitor)(_read(9)))))
			(line__80(_architecture 2 0 80 (_assignment (_simple)(_target(3))(_sensitivity(10)))))
			(line__81(_architecture 3 0 81 (_assignment (_simple)(_target(4))(_sensitivity(11)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . beh_regfile 19 -1
	)
)
I 000059 55 2500          1462398389850 MicroROM_Behaviour
(_unit VHDL (microrom 0 10 (microrom_behaviour 0 18 ))
	(_version v98)
	(_time 1462398389851 2016.05.05 00:46:29)
	(_source (\./src/ROM.vhd\))
	(_use (.(commands))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 4c4d114e161b1b5b4d490a171f4a1a4a184a184a45)
	(_entity
		(_time 1462398307250)
		(_use (.(commands))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_enable ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{27~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ram_address 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal op_code 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal instruction 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_type (_internal ROM_type 0 26 (_array instruction ((_to (i 0)(i 255))))))
		(_constant (_internal ROM ROM_type 0 31 (_architecture (_code 2))))
		(_signal (_internal data instruction 0 36 (_architecture (_uni ))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 1 0 43 (_process (_simple)(_target(2))(_sensitivity(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmpfsm_regfile_sort_design.commands.op_code (. commands op_code)))
		(_variable (_external mpfsm_regfile_sort_design.commands.ADD_OP (. commands ADD_OP)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(50529027 50529027 )
		(33686018 50463234 )
		(33686018 33686018 )
	)
	(_model . MicroROM_Behaviour 3 -1
	)
)
I 000067 55 11797         1462398389891 MicroProcessor_Behavioural
(_unit VHDL (microprocessor 0 8 (microprocessor_behavioural 0 19 ))
	(_version v98)
	(_time 1462398389892 2016.05.05 00:46:29)
	(_source (\./src/MicroProcessor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 7b7a267a202c2c6c707a3d202a7c797d2d7d787d7e)
	(_entity
		(_time 1462398020553)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(Datapath
			(_object
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal operation_code ~STD_LOGIC_VECTOR{3~downto~0}~13 0 44 (_entity (_in ))))
				(_port (_internal operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 45 (_entity (_in ))))
				(_port (_internal operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 46 (_entity (_in ))))
				(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 47 (_entity (_out ))))
				(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
				(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
			)
		)
		(Controller
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_out ))))
				(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_out ))))
				(_port (_internal rom_address ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 61 (_entity (_out ))))
				(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{27~downto~0}~1322 0 62 (_entity (_in ))))
				(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_out ))))
				(_port (_internal ram_write_data_port ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_entity (_out ))))
				(_port (_internal ram_write_address ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 66 (_entity (_out ))))
				(_port (_internal ram_read_data_port_1 ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 67 (_entity (_in ))))
				(_port (_internal ram_read_data_port_2 ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 68 (_entity (_in ))))
				(_port (_internal ram_read_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~1332 0 69 (_entity (_out ))))
				(_port (_internal ram_read_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~1334 0 70 (_entity (_out ))))
				(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
				(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 73 (_entity (_out ))))
				(_port (_internal datapath_operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~1338 0 74 (_entity (_out ))))
				(_port (_internal datapath_operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~1340 0 75 (_entity (_out ))))
				(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1342 0 76 (_entity (_in ))))
				(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
			)
		)
	)
	(_instantiation U_RAM 0 103 (_entity . MRAM)
		(_port
			((read_write)(mp_ram_read_write))
			((clk)(clk))
			((read_address_1)(mp_ram_read_address_1))
			((read_address_2)(mp_ram_read_address_2))
			((write_address)(mp_ram_write_address))
			((read_data_port_1)(mp_ram_read_data_port_1))
			((read_data_port_2)(mp_ram_read_data_port_2))
			((write_data_port)(mp_ram_write_data_port))
		)
	)
	(_instantiation U_ROM 0 114 (_entity . MicroROM)
		(_port
			((read_enable)(mp_rom_read_enable))
			((address)(mp_rom_address))
			((data_output)(mp_rom_data_output))
		)
	)
	(_instantiation U_DATAPATH 0 119 (_component Datapath )
		(_port
			((enabled)(mp_datapath_enabled))
			((operation_code)(mp_datapath_operation_code))
			((operand_1)(mp_datapath_operand_1))
			((operand_2)(mp_datapath_operand_2))
			((result)(mp_datapath_result))
			((zero_flag)(mp_datapath_zero_flag))
			((significant_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . Datapath)
		)
	)
	(_instantiation U_CONTROLLER 0 128 (_component Controller )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
			((rom_enabled)(mp_rom_read_enable))
			((rom_address)(mp_rom_address))
			((rom_data_output)(mp_rom_data_output))
			((ram_read_write)(mp_ram_read_write))
			((ram_write_data_port)(mp_ram_write_data_port))
			((ram_write_address)(mp_ram_write_address))
			((ram_read_data_port_1)(mp_ram_read_data_port_1))
			((ram_read_data_port_2)(mp_ram_read_data_port_2))
			((ram_read_address_1)(mp_ram_read_address_1))
			((ram_read_address_2)(mp_ram_read_address_2))
			((datapath_enabled)(mp_datapath_enabled))
			((datapath_operation_code)(mp_datapath_operation_code))
			((datapath_operand_1)(mp_datapath_operand_1))
			((datapath_operand_2)(mp_datapath_operand_2))
			((datapath_result)(mp_datapath_result))
			((datapath_zero_flag)(mp_datapath_zero_flag))
			((datapath_significant_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . Controller)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG_T ~STD_LOGIC_VECTOR~12 0 9 (_entity (_string \"00000000"\))))
		(_generic (_internal ADDRESS_BIT_SIZE_T ~extSTD.STANDARD.INTEGER 0 10 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~1322 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1332 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1334 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1338 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1340 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1342 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_read_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 83 (_architecture (_uni ))))
		(_signal (_internal mp_ram_read_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 84 (_architecture (_uni ))))
		(_signal (_internal mp_ram_write_address ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 85 (_architecture (_uni ))))
		(_signal (_internal mp_ram_read_data_port_1 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 86 (_architecture (_uni ))))
		(_signal (_internal mp_ram_read_data_port_2 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 87 (_architecture (_uni ))))
		(_signal (_internal mp_ram_write_data_port ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 88 (_architecture (_uni ))))
		(_signal (_internal mp_rom_read_enable ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal mp_rom_address ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 91 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~1346 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_signal (_internal mp_rom_data_output ~STD_LOGIC_VECTOR{27~downto~0}~1346 0 92 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal mp_datapath_operation_code ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 95 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 96 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 97 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 98 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 99 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000056 55 2133          1462398389897 TB_ARCHITECTURE
(_unit VHDL (microprocessor_tb 0 7 (tb_architecture 0 10 ))
	(_version v98)
	(_time 1462398389898 2016.05.05 00:46:29)
	(_source (\./src/TestBench/microprocessor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 7b7a267a202c2c6c7a793d202a7c797d2d7d787d7e)
	(_entity
		(_time 1462398020559)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MicroProcessor
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component MicroProcessor )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
		)
		(_use (_entity . MicroProcessor)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_constant (_internal CLK_PERIOD ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_P(_architecture 0 0 35 (_process (_wait_for)(_target(0)))))
			(MAIN_P(_architecture 1 0 43 (_process (_wait_for)(_target(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000056 55 5439          1462398389932 TB_ARCHITECTURE
(_unit VHDL (regfile_tb 0 7 (tb_architecture 0 14 ))
	(_version v98)
	(_time 1462398389933 2016.05.05 00:46:29)
	(_source (\./src/TestBench/regfile_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code 9a9a9195cecdc98c999f83c0989c9f9fcc9d9e9c98)
	(_entity
		(_time 1462398020584)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	)
	(_component
		(REGFile
			(_object
				(_generic (_internal INITREG_T ~STD_LOGIC_VECTOR~13 0 18 (_entity -1 (_string \"00000000"\))))
				(_generic (_internal ADDRESS_BIT_SIZE_T ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 1 )))))
				(_port (_internal write_data_port ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 22 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal write_address ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 23 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~131 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
				(_port (_internal read_data_port_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~131 0 24 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~132 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal read_data_port_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~132 0 25 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal read_address_1 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~134 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~136 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal read_address_2 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~136 0 27 (_entity (_in ))))
				(_port (_internal write_enabled ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 47 (_component REGFile )
		(_generic
			((INITREG_T)(_code 7))
			((ADDRESS_BIT_SIZE_T)(_code 8))
		)
		(_port
			((init)(init))
			((write_data_port)(write_data_port))
			((write_address)(write_address))
			((read_data_port_1)(read_data_port_1))
			((read_data_port_2)(read_data_port_2))
			((read_address_1)(read_address_1))
			((read_address_2)(read_address_2))
			((write_enabled)(write_enabled))
		)
		(_use (_entity . REGFile)
			(_generic
				((INITREG_T)(_code 9))
				((ADDRESS_BIT_SIZE_T)(_code 10))
			)
			(_port
				((init)(init))
				((write_data_port)(write_data_port))
				((write_address)(write_address))
				((read_data_port_1)(read_data_port_1))
				((read_data_port_2)(read_data_port_2))
				((read_address_1)(read_address_1))
				((read_address_2)(read_address_2))
				((write_enabled)(write_enabled))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG_T ~STD_LOGIC_VECTOR~12 0 10 (_entity (_string \"00000000"\))))
		(_generic (_internal ADDRESS_BIT_SIZE_T ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_signal (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~137 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 11 )))))
		(_signal (_internal write_data_port ~STD_LOGIC_VECTOR{INITREG_T'range}~137 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~139 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_signal (_internal write_address ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~139 0 34 (_architecture (_uni ))))
		(_signal (_internal read_address_1 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~139 0 35 (_architecture (_uni ))))
		(_signal (_internal read_address_2 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~139 0 36 (_architecture (_uni ))))
		(_signal (_internal write_enabled ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal read_data_port_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~137 0 39 (_architecture (_uni ))))
		(_signal (_internal read_data_port_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~137 0 40 (_architecture (_uni ))))
		(_process
			(MAIN(_architecture 0 0 64 (_process (_wait_for)(_target(0)(1)(2)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 50529026 )
		(33686018 33751554 )
	)
	(_model . TB_ARCHITECTURE 13 -1
	)
)
I 000040 55 740 0 testbench_for_regfile
(_configuration VHDL (testbench_for_regfile 0 86 (regfile_tb))
	(_version v98)
	(_time 1462398389937 2016.05.05 00:46:29)
	(_source (\./src/TestBench/regfile_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code 9a9a9795cecccd8d9e9b88c0ce9ccf9c999c929fcc)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . REGFile beh_regfile
				(_port
					((init)(init))
					((write_data_port)(write_data_port))
					((write_address)(write_address))
					((read_data_port_1)(read_data_port_1))
					((read_data_port_2)(read_data_port_2))
					((read_address_1)(read_address_1))
					((read_address_2)(read_address_2))
					((write_enabled)(write_enabled))
				)
			)
		)
	)
)
I 000049 55 2032          1462476391702 beh_regn
(_unit VHDL (regn 0 4 (beh_regn 0 16 ))
	(_version v98)
	(_time 1462476391703 2016.05.05 22:26:31)
	(_source (\./src/Reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 181c4f1f154f4b0e4c4a0a424c1e1f1e4d1f1a1e1d)
	(_entity
		(_time 1462398020328)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITIAL ~STD_LOGIC_VECTOR~12 0 5 (_entity (_string \"00000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 2 )))))
		(_port (_internal data_input ~STD_LOGIC_VECTOR{INITIAL'range}~12 0 8 (_entity (_in ))))
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal output_enabled ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~121 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{INITIAL'range}~121 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 17 (_architecture (_uni ))))
		(_process
			(MAIN(_architecture 0 0 19 (_process (_simple)(_target(6))(_sensitivity(0)(1)(2)(3)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . beh_regn 5 -1
	)
)
I 000048 55 4206          1462476391852 Beh_GPR
(_unit VHDL (mram 0 5 (beh_gpr 0 18 ))
	(_version v98)
	(_time 1462476391853 2016.05.05 22:26:31)
	(_source (\./src/MRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code b4b1b5e1b2e3e1a2e5b1f0efe7b2b5b2e0b2e0b3b6)
	(_entity
		(_time 1462398020376)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_write ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal read_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal read_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal write_address ~STD_LOGIC_VECTOR{7~downto~0}~124 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal read_data_port_1 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal read_data_port_2 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal write_data_port ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 21 (_entity (_in ))))
		(_type (_internal byte 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal RAM_t 0 20 (_array byte ((_to (i 0)(i 64))))))
		(_signal (_internal RAM RAM_t 0 25 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_signal (_internal data_win byte 0 47 (_architecture (_uni ))))
		(_signal (_internal data_1out byte 0 48 (_architecture (_uni ))))
		(_signal (_internal data_2out byte 0 49 (_architecture (_uni ))))
		(_process
			(line__51(_architecture 0 0 51 (_assignment (_simple)(_alias((data_win)(write_data_port)))(_target(9))(_sensitivity(7)))))
			(WRITE(_architecture 1 0 53 (_process (_target(8))(_sensitivity(1)(0)(4)(9))(_dssslsensitivity 1)(_monitor))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_target(10))(_sensitivity(2)(8))(_monitor))))
			(line__63(_architecture 3 0 63 (_assignment (_simple)(_target(11))(_sensitivity(3)(8))(_monitor))))
			(READ(_architecture 4 0 65 (_process (_target(5)(6))(_sensitivity(1)(0)(10)(11))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_static
		(67372036 67372036 )
		(67372036 67372036 )
	)
	(_model . Beh_GPR 5 -1
	)
)
I 000061 55 3943          1462476391977 Datapath_Behavioural
(_unit VHDL (datapath 0 10 (datapath_behavioural 0 22 ))
	(_version v98)
	(_time 1462476391978 2016.05.05 22:26:31)
	(_source (\./src/Datapath.vhd\))
	(_use (.(commands))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 3134633431676127343e216b613635373937353730)
	(_entity
		(_time 1462398307116)
		(_use (.(commands))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal operation_code ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~124 0 16 (_entity (_out ))))
		(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal op_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_architecture (_uni ))))
		(_signal (_internal add_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal sub_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal result_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal result_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_process
			(line__33(_architecture 0 0 33 (_assignment (_simple)(_target(8))(_sensitivity(2)(3))(_monitor))))
			(line__38(_architecture 1 0 38 (_assignment (_simple)(_target(9))(_sensitivity(2)(3))(_monitor))))
			(ALU_REG(_architecture 2 0 43 (_process (_target(7))(_sensitivity(0)(1)(2)(3)(8)(9)))))
			(FLAGS_PROCESS(_architecture 3 0 54 (_process (_simple)(_target(10)(11))(_sensitivity(7)))))
			(line__69(_architecture 4 0 69 (_assignment (_simple)(_alias((result)(op_result)))(_target(4))(_sensitivity(7)))))
			(line__70(_architecture 5 0 70 (_assignment (_simple)(_alias((zero_flag)(result_zero_flag)))(_simpleassign BUF)(_target(5))(_sensitivity(10)))))
			(line__71(_architecture 6 0 71 (_assignment (_simple)(_alias((significant_bit_flag)(result_significant_bit_flag)))(_simpleassign BUF)(_target(6))(_sensitivity(11)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extmpfsm_regfile_sort_design.commands.op_code (. commands op_code)))
		(_variable (_external mpfsm_regfile_sort_design.commands.ADD_OP (. commands ADD_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.SUB_OP (. commands SUB_OP)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . Datapath_Behavioural 7 -1
	)
)
I 000063 55 9330          1462476392073 Controller_Behavioural
(_unit VHDL (controller 0 13 (controller_behavioural 0 42 ))
	(_version v98)
	(_time 1462476392074 2016.05.05 22:26:32)
	(_source (\./src/Controller.vhd\))
	(_use (.(commands))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 8f8ada818fd88e98de819dd58889dc89dc898a888d)
	(_entity
		(_time 1462398307162)
		(_use (.(commands))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal rom_address ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{27~downto~0}~12 0 22 (_entity (_in ))))
		(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_write_data_port ~STD_LOGIC_VECTOR{7~downto~0}~122 0 25 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_write_address ~STD_LOGIC_VECTOR{7~downto~0}~124 0 26 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_read_data_port_1 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 27 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_read_data_port_2 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 28 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_read_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 29 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_read_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 30 (_entity (_out ))))
		(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1214 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~1214 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1218 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1218 0 36 (_entity (_in ))))
		(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_type (_internal states 0 43 (_enum1 idle fetch decode read write add sub halt jump_if_zero jump_if_not_sign_bit_set (_to (i 0)(i 9)))))
		(_signal (_internal next_state states 0 56 (_architecture (_uni ))))
		(_signal (_internal current_state states 0 57 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_signal (_internal instruction ~STD_LOGIC_VECTOR{27~downto~0}~13 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal instruction_counter ~STD_LOGIC_VECTOR{7~downto~0}~13 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal operation ~STD_LOGIC_VECTOR{3~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal operand_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal operand_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 62 (_architecture (_uni ))))
		(_signal (_internal result_address ~STD_LOGIC_VECTOR{7~downto~0}~13 0 63 (_architecture (_uni ))))
		(_signal (_internal data_1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 64 (_architecture (_uni ))))
		(_signal (_internal data_2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 65 (_architecture (_uni ))))
		(_signal (_internal data_w ~STD_LOGIC_VECTOR{7~downto~0}~13 0 66 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal DEFAULT_COUNTER_VALUE ~STD_LOGIC_VECTOR{7~downto~0}~132 0 68 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~134 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_constant (_internal DEFAULT_INSTRUCTION_VALUE ~STD_LOGIC_VECTOR{27~downto~0}~134 0 69 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal DEFAULT_OPERATION_VALUE ~STD_LOGIC_VECTOR{3~downto~0}~136 0 70 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal DEFAULT_ADDRESS_VALUE ~STD_LOGIC_VECTOR{7~downto~0}~138 0 71 (_architecture ((_others(i 2))))))
		(_process
			(FSM(_architecture 0 0 74 (_process (_target(22))(_sensitivity(21)(0)(1)))))
			(FSM_COMB(_architecture 1 0 83 (_process (_simple)(_target(21))(_sensitivity(22)(25)(2)))))
			(STOP_PROCESS(_architecture 2 0 126 (_process (_simple)(_target(3))(_sensitivity(22)))))
			(INSTR_COUNTER(_architecture 3 0 138 (_process (_target(24))(_sensitivity(22)(0)(1)(24)(26)(19)(20))(_dssslsensitivity 3))))
			(line__153(_architecture 4 0 153 (_assignment (_simple)(_alias((rom_address)(instruction_counter)))(_target(5))(_sensitivity(24)))))
			(ROM_READ_SET(_architecture 5 0 155 (_process (_simple)(_target(4))(_sensitivity(21)(22)))))
			(ROM_READ(_architecture 6 0 167 (_process (_simple)(_target(23))(_sensitivity(22)(1)(6)))))
			(REGS_CONTROL(_architecture 7 0 180 (_process (_simple)(_target(25)(26)(27)(28))(_sensitivity(21)(23)(1)))))
			(RAM_ADDR_SET(_architecture 8 0 194 (_process (_simple)(_target(9)(12)(13))(_sensitivity(26)(27)(28))(_read(22)))))
			(RAM_MODE_SET(_architecture 9 0 203 (_process (_simple)(_target(7))(_sensitivity(22)))))
			(RAM_DATA_OUT(_architecture 10 0 212 (_process (_target(29)(30))(_sensitivity(22)(10)(11))(_dssslsensitivity 1))))
			(line__220(_architecture 11 0 220 (_assignment (_simple)(_alias((ram_write_data_port)(datapath_result)))(_target(8))(_sensitivity(18)))))
			(line__221(_architecture 12 0 221 (_assignment (_simple)(_alias((datapath_operand_1)(data_1)))(_target(16))(_sensitivity(29)))))
			(line__222(_architecture 13 0 222 (_assignment (_simple)(_alias((datapath_operand_2)(data_2)))(_target(17))(_sensitivity(30)))))
			(line__223(_architecture 14 0 223 (_assignment (_simple)(_alias((datapath_operation_code)(operation)))(_target(15))(_sensitivity(25)))))
			(DATAPATH_SET(_architecture 15 0 225 (_process (_simple)(_target(14))(_sensitivity(22)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extmpfsm_regfile_sort_design.commands.op_code (. commands op_code)))
		(_variable (_external mpfsm_regfile_sort_design.commands.HALT_OP (. commands HALT_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.JZ_OP (. commands JZ_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.JNSB_OP (. commands JNSB_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.ADD_OP (. commands ADD_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.SUB_OP (. commands SUB_OP)))
	)
	(_model . Controller_Behavioural 16 -1
	)
)
I 000052 55 6623          1462476392148 beh_regfile
(_unit VHDL (regfile 0 5 (beh_regfile 0 19 ))
	(_version v98)
	(_time 1462476392149 2016.05.05 22:26:32)
	(_source (\./src/RegFile.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code ddd9898f8c8a8ecbded9c487dfdbd8dadfdbd8dbda)
	(_entity
		(_time 1462398020486)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(REGn
			(_object
				(_generic (_internal INITIAL ~STD_LOGIC_VECTOR~13 0 21 (_entity -1 (_string \"00000000"\))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal data_input ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 23 (_entity (_in ))))
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_port (_internal output_enabled ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~131 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 5 )))))
				(_port (_internal data_output ~STD_LOGIC_VECTOR{INITIAL'range}~131 0 28 (_entity (_out ))))
			)
		)
	)
	(_generate REGi 0 59 (_for ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 )
		(_instantiation REGi 0 60 (_component REGn )
			(_generic
				((INITIAL)(_code 6))
			)
			(_port
				((data_input)(write_data_port))
				((enabled)(write_enabled_flags(_object 2)))
				((init)(init))
				((clk)(write_enabled))
				((output_enabled)(read_enabled_flags(_object 2)))
				((data_output)(read_data_1))
			)
			(_use (_entity . REGn)
				(_generic
					((INITIAL)(_code 7))
				)
				(_port
					((data_input)(data_input))
					((enabled)(enabled))
					((init)(init))
					((clk)(clk))
					((output_enabled)(output_enabled))
					((data_output)(data_output))
				)
			)
		)
		(_instantiation REG 0 69 (_component REGn )
			(_generic
				((INITIAL)(_code 8))
			)
			(_port
				((data_input)(write_data_port))
				((enabled)(write_enabled_flags(_object 2)))
				((init)(init))
				((clk)(write_enabled))
				((output_enabled)(read_enabled_flags(_object 2)))
				((data_output)(read_data_2))
			)
			(_use (_entity . REGn)
				(_generic
					((INITIAL)(_code 9))
				)
				(_port
					((data_input)(data_input))
					((enabled)(enabled))
					((init)(init))
					((clk)(clk))
					((output_enabled)(output_enabled))
					((data_output)(data_output))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 0 59 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG_T ~STD_LOGIC_VECTOR~12 0 6 (_entity (_string \"00000000"\))))
		(_generic (_internal ADDRESS_BIT_SIZE_T ~extSTD.STANDARD.INTEGER 0 7 \2\ (_entity ((i 2)))))
		(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 10 )))))
		(_port (_internal write_data_port ~STD_LOGIC_VECTOR{INITREG_T'range}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal write_address ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~121 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 12 )))))
		(_port (_internal read_data_port_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~121 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 13 )))))
		(_port (_internal read_data_port_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~122 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal read_address_1 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~124 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~126 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_port (_internal read_address_2 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~126 0 15 (_entity (_in ))))
		(_port (_internal write_enabled ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal write_enabled_flags ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal read_enabled_flags ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 17 )))))
		(_signal (_internal read_data_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal read_data_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 0 59 (_scalar (_downto (c 18 )(i 0)))))
		(_process
			(WRITE_ADDRESS_DECODER(_architecture 0 0 37 (_process (_simple)(_target(8))(_sensitivity(2))(_monitor)(_read(8)))))
			(READ_ADDRESS_DECODER(_architecture 1 0 48 (_process (_simple)(_target(9))(_sensitivity(5)(6))(_monitor)(_read(9)))))
			(line__80(_architecture 2 0 80 (_assignment (_simple)(_target(3))(_sensitivity(10)))))
			(line__81(_architecture 3 0 81 (_assignment (_simple)(_target(4))(_sensitivity(11)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . beh_regfile 19 -1
	)
)
I 000059 55 2500          1462476392220 MicroROM_Behaviour
(_unit VHDL (microrom 0 10 (microrom_behaviour 0 18 ))
	(_version v98)
	(_time 1462476392221 2016.05.05 22:26:32)
	(_source (\./src/ROM.vhd\))
	(_use (.(commands))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 1c1e481b464b4b0b1d195a474f1a4a1a481a481a15)
	(_entity
		(_time 1462398307250)
		(_use (.(commands))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_enable ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{27~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ram_address 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal op_code 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal instruction 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_type (_internal ROM_type 0 26 (_array instruction ((_to (i 0)(i 255))))))
		(_constant (_internal ROM ROM_type 0 31 (_architecture (_code 2))))
		(_signal (_internal data instruction 0 36 (_architecture (_uni ))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 1 0 43 (_process (_simple)(_target(2))(_sensitivity(3)(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmpfsm_regfile_sort_design.commands.op_code (. commands op_code)))
		(_variable (_external mpfsm_regfile_sort_design.commands.ADD_OP (. commands ADD_OP)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(50529027 50529027 )
		(33686018 50463234 )
		(33686018 33686018 )
	)
	(_model . MicroROM_Behaviour 3 -1
	)
)
I 000067 55 11797         1462476392306 MicroProcessor_Behavioural
(_unit VHDL (microprocessor 0 8 (microprocessor_behavioural 0 19 ))
	(_version v98)
	(_time 1462476392307 2016.05.05 22:26:32)
	(_source (\./src/MicroProcessor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 797b2d78792e2e6e72783f22287e7b7f2f7f7a7f7c)
	(_entity
		(_time 1462398020553)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(Datapath
			(_object
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal operation_code ~STD_LOGIC_VECTOR{3~downto~0}~13 0 44 (_entity (_in ))))
				(_port (_internal operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 45 (_entity (_in ))))
				(_port (_internal operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 46 (_entity (_in ))))
				(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 47 (_entity (_out ))))
				(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
				(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
			)
		)
		(Controller
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_out ))))
				(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_out ))))
				(_port (_internal rom_address ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 61 (_entity (_out ))))
				(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{27~downto~0}~1322 0 62 (_entity (_in ))))
				(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_out ))))
				(_port (_internal ram_write_data_port ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_entity (_out ))))
				(_port (_internal ram_write_address ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 66 (_entity (_out ))))
				(_port (_internal ram_read_data_port_1 ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 67 (_entity (_in ))))
				(_port (_internal ram_read_data_port_2 ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 68 (_entity (_in ))))
				(_port (_internal ram_read_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~1332 0 69 (_entity (_out ))))
				(_port (_internal ram_read_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~1334 0 70 (_entity (_out ))))
				(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_out ))))
				(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 73 (_entity (_out ))))
				(_port (_internal datapath_operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~1338 0 74 (_entity (_out ))))
				(_port (_internal datapath_operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~1340 0 75 (_entity (_out ))))
				(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1342 0 76 (_entity (_in ))))
				(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
			)
		)
	)
	(_instantiation U_RAM 0 103 (_entity . MRAM)
		(_port
			((read_write)(mp_ram_read_write))
			((clk)(clk))
			((read_address_1)(mp_ram_read_address_1))
			((read_address_2)(mp_ram_read_address_2))
			((write_address)(mp_ram_write_address))
			((read_data_port_1)(mp_ram_read_data_port_1))
			((read_data_port_2)(mp_ram_read_data_port_2))
			((write_data_port)(mp_ram_write_data_port))
		)
	)
	(_instantiation U_ROM 0 114 (_entity . MicroROM)
		(_port
			((read_enable)(mp_rom_read_enable))
			((address)(mp_rom_address))
			((data_output)(mp_rom_data_output))
		)
	)
	(_instantiation U_DATAPATH 0 119 (_component Datapath )
		(_port
			((enabled)(mp_datapath_enabled))
			((operation_code)(mp_datapath_operation_code))
			((operand_1)(mp_datapath_operand_1))
			((operand_2)(mp_datapath_operand_2))
			((result)(mp_datapath_result))
			((zero_flag)(mp_datapath_zero_flag))
			((significant_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . Datapath)
		)
	)
	(_instantiation U_CONTROLLER 0 128 (_component Controller )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
			((rom_enabled)(mp_rom_read_enable))
			((rom_address)(mp_rom_address))
			((rom_data_output)(mp_rom_data_output))
			((ram_read_write)(mp_ram_read_write))
			((ram_write_data_port)(mp_ram_write_data_port))
			((ram_write_address)(mp_ram_write_address))
			((ram_read_data_port_1)(mp_ram_read_data_port_1))
			((ram_read_data_port_2)(mp_ram_read_data_port_2))
			((ram_read_address_1)(mp_ram_read_address_1))
			((ram_read_address_2)(mp_ram_read_address_2))
			((datapath_enabled)(mp_datapath_enabled))
			((datapath_operation_code)(mp_datapath_operation_code))
			((datapath_operand_1)(mp_datapath_operand_1))
			((datapath_operand_2)(mp_datapath_operand_2))
			((datapath_result)(mp_datapath_result))
			((datapath_zero_flag)(mp_datapath_zero_flag))
			((datapath_significant_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . Controller)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG_T ~STD_LOGIC_VECTOR~12 0 9 (_entity (_string \"00000000"\))))
		(_generic (_internal ADDRESS_BIT_SIZE_T ~extSTD.STANDARD.INTEGER 0 10 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~1322 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1332 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1334 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1338 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1340 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1342 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_read_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 83 (_architecture (_uni ))))
		(_signal (_internal mp_ram_read_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 84 (_architecture (_uni ))))
		(_signal (_internal mp_ram_write_address ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 85 (_architecture (_uni ))))
		(_signal (_internal mp_ram_read_data_port_1 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 86 (_architecture (_uni ))))
		(_signal (_internal mp_ram_read_data_port_2 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 87 (_architecture (_uni ))))
		(_signal (_internal mp_ram_write_data_port ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 88 (_architecture (_uni ))))
		(_signal (_internal mp_rom_read_enable ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal mp_rom_address ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 91 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~1346 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_signal (_internal mp_rom_data_output ~STD_LOGIC_VECTOR{27~downto~0}~1346 0 92 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal mp_datapath_operation_code ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 95 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 96 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 97 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 98 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 99 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000056 55 2133          1462476392342 TB_ARCHITECTURE
(_unit VHDL (microprocessor_tb 0 7 (tb_architecture 0 10 ))
	(_version v98)
	(_time 1462476392343 2016.05.05 22:26:32)
	(_source (\./src/TestBench/microprocessor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 999bcd9699cece8e989bdfc2c89e9b9fcf9f9a9f9c)
	(_entity
		(_time 1462398020559)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MicroProcessor
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component MicroProcessor )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
		)
		(_use (_entity . MicroProcessor)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_constant (_internal CLK_PERIOD ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_P(_architecture 0 0 35 (_process (_wait_for)(_target(0)))))
			(MAIN_P(_architecture 1 0 43 (_process (_wait_for)(_target(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000056 55 5439          1462476392404 TB_ARCHITECTURE
(_unit VHDL (regfile_tb 0 7 (tb_architecture 0 14 ))
	(_version v98)
	(_time 1462476392405 2016.05.05 22:26:32)
	(_source (\./src/TestBench/regfile_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code d7d4d585d58084c1d4d2ce8dd5d1d2d281d0d3d1d5)
	(_entity
		(_time 1462398020584)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	)
	(_component
		(REGFile
			(_object
				(_generic (_internal INITREG_T ~STD_LOGIC_VECTOR~13 0 18 (_entity -1 (_string \"00000000"\))))
				(_generic (_internal ADDRESS_BIT_SIZE_T ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 1 )))))
				(_port (_internal write_data_port ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 22 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal write_address ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 23 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~131 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
				(_port (_internal read_data_port_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~131 0 24 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~132 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal read_data_port_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~132 0 25 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal read_address_1 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~134 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~136 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal read_address_2 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~136 0 27 (_entity (_in ))))
				(_port (_internal write_enabled ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 47 (_component REGFile )
		(_generic
			((INITREG_T)(_code 7))
			((ADDRESS_BIT_SIZE_T)(_code 8))
		)
		(_port
			((init)(init))
			((write_data_port)(write_data_port))
			((write_address)(write_address))
			((read_data_port_1)(read_data_port_1))
			((read_data_port_2)(read_data_port_2))
			((read_address_1)(read_address_1))
			((read_address_2)(read_address_2))
			((write_enabled)(write_enabled))
		)
		(_use (_entity . REGFile)
			(_generic
				((INITREG_T)(_code 9))
				((ADDRESS_BIT_SIZE_T)(_code 10))
			)
			(_port
				((init)(init))
				((write_data_port)(write_data_port))
				((write_address)(write_address))
				((read_data_port_1)(read_data_port_1))
				((read_data_port_2)(read_data_port_2))
				((read_address_1)(read_address_1))
				((read_address_2)(read_address_2))
				((write_enabled)(write_enabled))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG_T ~STD_LOGIC_VECTOR~12 0 10 (_entity (_string \"00000000"\))))
		(_generic (_internal ADDRESS_BIT_SIZE_T ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_signal (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~137 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 11 )))))
		(_signal (_internal write_data_port ~STD_LOGIC_VECTOR{INITREG_T'range}~137 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~139 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_signal (_internal write_address ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~139 0 34 (_architecture (_uni ))))
		(_signal (_internal read_address_1 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~139 0 35 (_architecture (_uni ))))
		(_signal (_internal read_address_2 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~139 0 36 (_architecture (_uni ))))
		(_signal (_internal write_enabled ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal read_data_port_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~137 0 39 (_architecture (_uni ))))
		(_signal (_internal read_data_port_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~137 0 40 (_architecture (_uni ))))
		(_process
			(MAIN(_architecture 0 0 64 (_process (_wait_for)(_target(0)(1)(2)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 50529026 )
		(33686018 33751554 )
	)
	(_model . TB_ARCHITECTURE 13 -1
	)
)
I 000040 55 740 0 testbench_for_regfile
(_configuration VHDL (testbench_for_regfile 0 86 (regfile_tb))
	(_version v98)
	(_time 1462476392414 2016.05.05 22:26:32)
	(_source (\./src/TestBench/regfile_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code e7e4e3b4e5b1b0f0e3e6f5bdb3e1b2e1e4e1efe2b1)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . REGFile beh_regfile
				(_port
					((init)(init))
					((write_data_port)(write_data_port))
					((write_address)(write_address))
					((read_data_port_1)(read_data_port_1))
					((read_data_port_2)(read_data_port_2))
					((read_address_1)(read_address_1))
					((read_address_2)(read_address_2))
					((write_enabled)(write_enabled))
				)
			)
		)
	)
)
I 000049 55 2032          1462484005248 beh_regn
(_unit VHDL (regn 0 4 (beh_regn 0 16 ))
	(_version v98)
	(_time 1462484005291 2016.05.06 00:33:25)
	(_source (\./src/Reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b2b3e1e6b5e5e1a4e6e0a0e8e6b4b5b4e7b5b0b4b7)
	(_entity
		(_time 1462398020328)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITIAL ~STD_LOGIC_VECTOR~12 0 5 (_entity (_string \"00000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 2 )))))
		(_port (_internal data_input ~STD_LOGIC_VECTOR{INITIAL'range}~12 0 8 (_entity (_in ))))
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal output_enabled ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~121 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{INITIAL'range}~121 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 17 (_architecture (_uni ))))
		(_process
			(MAIN(_architecture 0 0 19 (_process (_simple)(_target(6))(_sensitivity(0)(1)(2)(3)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . beh_regn 5 -1
	)
)
I 000048 55 4206          1462484005456 Beh_GPR
(_unit VHDL (mram 0 5 (beh_gpr 0 18 ))
	(_version v98)
	(_time 1462484005457 2016.05.06 00:33:25)
	(_source (\./src/MRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 4e4e484d19191b581f4b0a151d484f481a481a494c)
	(_entity
		(_time 1462398020376)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_write ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal read_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal read_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal write_address ~STD_LOGIC_VECTOR{7~downto~0}~124 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal read_data_port_1 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal read_data_port_2 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal write_data_port ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 21 (_entity (_in ))))
		(_type (_internal byte 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal RAM_t 0 20 (_array byte ((_to (i 0)(i 64))))))
		(_signal (_internal RAM RAM_t 0 25 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_signal (_internal data_win byte 0 47 (_architecture (_uni ))))
		(_signal (_internal data_1out byte 0 48 (_architecture (_uni ))))
		(_signal (_internal data_2out byte 0 49 (_architecture (_uni ))))
		(_process
			(line__51(_architecture 0 0 51 (_assignment (_simple)(_alias((data_win)(write_data_port)))(_target(9))(_sensitivity(7)))))
			(WRITE(_architecture 1 0 53 (_process (_target(8))(_sensitivity(1)(0)(4)(9))(_dssslsensitivity 1)(_monitor))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_target(10))(_sensitivity(2)(8))(_monitor))))
			(line__63(_architecture 3 0 63 (_assignment (_simple)(_target(11))(_sensitivity(3)(8))(_monitor))))
			(READ(_architecture 4 0 65 (_process (_target(5)(6))(_sensitivity(1)(0)(10)(11))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_static
		(67372036 67372036 )
		(67372036 67372036 )
	)
	(_model . Beh_GPR 5 -1
	)
)
V 000028 55 1115 0 commands
(_unit VHDL (commands 0 8 )
	(_version v98)
	(_time 1462484005603 2016.05.06 00:33:25)
	(_source (\./src/Commands.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code eaeabbb9edbdeafcbfeffbb0eeeceeede9ece9ecbc)
	(_object
		(_type (_internal op_code 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal MOV_FROM_IND op_code 0 11 (_entity (_string \"0000"\))))
		(_constant (_internal MOV_TO_IND op_code 0 12 (_entity (_string \"0001"\))))
		(_constant (_internal ADD_OP op_code 0 13 (_entity (_string \"0010"\))))
		(_constant (_internal SUB_OP op_code 0 14 (_entity (_string \"0011"\))))
		(_constant (_internal HALT_OP op_code 0 15 (_entity (_string \"0100"\))))
		(_constant (_internal JZ_OP op_code 0 16 (_entity (_string \"0101"\))))
		(_constant (_internal JNSB_OP op_code 0 17 (_entity (_string \"0110"\))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000061 55 4388          1462484005634 Datapath_Behavioural
(_unit VHDL (datapath 0 10 (datapath_behavioural 0 22 ))
	(_version v98)
	(_time 1462484005635 2016.05.06 00:33:25)
	(_source (\./src/Datapath.vhd\))
	(_use (.(commands))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 0a0a5d0c5a5c5a1c0f5f1a505a0d0e0c020c0e0c0b)
	(_entity
		(_time 1462484005631)
		(_use (.(commands))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal operation_code ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~124 0 16 (_entity (_out ))))
		(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal op_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_architecture (_uni ))))
		(_signal (_internal add_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal sub_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal mov_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal result_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal result_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(line__34(_architecture 0 0 34 (_assignment (_simple)(_target(8))(_sensitivity(2)(3))(_monitor))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(9))(_sensitivity(2)(3))(_monitor))))
			(line__41(_architecture 2 0 41 (_assignment (_simple)(_alias((mov_result)(operand_1)))(_target(10))(_sensitivity(2)))))
			(ALU_REG(_architecture 3 0 45 (_process (_target(7))(_sensitivity(0)(1)(2)(3)(8)(9)(10))(_dssslsensitivity 6))))
			(FLAGS_PROCESS(_architecture 4 0 57 (_process (_simple)(_target(11)(12))(_sensitivity(7)))))
			(line__72(_architecture 5 0 72 (_assignment (_simple)(_alias((result)(op_result)))(_target(4))(_sensitivity(7)))))
			(line__73(_architecture 6 0 73 (_assignment (_simple)(_alias((zero_flag)(result_zero_flag)))(_simpleassign BUF)(_target(5))(_sensitivity(11)))))
			(line__74(_architecture 7 0 74 (_assignment (_simple)(_alias((significant_bit_flag)(result_significant_bit_flag)))(_simpleassign BUF)(_target(6))(_sensitivity(12)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extmpfsm_regfile_sort_design.commands.op_code (. commands op_code)))
		(_variable (_external mpfsm_regfile_sort_design.commands.ADD_OP (. commands ADD_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.SUB_OP (. commands SUB_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.MOV_FROM_IND (. commands MOV_FROM_IND)))
		(_variable (_external mpfsm_regfile_sort_design.commands.MOV_TO_IND (. commands MOV_TO_IND)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . Datapath_Behavioural 8 -1
	)
)
I 000052 55 6623          1462484005751 beh_regfile
(_unit VHDL (regfile 0 5 (beh_regfile 0 19 ))
	(_version v98)
	(_time 1462484005752 2016.05.06 00:33:25)
	(_source (\./src/RegFile.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 8786d68985d0d49184839edd858182808581828180)
	(_entity
		(_time 1462398020486)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(REGn
			(_object
				(_generic (_internal INITIAL ~STD_LOGIC_VECTOR~13 0 21 (_entity -1 (_string \"00000000"\))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal data_input ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 23 (_entity (_in ))))
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_port (_internal output_enabled ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~131 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 5 )))))
				(_port (_internal data_output ~STD_LOGIC_VECTOR{INITIAL'range}~131 0 28 (_entity (_out ))))
			)
		)
	)
	(_generate REGi 0 59 (_for ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 )
		(_instantiation REGi 0 60 (_component REGn )
			(_generic
				((INITIAL)(_code 6))
			)
			(_port
				((data_input)(write_data_port))
				((enabled)(write_enabled_flags(_object 2)))
				((init)(init))
				((clk)(write_enabled))
				((output_enabled)(read_enabled_flags(_object 2)))
				((data_output)(read_data_1))
			)
			(_use (_entity . REGn)
				(_generic
					((INITIAL)(_code 7))
				)
				(_port
					((data_input)(data_input))
					((enabled)(enabled))
					((init)(init))
					((clk)(clk))
					((output_enabled)(output_enabled))
					((data_output)(data_output))
				)
			)
		)
		(_instantiation REG 0 69 (_component REGn )
			(_generic
				((INITIAL)(_code 8))
			)
			(_port
				((data_input)(write_data_port))
				((enabled)(write_enabled_flags(_object 2)))
				((init)(init))
				((clk)(write_enabled))
				((output_enabled)(read_enabled_flags(_object 2)))
				((data_output)(read_data_2))
			)
			(_use (_entity . REGn)
				(_generic
					((INITIAL)(_code 9))
				)
				(_port
					((data_input)(data_input))
					((enabled)(enabled))
					((init)(init))
					((clk)(clk))
					((output_enabled)(output_enabled))
					((data_output)(data_output))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 0 59 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG_T ~STD_LOGIC_VECTOR~12 0 6 (_entity (_string \"00000000"\))))
		(_generic (_internal ADDRESS_BIT_SIZE_T ~extSTD.STANDARD.INTEGER 0 7 \2\ (_entity ((i 2)))))
		(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 10 )))))
		(_port (_internal write_data_port ~STD_LOGIC_VECTOR{INITREG_T'range}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal write_address ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~121 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 12 )))))
		(_port (_internal read_data_port_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~121 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 13 )))))
		(_port (_internal read_data_port_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~122 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal read_address_1 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~124 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~126 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_port (_internal read_address_2 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~126 0 15 (_entity (_in ))))
		(_port (_internal write_enabled ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal write_enabled_flags ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal read_enabled_flags ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 17 )))))
		(_signal (_internal read_data_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal read_data_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 0 59 (_scalar (_downto (c 18 )(i 0)))))
		(_process
			(WRITE_ADDRESS_DECODER(_architecture 0 0 37 (_process (_simple)(_target(8))(_sensitivity(2))(_monitor)(_read(8)))))
			(READ_ADDRESS_DECODER(_architecture 1 0 48 (_process (_simple)(_target(9))(_sensitivity(5)(6))(_monitor)(_read(9)))))
			(line__80(_architecture 2 0 80 (_assignment (_simple)(_target(3))(_sensitivity(10)))))
			(line__81(_architecture 3 0 81 (_assignment (_simple)(_target(4))(_sensitivity(11)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . beh_regfile 19 -1
	)
)
I 000059 55 2500          1462484005845 MicroROM_Behaviour
(_unit VHDL (microrom 0 10 (microrom_behaviour 0 18 ))
	(_version v98)
	(_time 1462484005846 2016.05.06 00:33:25)
	(_source (\./src/ROM.vhd\))
	(_use (.(commands))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code d5d5d287d98282c2d4d0938e86d383d381d381d3dc)
	(_entity
		(_time 1462484005840)
		(_use (.(commands))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_enable ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{27~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ram_address 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal op_code 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal instruction 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_type (_internal ROM_type 0 26 (_array instruction ((_to (i 0)(i 255))))))
		(_constant (_internal ROM ROM_type 0 31 (_architecture (_code 2))))
		(_signal (_internal data instruction 0 36 (_architecture (_uni ))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 1 0 43 (_process (_simple)(_target(2))(_sensitivity(3)(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmpfsm_regfile_sort_design.commands.op_code (. commands op_code)))
		(_variable (_external mpfsm_regfile_sort_design.commands.ADD_OP (. commands ADD_OP)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(50529027 50529027 )
		(33686018 50463234 )
		(33686018 33686018 )
	)
	(_model . MicroROM_Behaviour 3 -1
	)
)
I 000067 55 11414         1462484005933 MicroProcessor_Behavioural
(_unit VHDL (microprocessor 0 8 (microprocessor_behavioural 0 17 ))
	(_version v98)
	(_time 1462484005934 2016.05.06 00:33:25)
	(_source (\./src/MicroProcessor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 323232373965652539317469633530346434313437)
	(_entity
		(_time 1462484005925)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(Datapath
			(_object
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal operation_code ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42 (_entity (_in ))))
				(_port (_internal operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 43 (_entity (_in ))))
				(_port (_internal operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 44 (_entity (_in ))))
				(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 45 (_entity (_out ))))
				(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
				(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
			)
		)
		(Controller
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
				(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_out ))))
				(_port (_internal rom_address ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 59 (_entity (_out ))))
				(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{27~downto~0}~1322 0 60 (_entity (_in ))))
				(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
				(_port (_internal ram_write_data_port ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 63 (_entity (_out ))))
				(_port (_internal ram_write_address ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 64 (_entity (_out ))))
				(_port (_internal ram_read_data_port_1 ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 65 (_entity (_in ))))
				(_port (_internal ram_read_data_port_2 ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 66 (_entity (_in ))))
				(_port (_internal ram_read_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~1332 0 67 (_entity (_out ))))
				(_port (_internal ram_read_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~1334 0 68 (_entity (_out ))))
				(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 71 (_entity (_out ))))
				(_port (_internal datapath_operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~1338 0 72 (_entity (_out ))))
				(_port (_internal datapath_operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~1340 0 73 (_entity (_out ))))
				(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1342 0 74 (_entity (_in ))))
				(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
			)
		)
	)
	(_instantiation U_RAM 0 101 (_entity . MRAM)
		(_port
			((read_write)(mp_ram_read_write))
			((clk)(clk))
			((read_address_1)(mp_ram_read_address_1))
			((read_address_2)(mp_ram_read_address_2))
			((write_address)(mp_ram_write_address))
			((read_data_port_1)(mp_ram_read_data_port_1))
			((read_data_port_2)(mp_ram_read_data_port_2))
			((write_data_port)(mp_ram_write_data_port))
		)
	)
	(_instantiation U_ROM 0 112 (_entity . MicroROM)
		(_port
			((read_enable)(mp_rom_read_enable))
			((address)(mp_rom_address))
			((data_output)(mp_rom_data_output))
		)
	)
	(_instantiation U_DATAPATH 0 117 (_component Datapath )
		(_port
			((enabled)(mp_datapath_enabled))
			((operation_code)(mp_datapath_operation_code))
			((operand_1)(mp_datapath_operand_1))
			((operand_2)(mp_datapath_operand_2))
			((result)(mp_datapath_result))
			((zero_flag)(mp_datapath_zero_flag))
			((significant_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . Datapath)
		)
	)
	(_instantiation U_CONTROLLER 0 126 (_component Controller )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
			((rom_enabled)(mp_rom_read_enable))
			((rom_address)(mp_rom_address))
			((rom_data_output)(mp_rom_data_output))
			((ram_read_write)(mp_ram_read_write))
			((ram_write_data_port)(mp_ram_write_data_port))
			((ram_write_address)(mp_ram_write_address))
			((ram_read_data_port_1)(mp_ram_read_data_port_1))
			((ram_read_data_port_2)(mp_ram_read_data_port_2))
			((ram_read_address_1)(mp_ram_read_address_1))
			((ram_read_address_2)(mp_ram_read_address_2))
			((datapath_enabled)(mp_datapath_enabled))
			((datapath_operation_code)(mp_datapath_operation_code))
			((datapath_operand_1)(mp_datapath_operand_1))
			((datapath_operand_2)(mp_datapath_operand_2))
			((datapath_result)(mp_datapath_result))
			((datapath_zero_flag)(mp_datapath_zero_flag))
			((datapath_significant_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . Controller)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~1322 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1332 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1334 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1338 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1340 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1342 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_read_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 81 (_architecture (_uni ))))
		(_signal (_internal mp_ram_read_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 82 (_architecture (_uni ))))
		(_signal (_internal mp_ram_write_address ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 83 (_architecture (_uni ))))
		(_signal (_internal mp_ram_read_data_port_1 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 84 (_architecture (_uni ))))
		(_signal (_internal mp_ram_read_data_port_2 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 85 (_architecture (_uni ))))
		(_signal (_internal mp_ram_write_data_port ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 86 (_architecture (_uni ))))
		(_signal (_internal mp_rom_read_enable ~extieee.std_logic_1164.STD_LOGIC 0 88 (_architecture (_uni ))))
		(_signal (_internal mp_rom_address ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 89 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~1346 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_signal (_internal mp_rom_data_output ~STD_LOGIC_VECTOR{27~downto~0}~1346 0 90 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal mp_datapath_operation_code ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 93 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 94 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 95 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 96 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 98 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000056 55 2133          1462484005967 TB_ARCHITECTURE
(_unit VHDL (microprocessor_tb 0 7 (tb_architecture 0 10 ))
	(_version v98)
	(_time 1462484005968 2016.05.06 00:33:25)
	(_source (\./src/TestBench/microprocessor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 525252515905054553501409035550540454515457)
	(_entity
		(_time 1462398020559)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MicroProcessor
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component MicroProcessor )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
		)
		(_use (_entity . MicroProcessor)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_constant (_internal CLK_PERIOD ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_P(_architecture 0 0 35 (_process (_wait_for)(_target(0)))))
			(MAIN_P(_architecture 1 0 43 (_process (_wait_for)(_target(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000056 55 5439          1462484006040 TB_ARCHITECTURE
(_unit VHDL (regfile_tb 0 7 (tb_architecture 0 14 ))
	(_version v98)
	(_time 1462484006041 2016.05.06 00:33:26)
	(_source (\./src/TestBench/regfile_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code a0a1f6f7a5f7f3b6a3a5b9faa2a6a5a5f6a7a4a6a2)
	(_entity
		(_time 1462398020584)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	)
	(_component
		(REGFile
			(_object
				(_generic (_internal INITREG_T ~STD_LOGIC_VECTOR~13 0 18 (_entity -1 (_string \"00000000"\))))
				(_generic (_internal ADDRESS_BIT_SIZE_T ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 1 )))))
				(_port (_internal write_data_port ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 22 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal write_address ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 23 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~131 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
				(_port (_internal read_data_port_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~131 0 24 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~132 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal read_data_port_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~132 0 25 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal read_address_1 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~134 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~136 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal read_address_2 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~136 0 27 (_entity (_in ))))
				(_port (_internal write_enabled ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 47 (_component REGFile )
		(_generic
			((INITREG_T)(_code 7))
			((ADDRESS_BIT_SIZE_T)(_code 8))
		)
		(_port
			((init)(init))
			((write_data_port)(write_data_port))
			((write_address)(write_address))
			((read_data_port_1)(read_data_port_1))
			((read_data_port_2)(read_data_port_2))
			((read_address_1)(read_address_1))
			((read_address_2)(read_address_2))
			((write_enabled)(write_enabled))
		)
		(_use (_entity . REGFile)
			(_generic
				((INITREG_T)(_code 9))
				((ADDRESS_BIT_SIZE_T)(_code 10))
			)
			(_port
				((init)(init))
				((write_data_port)(write_data_port))
				((write_address)(write_address))
				((read_data_port_1)(read_data_port_1))
				((read_data_port_2)(read_data_port_2))
				((read_address_1)(read_address_1))
				((read_address_2)(read_address_2))
				((write_enabled)(write_enabled))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG_T ~STD_LOGIC_VECTOR~12 0 10 (_entity (_string \"00000000"\))))
		(_generic (_internal ADDRESS_BIT_SIZE_T ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_signal (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~137 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 11 )))))
		(_signal (_internal write_data_port ~STD_LOGIC_VECTOR{INITREG_T'range}~137 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~139 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_signal (_internal write_address ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~139 0 34 (_architecture (_uni ))))
		(_signal (_internal read_address_1 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~139 0 35 (_architecture (_uni ))))
		(_signal (_internal read_address_2 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~139 0 36 (_architecture (_uni ))))
		(_signal (_internal write_enabled ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal read_data_port_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~137 0 39 (_architecture (_uni ))))
		(_signal (_internal read_data_port_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~137 0 40 (_architecture (_uni ))))
		(_process
			(MAIN(_architecture 0 0 64 (_process (_wait_for)(_target(0)(1)(2)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 50529026 )
		(33686018 33751554 )
	)
	(_model . TB_ARCHITECTURE 13 -1
	)
)
I 000040 55 740 0 testbench_for_regfile
(_configuration VHDL (testbench_for_regfile 0 86 (regfile_tb))
	(_version v98)
	(_time 1462484006075 2016.05.06 00:33:26)
	(_source (\./src/TestBench/regfile_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code bfbeefebece9e8a8bbbeade5ebb9eab9bcb9b7bae9)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . REGFile beh_regfile
				(_port
					((init)(init))
					((write_data_port)(write_data_port))
					((write_address)(write_address))
					((read_data_port_1)(read_data_port_1))
					((read_data_port_2)(read_data_port_2))
					((read_address_1)(read_address_1))
					((read_address_2)(read_address_2))
					((write_enabled)(write_enabled))
				)
			)
		)
	)
)
I 000049 55 2032          1462484060803 beh_regn
(_unit VHDL (regn 0 4 (beh_regn 0 16 ))
	(_version v98)
	(_time 1462484060804 2016.05.06 00:34:20)
	(_source (\./src/Reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8d8e8c83dcdade9bd9df9fd7d98b8a8bd88a8f8b88)
	(_entity
		(_time 1462398020328)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITIAL ~STD_LOGIC_VECTOR~12 0 5 (_entity (_string \"00000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 2 )))))
		(_port (_internal data_input ~STD_LOGIC_VECTOR{INITIAL'range}~12 0 8 (_entity (_in ))))
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal output_enabled ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~121 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{INITIAL'range}~121 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 17 (_architecture (_uni ))))
		(_process
			(MAIN(_architecture 0 0 19 (_process (_simple)(_target(6))(_sensitivity(0)(1)(2)(3)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . beh_regn 5 -1
	)
)
I 000048 55 4206          1462484060861 Beh_GPR
(_unit VHDL (mram 0 5 (beh_gpr 0 18 ))
	(_version v98)
	(_time 1462484060862 2016.05.06 00:34:20)
	(_source (\./src/MRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code bcbeebe9edebe9aaedb9f8e7efbabdbae8bae8bbbe)
	(_entity
		(_time 1462398020376)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_write ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal read_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal read_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal write_address ~STD_LOGIC_VECTOR{7~downto~0}~124 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal read_data_port_1 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal read_data_port_2 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal write_data_port ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 21 (_entity (_in ))))
		(_type (_internal byte 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal RAM_t 0 20 (_array byte ((_to (i 0)(i 64))))))
		(_signal (_internal RAM RAM_t 0 25 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_signal (_internal data_win byte 0 47 (_architecture (_uni ))))
		(_signal (_internal data_1out byte 0 48 (_architecture (_uni ))))
		(_signal (_internal data_2out byte 0 49 (_architecture (_uni ))))
		(_process
			(line__51(_architecture 0 0 51 (_assignment (_simple)(_alias((data_win)(write_data_port)))(_target(9))(_sensitivity(7)))))
			(WRITE(_architecture 1 0 53 (_process (_target(8))(_sensitivity(1)(9)(0)(4))(_dssslsensitivity 1)(_monitor))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_target(10))(_sensitivity(8)(2))(_monitor))))
			(line__63(_architecture 3 0 63 (_assignment (_simple)(_target(11))(_sensitivity(8)(3))(_monitor))))
			(READ(_architecture 4 0 65 (_process (_target(5)(6))(_sensitivity(1)(10)(11)(0))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_static
		(67372036 67372036 )
		(67372036 67372036 )
	)
	(_model . Beh_GPR 5 -1
	)
)
I 000061 55 4388          1462484060906 Datapath_Behavioural
(_unit VHDL (datapath 0 10 (datapath_behavioural 0 22 ))
	(_version v98)
	(_time 1462484060907 2016.05.06 00:34:20)
	(_source (\./src/Datapath.vhd\))
	(_use (.(commands))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code ebe9ecb8b8bdbbfdeebefbb1bbecefede3edefedea)
	(_entity
		(_time 1462484005631)
		(_use (.(commands))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal operation_code ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~124 0 16 (_entity (_out ))))
		(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal op_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_architecture (_uni ))))
		(_signal (_internal add_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal sub_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal mov_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal result_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal result_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(line__34(_architecture 0 0 34 (_assignment (_simple)(_target(8))(_sensitivity(2)(3))(_monitor))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(9))(_sensitivity(2)(3))(_monitor))))
			(line__41(_architecture 2 0 41 (_assignment (_simple)(_alias((mov_result)(operand_1)))(_target(10))(_sensitivity(2)))))
			(ALU_REG(_architecture 3 0 45 (_process (_target(7))(_sensitivity(0)(1)(2)(3)(8)(9)(10))(_dssslsensitivity 6))))
			(FLAGS_PROCESS(_architecture 4 0 57 (_process (_simple)(_target(11)(12))(_sensitivity(7)))))
			(line__72(_architecture 5 0 72 (_assignment (_simple)(_alias((result)(op_result)))(_target(4))(_sensitivity(7)))))
			(line__73(_architecture 6 0 73 (_assignment (_simple)(_alias((zero_flag)(result_zero_flag)))(_simpleassign BUF)(_target(5))(_sensitivity(11)))))
			(line__74(_architecture 7 0 74 (_assignment (_simple)(_alias((significant_bit_flag)(result_significant_bit_flag)))(_simpleassign BUF)(_target(6))(_sensitivity(12)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extmpfsm_regfile_sort_design.commands.op_code (. commands op_code)))
		(_variable (_external mpfsm_regfile_sort_design.commands.ADD_OP (. commands ADD_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.SUB_OP (. commands SUB_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.MOV_FROM_IND (. commands MOV_FROM_IND)))
		(_variable (_external mpfsm_regfile_sort_design.commands.MOV_TO_IND (. commands MOV_TO_IND)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . Datapath_Behavioural 8 -1
	)
)
I 000063 55 9634          1462484060939 Controller_Behavioural
(_unit VHDL (controller 0 13 (controller_behavioural 0 42 ))
	(_version v98)
	(_time 1462484060940 2016.05.06 00:34:20)
	(_source (\./src/Controller.vhd\))
	(_use (.(commands))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 1a181d1d1d4d1b0d1e1c18185c40181c491c1f1d181c19)
	(_entity
		(_time 1462484005713)
		(_use (.(commands))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal rom_address ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{27~downto~0}~12 0 22 (_entity (_in ))))
		(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_write_data_port ~STD_LOGIC_VECTOR{7~downto~0}~122 0 25 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_write_address ~STD_LOGIC_VECTOR{7~downto~0}~124 0 26 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_read_data_port_1 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 27 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_read_data_port_2 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 28 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_read_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 29 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_read_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 30 (_entity (_out ))))
		(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1214 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~1214 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1218 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1218 0 36 (_entity (_in ))))
		(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_type (_internal states 0 43 (_enum1 idle fetch decode read write add sub halt jump_if_zero jump_if_not_sign_bit_set mov_accept_write mov_to_read_addr mov_to_indirect mov_from_read_addr mov_from_indirect (_to (i 0)(i 14)))))
		(_signal (_internal next_state states 0 61 (_architecture (_uni ))))
		(_signal (_internal current_state states 0 62 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_signal (_internal instruction ~STD_LOGIC_VECTOR{27~downto~0}~13 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal instruction_counter ~STD_LOGIC_VECTOR{7~downto~0}~13 0 64 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal operation ~STD_LOGIC_VECTOR{3~downto~0}~13 0 65 (_architecture (_uni ))))
		(_signal (_internal operand_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 66 (_architecture (_uni ))))
		(_signal (_internal operand_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 67 (_architecture (_uni ))))
		(_signal (_internal result_address ~STD_LOGIC_VECTOR{7~downto~0}~13 0 68 (_architecture (_uni ))))
		(_signal (_internal data_1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 69 (_architecture (_uni ))))
		(_signal (_internal data_2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 70 (_architecture (_uni ))))
		(_signal (_internal data_w ~STD_LOGIC_VECTOR{7~downto~0}~13 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal DEFAULT_COUNTER_VALUE ~STD_LOGIC_VECTOR{7~downto~0}~132 0 73 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~134 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_constant (_internal DEFAULT_INSTRUCTION_VALUE ~STD_LOGIC_VECTOR{27~downto~0}~134 0 74 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal DEFAULT_OPERATION_VALUE ~STD_LOGIC_VECTOR{3~downto~0}~136 0 75 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal DEFAULT_ADDRESS_VALUE ~STD_LOGIC_VECTOR{7~downto~0}~138 0 76 (_architecture ((_others(i 2))))))
		(_process
			(FSM(_architecture 0 0 79 (_process (_target(22))(_sensitivity(21)(0)(1)))))
			(FSM_COMB(_architecture 1 0 92 (_process (_simple)(_target(21))(_sensitivity(22)(25)(2)))))
			(STOP_PROCESS(_architecture 2 0 145 (_process (_simple)(_target(3))(_sensitivity(22)))))
			(INSTR_COUNTER(_architecture 3 0 157 (_process (_target(24))(_sensitivity(22)(0)(1)(24)(26)(19)(20))(_dssslsensitivity 3))))
			(line__172(_architecture 4 0 172 (_assignment (_simple)(_alias((rom_address)(instruction_counter)))(_target(5))(_sensitivity(24)))))
			(ROM_READ_SET(_architecture 5 0 174 (_process (_simple)(_target(4))(_sensitivity(21)(22)))))
			(ROM_READ(_architecture 6 0 186 (_process (_simple)(_target(23))(_sensitivity(22)(1)(6)))))
			(REGS_CONTROL(_architecture 7 0 199 (_process (_simple)(_target(25)(26)(27)(28))(_sensitivity(21)(23)(1))(_read(27)(29)(30)))))
			(RAM_ADDR_SET(_architecture 8 0 219 (_process (_simple)(_target(9)(12)(13))(_sensitivity(26)(27)(28))(_read(22)))))
			(RAM_MODE_SET(_architecture 9 0 228 (_process (_simple)(_target(7))(_sensitivity(22)))))
			(RAM_DATA_OUT(_architecture 10 0 237 (_process (_simple)(_target(29)(30))(_sensitivity(22))(_read(10)(11)))))
			(line__247(_architecture 11 0 247 (_assignment (_simple)(_alias((ram_write_data_port)(datapath_result)))(_target(8))(_sensitivity(18)))))
			(line__248(_architecture 12 0 248 (_assignment (_simple)(_alias((datapath_operand_1)(data_1)))(_target(16))(_sensitivity(29)))))
			(line__249(_architecture 13 0 249 (_assignment (_simple)(_alias((datapath_operand_2)(data_2)))(_target(17))(_sensitivity(30)))))
			(line__250(_architecture 14 0 250 (_assignment (_simple)(_alias((datapath_operation_code)(operation)))(_target(15))(_sensitivity(25)))))
			(DATAPATH_SET(_architecture 15 0 252 (_process (_simple)(_target(14))(_sensitivity(22)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extmpfsm_regfile_sort_design.commands.op_code (. commands op_code)))
		(_variable (_external mpfsm_regfile_sort_design.commands.HALT_OP (. commands HALT_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.JZ_OP (. commands JZ_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.JNSB_OP (. commands JNSB_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.ADD_OP (. commands ADD_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.SUB_OP (. commands SUB_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.MOV_FROM_IND (. commands MOV_FROM_IND)))
		(_variable (_external mpfsm_regfile_sort_design.commands.MOV_TO_IND (. commands MOV_TO_IND)))
	)
	(_model . Controller_Behavioural 16 -1
	)
)
I 000052 55 6623          1462484060985 beh_regfile
(_unit VHDL (regfile 0 5 (beh_regfile 0 19 ))
	(_version v98)
	(_time 1462484060986 2016.05.06 00:34:20)
	(_source (\./src/RegFile.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 393a3f3c356e6a2f3a3d20633b3f3c3e3b3f3c3f3e)
	(_entity
		(_time 1462398020486)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(REGn
			(_object
				(_generic (_internal INITIAL ~STD_LOGIC_VECTOR~13 0 21 (_entity -1 (_string \"00000000"\))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal data_input ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 23 (_entity (_in ))))
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_port (_internal output_enabled ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~131 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 5 )))))
				(_port (_internal data_output ~STD_LOGIC_VECTOR{INITIAL'range}~131 0 28 (_entity (_out ))))
			)
		)
	)
	(_generate REGi 0 59 (_for ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 )
		(_instantiation REGi 0 60 (_component REGn )
			(_generic
				((INITIAL)(_code 6))
			)
			(_port
				((data_input)(write_data_port))
				((enabled)(write_enabled_flags(_object 2)))
				((init)(init))
				((clk)(write_enabled))
				((output_enabled)(read_enabled_flags(_object 2)))
				((data_output)(read_data_1))
			)
			(_use (_entity . REGn)
				(_generic
					((INITIAL)(_code 7))
				)
				(_port
					((data_input)(data_input))
					((enabled)(enabled))
					((init)(init))
					((clk)(clk))
					((output_enabled)(output_enabled))
					((data_output)(data_output))
				)
			)
		)
		(_instantiation REG 0 69 (_component REGn )
			(_generic
				((INITIAL)(_code 8))
			)
			(_port
				((data_input)(write_data_port))
				((enabled)(write_enabled_flags(_object 2)))
				((init)(init))
				((clk)(write_enabled))
				((output_enabled)(read_enabled_flags(_object 2)))
				((data_output)(read_data_2))
			)
			(_use (_entity . REGn)
				(_generic
					((INITIAL)(_code 9))
				)
				(_port
					((data_input)(data_input))
					((enabled)(enabled))
					((init)(init))
					((clk)(clk))
					((output_enabled)(output_enabled))
					((data_output)(data_output))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 0 59 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG_T ~STD_LOGIC_VECTOR~12 0 6 (_entity (_string \"00000000"\))))
		(_generic (_internal ADDRESS_BIT_SIZE_T ~extSTD.STANDARD.INTEGER 0 7 \2\ (_entity ((i 2)))))
		(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 10 )))))
		(_port (_internal write_data_port ~STD_LOGIC_VECTOR{INITREG_T'range}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal write_address ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~121 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 12 )))))
		(_port (_internal read_data_port_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~121 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 13 )))))
		(_port (_internal read_data_port_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~122 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal read_address_1 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~124 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~126 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_port (_internal read_address_2 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~126 0 15 (_entity (_in ))))
		(_port (_internal write_enabled ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal write_enabled_flags ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal read_enabled_flags ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 17 )))))
		(_signal (_internal read_data_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal read_data_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 0 59 (_scalar (_downto (c 18 )(i 0)))))
		(_process
			(WRITE_ADDRESS_DECODER(_architecture 0 0 37 (_process (_simple)(_target(8))(_sensitivity(2))(_monitor)(_read(8)))))
			(READ_ADDRESS_DECODER(_architecture 1 0 48 (_process (_simple)(_target(9))(_sensitivity(5)(6))(_monitor)(_read(9)))))
			(line__80(_architecture 2 0 80 (_assignment (_simple)(_target(3))(_sensitivity(10)))))
			(line__81(_architecture 3 0 81 (_assignment (_simple)(_target(4))(_sensitivity(11)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . beh_regfile 19 -1
	)
)
I 000059 55 2500          1462484061072 MicroROM_Behaviour
(_unit VHDL (microrom 0 10 (microrom_behaviour 0 18 ))
	(_version v98)
	(_time 1462484061073 2016.05.06 00:34:21)
	(_source (\./src/ROM.vhd\))
	(_use (.(commands))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 9795c79899c0c0809692d1ccc491c191c391c3919e)
	(_entity
		(_time 1462484005840)
		(_use (.(commands))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_enable ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{27~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ram_address 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal op_code 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal instruction 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_type (_internal ROM_type 0 26 (_array instruction ((_to (i 0)(i 255))))))
		(_constant (_internal ROM ROM_type 0 31 (_architecture (_code 2))))
		(_signal (_internal data instruction 0 36 (_architecture (_uni ))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 1 0 43 (_process (_simple)(_target(2))(_sensitivity(3)(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmpfsm_regfile_sort_design.commands.op_code (. commands op_code)))
		(_variable (_external mpfsm_regfile_sort_design.commands.ADD_OP (. commands ADD_OP)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(50529027 50529027 )
		(33686018 50463234 )
		(33686018 33686018 )
	)
	(_model . MicroROM_Behaviour 3 -1
	)
)
I 000067 55 11414         1462484061107 MicroProcessor_Behavioural
(_unit VHDL (microprocessor 0 8 (microprocessor_behavioural 0 17 ))
	(_version v98)
	(_time 1462484061108 2016.05.06 00:34:21)
	(_source (\./src/MicroProcessor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code b6b4e6e2b9e1e1a1bdb5f0ede7b1b4b0e0b0b5b0b3)
	(_entity
		(_time 1462484005924)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(Datapath
			(_object
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal operation_code ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42 (_entity (_in ))))
				(_port (_internal operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 43 (_entity (_in ))))
				(_port (_internal operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 44 (_entity (_in ))))
				(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 45 (_entity (_out ))))
				(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
				(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
			)
		)
		(Controller
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
				(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_out ))))
				(_port (_internal rom_address ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 59 (_entity (_out ))))
				(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{27~downto~0}~1322 0 60 (_entity (_in ))))
				(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
				(_port (_internal ram_write_data_port ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 63 (_entity (_out ))))
				(_port (_internal ram_write_address ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 64 (_entity (_out ))))
				(_port (_internal ram_read_data_port_1 ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 65 (_entity (_in ))))
				(_port (_internal ram_read_data_port_2 ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 66 (_entity (_in ))))
				(_port (_internal ram_read_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~1332 0 67 (_entity (_out ))))
				(_port (_internal ram_read_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~1334 0 68 (_entity (_out ))))
				(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 71 (_entity (_out ))))
				(_port (_internal datapath_operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~1338 0 72 (_entity (_out ))))
				(_port (_internal datapath_operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~1340 0 73 (_entity (_out ))))
				(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1342 0 74 (_entity (_in ))))
				(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
			)
		)
	)
	(_instantiation U_RAM 0 101 (_entity . MRAM)
		(_port
			((read_write)(mp_ram_read_write))
			((clk)(clk))
			((read_address_1)(mp_ram_read_address_1))
			((read_address_2)(mp_ram_read_address_2))
			((write_address)(mp_ram_write_address))
			((read_data_port_1)(mp_ram_read_data_port_1))
			((read_data_port_2)(mp_ram_read_data_port_2))
			((write_data_port)(mp_ram_write_data_port))
		)
	)
	(_instantiation U_ROM 0 112 (_entity . MicroROM)
		(_port
			((read_enable)(mp_rom_read_enable))
			((address)(mp_rom_address))
			((data_output)(mp_rom_data_output))
		)
	)
	(_instantiation U_DATAPATH 0 117 (_component Datapath )
		(_port
			((enabled)(mp_datapath_enabled))
			((operation_code)(mp_datapath_operation_code))
			((operand_1)(mp_datapath_operand_1))
			((operand_2)(mp_datapath_operand_2))
			((result)(mp_datapath_result))
			((zero_flag)(mp_datapath_zero_flag))
			((significant_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . Datapath)
		)
	)
	(_instantiation U_CONTROLLER 0 126 (_component Controller )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
			((rom_enabled)(mp_rom_read_enable))
			((rom_address)(mp_rom_address))
			((rom_data_output)(mp_rom_data_output))
			((ram_read_write)(mp_ram_read_write))
			((ram_write_data_port)(mp_ram_write_data_port))
			((ram_write_address)(mp_ram_write_address))
			((ram_read_data_port_1)(mp_ram_read_data_port_1))
			((ram_read_data_port_2)(mp_ram_read_data_port_2))
			((ram_read_address_1)(mp_ram_read_address_1))
			((ram_read_address_2)(mp_ram_read_address_2))
			((datapath_enabled)(mp_datapath_enabled))
			((datapath_operation_code)(mp_datapath_operation_code))
			((datapath_operand_1)(mp_datapath_operand_1))
			((datapath_operand_2)(mp_datapath_operand_2))
			((datapath_result)(mp_datapath_result))
			((datapath_zero_flag)(mp_datapath_zero_flag))
			((datapath_significant_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . Controller)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~1322 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1332 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1334 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1338 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1340 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1342 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_read_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 81 (_architecture (_uni ))))
		(_signal (_internal mp_ram_read_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 82 (_architecture (_uni ))))
		(_signal (_internal mp_ram_write_address ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 83 (_architecture (_uni ))))
		(_signal (_internal mp_ram_read_data_port_1 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 84 (_architecture (_uni ))))
		(_signal (_internal mp_ram_read_data_port_2 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 85 (_architecture (_uni ))))
		(_signal (_internal mp_ram_write_data_port ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 86 (_architecture (_uni ))))
		(_signal (_internal mp_rom_read_enable ~extieee.std_logic_1164.STD_LOGIC 0 88 (_architecture (_uni ))))
		(_signal (_internal mp_rom_address ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 89 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~1346 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_signal (_internal mp_rom_data_output ~STD_LOGIC_VECTOR{27~downto~0}~1346 0 90 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal mp_datapath_operation_code ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 93 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 94 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 95 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 96 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 98 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000056 55 2133          1462484061113 TB_ARCHITECTURE
(_unit VHDL (microprocessor_tb 0 7 (tb_architecture 0 10 ))
	(_version v98)
	(_time 1462484061114 2016.05.06 00:34:21)
	(_source (\./src/TestBench/microprocessor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code c6c49693c99191d1c7c4809d97c1c4c090c0c5c0c3)
	(_entity
		(_time 1462398020559)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MicroProcessor
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component MicroProcessor )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
		)
		(_use (_entity . MicroProcessor)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_constant (_internal CLK_PERIOD ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_P(_architecture 0 0 35 (_process (_wait_for)(_target(0)))))
			(MAIN_P(_architecture 1 0 43 (_process (_wait_for)(_target(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000056 55 5439          1462484061149 TB_ARCHITECTURE
(_unit VHDL (regfile_tb 0 7 (tb_architecture 0 14 ))
	(_version v98)
	(_time 1462484061150 2016.05.06 00:34:21)
	(_source (\./src/TestBench/regfile_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code e5e6e3b6e5b2b6f3e6e0fcbfe7e3e0e0b3e2e1e3e7)
	(_entity
		(_time 1462398020584)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	)
	(_component
		(REGFile
			(_object
				(_generic (_internal INITREG_T ~STD_LOGIC_VECTOR~13 0 18 (_entity -1 (_string \"00000000"\))))
				(_generic (_internal ADDRESS_BIT_SIZE_T ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 1 )))))
				(_port (_internal write_data_port ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 22 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal write_address ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 23 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~131 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
				(_port (_internal read_data_port_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~131 0 24 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~132 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal read_data_port_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~132 0 25 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal read_address_1 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~134 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~136 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal read_address_2 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~136 0 27 (_entity (_in ))))
				(_port (_internal write_enabled ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 47 (_component REGFile )
		(_generic
			((INITREG_T)(_code 7))
			((ADDRESS_BIT_SIZE_T)(_code 8))
		)
		(_port
			((init)(init))
			((write_data_port)(write_data_port))
			((write_address)(write_address))
			((read_data_port_1)(read_data_port_1))
			((read_data_port_2)(read_data_port_2))
			((read_address_1)(read_address_1))
			((read_address_2)(read_address_2))
			((write_enabled)(write_enabled))
		)
		(_use (_entity . REGFile)
			(_generic
				((INITREG_T)(_code 9))
				((ADDRESS_BIT_SIZE_T)(_code 10))
			)
			(_port
				((init)(init))
				((write_data_port)(write_data_port))
				((write_address)(write_address))
				((read_data_port_1)(read_data_port_1))
				((read_data_port_2)(read_data_port_2))
				((read_address_1)(read_address_1))
				((read_address_2)(read_address_2))
				((write_enabled)(write_enabled))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG_T ~STD_LOGIC_VECTOR~12 0 10 (_entity (_string \"00000000"\))))
		(_generic (_internal ADDRESS_BIT_SIZE_T ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_signal (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~137 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 11 )))))
		(_signal (_internal write_data_port ~STD_LOGIC_VECTOR{INITREG_T'range}~137 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~139 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_signal (_internal write_address ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~139 0 34 (_architecture (_uni ))))
		(_signal (_internal read_address_1 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~139 0 35 (_architecture (_uni ))))
		(_signal (_internal read_address_2 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~139 0 36 (_architecture (_uni ))))
		(_signal (_internal write_enabled ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal read_data_port_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~137 0 39 (_architecture (_uni ))))
		(_signal (_internal read_data_port_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~137 0 40 (_architecture (_uni ))))
		(_process
			(MAIN(_architecture 0 0 64 (_process (_wait_for)(_target(0)(1)(2)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 50529026 )
		(33686018 33751554 )
	)
	(_model . TB_ARCHITECTURE 13 -1
	)
)
I 000040 55 740 0 testbench_for_regfile
(_configuration VHDL (testbench_for_regfile 0 86 (regfile_tb))
	(_version v98)
	(_time 1462484061197 2016.05.06 00:34:21)
	(_source (\./src/TestBench/regfile_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code 14171513154243031015064e4012411217121c1142)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . REGFile beh_regfile
				(_port
					((init)(init))
					((write_data_port)(write_data_port))
					((write_address)(write_address))
					((read_data_port_1)(read_data_port_1))
					((read_data_port_2)(read_data_port_2))
					((read_address_1)(read_address_1))
					((read_address_2)(read_address_2))
					((write_enabled)(write_enabled))
				)
			)
		)
	)
)
I 000049 55 2032          1462484194355 beh_regn
(_unit VHDL (regn 0 4 (beh_regn 0 16 ))
	(_version v98)
	(_time 1462484194356 2016.05.06 00:36:34)
	(_source (\./src/Reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 383b6e3d356f6b2e6c6a2a626c3e3f3e6d3f3a3e3d)
	(_entity
		(_time 1462398020328)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITIAL ~STD_LOGIC_VECTOR~12 0 5 (_entity (_string \"00000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 2 )))))
		(_port (_internal data_input ~STD_LOGIC_VECTOR{INITIAL'range}~12 0 8 (_entity (_in ))))
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal output_enabled ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~121 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{INITIAL'range}~121 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 17 (_architecture (_uni ))))
		(_process
			(MAIN(_architecture 0 0 19 (_process (_simple)(_target(6))(_sensitivity(0)(1)(2)(3)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . beh_regn 5 -1
	)
)
I 000048 55 4206          1462484194402 Beh_GPR
(_unit VHDL (mram 0 5 (beh_gpr 0 18 ))
	(_version v98)
	(_time 1462484194403 2016.05.06 00:36:34)
	(_source (\./src/MRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 67656766623032713662233c346166613361336065)
	(_entity
		(_time 1462398020376)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_write ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal read_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal read_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal write_address ~STD_LOGIC_VECTOR{7~downto~0}~124 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal read_data_port_1 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal read_data_port_2 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal write_data_port ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 21 (_entity (_in ))))
		(_type (_internal byte 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal RAM_t 0 20 (_array byte ((_to (i 0)(i 64))))))
		(_signal (_internal RAM RAM_t 0 25 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_signal (_internal data_win byte 0 47 (_architecture (_uni ))))
		(_signal (_internal data_1out byte 0 48 (_architecture (_uni ))))
		(_signal (_internal data_2out byte 0 49 (_architecture (_uni ))))
		(_process
			(line__51(_architecture 0 0 51 (_assignment (_simple)(_alias((data_win)(write_data_port)))(_target(9))(_sensitivity(7)))))
			(WRITE(_architecture 1 0 53 (_process (_target(8))(_sensitivity(1)(9)(0)(4))(_dssslsensitivity 1)(_monitor))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_target(10))(_sensitivity(8)(2))(_monitor))))
			(line__63(_architecture 3 0 63 (_assignment (_simple)(_target(11))(_sensitivity(8)(3))(_monitor))))
			(READ(_architecture 4 0 65 (_process (_target(5)(6))(_sensitivity(1)(10)(11)(0))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_static
		(67372036 67372036 )
		(67372036 67372036 )
	)
	(_model . Beh_GPR 5 -1
	)
)
I 000061 55 4388          1462484194444 Datapath_Behavioural
(_unit VHDL (datapath 0 10 (datapath_behavioural 0 22 ))
	(_version v98)
	(_time 1462484194445 2016.05.06 00:36:34)
	(_source (\./src/Datapath.vhd\))
	(_use (.(commands))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 9694c69991c0c68093c386ccc69192909e90929097)
	(_entity
		(_time 1462484005631)
		(_use (.(commands))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal operation_code ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~124 0 16 (_entity (_out ))))
		(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal op_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_architecture (_uni ))))
		(_signal (_internal add_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal sub_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal mov_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal result_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal result_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(line__34(_architecture 0 0 34 (_assignment (_simple)(_target(8))(_sensitivity(2)(3))(_monitor))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(9))(_sensitivity(2)(3))(_monitor))))
			(line__41(_architecture 2 0 41 (_assignment (_simple)(_alias((mov_result)(operand_1)))(_target(10))(_sensitivity(2)))))
			(ALU_REG(_architecture 3 0 45 (_process (_target(7))(_sensitivity(0)(1)(2)(3)(8)(9)(10))(_dssslsensitivity 6))))
			(FLAGS_PROCESS(_architecture 4 0 57 (_process (_simple)(_target(11)(12))(_sensitivity(7)))))
			(line__72(_architecture 5 0 72 (_assignment (_simple)(_alias((result)(op_result)))(_target(4))(_sensitivity(7)))))
			(line__73(_architecture 6 0 73 (_assignment (_simple)(_alias((zero_flag)(result_zero_flag)))(_simpleassign BUF)(_target(5))(_sensitivity(11)))))
			(line__74(_architecture 7 0 74 (_assignment (_simple)(_alias((significant_bit_flag)(result_significant_bit_flag)))(_simpleassign BUF)(_target(6))(_sensitivity(12)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extmpfsm_regfile_sort_design.commands.op_code (. commands op_code)))
		(_variable (_external mpfsm_regfile_sort_design.commands.ADD_OP (. commands ADD_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.SUB_OP (. commands SUB_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.MOV_FROM_IND (. commands MOV_FROM_IND)))
		(_variable (_external mpfsm_regfile_sort_design.commands.MOV_TO_IND (. commands MOV_TO_IND)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . Datapath_Behavioural 8 -1
	)
)
I 000063 55 9634          1462484194481 Controller_Behavioural
(_unit VHDL (controller 0 13 (controller_behavioural 0 42 ))
	(_version v98)
	(_time 1462484194482 2016.05.06 00:36:34)
	(_source (\./src/Controller.vhd\))
	(_use (.(commands))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code b5b7e2e1e6e2b4a2b1b3b7b7f3efb7b3e6b3b0b2b7b3b6)
	(_entity
		(_time 1462484005713)
		(_use (.(commands))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal rom_address ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{27~downto~0}~12 0 22 (_entity (_in ))))
		(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_write_data_port ~STD_LOGIC_VECTOR{7~downto~0}~122 0 25 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_write_address ~STD_LOGIC_VECTOR{7~downto~0}~124 0 26 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_read_data_port_1 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 27 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_read_data_port_2 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 28 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_read_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 29 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_read_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 30 (_entity (_out ))))
		(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1214 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~1214 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1218 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1218 0 36 (_entity (_in ))))
		(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_type (_internal states 0 43 (_enum1 idle fetch decode read write add sub halt jump_if_zero jump_if_not_sign_bit_set mov_accept_write mov_to_read_addr mov_to_indirect mov_from_read_addr mov_from_indirect (_to (i 0)(i 14)))))
		(_signal (_internal next_state states 0 61 (_architecture (_uni ))))
		(_signal (_internal current_state states 0 62 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_signal (_internal instruction ~STD_LOGIC_VECTOR{27~downto~0}~13 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal instruction_counter ~STD_LOGIC_VECTOR{7~downto~0}~13 0 64 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal operation ~STD_LOGIC_VECTOR{3~downto~0}~13 0 65 (_architecture (_uni ))))
		(_signal (_internal operand_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 66 (_architecture (_uni ))))
		(_signal (_internal operand_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 67 (_architecture (_uni ))))
		(_signal (_internal result_address ~STD_LOGIC_VECTOR{7~downto~0}~13 0 68 (_architecture (_uni ))))
		(_signal (_internal data_1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 69 (_architecture (_uni ))))
		(_signal (_internal data_2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 70 (_architecture (_uni ))))
		(_signal (_internal data_w ~STD_LOGIC_VECTOR{7~downto~0}~13 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal DEFAULT_COUNTER_VALUE ~STD_LOGIC_VECTOR{7~downto~0}~132 0 73 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~134 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_constant (_internal DEFAULT_INSTRUCTION_VALUE ~STD_LOGIC_VECTOR{27~downto~0}~134 0 74 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal DEFAULT_OPERATION_VALUE ~STD_LOGIC_VECTOR{3~downto~0}~136 0 75 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal DEFAULT_ADDRESS_VALUE ~STD_LOGIC_VECTOR{7~downto~0}~138 0 76 (_architecture ((_others(i 2))))))
		(_process
			(FSM(_architecture 0 0 79 (_process (_target(22))(_sensitivity(21)(0)(1)))))
			(FSM_COMB(_architecture 1 0 92 (_process (_simple)(_target(21))(_sensitivity(22)(25)(2)))))
			(STOP_PROCESS(_architecture 2 0 145 (_process (_simple)(_target(3))(_sensitivity(22)))))
			(INSTR_COUNTER(_architecture 3 0 157 (_process (_target(24))(_sensitivity(22)(0)(1)(24)(26)(19)(20))(_dssslsensitivity 3))))
			(line__172(_architecture 4 0 172 (_assignment (_simple)(_alias((rom_address)(instruction_counter)))(_target(5))(_sensitivity(24)))))
			(ROM_READ_SET(_architecture 5 0 174 (_process (_simple)(_target(4))(_sensitivity(21)(22)))))
			(ROM_READ(_architecture 6 0 186 (_process (_simple)(_target(23))(_sensitivity(22)(1)(6)))))
			(REGS_CONTROL(_architecture 7 0 199 (_process (_simple)(_target(25)(26)(27)(28))(_sensitivity(21)(23)(1))(_read(27)(29)(30)))))
			(RAM_ADDR_SET(_architecture 8 0 219 (_process (_simple)(_target(9)(12)(13))(_sensitivity(26)(27)(28))(_read(22)))))
			(RAM_MODE_SET(_architecture 9 0 228 (_process (_simple)(_target(7))(_sensitivity(22)))))
			(RAM_DATA_OUT(_architecture 10 0 237 (_process (_simple)(_target(29)(30))(_sensitivity(22))(_read(10)(11)))))
			(line__247(_architecture 11 0 247 (_assignment (_simple)(_alias((ram_write_data_port)(datapath_result)))(_target(8))(_sensitivity(18)))))
			(line__248(_architecture 12 0 248 (_assignment (_simple)(_alias((datapath_operand_1)(data_1)))(_target(16))(_sensitivity(29)))))
			(line__249(_architecture 13 0 249 (_assignment (_simple)(_alias((datapath_operand_2)(data_2)))(_target(17))(_sensitivity(30)))))
			(line__250(_architecture 14 0 250 (_assignment (_simple)(_alias((datapath_operation_code)(operation)))(_target(15))(_sensitivity(25)))))
			(DATAPATH_SET(_architecture 15 0 252 (_process (_simple)(_target(14))(_sensitivity(22)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extmpfsm_regfile_sort_design.commands.op_code (. commands op_code)))
		(_variable (_external mpfsm_regfile_sort_design.commands.HALT_OP (. commands HALT_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.JZ_OP (. commands JZ_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.JNSB_OP (. commands JNSB_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.ADD_OP (. commands ADD_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.SUB_OP (. commands SUB_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.MOV_FROM_IND (. commands MOV_FROM_IND)))
		(_variable (_external mpfsm_regfile_sort_design.commands.MOV_TO_IND (. commands MOV_TO_IND)))
	)
	(_model . Controller_Behavioural 16 -1
	)
)
I 000052 55 6623          1462484194521 beh_regfile
(_unit VHDL (regfile 0 5 (beh_regfile 0 19 ))
	(_version v98)
	(_time 1462484194522 2016.05.06 00:36:34)
	(_source (\./src/RegFile.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code e4e7b2b7e5b3b7f2e7e0fdbee6e2e1e3e6e2e1e2e3)
	(_entity
		(_time 1462398020486)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(REGn
			(_object
				(_generic (_internal INITIAL ~STD_LOGIC_VECTOR~13 0 21 (_entity -1 (_string \"00000000"\))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal data_input ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 23 (_entity (_in ))))
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_port (_internal output_enabled ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~131 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 5 )))))
				(_port (_internal data_output ~STD_LOGIC_VECTOR{INITIAL'range}~131 0 28 (_entity (_out ))))
			)
		)
	)
	(_generate REGi 0 59 (_for ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 )
		(_instantiation REGi 0 60 (_component REGn )
			(_generic
				((INITIAL)(_code 6))
			)
			(_port
				((data_input)(write_data_port))
				((enabled)(write_enabled_flags(_object 2)))
				((init)(init))
				((clk)(write_enabled))
				((output_enabled)(read_enabled_flags(_object 2)))
				((data_output)(read_data_1))
			)
			(_use (_entity . REGn)
				(_generic
					((INITIAL)(_code 7))
				)
				(_port
					((data_input)(data_input))
					((enabled)(enabled))
					((init)(init))
					((clk)(clk))
					((output_enabled)(output_enabled))
					((data_output)(data_output))
				)
			)
		)
		(_instantiation REG 0 69 (_component REGn )
			(_generic
				((INITIAL)(_code 8))
			)
			(_port
				((data_input)(write_data_port))
				((enabled)(write_enabled_flags(_object 2)))
				((init)(init))
				((clk)(write_enabled))
				((output_enabled)(read_enabled_flags(_object 2)))
				((data_output)(read_data_2))
			)
			(_use (_entity . REGn)
				(_generic
					((INITIAL)(_code 9))
				)
				(_port
					((data_input)(data_input))
					((enabled)(enabled))
					((init)(init))
					((clk)(clk))
					((output_enabled)(output_enabled))
					((data_output)(data_output))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 0 59 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG_T ~STD_LOGIC_VECTOR~12 0 6 (_entity (_string \"00000000"\))))
		(_generic (_internal ADDRESS_BIT_SIZE_T ~extSTD.STANDARD.INTEGER 0 7 \2\ (_entity ((i 2)))))
		(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 10 )))))
		(_port (_internal write_data_port ~STD_LOGIC_VECTOR{INITREG_T'range}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal write_address ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~121 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 12 )))))
		(_port (_internal read_data_port_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~121 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 13 )))))
		(_port (_internal read_data_port_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~122 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal read_address_1 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~124 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~126 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_port (_internal read_address_2 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~126 0 15 (_entity (_in ))))
		(_port (_internal write_enabled ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal write_enabled_flags ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal read_enabled_flags ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 17 )))))
		(_signal (_internal read_data_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal read_data_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 0 59 (_scalar (_downto (c 18 )(i 0)))))
		(_process
			(WRITE_ADDRESS_DECODER(_architecture 0 0 37 (_process (_simple)(_target(8))(_sensitivity(2))(_monitor)(_read(8)))))
			(READ_ADDRESS_DECODER(_architecture 1 0 48 (_process (_simple)(_target(9))(_sensitivity(5)(6))(_monitor)(_read(9)))))
			(line__80(_architecture 2 0 80 (_assignment (_simple)(_target(3))(_sensitivity(10)))))
			(line__81(_architecture 3 0 81 (_assignment (_simple)(_target(4))(_sensitivity(11)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . beh_regfile 19 -1
	)
)
I 000067 55 11414         1462484194573 MicroProcessor_Behavioural
(_unit VHDL (microprocessor 0 8 (microprocessor_behavioural 0 17 ))
	(_version v98)
	(_time 1462484194574 2016.05.06 00:36:34)
	(_source (\./src/MicroProcessor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 131112141944440418105548421411154515101516)
	(_entity
		(_time 1462484005924)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(Datapath
			(_object
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal operation_code ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42 (_entity (_in ))))
				(_port (_internal operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 43 (_entity (_in ))))
				(_port (_internal operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 44 (_entity (_in ))))
				(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 45 (_entity (_out ))))
				(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
				(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
			)
		)
		(Controller
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
				(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_out ))))
				(_port (_internal rom_address ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 59 (_entity (_out ))))
				(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{27~downto~0}~1322 0 60 (_entity (_in ))))
				(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
				(_port (_internal ram_write_data_port ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 63 (_entity (_out ))))
				(_port (_internal ram_write_address ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 64 (_entity (_out ))))
				(_port (_internal ram_read_data_port_1 ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 65 (_entity (_in ))))
				(_port (_internal ram_read_data_port_2 ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 66 (_entity (_in ))))
				(_port (_internal ram_read_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~1332 0 67 (_entity (_out ))))
				(_port (_internal ram_read_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~1334 0 68 (_entity (_out ))))
				(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 71 (_entity (_out ))))
				(_port (_internal datapath_operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~1338 0 72 (_entity (_out ))))
				(_port (_internal datapath_operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~1340 0 73 (_entity (_out ))))
				(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1342 0 74 (_entity (_in ))))
				(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
			)
		)
	)
	(_instantiation U_RAM 0 101 (_entity . MRAM)
		(_port
			((read_write)(mp_ram_read_write))
			((clk)(clk))
			((read_address_1)(mp_ram_read_address_1))
			((read_address_2)(mp_ram_read_address_2))
			((write_address)(mp_ram_write_address))
			((read_data_port_1)(mp_ram_read_data_port_1))
			((read_data_port_2)(mp_ram_read_data_port_2))
			((write_data_port)(mp_ram_write_data_port))
		)
	)
	(_instantiation U_ROM 0 112 (_entity . MicroROM)
		(_port
			((read_enable)(mp_rom_read_enable))
			((address)(mp_rom_address))
			((data_output)(mp_rom_data_output))
		)
	)
	(_instantiation U_DATAPATH 0 117 (_component Datapath )
		(_port
			((enabled)(mp_datapath_enabled))
			((operation_code)(mp_datapath_operation_code))
			((operand_1)(mp_datapath_operand_1))
			((operand_2)(mp_datapath_operand_2))
			((result)(mp_datapath_result))
			((zero_flag)(mp_datapath_zero_flag))
			((significant_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . Datapath)
		)
	)
	(_instantiation U_CONTROLLER 0 126 (_component Controller )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
			((rom_enabled)(mp_rom_read_enable))
			((rom_address)(mp_rom_address))
			((rom_data_output)(mp_rom_data_output))
			((ram_read_write)(mp_ram_read_write))
			((ram_write_data_port)(mp_ram_write_data_port))
			((ram_write_address)(mp_ram_write_address))
			((ram_read_data_port_1)(mp_ram_read_data_port_1))
			((ram_read_data_port_2)(mp_ram_read_data_port_2))
			((ram_read_address_1)(mp_ram_read_address_1))
			((ram_read_address_2)(mp_ram_read_address_2))
			((datapath_enabled)(mp_datapath_enabled))
			((datapath_operation_code)(mp_datapath_operation_code))
			((datapath_operand_1)(mp_datapath_operand_1))
			((datapath_operand_2)(mp_datapath_operand_2))
			((datapath_result)(mp_datapath_result))
			((datapath_zero_flag)(mp_datapath_zero_flag))
			((datapath_significant_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . Controller)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~1322 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1332 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1334 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1338 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1340 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1342 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_read_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 81 (_architecture (_uni ))))
		(_signal (_internal mp_ram_read_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 82 (_architecture (_uni ))))
		(_signal (_internal mp_ram_write_address ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 83 (_architecture (_uni ))))
		(_signal (_internal mp_ram_read_data_port_1 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 84 (_architecture (_uni ))))
		(_signal (_internal mp_ram_read_data_port_2 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 85 (_architecture (_uni ))))
		(_signal (_internal mp_ram_write_data_port ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 86 (_architecture (_uni ))))
		(_signal (_internal mp_rom_read_enable ~extieee.std_logic_1164.STD_LOGIC 0 88 (_architecture (_uni ))))
		(_signal (_internal mp_rom_address ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 89 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~1346 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_signal (_internal mp_rom_data_output ~STD_LOGIC_VECTOR{27~downto~0}~1346 0 90 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal mp_datapath_operation_code ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 93 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 94 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 95 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 96 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 98 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000056 55 2133          1462484194583 TB_ARCHITECTURE
(_unit VHDL (microprocessor_tb 0 7 (tb_architecture 0 10 ))
	(_version v98)
	(_time 1462484194584 2016.05.06 00:36:34)
	(_source (\./src/TestBench/microprocessor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 232122272974743422216578722421257525202526)
	(_entity
		(_time 1462398020559)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MicroProcessor
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component MicroProcessor )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
		)
		(_use (_entity . MicroProcessor)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_constant (_internal CLK_PERIOD ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_P(_architecture 0 0 35 (_process (_wait_for)(_target(0)))))
			(MAIN_P(_architecture 1 0 43 (_process (_wait_for)(_target(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000056 55 5439          1462484194665 TB_ARCHITECTURE
(_unit VHDL (regfile_tb 0 7 (tb_architecture 0 14 ))
	(_version v98)
	(_time 1462484194666 2016.05.06 00:36:34)
	(_source (\./src/TestBench/regfile_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code 71722670752622677274682b737774742776757773)
	(_entity
		(_time 1462398020584)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	)
	(_component
		(REGFile
			(_object
				(_generic (_internal INITREG_T ~STD_LOGIC_VECTOR~13 0 18 (_entity -1 (_string \"00000000"\))))
				(_generic (_internal ADDRESS_BIT_SIZE_T ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 1 )))))
				(_port (_internal write_data_port ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 22 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal write_address ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 23 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~131 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
				(_port (_internal read_data_port_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~131 0 24 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~132 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal read_data_port_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~132 0 25 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal read_address_1 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~134 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~136 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal read_address_2 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~136 0 27 (_entity (_in ))))
				(_port (_internal write_enabled ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 47 (_component REGFile )
		(_generic
			((INITREG_T)(_code 7))
			((ADDRESS_BIT_SIZE_T)(_code 8))
		)
		(_port
			((init)(init))
			((write_data_port)(write_data_port))
			((write_address)(write_address))
			((read_data_port_1)(read_data_port_1))
			((read_data_port_2)(read_data_port_2))
			((read_address_1)(read_address_1))
			((read_address_2)(read_address_2))
			((write_enabled)(write_enabled))
		)
		(_use (_entity . REGFile)
			(_generic
				((INITREG_T)(_code 9))
				((ADDRESS_BIT_SIZE_T)(_code 10))
			)
			(_port
				((init)(init))
				((write_data_port)(write_data_port))
				((write_address)(write_address))
				((read_data_port_1)(read_data_port_1))
				((read_data_port_2)(read_data_port_2))
				((read_address_1)(read_address_1))
				((read_address_2)(read_address_2))
				((write_enabled)(write_enabled))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG_T ~STD_LOGIC_VECTOR~12 0 10 (_entity (_string \"00000000"\))))
		(_generic (_internal ADDRESS_BIT_SIZE_T ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_signal (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~137 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 11 )))))
		(_signal (_internal write_data_port ~STD_LOGIC_VECTOR{INITREG_T'range}~137 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~139 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_signal (_internal write_address ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~139 0 34 (_architecture (_uni ))))
		(_signal (_internal read_address_1 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~139 0 35 (_architecture (_uni ))))
		(_signal (_internal read_address_2 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~139 0 36 (_architecture (_uni ))))
		(_signal (_internal write_enabled ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal read_data_port_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~137 0 39 (_architecture (_uni ))))
		(_signal (_internal read_data_port_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~137 0 40 (_architecture (_uni ))))
		(_process
			(MAIN(_architecture 0 0 64 (_process (_wait_for)(_target(0)(1)(2)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 50529026 )
		(33686018 33751554 )
	)
	(_model . TB_ARCHITECTURE 13 -1
	)
)
I 000040 55 740 0 testbench_for_regfile
(_configuration VHDL (testbench_for_regfile 0 86 (regfile_tb))
	(_version v98)
	(_time 1462484194669 2016.05.06 00:36:34)
	(_source (\./src/TestBench/regfile_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code 71722070752726667570632b257724777277797427)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . REGFile beh_regfile
				(_port
					((init)(init))
					((write_data_port)(write_data_port))
					((write_address)(write_address))
					((read_data_port_1)(read_data_port_1))
					((read_data_port_2)(read_data_port_2))
					((read_address_1)(read_address_1))
					((read_address_2)(read_address_2))
					((write_enabled)(write_enabled))
				)
			)
		)
	)
)
I 000049 55 2032          1462484204088 beh_regn
(_unit VHDL (regn 0 4 (beh_regn 0 16 ))
	(_version v98)
	(_time 1462484204089 2016.05.06 00:36:44)
	(_source (\./src/Reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3f3f3e3a6c686c296b6d2d656b3938396a383d393a)
	(_entity
		(_time 1462398020328)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITIAL ~STD_LOGIC_VECTOR~12 0 5 (_entity (_string \"00000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 2 )))))
		(_port (_internal data_input ~STD_LOGIC_VECTOR{INITIAL'range}~12 0 8 (_entity (_in ))))
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal output_enabled ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~121 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{INITIAL'range}~121 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 17 (_architecture (_uni ))))
		(_process
			(MAIN(_architecture 0 0 19 (_process (_simple)(_target(6))(_sensitivity(0)(1)(2)(3)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . beh_regn 5 -1
	)
)
I 000048 55 4206          1462484204138 Beh_GPR
(_unit VHDL (mram 0 5 (beh_gpr 0 18 ))
	(_version v98)
	(_time 1462484204139 2016.05.06 00:36:44)
	(_source (\./src/MRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 6e6f396f39393b783f6b2a353d686f683a683a696c)
	(_entity
		(_time 1462398020376)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_write ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal read_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal read_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal write_address ~STD_LOGIC_VECTOR{7~downto~0}~124 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal read_data_port_1 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal read_data_port_2 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal write_data_port ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 21 (_entity (_in ))))
		(_type (_internal byte 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal RAM_t 0 20 (_array byte ((_to (i 0)(i 64))))))
		(_signal (_internal RAM RAM_t 0 25 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_signal (_internal data_win byte 0 47 (_architecture (_uni ))))
		(_signal (_internal data_1out byte 0 48 (_architecture (_uni ))))
		(_signal (_internal data_2out byte 0 49 (_architecture (_uni ))))
		(_process
			(line__51(_architecture 0 0 51 (_assignment (_simple)(_alias((data_win)(write_data_port)))(_target(9))(_sensitivity(7)))))
			(WRITE(_architecture 1 0 53 (_process (_target(8))(_sensitivity(1)(9)(0)(4))(_dssslsensitivity 1)(_monitor))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_target(10))(_sensitivity(8)(2))(_monitor))))
			(line__63(_architecture 3 0 63 (_assignment (_simple)(_target(11))(_sensitivity(8)(3))(_monitor))))
			(READ(_architecture 4 0 65 (_process (_target(5)(6))(_sensitivity(1)(10)(11)(0))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_static
		(67372036 67372036 )
		(67372036 67372036 )
	)
	(_model . Beh_GPR 5 -1
	)
)
I 000061 55 4388          1462484204214 Datapath_Behavioural
(_unit VHDL (datapath 0 10 (datapath_behavioural 0 22 ))
	(_version v98)
	(_time 1462484204215 2016.05.06 00:36:44)
	(_source (\./src/Datapath.vhd\))
	(_use (.(commands))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code bcbdbbe8eeeaecaab9e9ace6ecbbb8bab4bab8babd)
	(_entity
		(_time 1462484005631)
		(_use (.(commands))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal operation_code ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~124 0 16 (_entity (_out ))))
		(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal op_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_architecture (_uni ))))
		(_signal (_internal add_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal sub_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal mov_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal result_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal result_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(line__34(_architecture 0 0 34 (_assignment (_simple)(_target(8))(_sensitivity(2)(3))(_monitor))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(9))(_sensitivity(2)(3))(_monitor))))
			(line__41(_architecture 2 0 41 (_assignment (_simple)(_alias((mov_result)(operand_1)))(_target(10))(_sensitivity(2)))))
			(ALU_REG(_architecture 3 0 45 (_process (_target(7))(_sensitivity(0)(1)(2)(3)(8)(9)(10))(_dssslsensitivity 6))))
			(FLAGS_PROCESS(_architecture 4 0 57 (_process (_simple)(_target(11)(12))(_sensitivity(7)))))
			(line__72(_architecture 5 0 72 (_assignment (_simple)(_alias((result)(op_result)))(_target(4))(_sensitivity(7)))))
			(line__73(_architecture 6 0 73 (_assignment (_simple)(_alias((zero_flag)(result_zero_flag)))(_simpleassign BUF)(_target(5))(_sensitivity(11)))))
			(line__74(_architecture 7 0 74 (_assignment (_simple)(_alias((significant_bit_flag)(result_significant_bit_flag)))(_simpleassign BUF)(_target(6))(_sensitivity(12)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extmpfsm_regfile_sort_design.commands.op_code (. commands op_code)))
		(_variable (_external mpfsm_regfile_sort_design.commands.ADD_OP (. commands ADD_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.SUB_OP (. commands SUB_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.MOV_FROM_IND (. commands MOV_FROM_IND)))
		(_variable (_external mpfsm_regfile_sort_design.commands.MOV_TO_IND (. commands MOV_TO_IND)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . Datapath_Behavioural 8 -1
	)
)
I 000063 55 9634          1462484204254 Controller_Behavioural
(_unit VHDL (controller 0 13 (controller_behavioural 0 42 ))
	(_version v98)
	(_time 1462484204255 2016.05.06 00:36:44)
	(_source (\./src/Controller.vhd\))
	(_use (.(commands))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code ebeaebb8efbceafcefede9e9adb1e9edb8edeeece9ede8)
	(_entity
		(_time 1462484005713)
		(_use (.(commands))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal rom_address ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{27~downto~0}~12 0 22 (_entity (_in ))))
		(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_write_data_port ~STD_LOGIC_VECTOR{7~downto~0}~122 0 25 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_write_address ~STD_LOGIC_VECTOR{7~downto~0}~124 0 26 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_read_data_port_1 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 27 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_read_data_port_2 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 28 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_read_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 29 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_read_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 30 (_entity (_out ))))
		(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1214 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~1214 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1218 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1218 0 36 (_entity (_in ))))
		(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_type (_internal states 0 43 (_enum1 idle fetch decode read write add sub halt jump_if_zero jump_if_not_sign_bit_set mov_accept_write mov_to_read_addr mov_to_indirect mov_from_read_addr mov_from_indirect (_to (i 0)(i 14)))))
		(_signal (_internal next_state states 0 61 (_architecture (_uni ))))
		(_signal (_internal current_state states 0 62 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_signal (_internal instruction ~STD_LOGIC_VECTOR{27~downto~0}~13 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal instruction_counter ~STD_LOGIC_VECTOR{7~downto~0}~13 0 64 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal operation ~STD_LOGIC_VECTOR{3~downto~0}~13 0 65 (_architecture (_uni ))))
		(_signal (_internal operand_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 66 (_architecture (_uni ))))
		(_signal (_internal operand_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 67 (_architecture (_uni ))))
		(_signal (_internal result_address ~STD_LOGIC_VECTOR{7~downto~0}~13 0 68 (_architecture (_uni ))))
		(_signal (_internal data_1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 69 (_architecture (_uni ))))
		(_signal (_internal data_2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 70 (_architecture (_uni ))))
		(_signal (_internal data_w ~STD_LOGIC_VECTOR{7~downto~0}~13 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal DEFAULT_COUNTER_VALUE ~STD_LOGIC_VECTOR{7~downto~0}~132 0 73 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~134 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_constant (_internal DEFAULT_INSTRUCTION_VALUE ~STD_LOGIC_VECTOR{27~downto~0}~134 0 74 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal DEFAULT_OPERATION_VALUE ~STD_LOGIC_VECTOR{3~downto~0}~136 0 75 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal DEFAULT_ADDRESS_VALUE ~STD_LOGIC_VECTOR{7~downto~0}~138 0 76 (_architecture ((_others(i 2))))))
		(_process
			(FSM(_architecture 0 0 79 (_process (_target(22))(_sensitivity(21)(0)(1)))))
			(FSM_COMB(_architecture 1 0 92 (_process (_simple)(_target(21))(_sensitivity(22)(25)(2)))))
			(STOP_PROCESS(_architecture 2 0 145 (_process (_simple)(_target(3))(_sensitivity(22)))))
			(INSTR_COUNTER(_architecture 3 0 157 (_process (_target(24))(_sensitivity(22)(0)(1)(24)(26)(19)(20))(_dssslsensitivity 3))))
			(line__172(_architecture 4 0 172 (_assignment (_simple)(_alias((rom_address)(instruction_counter)))(_target(5))(_sensitivity(24)))))
			(ROM_READ_SET(_architecture 5 0 174 (_process (_simple)(_target(4))(_sensitivity(21)(22)))))
			(ROM_READ(_architecture 6 0 186 (_process (_simple)(_target(23))(_sensitivity(22)(1)(6)))))
			(REGS_CONTROL(_architecture 7 0 199 (_process (_simple)(_target(25)(26)(27)(28))(_sensitivity(21)(23)(1))(_read(27)(29)(30)))))
			(RAM_ADDR_SET(_architecture 8 0 219 (_process (_simple)(_target(9)(12)(13))(_sensitivity(26)(27)(28))(_read(22)))))
			(RAM_MODE_SET(_architecture 9 0 228 (_process (_simple)(_target(7))(_sensitivity(22)))))
			(RAM_DATA_OUT(_architecture 10 0 237 (_process (_simple)(_target(29)(30))(_sensitivity(22))(_read(10)(11)))))
			(line__247(_architecture 11 0 247 (_assignment (_simple)(_alias((ram_write_data_port)(datapath_result)))(_target(8))(_sensitivity(18)))))
			(line__248(_architecture 12 0 248 (_assignment (_simple)(_alias((datapath_operand_1)(data_1)))(_target(16))(_sensitivity(29)))))
			(line__249(_architecture 13 0 249 (_assignment (_simple)(_alias((datapath_operand_2)(data_2)))(_target(17))(_sensitivity(30)))))
			(line__250(_architecture 14 0 250 (_assignment (_simple)(_alias((datapath_operation_code)(operation)))(_target(15))(_sensitivity(25)))))
			(DATAPATH_SET(_architecture 15 0 252 (_process (_simple)(_target(14))(_sensitivity(22)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extmpfsm_regfile_sort_design.commands.op_code (. commands op_code)))
		(_variable (_external mpfsm_regfile_sort_design.commands.HALT_OP (. commands HALT_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.JZ_OP (. commands JZ_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.JNSB_OP (. commands JNSB_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.ADD_OP (. commands ADD_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.SUB_OP (. commands SUB_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.MOV_FROM_IND (. commands MOV_FROM_IND)))
		(_variable (_external mpfsm_regfile_sort_design.commands.MOV_TO_IND (. commands MOV_TO_IND)))
	)
	(_model . Controller_Behavioural 16 -1
	)
)
I 000052 55 6623          1462484204299 beh_regfile
(_unit VHDL (regfile 0 5 (beh_regfile 0 19 ))
	(_version v98)
	(_time 1462484204300 2016.05.06 00:36:44)
	(_source (\./src/RegFile.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 0a0a0c0c5e5d591c090e1350080c0f0d080c0f0c0d)
	(_entity
		(_time 1462398020486)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(REGn
			(_object
				(_generic (_internal INITIAL ~STD_LOGIC_VECTOR~13 0 21 (_entity -1 (_string \"00000000"\))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal data_input ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 23 (_entity (_in ))))
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_port (_internal output_enabled ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~131 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 5 )))))
				(_port (_internal data_output ~STD_LOGIC_VECTOR{INITIAL'range}~131 0 28 (_entity (_out ))))
			)
		)
	)
	(_generate REGi 0 59 (_for ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 )
		(_instantiation REGi 0 60 (_component REGn )
			(_generic
				((INITIAL)(_code 6))
			)
			(_port
				((data_input)(write_data_port))
				((enabled)(write_enabled_flags(_object 2)))
				((init)(init))
				((clk)(write_enabled))
				((output_enabled)(read_enabled_flags(_object 2)))
				((data_output)(read_data_1))
			)
			(_use (_entity . REGn)
				(_generic
					((INITIAL)(_code 7))
				)
				(_port
					((data_input)(data_input))
					((enabled)(enabled))
					((init)(init))
					((clk)(clk))
					((output_enabled)(output_enabled))
					((data_output)(data_output))
				)
			)
		)
		(_instantiation REG 0 69 (_component REGn )
			(_generic
				((INITIAL)(_code 8))
			)
			(_port
				((data_input)(write_data_port))
				((enabled)(write_enabled_flags(_object 2)))
				((init)(init))
				((clk)(write_enabled))
				((output_enabled)(read_enabled_flags(_object 2)))
				((data_output)(read_data_2))
			)
			(_use (_entity . REGn)
				(_generic
					((INITIAL)(_code 9))
				)
				(_port
					((data_input)(data_input))
					((enabled)(enabled))
					((init)(init))
					((clk)(clk))
					((output_enabled)(output_enabled))
					((data_output)(data_output))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 0 59 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG_T ~STD_LOGIC_VECTOR~12 0 6 (_entity (_string \"00000000"\))))
		(_generic (_internal ADDRESS_BIT_SIZE_T ~extSTD.STANDARD.INTEGER 0 7 \2\ (_entity ((i 2)))))
		(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 10 )))))
		(_port (_internal write_data_port ~STD_LOGIC_VECTOR{INITREG_T'range}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal write_address ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~121 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 12 )))))
		(_port (_internal read_data_port_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~121 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 13 )))))
		(_port (_internal read_data_port_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~122 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal read_address_1 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~124 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~126 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_port (_internal read_address_2 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~126 0 15 (_entity (_in ))))
		(_port (_internal write_enabled ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal write_enabled_flags ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal read_enabled_flags ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 17 )))))
		(_signal (_internal read_data_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal read_data_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 0 59 (_scalar (_downto (c 18 )(i 0)))))
		(_process
			(WRITE_ADDRESS_DECODER(_architecture 0 0 37 (_process (_simple)(_target(8))(_sensitivity(2))(_monitor)(_read(8)))))
			(READ_ADDRESS_DECODER(_architecture 1 0 48 (_process (_simple)(_target(9))(_sensitivity(5)(6))(_monitor)(_read(9)))))
			(line__80(_architecture 2 0 80 (_assignment (_simple)(_target(3))(_sensitivity(10)))))
			(line__81(_architecture 3 0 81 (_assignment (_simple)(_target(4))(_sensitivity(11)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . beh_regfile 19 -1
	)
)
I 000059 55 2645          1462484204339 MicroROM_Behaviour
(_unit VHDL (microrom 0 10 (microrom_behaviour 0 18 ))
	(_version v98)
	(_time 1462484204340 2016.05.06 00:36:44)
	(_source (\./src/ROM.vhd\))
	(_use (.(commands))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 3938693c396e6e2e383b7f626a3f6f3f6d3f6d3f30)
	(_entity
		(_time 1462484005840)
		(_use (.(commands))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_enable ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{27~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ram_address 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal op_code 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal instruction 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_type (_internal ROM_type 0 26 (_array instruction ((_to (i 0)(i 255))))))
		(_constant (_internal ROM ROM_type 0 31 (_architecture (_code 2))))
		(_signal (_internal data instruction 0 37 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 1 0 44 (_process (_simple)(_target(2))(_sensitivity(3)(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmpfsm_regfile_sort_design.commands.op_code (. commands op_code)))
		(_variable (_external mpfsm_regfile_sort_design.commands.ADD_OP (. commands ADD_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.MOV_TO_IND (. commands MOV_TO_IND)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(50529027 50529027 )
		(33686018 50463234 )
		(33686018 33686018 )
		(33686018 33751810 )
		(33686018 50528770 )
	)
	(_model . MicroROM_Behaviour 3 -1
	)
)
I 000067 55 11414         1462484204379 MicroProcessor_Behavioural
(_unit VHDL (microprocessor 0 8 (microprocessor_behavioural 0 17 ))
	(_version v98)
	(_time 1462484204380 2016.05.06 00:36:44)
	(_source (\./src/MicroProcessor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 68693868693f3f7f636b2e33396f6a6e3e6e6b6e6d)
	(_entity
		(_time 1462484005924)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(Datapath
			(_object
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal operation_code ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42 (_entity (_in ))))
				(_port (_internal operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 43 (_entity (_in ))))
				(_port (_internal operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 44 (_entity (_in ))))
				(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 45 (_entity (_out ))))
				(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
				(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
			)
		)
		(Controller
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
				(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_out ))))
				(_port (_internal rom_address ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 59 (_entity (_out ))))
				(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{27~downto~0}~1322 0 60 (_entity (_in ))))
				(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
				(_port (_internal ram_write_data_port ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 63 (_entity (_out ))))
				(_port (_internal ram_write_address ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 64 (_entity (_out ))))
				(_port (_internal ram_read_data_port_1 ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 65 (_entity (_in ))))
				(_port (_internal ram_read_data_port_2 ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 66 (_entity (_in ))))
				(_port (_internal ram_read_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~1332 0 67 (_entity (_out ))))
				(_port (_internal ram_read_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~1334 0 68 (_entity (_out ))))
				(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 71 (_entity (_out ))))
				(_port (_internal datapath_operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~1338 0 72 (_entity (_out ))))
				(_port (_internal datapath_operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~1340 0 73 (_entity (_out ))))
				(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1342 0 74 (_entity (_in ))))
				(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
			)
		)
	)
	(_instantiation U_RAM 0 101 (_entity . MRAM)
		(_port
			((read_write)(mp_ram_read_write))
			((clk)(clk))
			((read_address_1)(mp_ram_read_address_1))
			((read_address_2)(mp_ram_read_address_2))
			((write_address)(mp_ram_write_address))
			((read_data_port_1)(mp_ram_read_data_port_1))
			((read_data_port_2)(mp_ram_read_data_port_2))
			((write_data_port)(mp_ram_write_data_port))
		)
	)
	(_instantiation U_ROM 0 112 (_entity . MicroROM)
		(_port
			((read_enable)(mp_rom_read_enable))
			((address)(mp_rom_address))
			((data_output)(mp_rom_data_output))
		)
	)
	(_instantiation U_DATAPATH 0 117 (_component Datapath )
		(_port
			((enabled)(mp_datapath_enabled))
			((operation_code)(mp_datapath_operation_code))
			((operand_1)(mp_datapath_operand_1))
			((operand_2)(mp_datapath_operand_2))
			((result)(mp_datapath_result))
			((zero_flag)(mp_datapath_zero_flag))
			((significant_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . Datapath)
		)
	)
	(_instantiation U_CONTROLLER 0 126 (_component Controller )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
			((rom_enabled)(mp_rom_read_enable))
			((rom_address)(mp_rom_address))
			((rom_data_output)(mp_rom_data_output))
			((ram_read_write)(mp_ram_read_write))
			((ram_write_data_port)(mp_ram_write_data_port))
			((ram_write_address)(mp_ram_write_address))
			((ram_read_data_port_1)(mp_ram_read_data_port_1))
			((ram_read_data_port_2)(mp_ram_read_data_port_2))
			((ram_read_address_1)(mp_ram_read_address_1))
			((ram_read_address_2)(mp_ram_read_address_2))
			((datapath_enabled)(mp_datapath_enabled))
			((datapath_operation_code)(mp_datapath_operation_code))
			((datapath_operand_1)(mp_datapath_operand_1))
			((datapath_operand_2)(mp_datapath_operand_2))
			((datapath_result)(mp_datapath_result))
			((datapath_zero_flag)(mp_datapath_zero_flag))
			((datapath_significant_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . Controller)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~1322 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1332 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1334 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1338 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1340 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1342 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_read_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 81 (_architecture (_uni ))))
		(_signal (_internal mp_ram_read_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 82 (_architecture (_uni ))))
		(_signal (_internal mp_ram_write_address ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 83 (_architecture (_uni ))))
		(_signal (_internal mp_ram_read_data_port_1 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 84 (_architecture (_uni ))))
		(_signal (_internal mp_ram_read_data_port_2 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 85 (_architecture (_uni ))))
		(_signal (_internal mp_ram_write_data_port ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 86 (_architecture (_uni ))))
		(_signal (_internal mp_rom_read_enable ~extieee.std_logic_1164.STD_LOGIC 0 88 (_architecture (_uni ))))
		(_signal (_internal mp_rom_address ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 89 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~1346 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_signal (_internal mp_rom_data_output ~STD_LOGIC_VECTOR{27~downto~0}~1346 0 90 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal mp_datapath_operation_code ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 93 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 94 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 95 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 96 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 98 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000056 55 2133          1462484204386 TB_ARCHITECTURE
(_unit VHDL (microprocessor_tb 0 7 (tb_architecture 0 10 ))
	(_version v98)
	(_time 1462484204387 2016.05.06 00:36:44)
	(_source (\./src/TestBench/microprocessor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 68693868693f3f7f696a2e33396f6a6e3e6e6b6e6d)
	(_entity
		(_time 1462398020559)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MicroProcessor
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component MicroProcessor )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
		)
		(_use (_entity . MicroProcessor)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_constant (_internal CLK_PERIOD ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_P(_architecture 0 0 35 (_process (_wait_for)(_target(0)))))
			(MAIN_P(_architecture 1 0 43 (_process (_wait_for)(_target(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000056 55 5439          1462484204418 TB_ARCHITECTURE
(_unit VHDL (regfile_tb 0 7 (tb_architecture 0 14 ))
	(_version v98)
	(_time 1462484204419 2016.05.06 00:36:44)
	(_source (\./src/TestBench/regfile_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code 8787818985d0d49184829edd85818282d180838185)
	(_entity
		(_time 1462398020584)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	)
	(_component
		(REGFile
			(_object
				(_generic (_internal INITREG_T ~STD_LOGIC_VECTOR~13 0 18 (_entity -1 (_string \"00000000"\))))
				(_generic (_internal ADDRESS_BIT_SIZE_T ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 1 )))))
				(_port (_internal write_data_port ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 22 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal write_address ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 23 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~131 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
				(_port (_internal read_data_port_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~131 0 24 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~132 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal read_data_port_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~132 0 25 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal read_address_1 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~134 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~136 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal read_address_2 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~136 0 27 (_entity (_in ))))
				(_port (_internal write_enabled ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 47 (_component REGFile )
		(_generic
			((INITREG_T)(_code 7))
			((ADDRESS_BIT_SIZE_T)(_code 8))
		)
		(_port
			((init)(init))
			((write_data_port)(write_data_port))
			((write_address)(write_address))
			((read_data_port_1)(read_data_port_1))
			((read_data_port_2)(read_data_port_2))
			((read_address_1)(read_address_1))
			((read_address_2)(read_address_2))
			((write_enabled)(write_enabled))
		)
		(_use (_entity . REGFile)
			(_generic
				((INITREG_T)(_code 9))
				((ADDRESS_BIT_SIZE_T)(_code 10))
			)
			(_port
				((init)(init))
				((write_data_port)(write_data_port))
				((write_address)(write_address))
				((read_data_port_1)(read_data_port_1))
				((read_data_port_2)(read_data_port_2))
				((read_address_1)(read_address_1))
				((read_address_2)(read_address_2))
				((write_enabled)(write_enabled))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG_T ~STD_LOGIC_VECTOR~12 0 10 (_entity (_string \"00000000"\))))
		(_generic (_internal ADDRESS_BIT_SIZE_T ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_signal (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~137 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 11 )))))
		(_signal (_internal write_data_port ~STD_LOGIC_VECTOR{INITREG_T'range}~137 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~139 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_signal (_internal write_address ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~139 0 34 (_architecture (_uni ))))
		(_signal (_internal read_address_1 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~139 0 35 (_architecture (_uni ))))
		(_signal (_internal read_address_2 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~139 0 36 (_architecture (_uni ))))
		(_signal (_internal write_enabled ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal read_data_port_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~137 0 39 (_architecture (_uni ))))
		(_signal (_internal read_data_port_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~137 0 40 (_architecture (_uni ))))
		(_process
			(MAIN(_architecture 0 0 64 (_process (_wait_for)(_target(0)(1)(2)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 50529026 )
		(33686018 33751554 )
	)
	(_model . TB_ARCHITECTURE 13 -1
	)
)
I 000040 55 740 0 testbench_for_regfile
(_configuration VHDL (testbench_for_regfile 0 86 (regfile_tb))
	(_version v98)
	(_time 1462484204422 2016.05.06 00:36:44)
	(_source (\./src/TestBench/regfile_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code 8787878985d1d090838695ddd381d28184818f82d1)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . REGFile beh_regfile
				(_port
					((init)(init))
					((write_data_port)(write_data_port))
					((write_address)(write_address))
					((read_data_port_1)(read_data_port_1))
					((read_data_port_2)(read_data_port_2))
					((read_address_1)(read_address_1))
					((read_address_2)(read_address_2))
					((write_enabled)(write_enabled))
				)
			)
		)
	)
)
I 000049 55 2032          1462484260996 beh_regn
(_unit VHDL (regn 0 4 (beh_regn 0 16 ))
	(_version v98)
	(_time 1462484260997 2016.05.06 00:37:40)
	(_source (\./src/Reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 898b8a8785deda9fdddb9bd3dd8f8e8fdc8e8b8f8c)
	(_entity
		(_time 1462398020328)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITIAL ~STD_LOGIC_VECTOR~12 0 5 (_entity (_string \"00000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 2 )))))
		(_port (_internal data_input ~STD_LOGIC_VECTOR{INITIAL'range}~12 0 8 (_entity (_in ))))
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal output_enabled ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~121 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{INITIAL'range}~121 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 17 (_architecture (_uni ))))
		(_process
			(MAIN(_architecture 0 0 19 (_process (_simple)(_target(6))(_sensitivity(0)(1)(2)(3)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . beh_regn 5 -1
	)
)
I 000048 55 4207          1462484261039 Beh_GPR
(_unit VHDL (mram 0 5 (beh_gpr 0 18 ))
	(_version v98)
	(_time 1462484261040 2016.05.06 00:37:41)
	(_source (\./src/MRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code b8bbededb2efedaee9bdfce3ebbeb9beecbeecbfba)
	(_entity
		(_time 1462398020376)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_write ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal read_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal read_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal write_address ~STD_LOGIC_VECTOR{7~downto~0}~124 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal read_data_port_1 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal read_data_port_2 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal write_data_port ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 21 (_entity (_in ))))
		(_type (_internal byte 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal RAM_t 0 20 (_array byte ((_to (i 0)(i 255))))))
		(_signal (_internal RAM RAM_t 0 25 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_signal (_internal data_win byte 0 47 (_architecture (_uni ))))
		(_signal (_internal data_1out byte 0 48 (_architecture (_uni ))))
		(_signal (_internal data_2out byte 0 49 (_architecture (_uni ))))
		(_process
			(line__51(_architecture 0 0 51 (_assignment (_simple)(_alias((data_win)(write_data_port)))(_target(9))(_sensitivity(7)))))
			(WRITE(_architecture 1 0 53 (_process (_target(8))(_sensitivity(1)(9)(0)(4))(_dssslsensitivity 1)(_monitor))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_target(10))(_sensitivity(8)(2))(_monitor))))
			(line__63(_architecture 3 0 63 (_assignment (_simple)(_target(11))(_sensitivity(8)(3))(_monitor))))
			(READ(_architecture 4 0 65 (_process (_target(5)(6))(_sensitivity(1)(10)(11)(0))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_static
		(67372036 67372036 )
		(67372036 67372036 )
	)
	(_model . Beh_GPR 5 -1
	)
)
I 000061 55 4388          1462484261080 Datapath_Behavioural
(_unit VHDL (datapath 0 10 (datapath_behavioural 0 22 ))
	(_version v98)
	(_time 1462484261081 2016.05.06 00:37:41)
	(_source (\./src/Datapath.vhd\))
	(_use (.(commands))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code d7d4d285d18187c1d282c78d87d0d3d1dfd1d3d1d6)
	(_entity
		(_time 1462484005631)
		(_use (.(commands))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal operation_code ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~124 0 16 (_entity (_out ))))
		(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal op_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_architecture (_uni ))))
		(_signal (_internal add_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal sub_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal mov_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal result_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal result_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(line__34(_architecture 0 0 34 (_assignment (_simple)(_target(8))(_sensitivity(2)(3))(_monitor))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(9))(_sensitivity(2)(3))(_monitor))))
			(line__41(_architecture 2 0 41 (_assignment (_simple)(_alias((mov_result)(operand_1)))(_target(10))(_sensitivity(2)))))
			(ALU_REG(_architecture 3 0 45 (_process (_target(7))(_sensitivity(0)(1)(2)(3)(8)(9)(10))(_dssslsensitivity 6))))
			(FLAGS_PROCESS(_architecture 4 0 57 (_process (_simple)(_target(11)(12))(_sensitivity(7)))))
			(line__72(_architecture 5 0 72 (_assignment (_simple)(_alias((result)(op_result)))(_target(4))(_sensitivity(7)))))
			(line__73(_architecture 6 0 73 (_assignment (_simple)(_alias((zero_flag)(result_zero_flag)))(_simpleassign BUF)(_target(5))(_sensitivity(11)))))
			(line__74(_architecture 7 0 74 (_assignment (_simple)(_alias((significant_bit_flag)(result_significant_bit_flag)))(_simpleassign BUF)(_target(6))(_sensitivity(12)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extmpfsm_regfile_sort_design.commands.op_code (. commands op_code)))
		(_variable (_external mpfsm_regfile_sort_design.commands.ADD_OP (. commands ADD_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.SUB_OP (. commands SUB_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.MOV_FROM_IND (. commands MOV_FROM_IND)))
		(_variable (_external mpfsm_regfile_sort_design.commands.MOV_TO_IND (. commands MOV_TO_IND)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . Datapath_Behavioural 8 -1
	)
)
I 000063 55 9634          1462484261122 Controller_Behavioural
(_unit VHDL (controller 0 13 (controller_behavioural 0 42 ))
	(_version v98)
	(_time 1462484261123 2016.05.06 00:37:41)
	(_source (\./src/Controller.vhd\))
	(_use (.(commands))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 060507005651071102000404405c040055000301040005)
	(_entity
		(_time 1462484005713)
		(_use (.(commands))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal rom_address ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{27~downto~0}~12 0 22 (_entity (_in ))))
		(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_write_data_port ~STD_LOGIC_VECTOR{7~downto~0}~122 0 25 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_write_address ~STD_LOGIC_VECTOR{7~downto~0}~124 0 26 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_read_data_port_1 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 27 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_read_data_port_2 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 28 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_read_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 29 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_read_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 30 (_entity (_out ))))
		(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1214 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~1214 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1218 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1218 0 36 (_entity (_in ))))
		(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_type (_internal states 0 43 (_enum1 idle fetch decode read write add sub halt jump_if_zero jump_if_not_sign_bit_set mov_accept_write mov_to_read_addr mov_to_indirect mov_from_read_addr mov_from_indirect (_to (i 0)(i 14)))))
		(_signal (_internal next_state states 0 61 (_architecture (_uni ))))
		(_signal (_internal current_state states 0 62 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_signal (_internal instruction ~STD_LOGIC_VECTOR{27~downto~0}~13 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal instruction_counter ~STD_LOGIC_VECTOR{7~downto~0}~13 0 64 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal operation ~STD_LOGIC_VECTOR{3~downto~0}~13 0 65 (_architecture (_uni ))))
		(_signal (_internal operand_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 66 (_architecture (_uni ))))
		(_signal (_internal operand_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 67 (_architecture (_uni ))))
		(_signal (_internal result_address ~STD_LOGIC_VECTOR{7~downto~0}~13 0 68 (_architecture (_uni ))))
		(_signal (_internal data_1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 69 (_architecture (_uni ))))
		(_signal (_internal data_2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 70 (_architecture (_uni ))))
		(_signal (_internal data_w ~STD_LOGIC_VECTOR{7~downto~0}~13 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal DEFAULT_COUNTER_VALUE ~STD_LOGIC_VECTOR{7~downto~0}~132 0 73 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~134 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_constant (_internal DEFAULT_INSTRUCTION_VALUE ~STD_LOGIC_VECTOR{27~downto~0}~134 0 74 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal DEFAULT_OPERATION_VALUE ~STD_LOGIC_VECTOR{3~downto~0}~136 0 75 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal DEFAULT_ADDRESS_VALUE ~STD_LOGIC_VECTOR{7~downto~0}~138 0 76 (_architecture ((_others(i 2))))))
		(_process
			(FSM(_architecture 0 0 79 (_process (_target(22))(_sensitivity(21)(0)(1)))))
			(FSM_COMB(_architecture 1 0 92 (_process (_simple)(_target(21))(_sensitivity(22)(25)(2)))))
			(STOP_PROCESS(_architecture 2 0 145 (_process (_simple)(_target(3))(_sensitivity(22)))))
			(INSTR_COUNTER(_architecture 3 0 157 (_process (_target(24))(_sensitivity(22)(0)(1)(24)(26)(19)(20))(_dssslsensitivity 3))))
			(line__172(_architecture 4 0 172 (_assignment (_simple)(_alias((rom_address)(instruction_counter)))(_target(5))(_sensitivity(24)))))
			(ROM_READ_SET(_architecture 5 0 174 (_process (_simple)(_target(4))(_sensitivity(21)(22)))))
			(ROM_READ(_architecture 6 0 186 (_process (_simple)(_target(23))(_sensitivity(22)(1)(6)))))
			(REGS_CONTROL(_architecture 7 0 199 (_process (_simple)(_target(25)(26)(27)(28))(_sensitivity(21)(23)(1))(_read(27)(29)(30)))))
			(RAM_ADDR_SET(_architecture 8 0 219 (_process (_simple)(_target(9)(12)(13))(_sensitivity(26)(27)(28))(_read(22)))))
			(RAM_MODE_SET(_architecture 9 0 228 (_process (_simple)(_target(7))(_sensitivity(22)))))
			(RAM_DATA_OUT(_architecture 10 0 237 (_process (_simple)(_target(29)(30))(_sensitivity(22))(_read(10)(11)))))
			(line__247(_architecture 11 0 247 (_assignment (_simple)(_alias((ram_write_data_port)(datapath_result)))(_target(8))(_sensitivity(18)))))
			(line__248(_architecture 12 0 248 (_assignment (_simple)(_alias((datapath_operand_1)(data_1)))(_target(16))(_sensitivity(29)))))
			(line__249(_architecture 13 0 249 (_assignment (_simple)(_alias((datapath_operand_2)(data_2)))(_target(17))(_sensitivity(30)))))
			(line__250(_architecture 14 0 250 (_assignment (_simple)(_alias((datapath_operation_code)(operation)))(_target(15))(_sensitivity(25)))))
			(DATAPATH_SET(_architecture 15 0 252 (_process (_simple)(_target(14))(_sensitivity(22)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extmpfsm_regfile_sort_design.commands.op_code (. commands op_code)))
		(_variable (_external mpfsm_regfile_sort_design.commands.HALT_OP (. commands HALT_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.JZ_OP (. commands JZ_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.JNSB_OP (. commands JNSB_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.ADD_OP (. commands ADD_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.SUB_OP (. commands SUB_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.MOV_FROM_IND (. commands MOV_FROM_IND)))
		(_variable (_external mpfsm_regfile_sort_design.commands.MOV_TO_IND (. commands MOV_TO_IND)))
	)
	(_model . Controller_Behavioural 16 -1
	)
)
I 000052 55 6623          1462484261162 beh_regfile
(_unit VHDL (regfile 0 5 (beh_regfile 0 19 ))
	(_version v98)
	(_time 1462484261163 2016.05.06 00:37:41)
	(_source (\./src/RegFile.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 353735303562662336312c6f373330323733303332)
	(_entity
		(_time 1462398020486)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(REGn
			(_object
				(_generic (_internal INITIAL ~STD_LOGIC_VECTOR~13 0 21 (_entity -1 (_string \"00000000"\))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal data_input ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 23 (_entity (_in ))))
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_port (_internal output_enabled ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~131 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 5 )))))
				(_port (_internal data_output ~STD_LOGIC_VECTOR{INITIAL'range}~131 0 28 (_entity (_out ))))
			)
		)
	)
	(_generate REGi 0 59 (_for ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 )
		(_instantiation REGi 0 60 (_component REGn )
			(_generic
				((INITIAL)(_code 6))
			)
			(_port
				((data_input)(write_data_port))
				((enabled)(write_enabled_flags(_object 2)))
				((init)(init))
				((clk)(write_enabled))
				((output_enabled)(read_enabled_flags(_object 2)))
				((data_output)(read_data_1))
			)
			(_use (_entity . REGn)
				(_generic
					((INITIAL)(_code 7))
				)
				(_port
					((data_input)(data_input))
					((enabled)(enabled))
					((init)(init))
					((clk)(clk))
					((output_enabled)(output_enabled))
					((data_output)(data_output))
				)
			)
		)
		(_instantiation REG 0 69 (_component REGn )
			(_generic
				((INITIAL)(_code 8))
			)
			(_port
				((data_input)(write_data_port))
				((enabled)(write_enabled_flags(_object 2)))
				((init)(init))
				((clk)(write_enabled))
				((output_enabled)(read_enabled_flags(_object 2)))
				((data_output)(read_data_2))
			)
			(_use (_entity . REGn)
				(_generic
					((INITIAL)(_code 9))
				)
				(_port
					((data_input)(data_input))
					((enabled)(enabled))
					((init)(init))
					((clk)(clk))
					((output_enabled)(output_enabled))
					((data_output)(data_output))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 0 59 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG_T ~STD_LOGIC_VECTOR~12 0 6 (_entity (_string \"00000000"\))))
		(_generic (_internal ADDRESS_BIT_SIZE_T ~extSTD.STANDARD.INTEGER 0 7 \2\ (_entity ((i 2)))))
		(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 10 )))))
		(_port (_internal write_data_port ~STD_LOGIC_VECTOR{INITREG_T'range}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal write_address ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~121 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 12 )))))
		(_port (_internal read_data_port_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~121 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 13 )))))
		(_port (_internal read_data_port_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~122 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal read_address_1 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~124 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~126 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_port (_internal read_address_2 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~126 0 15 (_entity (_in ))))
		(_port (_internal write_enabled ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal write_enabled_flags ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal read_enabled_flags ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 17 )))))
		(_signal (_internal read_data_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal read_data_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 0 59 (_scalar (_downto (c 18 )(i 0)))))
		(_process
			(WRITE_ADDRESS_DECODER(_architecture 0 0 37 (_process (_simple)(_target(8))(_sensitivity(2))(_monitor)(_read(8)))))
			(READ_ADDRESS_DECODER(_architecture 1 0 48 (_process (_simple)(_target(9))(_sensitivity(5)(6))(_monitor)(_read(9)))))
			(line__80(_architecture 2 0 80 (_assignment (_simple)(_target(3))(_sensitivity(10)))))
			(line__81(_architecture 3 0 81 (_assignment (_simple)(_target(4))(_sensitivity(11)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . beh_regfile 19 -1
	)
)
I 000059 55 2645          1462484261199 MicroROM_Behaviour
(_unit VHDL (microrom 0 10 (microrom_behaviour 0 18 ))
	(_version v98)
	(_time 1462484261200 2016.05.06 00:37:41)
	(_source (\./src/ROM.vhd\))
	(_use (.(commands))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 54570257590303435556120f07520252005200525d)
	(_entity
		(_time 1462484005840)
		(_use (.(commands))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_enable ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{27~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ram_address 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal op_code 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal instruction 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_type (_internal ROM_type 0 26 (_array instruction ((_to (i 0)(i 255))))))
		(_constant (_internal ROM ROM_type 0 31 (_architecture (_code 2))))
		(_signal (_internal data instruction 0 37 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 1 0 44 (_process (_simple)(_target(2))(_sensitivity(3)(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmpfsm_regfile_sort_design.commands.op_code (. commands op_code)))
		(_variable (_external mpfsm_regfile_sort_design.commands.ADD_OP (. commands ADD_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.MOV_TO_IND (. commands MOV_TO_IND)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(50529027 50529027 )
		(33686018 50463234 )
		(33686018 33686018 )
		(33686018 33751810 )
		(33686018 50528770 )
	)
	(_model . MicroROM_Behaviour 3 -1
	)
)
I 000067 55 11414         1462484261229 MicroProcessor_Behavioural
(_unit VHDL (microprocessor 0 8 (microprocessor_behavioural 0 17 ))
	(_version v98)
	(_time 1462484261230 2016.05.06 00:37:41)
	(_source (\./src/MicroProcessor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 737025727924246478703528227471752575707576)
	(_entity
		(_time 1462484005924)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(Datapath
			(_object
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal operation_code ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42 (_entity (_in ))))
				(_port (_internal operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 43 (_entity (_in ))))
				(_port (_internal operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 44 (_entity (_in ))))
				(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 45 (_entity (_out ))))
				(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
				(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
			)
		)
		(Controller
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
				(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_out ))))
				(_port (_internal rom_address ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 59 (_entity (_out ))))
				(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{27~downto~0}~1322 0 60 (_entity (_in ))))
				(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
				(_port (_internal ram_write_data_port ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 63 (_entity (_out ))))
				(_port (_internal ram_write_address ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 64 (_entity (_out ))))
				(_port (_internal ram_read_data_port_1 ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 65 (_entity (_in ))))
				(_port (_internal ram_read_data_port_2 ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 66 (_entity (_in ))))
				(_port (_internal ram_read_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~1332 0 67 (_entity (_out ))))
				(_port (_internal ram_read_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~1334 0 68 (_entity (_out ))))
				(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 71 (_entity (_out ))))
				(_port (_internal datapath_operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~1338 0 72 (_entity (_out ))))
				(_port (_internal datapath_operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~1340 0 73 (_entity (_out ))))
				(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1342 0 74 (_entity (_in ))))
				(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
			)
		)
	)
	(_instantiation U_RAM 0 101 (_entity . MRAM)
		(_port
			((read_write)(mp_ram_read_write))
			((clk)(clk))
			((read_address_1)(mp_ram_read_address_1))
			((read_address_2)(mp_ram_read_address_2))
			((write_address)(mp_ram_write_address))
			((read_data_port_1)(mp_ram_read_data_port_1))
			((read_data_port_2)(mp_ram_read_data_port_2))
			((write_data_port)(mp_ram_write_data_port))
		)
	)
	(_instantiation U_ROM 0 112 (_entity . MicroROM)
		(_port
			((read_enable)(mp_rom_read_enable))
			((address)(mp_rom_address))
			((data_output)(mp_rom_data_output))
		)
	)
	(_instantiation U_DATAPATH 0 117 (_component Datapath )
		(_port
			((enabled)(mp_datapath_enabled))
			((operation_code)(mp_datapath_operation_code))
			((operand_1)(mp_datapath_operand_1))
			((operand_2)(mp_datapath_operand_2))
			((result)(mp_datapath_result))
			((zero_flag)(mp_datapath_zero_flag))
			((significant_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . Datapath)
		)
	)
	(_instantiation U_CONTROLLER 0 126 (_component Controller )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
			((rom_enabled)(mp_rom_read_enable))
			((rom_address)(mp_rom_address))
			((rom_data_output)(mp_rom_data_output))
			((ram_read_write)(mp_ram_read_write))
			((ram_write_data_port)(mp_ram_write_data_port))
			((ram_write_address)(mp_ram_write_address))
			((ram_read_data_port_1)(mp_ram_read_data_port_1))
			((ram_read_data_port_2)(mp_ram_read_data_port_2))
			((ram_read_address_1)(mp_ram_read_address_1))
			((ram_read_address_2)(mp_ram_read_address_2))
			((datapath_enabled)(mp_datapath_enabled))
			((datapath_operation_code)(mp_datapath_operation_code))
			((datapath_operand_1)(mp_datapath_operand_1))
			((datapath_operand_2)(mp_datapath_operand_2))
			((datapath_result)(mp_datapath_result))
			((datapath_zero_flag)(mp_datapath_zero_flag))
			((datapath_significant_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . Controller)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~1322 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1332 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1334 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1338 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1340 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1342 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_read_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 81 (_architecture (_uni ))))
		(_signal (_internal mp_ram_read_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 82 (_architecture (_uni ))))
		(_signal (_internal mp_ram_write_address ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 83 (_architecture (_uni ))))
		(_signal (_internal mp_ram_read_data_port_1 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 84 (_architecture (_uni ))))
		(_signal (_internal mp_ram_read_data_port_2 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 85 (_architecture (_uni ))))
		(_signal (_internal mp_ram_write_data_port ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 86 (_architecture (_uni ))))
		(_signal (_internal mp_rom_read_enable ~extieee.std_logic_1164.STD_LOGIC 0 88 (_architecture (_uni ))))
		(_signal (_internal mp_rom_address ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 89 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~1346 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_signal (_internal mp_rom_data_output ~STD_LOGIC_VECTOR{27~downto~0}~1346 0 90 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal mp_datapath_operation_code ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 93 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 94 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 95 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 96 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 98 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000056 55 2133          1462484261235 TB_ARCHITECTURE
(_unit VHDL (microprocessor_tb 0 7 (tb_architecture 0 10 ))
	(_version v98)
	(_time 1462484261236 2016.05.06 00:37:41)
	(_source (\./src/TestBench/microprocessor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 737025727924246472713528227471752575707576)
	(_entity
		(_time 1462398020559)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MicroProcessor
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component MicroProcessor )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
		)
		(_use (_entity . MicroProcessor)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_constant (_internal CLK_PERIOD ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_P(_architecture 0 0 35 (_process (_wait_for)(_target(0)))))
			(MAIN_P(_architecture 1 0 43 (_process (_wait_for)(_target(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000056 55 5439          1462484261271 TB_ARCHITECTURE
(_unit VHDL (regfile_tb 0 7 (tb_architecture 0 14 ))
	(_version v98)
	(_time 1462484261272 2016.05.06 00:37:41)
	(_source (\./src/TestBench/regfile_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code a2a0a2f5a5f5f1b4a1a7bbf8a0a4a7a7f4a5a6a4a0)
	(_entity
		(_time 1462398020584)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	)
	(_component
		(REGFile
			(_object
				(_generic (_internal INITREG_T ~STD_LOGIC_VECTOR~13 0 18 (_entity -1 (_string \"00000000"\))))
				(_generic (_internal ADDRESS_BIT_SIZE_T ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 1 )))))
				(_port (_internal write_data_port ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 22 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal write_address ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 23 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~131 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
				(_port (_internal read_data_port_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~131 0 24 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~132 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal read_data_port_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~132 0 25 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal read_address_1 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~134 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~136 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal read_address_2 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~136 0 27 (_entity (_in ))))
				(_port (_internal write_enabled ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 47 (_component REGFile )
		(_generic
			((INITREG_T)(_code 7))
			((ADDRESS_BIT_SIZE_T)(_code 8))
		)
		(_port
			((init)(init))
			((write_data_port)(write_data_port))
			((write_address)(write_address))
			((read_data_port_1)(read_data_port_1))
			((read_data_port_2)(read_data_port_2))
			((read_address_1)(read_address_1))
			((read_address_2)(read_address_2))
			((write_enabled)(write_enabled))
		)
		(_use (_entity . REGFile)
			(_generic
				((INITREG_T)(_code 9))
				((ADDRESS_BIT_SIZE_T)(_code 10))
			)
			(_port
				((init)(init))
				((write_data_port)(write_data_port))
				((write_address)(write_address))
				((read_data_port_1)(read_data_port_1))
				((read_data_port_2)(read_data_port_2))
				((read_address_1)(read_address_1))
				((read_address_2)(read_address_2))
				((write_enabled)(write_enabled))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG_T ~STD_LOGIC_VECTOR~12 0 10 (_entity (_string \"00000000"\))))
		(_generic (_internal ADDRESS_BIT_SIZE_T ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_signal (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~137 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 11 )))))
		(_signal (_internal write_data_port ~STD_LOGIC_VECTOR{INITREG_T'range}~137 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~139 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_signal (_internal write_address ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~139 0 34 (_architecture (_uni ))))
		(_signal (_internal read_address_1 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~139 0 35 (_architecture (_uni ))))
		(_signal (_internal read_address_2 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~139 0 36 (_architecture (_uni ))))
		(_signal (_internal write_enabled ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal read_data_port_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~137 0 39 (_architecture (_uni ))))
		(_signal (_internal read_data_port_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~137 0 40 (_architecture (_uni ))))
		(_process
			(MAIN(_architecture 0 0 64 (_process (_wait_for)(_target(0)(1)(2)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 50529026 )
		(33686018 33751554 )
	)
	(_model . TB_ARCHITECTURE 13 -1
	)
)
I 000040 55 740 0 testbench_for_regfile
(_configuration VHDL (testbench_for_regfile 0 86 (regfile_tb))
	(_version v98)
	(_time 1462484261357 2016.05.06 00:37:41)
	(_source (\./src/TestBench/regfile_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code f0f2f6a0f5a6a7e7f4f1e2aaa4f6a5f6f3f6f8f5a6)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . REGFile beh_regfile
				(_port
					((init)(init))
					((write_data_port)(write_data_port))
					((write_address)(write_address))
					((read_data_port_1)(read_data_port_1))
					((read_data_port_2)(read_data_port_2))
					((read_address_1)(read_address_1))
					((read_address_2)(read_address_2))
					((write_enabled)(write_enabled))
				)
			)
		)
	)
)
I 000049 55 2032          1462484540369 beh_regn
(_unit VHDL (regn 0 4 (beh_regn 0 16 ))
	(_version v98)
	(_time 1462484540370 2016.05.06 00:42:20)
	(_source (\./src/Reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d8d6de8ad58f8bce8c8aca828cdedfde8ddfdadedd)
	(_entity
		(_time 1462398020328)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITIAL ~STD_LOGIC_VECTOR~12 0 5 (_entity (_string \"00000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 2 )))))
		(_port (_internal data_input ~STD_LOGIC_VECTOR{INITIAL'range}~12 0 8 (_entity (_in ))))
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal output_enabled ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~121 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{INITIAL'range}~121 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 17 (_architecture (_uni ))))
		(_process
			(MAIN(_architecture 0 0 19 (_process (_simple)(_target(6))(_sensitivity(0)(1)(2)(3)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . beh_regn 5 -1
	)
)
I 000048 55 4207          1462484540433 Beh_GPR
(_unit VHDL (mram 0 5 (beh_gpr 0 18 ))
	(_version v98)
	(_time 1462484540434 2016.05.06 00:42:20)
	(_source (\./src/MRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 16194710124143004713524d451017104210421114)
	(_entity
		(_time 1462398020376)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_write ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal read_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal read_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal write_address ~STD_LOGIC_VECTOR{7~downto~0}~124 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal read_data_port_1 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal read_data_port_2 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal write_data_port ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 21 (_entity (_in ))))
		(_type (_internal byte 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal RAM_t 0 20 (_array byte ((_to (i 0)(i 255))))))
		(_signal (_internal RAM RAM_t 0 25 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_signal (_internal data_win byte 0 47 (_architecture (_uni ))))
		(_signal (_internal data_1out byte 0 48 (_architecture (_uni ))))
		(_signal (_internal data_2out byte 0 49 (_architecture (_uni ))))
		(_process
			(line__51(_architecture 0 0 51 (_assignment (_simple)(_alias((data_win)(write_data_port)))(_target(9))(_sensitivity(7)))))
			(WRITE(_architecture 1 0 53 (_process (_target(8))(_sensitivity(1)(0)(4)(9))(_dssslsensitivity 1)(_monitor))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_target(10))(_sensitivity(2)(8))(_monitor))))
			(line__63(_architecture 3 0 63 (_assignment (_simple)(_target(11))(_sensitivity(3)(8))(_monitor))))
			(READ(_architecture 4 0 65 (_process (_target(5)(6))(_sensitivity(1)(0)(10)(11))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_static
		(67372036 67372036 )
		(67372036 67372036 )
	)
	(_model . Beh_GPR 5 -1
	)
)
I 000061 55 4388          1462484540493 Datapath_Behavioural
(_unit VHDL (datapath 0 10 (datapath_behavioural 0 22 ))
	(_version v98)
	(_time 1462484540494 2016.05.06 00:42:20)
	(_source (\./src/Datapath.vhd\))
	(_use (.(commands))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 555a5456510305435000450f055251535d53515354)
	(_entity
		(_time 1462484005631)
		(_use (.(commands))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal operation_code ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~124 0 16 (_entity (_out ))))
		(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal op_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_architecture (_uni ))))
		(_signal (_internal add_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal sub_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal mov_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal result_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal result_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(line__34(_architecture 0 0 34 (_assignment (_simple)(_target(8))(_sensitivity(2)(3))(_monitor))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(9))(_sensitivity(2)(3))(_monitor))))
			(line__41(_architecture 2 0 41 (_assignment (_simple)(_alias((mov_result)(operand_1)))(_target(10))(_sensitivity(2)))))
			(ALU_REG(_architecture 3 0 45 (_process (_target(7))(_sensitivity(0)(1)(2)(3)(8)(9)(10))(_dssslsensitivity 6))))
			(FLAGS_PROCESS(_architecture 4 0 57 (_process (_simple)(_target(11)(12))(_sensitivity(7)))))
			(line__72(_architecture 5 0 72 (_assignment (_simple)(_alias((result)(op_result)))(_target(4))(_sensitivity(7)))))
			(line__73(_architecture 6 0 73 (_assignment (_simple)(_alias((zero_flag)(result_zero_flag)))(_simpleassign BUF)(_target(5))(_sensitivity(11)))))
			(line__74(_architecture 7 0 74 (_assignment (_simple)(_alias((significant_bit_flag)(result_significant_bit_flag)))(_simpleassign BUF)(_target(6))(_sensitivity(12)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extmpfsm_regfile_sort_design.commands.op_code (. commands op_code)))
		(_variable (_external mpfsm_regfile_sort_design.commands.ADD_OP (. commands ADD_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.SUB_OP (. commands SUB_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.MOV_FROM_IND (. commands MOV_FROM_IND)))
		(_variable (_external mpfsm_regfile_sort_design.commands.MOV_TO_IND (. commands MOV_TO_IND)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . Datapath_Behavioural 8 -1
	)
)
I 000063 55 9634          1462484540535 Controller_Behavioural
(_unit VHDL (controller 0 13 (controller_behavioural 0 42 ))
	(_version v98)
	(_time 1462484540536 2016.05.06 00:42:20)
	(_source (\./src/Controller.vhd\))
	(_use (.(commands))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 848b828ad6d3859380828686c2de8682d7828183868287)
	(_entity
		(_time 1462484005713)
		(_use (.(commands))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal rom_address ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{27~downto~0}~12 0 22 (_entity (_in ))))
		(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_write_data_port ~STD_LOGIC_VECTOR{7~downto~0}~122 0 25 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_write_address ~STD_LOGIC_VECTOR{7~downto~0}~124 0 26 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_read_data_port_1 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 27 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_read_data_port_2 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 28 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_read_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 29 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_read_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 30 (_entity (_out ))))
		(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1214 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~1214 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1218 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1218 0 36 (_entity (_in ))))
		(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_type (_internal states 0 43 (_enum1 idle fetch decode read write add sub halt jump_if_zero jump_if_not_sign_bit_set mov_accept_write mov_to_read_addr mov_to_indirect mov_from_read_addr mov_from_indirect (_to (i 0)(i 14)))))
		(_signal (_internal next_state states 0 61 (_architecture (_uni ))))
		(_signal (_internal current_state states 0 62 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_signal (_internal instruction ~STD_LOGIC_VECTOR{27~downto~0}~13 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal instruction_counter ~STD_LOGIC_VECTOR{7~downto~0}~13 0 64 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal operation ~STD_LOGIC_VECTOR{3~downto~0}~13 0 65 (_architecture (_uni ))))
		(_signal (_internal operand_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 66 (_architecture (_uni ))))
		(_signal (_internal operand_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 67 (_architecture (_uni ))))
		(_signal (_internal result_address ~STD_LOGIC_VECTOR{7~downto~0}~13 0 68 (_architecture (_uni ))))
		(_signal (_internal data_1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 69 (_architecture (_uni ))))
		(_signal (_internal data_2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 70 (_architecture (_uni ))))
		(_signal (_internal data_w ~STD_LOGIC_VECTOR{7~downto~0}~13 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal DEFAULT_COUNTER_VALUE ~STD_LOGIC_VECTOR{7~downto~0}~132 0 73 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~134 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_constant (_internal DEFAULT_INSTRUCTION_VALUE ~STD_LOGIC_VECTOR{27~downto~0}~134 0 74 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal DEFAULT_OPERATION_VALUE ~STD_LOGIC_VECTOR{3~downto~0}~136 0 75 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal DEFAULT_ADDRESS_VALUE ~STD_LOGIC_VECTOR{7~downto~0}~138 0 76 (_architecture ((_others(i 2))))))
		(_process
			(FSM(_architecture 0 0 79 (_process (_target(22))(_sensitivity(0)(1)(21)))))
			(FSM_COMB(_architecture 1 0 92 (_process (_simple)(_target(21))(_sensitivity(2)(22)(25)))))
			(STOP_PROCESS(_architecture 2 0 145 (_process (_simple)(_target(3))(_sensitivity(22)))))
			(INSTR_COUNTER(_architecture 3 0 157 (_process (_target(24))(_sensitivity(0)(1)(22)(19)(20)(24)(26))(_dssslsensitivity 3))))
			(line__172(_architecture 4 0 172 (_assignment (_simple)(_alias((rom_address)(instruction_counter)))(_target(5))(_sensitivity(24)))))
			(ROM_READ_SET(_architecture 5 0 174 (_process (_simple)(_target(4))(_sensitivity(21)(22)))))
			(ROM_READ(_architecture 6 0 186 (_process (_simple)(_target(23))(_sensitivity(1)(6)(22)))))
			(REGS_CONTROL(_architecture 7 0 199 (_process (_simple)(_target(25)(26)(27)(28))(_sensitivity(1)(21)(23))(_read(27)(29)(30)))))
			(RAM_ADDR_SET(_architecture 8 0 219 (_process (_simple)(_target(9)(12)(13))(_sensitivity(26)(27)(28))(_read(22)))))
			(RAM_MODE_SET(_architecture 9 0 228 (_process (_simple)(_target(7))(_sensitivity(22)))))
			(RAM_DATA_OUT(_architecture 10 0 237 (_process (_simple)(_target(29)(30))(_sensitivity(22))(_read(10)(11)))))
			(line__247(_architecture 11 0 247 (_assignment (_simple)(_alias((ram_write_data_port)(datapath_result)))(_target(8))(_sensitivity(18)))))
			(line__248(_architecture 12 0 248 (_assignment (_simple)(_alias((datapath_operand_1)(data_1)))(_target(16))(_sensitivity(29)))))
			(line__249(_architecture 13 0 249 (_assignment (_simple)(_alias((datapath_operand_2)(data_2)))(_target(17))(_sensitivity(30)))))
			(line__250(_architecture 14 0 250 (_assignment (_simple)(_alias((datapath_operation_code)(operation)))(_target(15))(_sensitivity(25)))))
			(DATAPATH_SET(_architecture 15 0 252 (_process (_simple)(_target(14))(_sensitivity(22)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extmpfsm_regfile_sort_design.commands.op_code (. commands op_code)))
		(_variable (_external mpfsm_regfile_sort_design.commands.HALT_OP (. commands HALT_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.JZ_OP (. commands JZ_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.JNSB_OP (. commands JNSB_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.ADD_OP (. commands ADD_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.SUB_OP (. commands SUB_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.MOV_FROM_IND (. commands MOV_FROM_IND)))
		(_variable (_external mpfsm_regfile_sort_design.commands.MOV_TO_IND (. commands MOV_TO_IND)))
	)
	(_model . Controller_Behavioural 16 -1
	)
)
I 000052 55 6623          1462484540581 beh_regfile
(_unit VHDL (regfile 0 5 (beh_regfile 0 19 ))
	(_version v98)
	(_time 1462484540582 2016.05.06 00:42:20)
	(_source (\./src/RegFile.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code b3bdb4e7b5e4e0a5b0b7aae9b1b5b6b4b1b5b6b5b4)
	(_entity
		(_time 1462398020486)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(REGn
			(_object
				(_generic (_internal INITIAL ~STD_LOGIC_VECTOR~13 0 21 (_entity -1 (_string \"00000000"\))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal data_input ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 23 (_entity (_in ))))
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_port (_internal output_enabled ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~131 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 5 )))))
				(_port (_internal data_output ~STD_LOGIC_VECTOR{INITIAL'range}~131 0 28 (_entity (_out ))))
			)
		)
	)
	(_generate REGi 0 59 (_for ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 )
		(_instantiation REGi 0 60 (_component REGn )
			(_generic
				((INITIAL)(_code 6))
			)
			(_port
				((data_input)(write_data_port))
				((enabled)(write_enabled_flags(_object 2)))
				((init)(init))
				((clk)(write_enabled))
				((output_enabled)(read_enabled_flags(_object 2)))
				((data_output)(read_data_1))
			)
			(_use (_entity . REGn)
				(_generic
					((INITIAL)(_code 7))
				)
				(_port
					((data_input)(data_input))
					((enabled)(enabled))
					((init)(init))
					((clk)(clk))
					((output_enabled)(output_enabled))
					((data_output)(data_output))
				)
			)
		)
		(_instantiation REG 0 69 (_component REGn )
			(_generic
				((INITIAL)(_code 8))
			)
			(_port
				((data_input)(write_data_port))
				((enabled)(write_enabled_flags(_object 2)))
				((init)(init))
				((clk)(write_enabled))
				((output_enabled)(read_enabled_flags(_object 2)))
				((data_output)(read_data_2))
			)
			(_use (_entity . REGn)
				(_generic
					((INITIAL)(_code 9))
				)
				(_port
					((data_input)(data_input))
					((enabled)(enabled))
					((init)(init))
					((clk)(clk))
					((output_enabled)(output_enabled))
					((data_output)(data_output))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 0 59 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG_T ~STD_LOGIC_VECTOR~12 0 6 (_entity (_string \"00000000"\))))
		(_generic (_internal ADDRESS_BIT_SIZE_T ~extSTD.STANDARD.INTEGER 0 7 \2\ (_entity ((i 2)))))
		(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 10 )))))
		(_port (_internal write_data_port ~STD_LOGIC_VECTOR{INITREG_T'range}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal write_address ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~121 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 12 )))))
		(_port (_internal read_data_port_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~121 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 13 )))))
		(_port (_internal read_data_port_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~122 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal read_address_1 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~124 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~126 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_port (_internal read_address_2 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~126 0 15 (_entity (_in ))))
		(_port (_internal write_enabled ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal write_enabled_flags ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal read_enabled_flags ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 17 )))))
		(_signal (_internal read_data_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal read_data_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 0 59 (_scalar (_downto (c 18 )(i 0)))))
		(_process
			(WRITE_ADDRESS_DECODER(_architecture 0 0 37 (_process (_simple)(_target(8))(_sensitivity(2))(_monitor)(_read(8)))))
			(READ_ADDRESS_DECODER(_architecture 1 0 48 (_process (_simple)(_target(9))(_sensitivity(5)(6))(_monitor)(_read(9)))))
			(line__80(_architecture 2 0 80 (_assignment (_simple)(_target(3))(_sensitivity(10)))))
			(line__81(_architecture 3 0 81 (_assignment (_simple)(_target(4))(_sensitivity(11)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . beh_regfile 19 -1
	)
)
I 000059 55 2645          1462484540729 MicroROM_Behaviour
(_unit VHDL (microrom 0 10 (microrom_behaviour 0 18 ))
	(_version v98)
	(_time 1462484540730 2016.05.06 00:42:20)
	(_source (\./src/ROM.vhd\))
	(_use (.(commands))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 3f306d3a606868283e3d79646c3969396b396b3936)
	(_entity
		(_time 1462484005840)
		(_use (.(commands))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_enable ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{27~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ram_address 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal op_code 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal instruction 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_type (_internal ROM_type 0 26 (_array instruction ((_to (i 0)(i 255))))))
		(_constant (_internal ROM ROM_type 0 31 (_architecture (_code 2))))
		(_signal (_internal data instruction 0 37 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 1 0 44 (_process (_simple)(_target(2))(_sensitivity(3)(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmpfsm_regfile_sort_design.commands.op_code (. commands op_code)))
		(_variable (_external mpfsm_regfile_sort_design.commands.ADD_OP (. commands ADD_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.MOV_TO_IND (. commands MOV_TO_IND)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(50529027 50529027 )
		(33686018 50463234 )
		(33686018 33686018 )
		(33686018 33751810 )
		(33686018 50528770 )
	)
	(_model . MicroROM_Behaviour 3 -1
	)
)
I 000067 55 11414         1462484540811 MicroProcessor_Behavioural
(_unit VHDL (microprocessor 0 8 (microprocessor_behavioural 0 17 ))
	(_version v98)
	(_time 1462484540812 2016.05.06 00:42:20)
	(_source (\./src/MicroProcessor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 8d82df83d0dada9a868ecbd6dc8a8f8bdb8b8e8b88)
	(_entity
		(_time 1462484005924)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(Datapath
			(_object
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal operation_code ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42 (_entity (_in ))))
				(_port (_internal operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 43 (_entity (_in ))))
				(_port (_internal operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 44 (_entity (_in ))))
				(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 45 (_entity (_out ))))
				(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
				(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
			)
		)
		(Controller
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
				(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_out ))))
				(_port (_internal rom_address ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 59 (_entity (_out ))))
				(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{27~downto~0}~1322 0 60 (_entity (_in ))))
				(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
				(_port (_internal ram_write_data_port ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 63 (_entity (_out ))))
				(_port (_internal ram_write_address ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 64 (_entity (_out ))))
				(_port (_internal ram_read_data_port_1 ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 65 (_entity (_in ))))
				(_port (_internal ram_read_data_port_2 ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 66 (_entity (_in ))))
				(_port (_internal ram_read_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~1332 0 67 (_entity (_out ))))
				(_port (_internal ram_read_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~1334 0 68 (_entity (_out ))))
				(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 71 (_entity (_out ))))
				(_port (_internal datapath_operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~1338 0 72 (_entity (_out ))))
				(_port (_internal datapath_operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~1340 0 73 (_entity (_out ))))
				(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1342 0 74 (_entity (_in ))))
				(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
			)
		)
	)
	(_instantiation U_RAM 0 101 (_entity . MRAM)
		(_port
			((read_write)(mp_ram_read_write))
			((clk)(clk))
			((read_address_1)(mp_ram_read_address_1))
			((read_address_2)(mp_ram_read_address_2))
			((write_address)(mp_ram_write_address))
			((read_data_port_1)(mp_ram_read_data_port_1))
			((read_data_port_2)(mp_ram_read_data_port_2))
			((write_data_port)(mp_ram_write_data_port))
		)
	)
	(_instantiation U_ROM 0 112 (_entity . MicroROM)
		(_port
			((read_enable)(mp_rom_read_enable))
			((address)(mp_rom_address))
			((data_output)(mp_rom_data_output))
		)
	)
	(_instantiation U_DATAPATH 0 117 (_component Datapath )
		(_port
			((enabled)(mp_datapath_enabled))
			((operation_code)(mp_datapath_operation_code))
			((operand_1)(mp_datapath_operand_1))
			((operand_2)(mp_datapath_operand_2))
			((result)(mp_datapath_result))
			((zero_flag)(mp_datapath_zero_flag))
			((significant_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . Datapath)
		)
	)
	(_instantiation U_CONTROLLER 0 126 (_component Controller )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
			((rom_enabled)(mp_rom_read_enable))
			((rom_address)(mp_rom_address))
			((rom_data_output)(mp_rom_data_output))
			((ram_read_write)(mp_ram_read_write))
			((ram_write_data_port)(mp_ram_write_data_port))
			((ram_write_address)(mp_ram_write_address))
			((ram_read_data_port_1)(mp_ram_read_data_port_1))
			((ram_read_data_port_2)(mp_ram_read_data_port_2))
			((ram_read_address_1)(mp_ram_read_address_1))
			((ram_read_address_2)(mp_ram_read_address_2))
			((datapath_enabled)(mp_datapath_enabled))
			((datapath_operation_code)(mp_datapath_operation_code))
			((datapath_operand_1)(mp_datapath_operand_1))
			((datapath_operand_2)(mp_datapath_operand_2))
			((datapath_result)(mp_datapath_result))
			((datapath_zero_flag)(mp_datapath_zero_flag))
			((datapath_significant_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . Controller)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~1322 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1332 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1334 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1338 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1340 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1342 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_read_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 81 (_architecture (_uni ))))
		(_signal (_internal mp_ram_read_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 82 (_architecture (_uni ))))
		(_signal (_internal mp_ram_write_address ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 83 (_architecture (_uni ))))
		(_signal (_internal mp_ram_read_data_port_1 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 84 (_architecture (_uni ))))
		(_signal (_internal mp_ram_read_data_port_2 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 85 (_architecture (_uni ))))
		(_signal (_internal mp_ram_write_data_port ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 86 (_architecture (_uni ))))
		(_signal (_internal mp_rom_read_enable ~extieee.std_logic_1164.STD_LOGIC 0 88 (_architecture (_uni ))))
		(_signal (_internal mp_rom_address ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 89 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~1346 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_signal (_internal mp_rom_data_output ~STD_LOGIC_VECTOR{27~downto~0}~1346 0 90 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal mp_datapath_operation_code ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 93 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 94 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 95 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 96 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 98 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000056 55 2133          1462484540826 TB_ARCHITECTURE
(_unit VHDL (microprocessor_tb 0 7 (tb_architecture 0 10 ))
	(_version v98)
	(_time 1462484540827 2016.05.06 00:42:20)
	(_source (\./src/TestBench/microprocessor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 9d92cf92c0caca8a9c9fdbc6cc9a9f9bcb9b9e9b98)
	(_entity
		(_time 1462398020559)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MicroProcessor
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component MicroProcessor )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
		)
		(_use (_entity . MicroProcessor)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_constant (_internal CLK_PERIOD ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_P(_architecture 0 0 35 (_process (_wait_for)(_target(0)))))
			(MAIN_P(_architecture 1 0 43 (_process (_wait_for)(_target(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000056 55 5439          1462484540902 TB_ARCHITECTURE
(_unit VHDL (regfile_tb 0 7 (tb_architecture 0 14 ))
	(_version v98)
	(_time 1462484540903 2016.05.06 00:42:20)
	(_source (\./src/TestBench/regfile_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code ebe5efb8bcbcb8fde8eef2b1e9edeeeebdecefede9)
	(_entity
		(_time 1462398020584)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	)
	(_component
		(REGFile
			(_object
				(_generic (_internal INITREG_T ~STD_LOGIC_VECTOR~13 0 18 (_entity -1 (_string \"00000000"\))))
				(_generic (_internal ADDRESS_BIT_SIZE_T ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 1 )))))
				(_port (_internal write_data_port ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 22 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal write_address ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 23 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~131 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
				(_port (_internal read_data_port_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~131 0 24 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~132 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal read_data_port_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~132 0 25 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal read_address_1 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~134 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~136 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal read_address_2 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~136 0 27 (_entity (_in ))))
				(_port (_internal write_enabled ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 47 (_component REGFile )
		(_generic
			((INITREG_T)(_code 7))
			((ADDRESS_BIT_SIZE_T)(_code 8))
		)
		(_port
			((init)(init))
			((write_data_port)(write_data_port))
			((write_address)(write_address))
			((read_data_port_1)(read_data_port_1))
			((read_data_port_2)(read_data_port_2))
			((read_address_1)(read_address_1))
			((read_address_2)(read_address_2))
			((write_enabled)(write_enabled))
		)
		(_use (_entity . REGFile)
			(_generic
				((INITREG_T)(_code 9))
				((ADDRESS_BIT_SIZE_T)(_code 10))
			)
			(_port
				((init)(init))
				((write_data_port)(write_data_port))
				((write_address)(write_address))
				((read_data_port_1)(read_data_port_1))
				((read_data_port_2)(read_data_port_2))
				((read_address_1)(read_address_1))
				((read_address_2)(read_address_2))
				((write_enabled)(write_enabled))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG_T ~STD_LOGIC_VECTOR~12 0 10 (_entity (_string \"00000000"\))))
		(_generic (_internal ADDRESS_BIT_SIZE_T ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_signal (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~137 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 11 )))))
		(_signal (_internal write_data_port ~STD_LOGIC_VECTOR{INITREG_T'range}~137 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~139 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_signal (_internal write_address ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~139 0 34 (_architecture (_uni ))))
		(_signal (_internal read_address_1 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~139 0 35 (_architecture (_uni ))))
		(_signal (_internal read_address_2 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~139 0 36 (_architecture (_uni ))))
		(_signal (_internal write_enabled ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal read_data_port_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~137 0 39 (_architecture (_uni ))))
		(_signal (_internal read_data_port_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~137 0 40 (_architecture (_uni ))))
		(_process
			(MAIN(_architecture 0 0 64 (_process (_wait_for)(_target(0)(1)(2)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 50529026 )
		(33686018 33751554 )
	)
	(_model . TB_ARCHITECTURE 13 -1
	)
)
I 000040 55 740 0 testbench_for_regfile
(_configuration VHDL (testbench_for_regfile 0 86 (regfile_tb))
	(_version v98)
	(_time 1462484540908 2016.05.06 00:42:20)
	(_source (\./src/TestBench/regfile_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code ebe5e9b8bcbdbcfcefeaf9b1bfedbeede8ede3eebd)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . REGFile beh_regfile
				(_port
					((init)(init))
					((write_data_port)(write_data_port))
					((write_address)(write_address))
					((read_data_port_1)(read_data_port_1))
					((read_data_port_2)(read_data_port_2))
					((read_address_1)(read_address_1))
					((read_address_2)(read_address_2))
					((write_enabled)(write_enabled))
				)
			)
		)
	)
)
I 000049 55 2032          1462484779624 beh_regn
(_unit VHDL (regn 0 4 (beh_regn 0 16 ))
	(_version v98)
	(_time 1462484779625 2016.05.06 00:46:19)
	(_source (\./src/Reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6a6e3a6a3e3d397c3e3878303e6c6d6c3f6d686c6f)
	(_entity
		(_time 1462398020328)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITIAL ~STD_LOGIC_VECTOR~12 0 5 (_entity (_string \"00000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 2 )))))
		(_port (_internal data_input ~STD_LOGIC_VECTOR{INITIAL'range}~12 0 8 (_entity (_in ))))
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal output_enabled ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~121 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{INITIAL'range}~121 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 17 (_architecture (_uni ))))
		(_process
			(MAIN(_architecture 0 0 19 (_process (_simple)(_target(6))(_sensitivity(0)(1)(2)(3)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . beh_regn 5 -1
	)
)
I 000048 55 4207          1462484779678 Beh_GPR
(_unit VHDL (mram 0 5 (beh_gpr 0 18 ))
	(_version v98)
	(_time 1462484779679 2016.05.06 00:46:19)
	(_source (\./src/MRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code a8adaefea2fffdbef9adecf3fbaea9aefcaefcafaa)
	(_entity
		(_time 1462398020376)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_write ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal read_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal read_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal write_address ~STD_LOGIC_VECTOR{7~downto~0}~124 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal read_data_port_1 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal read_data_port_2 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal write_data_port ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 21 (_entity (_in ))))
		(_type (_internal byte 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal RAM_t 0 20 (_array byte ((_to (i 0)(i 255))))))
		(_signal (_internal RAM RAM_t 0 25 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_signal (_internal data_win byte 0 47 (_architecture (_uni ))))
		(_signal (_internal data_1out byte 0 48 (_architecture (_uni ))))
		(_signal (_internal data_2out byte 0 49 (_architecture (_uni ))))
		(_process
			(line__51(_architecture 0 0 51 (_assignment (_simple)(_alias((data_win)(write_data_port)))(_target(9))(_sensitivity(7)))))
			(WRITE(_architecture 1 0 53 (_process (_target(8))(_sensitivity(1)(9)(0)(4))(_dssslsensitivity 1)(_monitor))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_target(10))(_sensitivity(8)(2))(_monitor))))
			(line__63(_architecture 3 0 63 (_assignment (_simple)(_target(11))(_sensitivity(8)(3))(_monitor))))
			(READ(_architecture 4 0 65 (_process (_target(5)(6))(_sensitivity(1)(10)(11)(0))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_static
		(67372036 67372036 )
		(67372036 67372036 )
	)
	(_model . Beh_GPR 5 -1
	)
)
I 000061 55 4388          1462484779719 Datapath_Behavioural
(_unit VHDL (datapath 0 10 (datapath_behavioural 0 22 ))
	(_version v98)
	(_time 1462484779720 2016.05.06 00:46:19)
	(_source (\./src/Datapath.vhd\))
	(_use (.(commands))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code c8cd9e9dc19e98decd9dd89298cfcccec0cecccec9)
	(_entity
		(_time 1462484005631)
		(_use (.(commands))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal operation_code ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~124 0 16 (_entity (_out ))))
		(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal op_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_architecture (_uni ))))
		(_signal (_internal add_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal sub_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal mov_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal result_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal result_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(line__34(_architecture 0 0 34 (_assignment (_simple)(_target(8))(_sensitivity(2)(3))(_monitor))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(9))(_sensitivity(2)(3))(_monitor))))
			(line__41(_architecture 2 0 41 (_assignment (_simple)(_alias((mov_result)(operand_1)))(_target(10))(_sensitivity(2)))))
			(ALU_REG(_architecture 3 0 45 (_process (_target(7))(_sensitivity(0)(1)(2)(3)(8)(9)(10))(_dssslsensitivity 6))))
			(FLAGS_PROCESS(_architecture 4 0 57 (_process (_simple)(_target(11)(12))(_sensitivity(7)))))
			(line__72(_architecture 5 0 72 (_assignment (_simple)(_alias((result)(op_result)))(_target(4))(_sensitivity(7)))))
			(line__73(_architecture 6 0 73 (_assignment (_simple)(_alias((zero_flag)(result_zero_flag)))(_simpleassign BUF)(_target(5))(_sensitivity(11)))))
			(line__74(_architecture 7 0 74 (_assignment (_simple)(_alias((significant_bit_flag)(result_significant_bit_flag)))(_simpleassign BUF)(_target(6))(_sensitivity(12)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extmpfsm_regfile_sort_design.commands.op_code (. commands op_code)))
		(_variable (_external mpfsm_regfile_sort_design.commands.ADD_OP (. commands ADD_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.SUB_OP (. commands SUB_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.MOV_FROM_IND (. commands MOV_FROM_IND)))
		(_variable (_external mpfsm_regfile_sort_design.commands.MOV_TO_IND (. commands MOV_TO_IND)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . Datapath_Behavioural 8 -1
	)
)
I 000063 55 9634          1462484779756 Controller_Behavioural
(_unit VHDL (controller 0 13 (controller_behavioural 0 42 ))
	(_version v98)
	(_time 1462484779757 2016.05.06 00:46:19)
	(_source (\./src/Controller.vhd\))
	(_use (.(commands))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code f7f2a6a7a6a0f6e0f3f1f5f5b1adf5f1a4f1f2f0f5f1f4)
	(_entity
		(_time 1462484005713)
		(_use (.(commands))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal rom_address ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{27~downto~0}~12 0 22 (_entity (_in ))))
		(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_write_data_port ~STD_LOGIC_VECTOR{7~downto~0}~122 0 25 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_write_address ~STD_LOGIC_VECTOR{7~downto~0}~124 0 26 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_read_data_port_1 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 27 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_read_data_port_2 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 28 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_read_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 29 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_read_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 30 (_entity (_out ))))
		(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1214 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~1214 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1218 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1218 0 36 (_entity (_in ))))
		(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_type (_internal states 0 43 (_enum1 idle fetch decode read write add sub halt jump_if_zero jump_if_not_sign_bit_set mov_accept_write mov_to_read_addr mov_to_indirect mov_from_read_addr mov_from_indirect (_to (i 0)(i 14)))))
		(_signal (_internal next_state states 0 61 (_architecture (_uni ))))
		(_signal (_internal current_state states 0 62 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_signal (_internal instruction ~STD_LOGIC_VECTOR{27~downto~0}~13 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal instruction_counter ~STD_LOGIC_VECTOR{7~downto~0}~13 0 64 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal operation ~STD_LOGIC_VECTOR{3~downto~0}~13 0 65 (_architecture (_uni ))))
		(_signal (_internal operand_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 66 (_architecture (_uni ))))
		(_signal (_internal operand_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 67 (_architecture (_uni ))))
		(_signal (_internal result_address ~STD_LOGIC_VECTOR{7~downto~0}~13 0 68 (_architecture (_uni ))))
		(_signal (_internal data_1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 69 (_architecture (_uni ))))
		(_signal (_internal data_2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 70 (_architecture (_uni ))))
		(_signal (_internal data_w ~STD_LOGIC_VECTOR{7~downto~0}~13 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal DEFAULT_COUNTER_VALUE ~STD_LOGIC_VECTOR{7~downto~0}~132 0 73 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~134 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_constant (_internal DEFAULT_INSTRUCTION_VALUE ~STD_LOGIC_VECTOR{27~downto~0}~134 0 74 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal DEFAULT_OPERATION_VALUE ~STD_LOGIC_VECTOR{3~downto~0}~136 0 75 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal DEFAULT_ADDRESS_VALUE ~STD_LOGIC_VECTOR{7~downto~0}~138 0 76 (_architecture ((_others(i 2))))))
		(_process
			(FSM(_architecture 0 0 79 (_process (_target(22))(_sensitivity(21)(0)(1)))))
			(FSM_COMB(_architecture 1 0 92 (_process (_simple)(_target(21))(_sensitivity(22)(25)(2)))))
			(STOP_PROCESS(_architecture 2 0 145 (_process (_simple)(_target(3))(_sensitivity(22)))))
			(INSTR_COUNTER(_architecture 3 0 157 (_process (_target(24))(_sensitivity(22)(0)(1)(24)(26)(19)(20))(_dssslsensitivity 3))))
			(line__172(_architecture 4 0 172 (_assignment (_simple)(_alias((rom_address)(instruction_counter)))(_target(5))(_sensitivity(24)))))
			(ROM_READ_SET(_architecture 5 0 174 (_process (_simple)(_target(4))(_sensitivity(21)(22)))))
			(ROM_READ(_architecture 6 0 186 (_process (_simple)(_target(23))(_sensitivity(22)(1)(6)))))
			(REGS_CONTROL(_architecture 7 0 199 (_process (_simple)(_target(25)(26)(27)(28))(_sensitivity(21)(23)(1))(_read(27)(29)(30)))))
			(RAM_ADDR_SET(_architecture 8 0 219 (_process (_simple)(_target(9)(12)(13))(_sensitivity(26)(27)(28))(_read(22)))))
			(RAM_MODE_SET(_architecture 9 0 228 (_process (_simple)(_target(7))(_sensitivity(22)))))
			(RAM_DATA_OUT(_architecture 10 0 237 (_process (_simple)(_target(29)(30))(_sensitivity(22))(_read(10)(11)))))
			(line__247(_architecture 11 0 247 (_assignment (_simple)(_alias((ram_write_data_port)(datapath_result)))(_target(8))(_sensitivity(18)))))
			(line__248(_architecture 12 0 248 (_assignment (_simple)(_alias((datapath_operand_1)(data_1)))(_target(16))(_sensitivity(29)))))
			(line__249(_architecture 13 0 249 (_assignment (_simple)(_alias((datapath_operand_2)(data_2)))(_target(17))(_sensitivity(30)))))
			(line__250(_architecture 14 0 250 (_assignment (_simple)(_alias((datapath_operation_code)(operation)))(_target(15))(_sensitivity(25)))))
			(DATAPATH_SET(_architecture 15 0 252 (_process (_simple)(_target(14))(_sensitivity(22)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extmpfsm_regfile_sort_design.commands.op_code (. commands op_code)))
		(_variable (_external mpfsm_regfile_sort_design.commands.HALT_OP (. commands HALT_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.JZ_OP (. commands JZ_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.JNSB_OP (. commands JNSB_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.ADD_OP (. commands ADD_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.SUB_OP (. commands SUB_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.MOV_FROM_IND (. commands MOV_FROM_IND)))
		(_variable (_external mpfsm_regfile_sort_design.commands.MOV_TO_IND (. commands MOV_TO_IND)))
	)
	(_model . Controller_Behavioural 16 -1
	)
)
I 000052 55 6623          1462484779789 beh_regfile
(_unit VHDL (regfile 0 5 (beh_regfile 0 19 ))
	(_version v98)
	(_time 1462484779790 2016.05.06 00:46:19)
	(_source (\./src/RegFile.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 161247111541450015120f4c141013111410131011)
	(_entity
		(_time 1462398020486)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(REGn
			(_object
				(_generic (_internal INITIAL ~STD_LOGIC_VECTOR~13 0 21 (_entity -1 (_string \"00000000"\))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal data_input ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 23 (_entity (_in ))))
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_port (_internal output_enabled ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~131 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 5 )))))
				(_port (_internal data_output ~STD_LOGIC_VECTOR{INITIAL'range}~131 0 28 (_entity (_out ))))
			)
		)
	)
	(_generate REGi 0 59 (_for ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 )
		(_instantiation REGi 0 60 (_component REGn )
			(_generic
				((INITIAL)(_code 6))
			)
			(_port
				((data_input)(write_data_port))
				((enabled)(write_enabled_flags(_object 2)))
				((init)(init))
				((clk)(write_enabled))
				((output_enabled)(read_enabled_flags(_object 2)))
				((data_output)(read_data_1))
			)
			(_use (_entity . REGn)
				(_generic
					((INITIAL)(_code 7))
				)
				(_port
					((data_input)(data_input))
					((enabled)(enabled))
					((init)(init))
					((clk)(clk))
					((output_enabled)(output_enabled))
					((data_output)(data_output))
				)
			)
		)
		(_instantiation REG 0 69 (_component REGn )
			(_generic
				((INITIAL)(_code 8))
			)
			(_port
				((data_input)(write_data_port))
				((enabled)(write_enabled_flags(_object 2)))
				((init)(init))
				((clk)(write_enabled))
				((output_enabled)(read_enabled_flags(_object 2)))
				((data_output)(read_data_2))
			)
			(_use (_entity . REGn)
				(_generic
					((INITIAL)(_code 9))
				)
				(_port
					((data_input)(data_input))
					((enabled)(enabled))
					((init)(init))
					((clk)(clk))
					((output_enabled)(output_enabled))
					((data_output)(data_output))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 0 59 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG_T ~STD_LOGIC_VECTOR~12 0 6 (_entity (_string \"00000000"\))))
		(_generic (_internal ADDRESS_BIT_SIZE_T ~extSTD.STANDARD.INTEGER 0 7 \2\ (_entity ((i 2)))))
		(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 10 )))))
		(_port (_internal write_data_port ~STD_LOGIC_VECTOR{INITREG_T'range}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal write_address ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~121 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 12 )))))
		(_port (_internal read_data_port_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~121 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 13 )))))
		(_port (_internal read_data_port_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~122 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal read_address_1 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~124 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~126 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_port (_internal read_address_2 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~126 0 15 (_entity (_in ))))
		(_port (_internal write_enabled ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal write_enabled_flags ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal read_enabled_flags ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 17 )))))
		(_signal (_internal read_data_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal read_data_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 0 59 (_scalar (_downto (c 18 )(i 0)))))
		(_process
			(WRITE_ADDRESS_DECODER(_architecture 0 0 37 (_process (_simple)(_target(8))(_sensitivity(2))(_monitor)(_read(8)))))
			(READ_ADDRESS_DECODER(_architecture 1 0 48 (_process (_simple)(_target(9))(_sensitivity(5)(6))(_monitor)(_read(9)))))
			(line__80(_architecture 2 0 80 (_assignment (_simple)(_target(3))(_sensitivity(10)))))
			(line__81(_architecture 3 0 81 (_assignment (_simple)(_target(4))(_sensitivity(11)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . beh_regfile 19 -1
	)
)
I 000059 55 2645          1462484779826 MicroROM_Behaviour
(_unit VHDL (microrom 0 10 (microrom_behaviour 0 18 ))
	(_version v98)
	(_time 1462484779827 2016.05.06 00:46:19)
	(_source (\./src/ROM.vhd\))
	(_use (.(commands))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 35303230396262223437736e66336333613361333c)
	(_entity
		(_time 1462484005840)
		(_use (.(commands))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_enable ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{27~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ram_address 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal op_code 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal instruction 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_type (_internal ROM_type 0 26 (_array instruction ((_to (i 0)(i 255))))))
		(_constant (_internal ROM ROM_type 0 31 (_architecture (_code 2))))
		(_signal (_internal data instruction 0 37 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 1 0 44 (_process (_simple)(_target(2))(_sensitivity(3)(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmpfsm_regfile_sort_design.commands.op_code (. commands op_code)))
		(_variable (_external mpfsm_regfile_sort_design.commands.ADD_OP (. commands ADD_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.MOV_TO_IND (. commands MOV_TO_IND)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(50529027 50529027 )
		(33686018 50463234 )
		(33686018 33686018 )
		(33686018 33686274 )
		(33686018 50528770 )
	)
	(_model . MicroROM_Behaviour 3 -1
	)
)
I 000067 55 11414         1462484779857 MicroProcessor_Behavioural
(_unit VHDL (microprocessor 0 8 (microprocessor_behavioural 0 17 ))
	(_version v98)
	(_time 1462484779858 2016.05.06 00:46:19)
	(_source (\./src/MicroProcessor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 54515357590303435f57120f055356520252575251)
	(_entity
		(_time 1462484005924)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(Datapath
			(_object
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal operation_code ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42 (_entity (_in ))))
				(_port (_internal operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 43 (_entity (_in ))))
				(_port (_internal operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 44 (_entity (_in ))))
				(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 45 (_entity (_out ))))
				(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
				(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
			)
		)
		(Controller
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
				(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_out ))))
				(_port (_internal rom_address ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 59 (_entity (_out ))))
				(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{27~downto~0}~1322 0 60 (_entity (_in ))))
				(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
				(_port (_internal ram_write_data_port ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 63 (_entity (_out ))))
				(_port (_internal ram_write_address ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 64 (_entity (_out ))))
				(_port (_internal ram_read_data_port_1 ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 65 (_entity (_in ))))
				(_port (_internal ram_read_data_port_2 ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 66 (_entity (_in ))))
				(_port (_internal ram_read_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~1332 0 67 (_entity (_out ))))
				(_port (_internal ram_read_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~1334 0 68 (_entity (_out ))))
				(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 71 (_entity (_out ))))
				(_port (_internal datapath_operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~1338 0 72 (_entity (_out ))))
				(_port (_internal datapath_operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~1340 0 73 (_entity (_out ))))
				(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1342 0 74 (_entity (_in ))))
				(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
			)
		)
	)
	(_instantiation U_RAM 0 101 (_entity . MRAM)
		(_port
			((read_write)(mp_ram_read_write))
			((clk)(clk))
			((read_address_1)(mp_ram_read_address_1))
			((read_address_2)(mp_ram_read_address_2))
			((write_address)(mp_ram_write_address))
			((read_data_port_1)(mp_ram_read_data_port_1))
			((read_data_port_2)(mp_ram_read_data_port_2))
			((write_data_port)(mp_ram_write_data_port))
		)
	)
	(_instantiation U_ROM 0 112 (_entity . MicroROM)
		(_port
			((read_enable)(mp_rom_read_enable))
			((address)(mp_rom_address))
			((data_output)(mp_rom_data_output))
		)
	)
	(_instantiation U_DATAPATH 0 117 (_component Datapath )
		(_port
			((enabled)(mp_datapath_enabled))
			((operation_code)(mp_datapath_operation_code))
			((operand_1)(mp_datapath_operand_1))
			((operand_2)(mp_datapath_operand_2))
			((result)(mp_datapath_result))
			((zero_flag)(mp_datapath_zero_flag))
			((significant_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . Datapath)
		)
	)
	(_instantiation U_CONTROLLER 0 126 (_component Controller )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
			((rom_enabled)(mp_rom_read_enable))
			((rom_address)(mp_rom_address))
			((rom_data_output)(mp_rom_data_output))
			((ram_read_write)(mp_ram_read_write))
			((ram_write_data_port)(mp_ram_write_data_port))
			((ram_write_address)(mp_ram_write_address))
			((ram_read_data_port_1)(mp_ram_read_data_port_1))
			((ram_read_data_port_2)(mp_ram_read_data_port_2))
			((ram_read_address_1)(mp_ram_read_address_1))
			((ram_read_address_2)(mp_ram_read_address_2))
			((datapath_enabled)(mp_datapath_enabled))
			((datapath_operation_code)(mp_datapath_operation_code))
			((datapath_operand_1)(mp_datapath_operand_1))
			((datapath_operand_2)(mp_datapath_operand_2))
			((datapath_result)(mp_datapath_result))
			((datapath_zero_flag)(mp_datapath_zero_flag))
			((datapath_significant_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . Controller)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~1322 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1332 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1334 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1338 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1340 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1342 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_read_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 81 (_architecture (_uni ))))
		(_signal (_internal mp_ram_read_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 82 (_architecture (_uni ))))
		(_signal (_internal mp_ram_write_address ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 83 (_architecture (_uni ))))
		(_signal (_internal mp_ram_read_data_port_1 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 84 (_architecture (_uni ))))
		(_signal (_internal mp_ram_read_data_port_2 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 85 (_architecture (_uni ))))
		(_signal (_internal mp_ram_write_data_port ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 86 (_architecture (_uni ))))
		(_signal (_internal mp_rom_read_enable ~extieee.std_logic_1164.STD_LOGIC 0 88 (_architecture (_uni ))))
		(_signal (_internal mp_rom_address ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 89 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~1346 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_signal (_internal mp_rom_data_output ~STD_LOGIC_VECTOR{27~downto~0}~1346 0 90 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal mp_datapath_operation_code ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 93 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 94 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 95 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 96 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 98 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000056 55 2133          1462484779863 TB_ARCHITECTURE
(_unit VHDL (microprocessor_tb 0 7 (tb_architecture 0 10 ))
	(_version v98)
	(_time 1462484779864 2016.05.06 00:46:19)
	(_source (\./src/TestBench/microprocessor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 64616364693333736566223f356366623262676261)
	(_entity
		(_time 1462398020559)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MicroProcessor
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component MicroProcessor )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
		)
		(_use (_entity . MicroProcessor)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_constant (_internal CLK_PERIOD ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_P(_architecture 0 0 35 (_process (_wait_for)(_target(0)))))
			(MAIN_P(_architecture 1 0 43 (_process (_wait_for)(_target(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000056 55 5439          1462484779904 TB_ARCHITECTURE
(_unit VHDL (regfile_tb 0 7 (tb_architecture 0 14 ))
	(_version v98)
	(_time 1462484779905 2016.05.06 00:46:19)
	(_source (\./src/TestBench/regfile_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code 8387d28d85d4d09580869ad981858686d584878581)
	(_entity
		(_time 1462398020584)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	)
	(_component
		(REGFile
			(_object
				(_generic (_internal INITREG_T ~STD_LOGIC_VECTOR~13 0 18 (_entity -1 (_string \"00000000"\))))
				(_generic (_internal ADDRESS_BIT_SIZE_T ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 1 )))))
				(_port (_internal write_data_port ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 22 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal write_address ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 23 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~131 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
				(_port (_internal read_data_port_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~131 0 24 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~132 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal read_data_port_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~132 0 25 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal read_address_1 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~134 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~136 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal read_address_2 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~136 0 27 (_entity (_in ))))
				(_port (_internal write_enabled ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 47 (_component REGFile )
		(_generic
			((INITREG_T)(_code 7))
			((ADDRESS_BIT_SIZE_T)(_code 8))
		)
		(_port
			((init)(init))
			((write_data_port)(write_data_port))
			((write_address)(write_address))
			((read_data_port_1)(read_data_port_1))
			((read_data_port_2)(read_data_port_2))
			((read_address_1)(read_address_1))
			((read_address_2)(read_address_2))
			((write_enabled)(write_enabled))
		)
		(_use (_entity . REGFile)
			(_generic
				((INITREG_T)(_code 9))
				((ADDRESS_BIT_SIZE_T)(_code 10))
			)
			(_port
				((init)(init))
				((write_data_port)(write_data_port))
				((write_address)(write_address))
				((read_data_port_1)(read_data_port_1))
				((read_data_port_2)(read_data_port_2))
				((read_address_1)(read_address_1))
				((read_address_2)(read_address_2))
				((write_enabled)(write_enabled))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG_T ~STD_LOGIC_VECTOR~12 0 10 (_entity (_string \"00000000"\))))
		(_generic (_internal ADDRESS_BIT_SIZE_T ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_signal (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~137 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 11 )))))
		(_signal (_internal write_data_port ~STD_LOGIC_VECTOR{INITREG_T'range}~137 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~139 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_signal (_internal write_address ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~139 0 34 (_architecture (_uni ))))
		(_signal (_internal read_address_1 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~139 0 35 (_architecture (_uni ))))
		(_signal (_internal read_address_2 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~139 0 36 (_architecture (_uni ))))
		(_signal (_internal write_enabled ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal read_data_port_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~137 0 39 (_architecture (_uni ))))
		(_signal (_internal read_data_port_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~137 0 40 (_architecture (_uni ))))
		(_process
			(MAIN(_architecture 0 0 64 (_process (_wait_for)(_target(0)(1)(2)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 50529026 )
		(33686018 33751554 )
	)
	(_model . TB_ARCHITECTURE 13 -1
	)
)
I 000040 55 740 0 testbench_for_regfile
(_configuration VHDL (testbench_for_regfile 0 86 (regfile_tb))
	(_version v98)
	(_time 1462484779908 2016.05.06 00:46:19)
	(_source (\./src/TestBench/regfile_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code 8387d48d85d5d494878291d9d785d68580858b86d5)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . REGFile beh_regfile
				(_port
					((init)(init))
					((write_data_port)(write_data_port))
					((write_address)(write_address))
					((read_data_port_1)(read_data_port_1))
					((read_data_port_2)(read_data_port_2))
					((read_address_1)(read_address_1))
					((read_address_2)(read_address_2))
					((write_enabled)(write_enabled))
				)
			)
		)
	)
)
I 000049 55 2032          1462484954013 beh_regn
(_unit VHDL (regn 0 4 (beh_regn 0 16 ))
	(_version v98)
	(_time 1462484954014 2016.05.06 00:49:14)
	(_source (\./src/Reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a1f3a7f6a5f6f2b7f5f3b3fbf5a7a6a7f4a6a3a7a4)
	(_entity
		(_time 1462398020328)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITIAL ~STD_LOGIC_VECTOR~12 0 5 (_entity (_string \"00000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 2 )))))
		(_port (_internal data_input ~STD_LOGIC_VECTOR{INITIAL'range}~12 0 8 (_entity (_in ))))
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal output_enabled ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~121 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{INITIAL'range}~121 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 17 (_architecture (_uni ))))
		(_process
			(MAIN(_architecture 0 0 19 (_process (_simple)(_target(6))(_sensitivity(0)(1)(2)(3)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . beh_regn 5 -1
	)
)
I 000048 55 4207          1462484954056 Beh_GPR
(_unit VHDL (mram 0 5 (beh_gpr 0 18 ))
	(_version v98)
	(_time 1462484954057 2016.05.06 00:49:14)
	(_source (\./src/MRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code cf9c9f9b9b989ad99eca8b949cc9cec99bc99bc8cd)
	(_entity
		(_time 1462398020376)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_write ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal read_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal read_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal write_address ~STD_LOGIC_VECTOR{7~downto~0}~124 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal read_data_port_1 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal read_data_port_2 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal write_data_port ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 21 (_entity (_in ))))
		(_type (_internal byte 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal RAM_t 0 20 (_array byte ((_to (i 0)(i 255))))))
		(_signal (_internal RAM RAM_t 0 25 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_signal (_internal data_win byte 0 47 (_architecture (_uni ))))
		(_signal (_internal data_1out byte 0 48 (_architecture (_uni ))))
		(_signal (_internal data_2out byte 0 49 (_architecture (_uni ))))
		(_process
			(line__51(_architecture 0 0 51 (_assignment (_simple)(_alias((data_win)(write_data_port)))(_target(9))(_sensitivity(7)))))
			(WRITE(_architecture 1 0 53 (_process (_target(8))(_sensitivity(1)(9)(0)(4))(_dssslsensitivity 1)(_monitor))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_target(10))(_sensitivity(8)(2))(_monitor))))
			(line__63(_architecture 3 0 63 (_assignment (_simple)(_target(11))(_sensitivity(8)(3))(_monitor))))
			(READ(_architecture 4 0 65 (_process (_target(5)(6))(_sensitivity(1)(10)(11)(0))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_static
		(67372036 67372036 )
		(67372036 67372036 )
	)
	(_model . Beh_GPR 5 -1
	)
)
I 000061 55 4388          1462484954099 Datapath_Behavioural
(_unit VHDL (datapath 0 10 (datapath_behavioural 0 22 ))
	(_version v98)
	(_time 1462484954100 2016.05.06 00:49:14)
	(_source (\./src/Datapath.vhd\))
	(_use (.(commands))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code feadfeaeaaa8aee8fbabeea4aef9faf8f6f8faf8ff)
	(_entity
		(_time 1462484005631)
		(_use (.(commands))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal operation_code ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~124 0 16 (_entity (_out ))))
		(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal op_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_architecture (_uni ))))
		(_signal (_internal add_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal sub_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal mov_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal result_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal result_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(line__34(_architecture 0 0 34 (_assignment (_simple)(_target(8))(_sensitivity(2)(3))(_monitor))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(9))(_sensitivity(2)(3))(_monitor))))
			(line__41(_architecture 2 0 41 (_assignment (_simple)(_alias((mov_result)(operand_1)))(_target(10))(_sensitivity(2)))))
			(ALU_REG(_architecture 3 0 45 (_process (_target(7))(_sensitivity(0)(1)(2)(3)(8)(9)(10))(_dssslsensitivity 6))))
			(FLAGS_PROCESS(_architecture 4 0 57 (_process (_simple)(_target(11)(12))(_sensitivity(7)))))
			(line__72(_architecture 5 0 72 (_assignment (_simple)(_alias((result)(op_result)))(_target(4))(_sensitivity(7)))))
			(line__73(_architecture 6 0 73 (_assignment (_simple)(_alias((zero_flag)(result_zero_flag)))(_simpleassign BUF)(_target(5))(_sensitivity(11)))))
			(line__74(_architecture 7 0 74 (_assignment (_simple)(_alias((significant_bit_flag)(result_significant_bit_flag)))(_simpleassign BUF)(_target(6))(_sensitivity(12)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extmpfsm_regfile_sort_design.commands.op_code (. commands op_code)))
		(_variable (_external mpfsm_regfile_sort_design.commands.ADD_OP (. commands ADD_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.SUB_OP (. commands SUB_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.MOV_FROM_IND (. commands MOV_FROM_IND)))
		(_variable (_external mpfsm_regfile_sort_design.commands.MOV_TO_IND (. commands MOV_TO_IND)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . Datapath_Behavioural 8 -1
	)
)
I 000063 55 9634          1462484954133 Controller_Behavioural
(_unit VHDL (controller 0 13 (controller_behavioural 0 42 ))
	(_version v98)
	(_time 1462484954134 2016.05.06 00:49:14)
	(_source (\./src/Controller.vhd\))
	(_use (.(commands))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 1e4d18191d491f091a181c1c58441c184d181b191c181d)
	(_entity
		(_time 1462484005713)
		(_use (.(commands))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal rom_address ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{27~downto~0}~12 0 22 (_entity (_in ))))
		(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_write_data_port ~STD_LOGIC_VECTOR{7~downto~0}~122 0 25 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_write_address ~STD_LOGIC_VECTOR{7~downto~0}~124 0 26 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_read_data_port_1 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 27 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_read_data_port_2 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 28 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_read_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 29 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_read_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 30 (_entity (_out ))))
		(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1214 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~1214 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1218 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1218 0 36 (_entity (_in ))))
		(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_type (_internal states 0 43 (_enum1 idle fetch decode read write add sub halt jump_if_zero jump_if_not_sign_bit_set mov_accept_write mov_to_read_addr mov_to_indirect mov_from_read_addr mov_from_indirect (_to (i 0)(i 14)))))
		(_signal (_internal next_state states 0 61 (_architecture (_uni ))))
		(_signal (_internal current_state states 0 62 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_signal (_internal instruction ~STD_LOGIC_VECTOR{27~downto~0}~13 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal instruction_counter ~STD_LOGIC_VECTOR{7~downto~0}~13 0 64 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal operation ~STD_LOGIC_VECTOR{3~downto~0}~13 0 65 (_architecture (_uni ))))
		(_signal (_internal operand_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 66 (_architecture (_uni ))))
		(_signal (_internal operand_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 67 (_architecture (_uni ))))
		(_signal (_internal result_address ~STD_LOGIC_VECTOR{7~downto~0}~13 0 68 (_architecture (_uni ))))
		(_signal (_internal data_1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 69 (_architecture (_uni ))))
		(_signal (_internal data_2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 70 (_architecture (_uni ))))
		(_signal (_internal data_w ~STD_LOGIC_VECTOR{7~downto~0}~13 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal DEFAULT_COUNTER_VALUE ~STD_LOGIC_VECTOR{7~downto~0}~132 0 73 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~134 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_constant (_internal DEFAULT_INSTRUCTION_VALUE ~STD_LOGIC_VECTOR{27~downto~0}~134 0 74 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal DEFAULT_OPERATION_VALUE ~STD_LOGIC_VECTOR{3~downto~0}~136 0 75 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal DEFAULT_ADDRESS_VALUE ~STD_LOGIC_VECTOR{7~downto~0}~138 0 76 (_architecture ((_others(i 2))))))
		(_process
			(FSM(_architecture 0 0 79 (_process (_target(22))(_sensitivity(21)(0)(1)))))
			(FSM_COMB(_architecture 1 0 92 (_process (_simple)(_target(21))(_sensitivity(22)(25)(2)))))
			(STOP_PROCESS(_architecture 2 0 145 (_process (_simple)(_target(3))(_sensitivity(22)))))
			(INSTR_COUNTER(_architecture 3 0 157 (_process (_target(24))(_sensitivity(22)(0)(1)(24)(26)(19)(20))(_dssslsensitivity 3))))
			(line__172(_architecture 4 0 172 (_assignment (_simple)(_alias((rom_address)(instruction_counter)))(_target(5))(_sensitivity(24)))))
			(ROM_READ_SET(_architecture 5 0 174 (_process (_simple)(_target(4))(_sensitivity(21)(22)))))
			(ROM_READ(_architecture 6 0 186 (_process (_simple)(_target(23))(_sensitivity(22)(1)(6)))))
			(REGS_CONTROL(_architecture 7 0 199 (_process (_simple)(_target(25)(26)(27)(28))(_sensitivity(21)(23)(1))(_read(27)(29)(30)))))
			(RAM_ADDR_SET(_architecture 8 0 219 (_process (_simple)(_target(9)(12)(13))(_sensitivity(26)(27)(28))(_read(22)))))
			(RAM_MODE_SET(_architecture 9 0 228 (_process (_simple)(_target(7))(_sensitivity(22)))))
			(RAM_DATA_OUT(_architecture 10 0 237 (_process (_simple)(_target(29)(30))(_sensitivity(22))(_read(10)(11)))))
			(line__247(_architecture 11 0 247 (_assignment (_simple)(_alias((ram_write_data_port)(datapath_result)))(_target(8))(_sensitivity(18)))))
			(line__248(_architecture 12 0 248 (_assignment (_simple)(_alias((datapath_operand_1)(data_1)))(_target(16))(_sensitivity(29)))))
			(line__249(_architecture 13 0 249 (_assignment (_simple)(_alias((datapath_operand_2)(data_2)))(_target(17))(_sensitivity(30)))))
			(line__250(_architecture 14 0 250 (_assignment (_simple)(_alias((datapath_operation_code)(operation)))(_target(15))(_sensitivity(25)))))
			(DATAPATH_SET(_architecture 15 0 252 (_process (_simple)(_target(14))(_sensitivity(22)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extmpfsm_regfile_sort_design.commands.op_code (. commands op_code)))
		(_variable (_external mpfsm_regfile_sort_design.commands.HALT_OP (. commands HALT_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.JZ_OP (. commands JZ_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.JNSB_OP (. commands JNSB_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.ADD_OP (. commands ADD_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.SUB_OP (. commands SUB_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.MOV_FROM_IND (. commands MOV_FROM_IND)))
		(_variable (_external mpfsm_regfile_sort_design.commands.MOV_TO_IND (. commands MOV_TO_IND)))
	)
	(_model . Controller_Behavioural 16 -1
	)
)
I 000052 55 6623          1462484954175 beh_regfile
(_unit VHDL (regfile 0 5 (beh_regfile 0 19 ))
	(_version v98)
	(_time 1462484954176 2016.05.06 00:49:14)
	(_source (\./src/RegFile.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 3d6f3a386c6a6e2b3e3924673f3b383a3f3b383b3a)
	(_entity
		(_time 1462398020486)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(REGn
			(_object
				(_generic (_internal INITIAL ~STD_LOGIC_VECTOR~13 0 21 (_entity -1 (_string \"00000000"\))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal data_input ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 23 (_entity (_in ))))
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_port (_internal output_enabled ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~131 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 5 )))))
				(_port (_internal data_output ~STD_LOGIC_VECTOR{INITIAL'range}~131 0 28 (_entity (_out ))))
			)
		)
	)
	(_generate REGi 0 59 (_for ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 )
		(_instantiation REGi 0 60 (_component REGn )
			(_generic
				((INITIAL)(_code 6))
			)
			(_port
				((data_input)(write_data_port))
				((enabled)(write_enabled_flags(_object 2)))
				((init)(init))
				((clk)(write_enabled))
				((output_enabled)(read_enabled_flags(_object 2)))
				((data_output)(read_data_1))
			)
			(_use (_entity . REGn)
				(_generic
					((INITIAL)(_code 7))
				)
				(_port
					((data_input)(data_input))
					((enabled)(enabled))
					((init)(init))
					((clk)(clk))
					((output_enabled)(output_enabled))
					((data_output)(data_output))
				)
			)
		)
		(_instantiation REG 0 69 (_component REGn )
			(_generic
				((INITIAL)(_code 8))
			)
			(_port
				((data_input)(write_data_port))
				((enabled)(write_enabled_flags(_object 2)))
				((init)(init))
				((clk)(write_enabled))
				((output_enabled)(read_enabled_flags(_object 2)))
				((data_output)(read_data_2))
			)
			(_use (_entity . REGn)
				(_generic
					((INITIAL)(_code 9))
				)
				(_port
					((data_input)(data_input))
					((enabled)(enabled))
					((init)(init))
					((clk)(clk))
					((output_enabled)(output_enabled))
					((data_output)(data_output))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 0 59 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG_T ~STD_LOGIC_VECTOR~12 0 6 (_entity (_string \"00000000"\))))
		(_generic (_internal ADDRESS_BIT_SIZE_T ~extSTD.STANDARD.INTEGER 0 7 \2\ (_entity ((i 2)))))
		(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 10 )))))
		(_port (_internal write_data_port ~STD_LOGIC_VECTOR{INITREG_T'range}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal write_address ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~121 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 12 )))))
		(_port (_internal read_data_port_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~121 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 13 )))))
		(_port (_internal read_data_port_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~122 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal read_address_1 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~124 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~126 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_port (_internal read_address_2 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~126 0 15 (_entity (_in ))))
		(_port (_internal write_enabled ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal write_enabled_flags ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal read_enabled_flags ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 17 )))))
		(_signal (_internal read_data_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal read_data_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 0 59 (_scalar (_downto (c 18 )(i 0)))))
		(_process
			(WRITE_ADDRESS_DECODER(_architecture 0 0 37 (_process (_simple)(_target(8))(_sensitivity(2))(_monitor)(_read(8)))))
			(READ_ADDRESS_DECODER(_architecture 1 0 48 (_process (_simple)(_target(9))(_sensitivity(5)(6))(_monitor)(_read(9)))))
			(line__80(_architecture 2 0 80 (_assignment (_simple)(_target(3))(_sensitivity(10)))))
			(line__81(_architecture 3 0 81 (_assignment (_simple)(_target(4))(_sensitivity(11)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . beh_regfile 19 -1
	)
)
I 000059 55 2667          1462484954213 MicroROM_Behaviour
(_unit VHDL (microrom 0 10 (microrom_behaviour 0 18 ))
	(_version v98)
	(_time 1462484954214 2016.05.06 00:49:14)
	(_source (\./src/ROM.vhd\))
	(_use (.(commands))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 6c3f3d6c363b3b7b6d6f2a373f6a3a6a386a386a65)
	(_entity
		(_time 1462484005840)
		(_use (.(commands))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_enable ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{27~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ram_address 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal op_code 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal instruction 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_type (_internal ROM_type 0 26 (_array instruction ((_to (i 0)(i 255))))))
		(_constant (_internal ROM ROM_type 0 31 (_architecture (_code 2))))
		(_signal (_internal data instruction 0 38 (_architecture (_uni ))))
		(_process
			(line__43(_architecture 0 0 43 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 1 0 45 (_process (_simple)(_target(2))(_sensitivity(3)(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmpfsm_regfile_sort_design.commands.op_code (. commands op_code)))
		(_variable (_external mpfsm_regfile_sort_design.commands.ADD_OP (. commands ADD_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.MOV_TO_IND (. commands MOV_TO_IND)))
		(_variable (_external mpfsm_regfile_sort_design.commands.HALT_OP (. commands HALT_OP)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 )
		(33686018 33686018 )
		(50529027 50529027 )
		(33686018 50463234 )
		(33686018 33686274 )
		(33686018 50528770 )
	)
	(_model . MicroROM_Behaviour 3 -1
	)
)
I 000067 55 11414         1462484954249 MicroProcessor_Behavioural
(_unit VHDL (microprocessor 0 8 (microprocessor_behavioural 0 17 ))
	(_version v98)
	(_time 1462484954250 2016.05.06 00:49:14)
	(_source (\./src/MicroProcessor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 8bd8da85d0dcdc9c8088cdd0da8c898ddd8d888d8e)
	(_entity
		(_time 1462484005924)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(Datapath
			(_object
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal operation_code ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42 (_entity (_in ))))
				(_port (_internal operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 43 (_entity (_in ))))
				(_port (_internal operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 44 (_entity (_in ))))
				(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 45 (_entity (_out ))))
				(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
				(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
			)
		)
		(Controller
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
				(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_out ))))
				(_port (_internal rom_address ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 59 (_entity (_out ))))
				(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{27~downto~0}~1322 0 60 (_entity (_in ))))
				(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
				(_port (_internal ram_write_data_port ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 63 (_entity (_out ))))
				(_port (_internal ram_write_address ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 64 (_entity (_out ))))
				(_port (_internal ram_read_data_port_1 ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 65 (_entity (_in ))))
				(_port (_internal ram_read_data_port_2 ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 66 (_entity (_in ))))
				(_port (_internal ram_read_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~1332 0 67 (_entity (_out ))))
				(_port (_internal ram_read_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~1334 0 68 (_entity (_out ))))
				(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 71 (_entity (_out ))))
				(_port (_internal datapath_operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~1338 0 72 (_entity (_out ))))
				(_port (_internal datapath_operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~1340 0 73 (_entity (_out ))))
				(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1342 0 74 (_entity (_in ))))
				(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
			)
		)
	)
	(_instantiation U_RAM 0 101 (_entity . MRAM)
		(_port
			((read_write)(mp_ram_read_write))
			((clk)(clk))
			((read_address_1)(mp_ram_read_address_1))
			((read_address_2)(mp_ram_read_address_2))
			((write_address)(mp_ram_write_address))
			((read_data_port_1)(mp_ram_read_data_port_1))
			((read_data_port_2)(mp_ram_read_data_port_2))
			((write_data_port)(mp_ram_write_data_port))
		)
	)
	(_instantiation U_ROM 0 112 (_entity . MicroROM)
		(_port
			((read_enable)(mp_rom_read_enable))
			((address)(mp_rom_address))
			((data_output)(mp_rom_data_output))
		)
	)
	(_instantiation U_DATAPATH 0 117 (_component Datapath )
		(_port
			((enabled)(mp_datapath_enabled))
			((operation_code)(mp_datapath_operation_code))
			((operand_1)(mp_datapath_operand_1))
			((operand_2)(mp_datapath_operand_2))
			((result)(mp_datapath_result))
			((zero_flag)(mp_datapath_zero_flag))
			((significant_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . Datapath)
		)
	)
	(_instantiation U_CONTROLLER 0 126 (_component Controller )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
			((rom_enabled)(mp_rom_read_enable))
			((rom_address)(mp_rom_address))
			((rom_data_output)(mp_rom_data_output))
			((ram_read_write)(mp_ram_read_write))
			((ram_write_data_port)(mp_ram_write_data_port))
			((ram_write_address)(mp_ram_write_address))
			((ram_read_data_port_1)(mp_ram_read_data_port_1))
			((ram_read_data_port_2)(mp_ram_read_data_port_2))
			((ram_read_address_1)(mp_ram_read_address_1))
			((ram_read_address_2)(mp_ram_read_address_2))
			((datapath_enabled)(mp_datapath_enabled))
			((datapath_operation_code)(mp_datapath_operation_code))
			((datapath_operand_1)(mp_datapath_operand_1))
			((datapath_operand_2)(mp_datapath_operand_2))
			((datapath_result)(mp_datapath_result))
			((datapath_zero_flag)(mp_datapath_zero_flag))
			((datapath_significant_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . Controller)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~1322 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1332 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1334 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1338 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1340 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1342 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_read_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 81 (_architecture (_uni ))))
		(_signal (_internal mp_ram_read_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 82 (_architecture (_uni ))))
		(_signal (_internal mp_ram_write_address ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 83 (_architecture (_uni ))))
		(_signal (_internal mp_ram_read_data_port_1 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 84 (_architecture (_uni ))))
		(_signal (_internal mp_ram_read_data_port_2 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 85 (_architecture (_uni ))))
		(_signal (_internal mp_ram_write_data_port ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 86 (_architecture (_uni ))))
		(_signal (_internal mp_rom_read_enable ~extieee.std_logic_1164.STD_LOGIC 0 88 (_architecture (_uni ))))
		(_signal (_internal mp_rom_address ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 89 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~1346 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_signal (_internal mp_rom_data_output ~STD_LOGIC_VECTOR{27~downto~0}~1346 0 90 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal mp_datapath_operation_code ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 93 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 94 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 95 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 96 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 98 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000056 55 2133          1462484954256 TB_ARCHITECTURE
(_unit VHDL (microprocessor_tb 0 7 (tb_architecture 0 10 ))
	(_version v98)
	(_time 1462484954257 2016.05.06 00:49:14)
	(_source (\./src/TestBench/microprocessor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 9bc8ca94c0cccc8c9a99ddc0ca9c999dcd9d989d9e)
	(_entity
		(_time 1462398020559)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MicroProcessor
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component MicroProcessor )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
		)
		(_use (_entity . MicroProcessor)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_constant (_internal CLK_PERIOD ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_P(_architecture 0 0 35 (_process (_wait_for)(_target(0)))))
			(MAIN_P(_architecture 1 0 43 (_process (_wait_for)(_target(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000056 55 5439          1462484954287 TB_ARCHITECTURE
(_unit VHDL (regfile_tb 0 7 (tb_architecture 0 14 ))
	(_version v98)
	(_time 1462484954288 2016.05.06 00:49:14)
	(_source (\./src/TestBench/regfile_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code bae8bdeeeeede9acb9bfa3e0b8bcbfbfecbdbebcb8)
	(_entity
		(_time 1462398020584)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	)
	(_component
		(REGFile
			(_object
				(_generic (_internal INITREG_T ~STD_LOGIC_VECTOR~13 0 18 (_entity -1 (_string \"00000000"\))))
				(_generic (_internal ADDRESS_BIT_SIZE_T ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 1 )))))
				(_port (_internal write_data_port ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 22 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal write_address ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 23 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~131 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
				(_port (_internal read_data_port_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~131 0 24 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~132 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal read_data_port_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~132 0 25 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal read_address_1 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~134 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~136 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal read_address_2 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~136 0 27 (_entity (_in ))))
				(_port (_internal write_enabled ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 47 (_component REGFile )
		(_generic
			((INITREG_T)(_code 7))
			((ADDRESS_BIT_SIZE_T)(_code 8))
		)
		(_port
			((init)(init))
			((write_data_port)(write_data_port))
			((write_address)(write_address))
			((read_data_port_1)(read_data_port_1))
			((read_data_port_2)(read_data_port_2))
			((read_address_1)(read_address_1))
			((read_address_2)(read_address_2))
			((write_enabled)(write_enabled))
		)
		(_use (_entity . REGFile)
			(_generic
				((INITREG_T)(_code 9))
				((ADDRESS_BIT_SIZE_T)(_code 10))
			)
			(_port
				((init)(init))
				((write_data_port)(write_data_port))
				((write_address)(write_address))
				((read_data_port_1)(read_data_port_1))
				((read_data_port_2)(read_data_port_2))
				((read_address_1)(read_address_1))
				((read_address_2)(read_address_2))
				((write_enabled)(write_enabled))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG_T ~STD_LOGIC_VECTOR~12 0 10 (_entity (_string \"00000000"\))))
		(_generic (_internal ADDRESS_BIT_SIZE_T ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_signal (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~137 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 11 )))))
		(_signal (_internal write_data_port ~STD_LOGIC_VECTOR{INITREG_T'range}~137 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~139 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_signal (_internal write_address ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~139 0 34 (_architecture (_uni ))))
		(_signal (_internal read_address_1 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~139 0 35 (_architecture (_uni ))))
		(_signal (_internal read_address_2 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~139 0 36 (_architecture (_uni ))))
		(_signal (_internal write_enabled ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal read_data_port_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~137 0 39 (_architecture (_uni ))))
		(_signal (_internal read_data_port_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~137 0 40 (_architecture (_uni ))))
		(_process
			(MAIN(_architecture 0 0 64 (_process (_wait_for)(_target(0)(1)(2)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 50529026 )
		(33686018 33751554 )
	)
	(_model . TB_ARCHITECTURE 13 -1
	)
)
I 000040 55 740 0 testbench_for_regfile
(_configuration VHDL (testbench_for_regfile 0 86 (regfile_tb))
	(_version v98)
	(_time 1462484954291 2016.05.06 00:49:14)
	(_source (\./src/TestBench/regfile_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code bae8bbeeeeecedadbebba8e0eebcefbcb9bcb2bfec)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . REGFile beh_regfile
				(_port
					((init)(init))
					((write_data_port)(write_data_port))
					((write_address)(write_address))
					((read_data_port_1)(read_data_port_1))
					((read_data_port_2)(read_data_port_2))
					((read_address_1)(read_address_1))
					((read_address_2)(read_address_2))
					((write_enabled)(write_enabled))
				)
			)
		)
	)
)
V 000049 55 2032          1462485231480 beh_regn
(_unit VHDL (regn 0 4 (beh_regn 0 16 ))
	(_version v98)
	(_time 1462485231481 2016.05.06 00:53:51)
	(_source (\./src/Reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7d787f7c2c2a2e6b292f6f27297b7a7b287a7f7b78)
	(_entity
		(_time 1462398020328)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 5 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITIAL ~STD_LOGIC_VECTOR~12 0 5 (_entity (_string \"00000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 2 )))))
		(_port (_internal data_input ~STD_LOGIC_VECTOR{INITIAL'range}~12 0 8 (_entity (_in ))))
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal output_enabled ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~121 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{INITIAL'range}~121 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 17 (_architecture (_uni ))))
		(_process
			(MAIN(_architecture 0 0 19 (_process (_simple)(_target(6))(_sensitivity(0)(1)(2)(3)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . beh_regn 5 -1
	)
)
V 000048 55 4207          1462485231528 Beh_GPR
(_unit VHDL (mram 0 5 (beh_gpr 0 18 ))
	(_version v98)
	(_time 1462485231529 2016.05.06 00:53:51)
	(_source (\./src/MRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code aca8f8fafdfbf9bafda9e8f7ffaaadaaf8aaf8abae)
	(_entity
		(_time 1462398020376)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_write ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal read_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal read_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal write_address ~STD_LOGIC_VECTOR{7~downto~0}~124 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal read_data_port_1 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal read_data_port_2 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal write_data_port ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 21 (_entity (_in ))))
		(_type (_internal byte 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal RAM_t 0 20 (_array byte ((_to (i 0)(i 255))))))
		(_signal (_internal RAM RAM_t 0 25 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_signal (_internal data_win byte 0 47 (_architecture (_uni ))))
		(_signal (_internal data_1out byte 0 48 (_architecture (_uni ))))
		(_signal (_internal data_2out byte 0 49 (_architecture (_uni ))))
		(_process
			(line__51(_architecture 0 0 51 (_assignment (_simple)(_alias((data_win)(write_data_port)))(_target(9))(_sensitivity(7)))))
			(WRITE(_architecture 1 0 53 (_process (_target(8))(_sensitivity(1)(9)(0)(4))(_dssslsensitivity 1)(_monitor))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_target(10))(_sensitivity(8)(2))(_monitor))))
			(line__63(_architecture 3 0 63 (_assignment (_simple)(_target(11))(_sensitivity(8)(3))(_monitor))))
			(READ(_architecture 4 0 65 (_process (_target(5)(6))(_sensitivity(1)(10)(11)(0))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_static
		(67372036 67372036 )
		(67372036 67372036 )
	)
	(_model . Beh_GPR 5 -1
	)
)
V 000061 55 4388          1462485231577 Datapath_Behavioural
(_unit VHDL (datapath 0 10 (datapath_behavioural 0 22 ))
	(_version v98)
	(_time 1462485231578 2016.05.06 00:53:51)
	(_source (\./src/Datapath.vhd\))
	(_use (.(commands))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code dbdfdf89888d8bcdde8ecb818bdcdfddd3dddfddda)
	(_entity
		(_time 1462484005631)
		(_use (.(commands))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal operation_code ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~124 0 16 (_entity (_out ))))
		(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal op_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23 (_architecture (_uni ))))
		(_signal (_internal add_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal sub_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal mov_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal result_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal result_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(line__34(_architecture 0 0 34 (_assignment (_simple)(_target(8))(_sensitivity(2)(3))(_monitor))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(9))(_sensitivity(2)(3))(_monitor))))
			(line__41(_architecture 2 0 41 (_assignment (_simple)(_alias((mov_result)(operand_1)))(_target(10))(_sensitivity(2)))))
			(ALU_REG(_architecture 3 0 45 (_process (_target(7))(_sensitivity(0)(1)(2)(3)(8)(9)(10))(_dssslsensitivity 6))))
			(FLAGS_PROCESS(_architecture 4 0 57 (_process (_simple)(_target(11)(12))(_sensitivity(7)))))
			(line__72(_architecture 5 0 72 (_assignment (_simple)(_alias((result)(op_result)))(_target(4))(_sensitivity(7)))))
			(line__73(_architecture 6 0 73 (_assignment (_simple)(_alias((zero_flag)(result_zero_flag)))(_simpleassign BUF)(_target(5))(_sensitivity(11)))))
			(line__74(_architecture 7 0 74 (_assignment (_simple)(_alias((significant_bit_flag)(result_significant_bit_flag)))(_simpleassign BUF)(_target(6))(_sensitivity(12)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extmpfsm_regfile_sort_design.commands.op_code (. commands op_code)))
		(_variable (_external mpfsm_regfile_sort_design.commands.ADD_OP (. commands ADD_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.SUB_OP (. commands SUB_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.MOV_FROM_IND (. commands MOV_FROM_IND)))
		(_variable (_external mpfsm_regfile_sort_design.commands.MOV_TO_IND (. commands MOV_TO_IND)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . Datapath_Behavioural 8 -1
	)
)
V 000063 55 9634          1462485231617 Controller_Behavioural
(_unit VHDL (controller 0 13 (controller_behavioural 0 42 ))
	(_version v98)
	(_time 1462485231618 2016.05.06 00:53:51)
	(_source (\./src/Controller.vhd\))
	(_use (.(commands))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 0a0e080c0d5d0b1d0e0c08084c50080c590c0f0d080c09)
	(_entity
		(_time 1462484005713)
		(_use (.(commands))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal rom_address ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{27~downto~0}~12 0 22 (_entity (_in ))))
		(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_write_data_port ~STD_LOGIC_VECTOR{7~downto~0}~122 0 25 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_write_address ~STD_LOGIC_VECTOR{7~downto~0}~124 0 26 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_read_data_port_1 ~STD_LOGIC_VECTOR{7~downto~0}~126 0 27 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_read_data_port_2 ~STD_LOGIC_VECTOR{7~downto~0}~128 0 28 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_read_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~1210 0 29 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_read_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 30 (_entity (_out ))))
		(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1214 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~1214 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 35 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1218 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1218 0 36 (_entity (_in ))))
		(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_type (_internal states 0 43 (_enum1 idle fetch decode read write add sub halt jump_if_zero jump_if_not_sign_bit_set mov_accept_write mov_to_read_addr mov_to_indirect mov_from_read_addr mov_from_indirect (_to (i 0)(i 14)))))
		(_signal (_internal next_state states 0 61 (_architecture (_uni ))))
		(_signal (_internal current_state states 0 62 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_signal (_internal instruction ~STD_LOGIC_VECTOR{27~downto~0}~13 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal instruction_counter ~STD_LOGIC_VECTOR{7~downto~0}~13 0 64 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal operation ~STD_LOGIC_VECTOR{3~downto~0}~13 0 65 (_architecture (_uni ))))
		(_signal (_internal operand_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 66 (_architecture (_uni ))))
		(_signal (_internal operand_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 67 (_architecture (_uni ))))
		(_signal (_internal result_address ~STD_LOGIC_VECTOR{7~downto~0}~13 0 68 (_architecture (_uni ))))
		(_signal (_internal data_1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 69 (_architecture (_uni ))))
		(_signal (_internal data_2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 70 (_architecture (_uni ))))
		(_signal (_internal data_w ~STD_LOGIC_VECTOR{7~downto~0}~13 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal DEFAULT_COUNTER_VALUE ~STD_LOGIC_VECTOR{7~downto~0}~132 0 73 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~134 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_constant (_internal DEFAULT_INSTRUCTION_VALUE ~STD_LOGIC_VECTOR{27~downto~0}~134 0 74 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal DEFAULT_OPERATION_VALUE ~STD_LOGIC_VECTOR{3~downto~0}~136 0 75 (_architecture ((_others(i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal DEFAULT_ADDRESS_VALUE ~STD_LOGIC_VECTOR{7~downto~0}~138 0 76 (_architecture ((_others(i 2))))))
		(_process
			(FSM(_architecture 0 0 79 (_process (_target(22))(_sensitivity(21)(0)(1)))))
			(FSM_COMB(_architecture 1 0 92 (_process (_simple)(_target(21))(_sensitivity(22)(25)(2)))))
			(STOP_PROCESS(_architecture 2 0 145 (_process (_simple)(_target(3))(_sensitivity(22)))))
			(INSTR_COUNTER(_architecture 3 0 157 (_process (_target(24))(_sensitivity(22)(0)(1)(24)(26)(19)(20))(_dssslsensitivity 3))))
			(line__172(_architecture 4 0 172 (_assignment (_simple)(_alias((rom_address)(instruction_counter)))(_target(5))(_sensitivity(24)))))
			(ROM_READ_SET(_architecture 5 0 174 (_process (_simple)(_target(4))(_sensitivity(21)(22)))))
			(ROM_READ(_architecture 6 0 186 (_process (_simple)(_target(23))(_sensitivity(22)(1)(6)))))
			(REGS_CONTROL(_architecture 7 0 199 (_process (_simple)(_target(25)(26)(27)(28))(_sensitivity(21)(23)(1))(_read(27)(29)(30)))))
			(RAM_ADDR_SET(_architecture 8 0 219 (_process (_simple)(_target(9)(12)(13))(_sensitivity(26)(27)(28))(_read(22)))))
			(RAM_MODE_SET(_architecture 9 0 228 (_process (_simple)(_target(7))(_sensitivity(22)))))
			(RAM_DATA_OUT(_architecture 10 0 237 (_process (_simple)(_target(29)(30))(_sensitivity(22))(_read(10)(11)))))
			(line__247(_architecture 11 0 247 (_assignment (_simple)(_alias((ram_write_data_port)(datapath_result)))(_target(8))(_sensitivity(18)))))
			(line__248(_architecture 12 0 248 (_assignment (_simple)(_alias((datapath_operand_1)(data_1)))(_target(16))(_sensitivity(29)))))
			(line__249(_architecture 13 0 249 (_assignment (_simple)(_alias((datapath_operand_2)(data_2)))(_target(17))(_sensitivity(30)))))
			(line__250(_architecture 14 0 250 (_assignment (_simple)(_alias((datapath_operation_code)(operation)))(_target(15))(_sensitivity(25)))))
			(DATAPATH_SET(_architecture 15 0 252 (_process (_simple)(_target(14))(_sensitivity(22)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extmpfsm_regfile_sort_design.commands.op_code (. commands op_code)))
		(_variable (_external mpfsm_regfile_sort_design.commands.HALT_OP (. commands HALT_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.JZ_OP (. commands JZ_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.JNSB_OP (. commands JNSB_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.ADD_OP (. commands ADD_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.SUB_OP (. commands SUB_OP)))
		(_variable (_external mpfsm_regfile_sort_design.commands.MOV_FROM_IND (. commands MOV_FROM_IND)))
		(_variable (_external mpfsm_regfile_sort_design.commands.MOV_TO_IND (. commands MOV_TO_IND)))
	)
	(_model . Controller_Behavioural 16 -1
	)
)
V 000052 55 6623          1462485231658 beh_regfile
(_unit VHDL (regfile 0 5 (beh_regfile 0 19 ))
	(_version v98)
	(_time 1462485231659 2016.05.06 00:53:51)
	(_source (\./src/RegFile.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 292c2a2d257e7a3f2a2d30732b2f2c2e2b2f2c2f2e)
	(_entity
		(_time 1462398020486)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(REGn
			(_object
				(_generic (_internal INITIAL ~STD_LOGIC_VECTOR~13 0 21 (_entity -1 (_string \"00000000"\))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal data_input ~STD_LOGIC_VECTOR{INITIAL'range}~13 0 23 (_entity (_in ))))
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_port (_internal output_enabled ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITIAL'range}~131 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 5 )))))
				(_port (_internal data_output ~STD_LOGIC_VECTOR{INITIAL'range}~131 0 28 (_entity (_out ))))
			)
		)
	)
	(_generate REGi 0 59 (_for ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 )
		(_instantiation REGi 0 60 (_component REGn )
			(_generic
				((INITIAL)(_code 6))
			)
			(_port
				((data_input)(write_data_port))
				((enabled)(write_enabled_flags(_object 2)))
				((init)(init))
				((clk)(write_enabled))
				((output_enabled)(read_enabled_flags(_object 2)))
				((data_output)(read_data_1))
			)
			(_use (_entity . REGn)
				(_generic
					((INITIAL)(_code 7))
				)
				(_port
					((data_input)(data_input))
					((enabled)(enabled))
					((init)(init))
					((clk)(clk))
					((output_enabled)(output_enabled))
					((data_output)(data_output))
				)
			)
		)
		(_instantiation REG 0 69 (_component REGn )
			(_generic
				((INITIAL)(_code 8))
			)
			(_port
				((data_input)(write_data_port))
				((enabled)(write_enabled_flags(_object 2)))
				((init)(init))
				((clk)(write_enabled))
				((output_enabled)(read_enabled_flags(_object 2)))
				((data_output)(read_data_2))
			)
			(_use (_entity . REGn)
				(_generic
					((INITIAL)(_code 9))
				)
				(_port
					((data_input)(data_input))
					((enabled)(enabled))
					((init)(init))
					((clk)(clk))
					((output_enabled)(output_enabled))
					((data_output)(data_output))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 0 59 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG_T ~STD_LOGIC_VECTOR~12 0 6 (_entity (_string \"00000000"\))))
		(_generic (_internal ADDRESS_BIT_SIZE_T ~extSTD.STANDARD.INTEGER 0 7 \2\ (_entity ((i 2)))))
		(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 10 )))))
		(_port (_internal write_data_port ~STD_LOGIC_VECTOR{INITREG_T'range}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_port (_internal write_address ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~121 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 12 )))))
		(_port (_internal read_data_port_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~121 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 13 )))))
		(_port (_internal read_data_port_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~122 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
		(_port (_internal read_address_1 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~124 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~126 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_port (_internal read_address_2 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~126 0 15 (_entity (_in ))))
		(_port (_internal write_enabled ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal write_enabled_flags ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal read_enabled_flags ~STD_LOGIC_VECTOR{2**ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 17 )))))
		(_signal (_internal read_data_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal read_data_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~2**ADDRESS_BIT_SIZE_T-1~downto~0~13 0 59 (_scalar (_downto (c 18 )(i 0)))))
		(_process
			(WRITE_ADDRESS_DECODER(_architecture 0 0 37 (_process (_simple)(_target(8))(_sensitivity(2))(_monitor)(_read(8)))))
			(READ_ADDRESS_DECODER(_architecture 1 0 48 (_process (_simple)(_target(9))(_sensitivity(5)(6))(_monitor)(_read(9)))))
			(line__80(_architecture 2 0 80 (_assignment (_simple)(_target(3))(_sensitivity(10)))))
			(line__81(_architecture 3 0 81 (_assignment (_simple)(_target(4))(_sensitivity(11)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . beh_regfile 19 -1
	)
)
V 000059 55 2530          1462485231695 MicroROM_Behaviour
(_unit VHDL (microrom 0 10 (microrom_behaviour 0 18 ))
	(_version v98)
	(_time 1462485231696 2016.05.06 00:53:51)
	(_source (\./src/ROM.vhd\))
	(_use (.(commands))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 585c0d5b590f0f4f595a1e030b5e0e5e0c5e0c5e51)
	(_entity
		(_time 1462484005840)
		(_use (.(commands))(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_enable ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{27~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ram_address 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal op_code 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal instruction 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_type (_internal ROM_type 0 26 (_array instruction ((_to (i 0)(i 255))))))
		(_constant (_internal ROM ROM_type 0 31 (_architecture (_code 2))))
		(_signal (_internal data instruction 0 37 (_architecture (_uni ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(TRISTATE_BUFFERS(_architecture 1 0 44 (_process (_simple)(_target(2))(_sensitivity(3)(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmpfsm_regfile_sort_design.commands.op_code (. commands op_code)))
		(_variable (_external mpfsm_regfile_sort_design.commands.MOV_TO_IND (. commands MOV_TO_IND)))
		(_variable (_external mpfsm_regfile_sort_design.commands.HALT_OP (. commands HALT_OP)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 )
		(33686018 33686018 )
		(33686018 50528770 )
		(33686018 33686274 )
	)
	(_model . MicroROM_Behaviour 3 -1
	)
)
V 000067 55 11414         1462485231735 MicroProcessor_Behavioural
(_unit VHDL (microprocessor 0 8 (microprocessor_behavioural 0 17 ))
	(_version v98)
	(_time 1462485231736 2016.05.06 00:53:51)
	(_source (\./src/MicroProcessor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 77732276792020607c74312c267075712171747172)
	(_entity
		(_time 1462484005924)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(Datapath
			(_object
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal operation_code ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42 (_entity (_in ))))
				(_port (_internal operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 43 (_entity (_in ))))
				(_port (_internal operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 44 (_entity (_in ))))
				(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 45 (_entity (_out ))))
				(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
				(_port (_internal significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
			)
		)
		(Controller
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_out ))))
				(_port (_internal rom_enabled ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_out ))))
				(_port (_internal rom_address ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 59 (_entity (_out ))))
				(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{27~downto~0}~1322 0 60 (_entity (_in ))))
				(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
				(_port (_internal ram_write_data_port ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 63 (_entity (_out ))))
				(_port (_internal ram_write_address ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 64 (_entity (_out ))))
				(_port (_internal ram_read_data_port_1 ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 65 (_entity (_in ))))
				(_port (_internal ram_read_data_port_2 ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 66 (_entity (_in ))))
				(_port (_internal ram_read_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~1332 0 67 (_entity (_out ))))
				(_port (_internal ram_read_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~1334 0 68 (_entity (_out ))))
				(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_out ))))
				(_port (_internal datapath_operation_code ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 71 (_entity (_out ))))
				(_port (_internal datapath_operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~1338 0 72 (_entity (_out ))))
				(_port (_internal datapath_operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~1340 0 73 (_entity (_out ))))
				(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1342 0 74 (_entity (_in ))))
				(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
			)
		)
	)
	(_instantiation U_RAM 0 101 (_entity . MRAM)
		(_port
			((read_write)(mp_ram_read_write))
			((clk)(clk))
			((read_address_1)(mp_ram_read_address_1))
			((read_address_2)(mp_ram_read_address_2))
			((write_address)(mp_ram_write_address))
			((read_data_port_1)(mp_ram_read_data_port_1))
			((read_data_port_2)(mp_ram_read_data_port_2))
			((write_data_port)(mp_ram_write_data_port))
		)
	)
	(_instantiation U_ROM 0 112 (_entity . MicroROM)
		(_port
			((read_enable)(mp_rom_read_enable))
			((address)(mp_rom_address))
			((data_output)(mp_rom_data_output))
		)
	)
	(_instantiation U_DATAPATH 0 117 (_component Datapath )
		(_port
			((enabled)(mp_datapath_enabled))
			((operation_code)(mp_datapath_operation_code))
			((operand_1)(mp_datapath_operand_1))
			((operand_2)(mp_datapath_operand_2))
			((result)(mp_datapath_result))
			((zero_flag)(mp_datapath_zero_flag))
			((significant_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . Datapath)
		)
	)
	(_instantiation U_CONTROLLER 0 126 (_component Controller )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
			((rom_enabled)(mp_rom_read_enable))
			((rom_address)(mp_rom_address))
			((rom_data_output)(mp_rom_data_output))
			((ram_read_write)(mp_ram_read_write))
			((ram_write_data_port)(mp_ram_write_data_port))
			((ram_write_address)(mp_ram_write_address))
			((ram_read_data_port_1)(mp_ram_read_data_port_1))
			((ram_read_data_port_2)(mp_ram_read_data_port_2))
			((ram_read_address_1)(mp_ram_read_address_1))
			((ram_read_address_2)(mp_ram_read_address_2))
			((datapath_enabled)(mp_datapath_enabled))
			((datapath_operation_code)(mp_datapath_operation_code))
			((datapath_operand_1)(mp_datapath_operand_1))
			((datapath_operand_2)(mp_datapath_operand_2))
			((datapath_result)(mp_datapath_result))
			((datapath_zero_flag)(mp_datapath_zero_flag))
			((datapath_significant_bit_flag)(mp_datapath_significant_bit_flag))
		)
		(_use (_entity . Controller)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~1322 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1332 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1334 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1336 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1338 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1340 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1342 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 80 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal mp_ram_read_address_1 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 81 (_architecture (_uni ))))
		(_signal (_internal mp_ram_read_address_2 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 82 (_architecture (_uni ))))
		(_signal (_internal mp_ram_write_address ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 83 (_architecture (_uni ))))
		(_signal (_internal mp_ram_read_data_port_1 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 84 (_architecture (_uni ))))
		(_signal (_internal mp_ram_read_data_port_2 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 85 (_architecture (_uni ))))
		(_signal (_internal mp_ram_write_data_port ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 86 (_architecture (_uni ))))
		(_signal (_internal mp_rom_read_enable ~extieee.std_logic_1164.STD_LOGIC 0 88 (_architecture (_uni ))))
		(_signal (_internal mp_rom_address ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 89 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{27~downto~0}~1346 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 27)(i 0))))))
		(_signal (_internal mp_rom_data_output ~STD_LOGIC_VECTOR{27~downto~0}~1346 0 90 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 92 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 93 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal mp_datapath_operation_code ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 93 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_operand_1 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 94 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_operand_2 ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 95 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1344 0 96 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal mp_datapath_significant_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 98 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
V 000056 55 2133          1462485231743 TB_ARCHITECTURE
(_unit VHDL (microprocessor_tb 0 7 (tb_architecture 0 10 ))
	(_version v98)
	(_time 1462485231744 2016.05.06 00:53:51)
	(_source (\./src/TestBench/microprocessor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 8783d28989d0d0908685c1dcd6808581d181848182)
	(_entity
		(_time 1462398020559)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MicroProcessor
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 27 (_component MicroProcessor )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
		)
		(_use (_entity . MicroProcessor)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ((i 2))))))
		(_signal (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ((i 2))))))
		(_constant (_internal CLK_PERIOD ~extSTD.STANDARD.TIME 0 24 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_P(_architecture 0 0 35 (_process (_wait_for)(_target(0)))))
			(MAIN_P(_architecture 1 0 43 (_process (_wait_for)(_target(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
V 000056 55 5439          1462485231779 TB_ARCHITECTURE
(_unit VHDL (regfile_tb 0 7 (tb_architecture 0 14 ))
	(_version v98)
	(_time 1462485231780 2016.05.06 00:53:51)
	(_source (\./src/TestBench/regfile_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code a6a3a5f1a5f1f5b0a5a3bffca4a0a3a3f0a1a2a0a4)
	(_entity
		(_time 1462398020584)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	)
	(_component
		(REGFile
			(_object
				(_generic (_internal INITREG_T ~STD_LOGIC_VECTOR~13 0 18 (_entity -1 (_string \"00000000"\))))
				(_generic (_internal ADDRESS_BIT_SIZE_T ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_port (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 1 )))))
				(_port (_internal write_data_port ~STD_LOGIC_VECTOR{INITREG_T'range}~13 0 22 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal write_address ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~13 0 23 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~131 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
				(_port (_internal read_data_port_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~131 0 24 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~132 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal read_data_port_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~132 0 25 (_entity (_out ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal read_address_1 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~134 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~136 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal read_address_2 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~136 0 27 (_entity (_in ))))
				(_port (_internal write_enabled ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 47 (_component REGFile )
		(_generic
			((INITREG_T)(_code 7))
			((ADDRESS_BIT_SIZE_T)(_code 8))
		)
		(_port
			((init)(init))
			((write_data_port)(write_data_port))
			((write_address)(write_address))
			((read_data_port_1)(read_data_port_1))
			((read_data_port_2)(read_data_port_2))
			((read_address_1)(read_address_1))
			((read_address_2)(read_address_2))
			((write_enabled)(write_enabled))
		)
		(_use (_entity . REGFile)
			(_generic
				((INITREG_T)(_code 9))
				((ADDRESS_BIT_SIZE_T)(_code 10))
			)
			(_port
				((init)(init))
				((write_data_port)(write_data_port))
				((write_address)(write_address))
				((read_data_port_1)(read_data_port_1))
				((read_data_port_2)(read_data_port_2))
				((read_address_1)(read_address_1))
				((read_address_2)(read_address_2))
				((write_enabled)(write_enabled))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG_T ~STD_LOGIC_VECTOR~12 0 10 (_entity (_string \"00000000"\))))
		(_generic (_internal ADDRESS_BIT_SIZE_T ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_signal (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG_T'range}~137 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 11 )))))
		(_signal (_internal write_data_port ~STD_LOGIC_VECTOR{INITREG_T'range}~137 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~139 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
		(_signal (_internal write_address ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~139 0 34 (_architecture (_uni ))))
		(_signal (_internal read_address_1 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~139 0 35 (_architecture (_uni ))))
		(_signal (_internal read_address_2 ~STD_LOGIC_VECTOR{ADDRESS_BIT_SIZE_T-1~downto~0}~139 0 36 (_architecture (_uni ))))
		(_signal (_internal write_enabled ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal read_data_port_1 ~STD_LOGIC_VECTOR{INITREG_T'range}~137 0 39 (_architecture (_uni ))))
		(_signal (_internal read_data_port_2 ~STD_LOGIC_VECTOR{INITREG_T'range}~137 0 40 (_architecture (_uni ))))
		(_process
			(MAIN(_architecture 0 0 64 (_process (_wait_for)(_target(0)(1)(2)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 50529026 )
		(33686018 33751554 )
	)
	(_model . TB_ARCHITECTURE 13 -1
	)
)
V 000040 55 740 0 testbench_for_regfile
(_configuration VHDL (testbench_for_regfile 0 86 (regfile_tb))
	(_version v98)
	(_time 1462485231783 2016.05.06 00:53:51)
	(_source (\./src/TestBench/regfile_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code a6a3a3f1a5f0f1b1a2a7b4fcf2a0f3a0a5a0aea3f0)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . REGFile beh_regfile
				(_port
					((init)(init))
					((write_data_port)(write_data_port))
					((write_address)(write_address))
					((read_data_port_1)(read_data_port_1))
					((read_data_port_2)(read_data_port_2))
					((read_address_1)(read_address_1))
					((read_address_2)(read_address_2))
					((write_enabled)(write_enabled))
				)
			)
		)
	)
)
