2024-05-24 16:13:34,513 | [Emulator] Starting RISC-V Pipelined CPU simulator
2024-05-24 16:13:34,514 | [Emulator] Data Memory file not found, creating a new one
2024-05-24 16:13:34,515 | [Emulator] Initializing RISC-V CPU
2024-05-24 16:13:34,515 | [Emulator] RISC-V CPU initialized
2024-05-24 16:13:37,466 | [Emulator] Loading memory from C:/Users/victo/Documents/GitRepos/rv-piped-emulator/test/teste2.txt
2024-05-24 16:13:37,471 | [Emulator] Loaded 18 instructions
2024-05-24 16:13:37,472 | [Emulator] Starting cycle 1
2024-05-24 16:13:37,472 | --------------------------------------------------
2024-05-24 16:13:37,472 | [Emulator] Instruction Fetch
2024-05-24 16:13:37,472 | [IF] PC at 0x0
2024-05-24 16:13:37,473 | [IF] Instruction at 0x0: 00000000010100010000000010010011
2024-05-24 16:13:37,474 | --------------------------------------------------
2024-05-24 16:13:37,474 | [Emulator] Instruction Decode
2024-05-24 16:13:37,474 | [ID] Instruction: 00000000000000000000000000000000
2024-05-24 16:13:37,474 | [ID] Opcode: 0b0
2024-05-24 16:13:37,475 | [Control Unit] Received opcode: 0 | 0b0
2024-05-24 16:13:37,475 | [Control Unit] Opcode not recognized
2024-05-24 16:13:37,475 | [ID] Immediate value: 00000000
2024-05-24 16:13:37,475 | [ImmGen] Immediate-32 value: 0 | 00000000000000000000000000000000
2024-05-24 16:13:37,475 | [ID] Read Register x1: 0 | Read Register x2: 0 | Write Register: x0
2024-05-24 16:13:37,476 | Register File dump below:
2024-05-24 16:13:37,476 | 
2024-05-24 16:13:37,476 | [Register File] Dumping Registers
2024-05-24 16:13:37,477 | 
2024-05-24 16:13:37,477 | [ID] PC: 0 | RR1: 0 | RR2: 0 | Immediate: 0 | RD: 0
2024-05-24 16:13:37,477 | --------------------------------------------------
2024-05-24 16:13:37,477 | [Emulator] Execute
2024-05-24 16:13:37,478 | [EX] PC: 0 | RR1: 0 | RR2: 0 | Immediate: 0 | RD: 0
2024-05-24 16:13:37,478 | [EX] Instruction: 00000000000000000000000000000000
2024-05-24 16:13:37,478 | [EX] ALUOp: (False, False) | Funct: 0000000
2024-05-24 16:13:37,478 | [ALU Control] Setting ALU control signal
2024-05-24 16:13:37,479 | [ALU Control] ALUOp: (False, False)
2024-05-24 16:13:37,479 | [ALU Control] Funct3: 0b0 Funct7: 0b0
2024-05-24 16:13:37,480 | [EX] ALU Operand A: 0 | 00000000000000000000000000000000
2024-05-24 16:13:37,481 | [EX] ALU Operand B: 0 | 00000000000000000000000000000000
2024-05-24 16:13:37,481 | [ALU] ADD operation performed: 0 + 0 = 0
2024-05-24 16:13:37,482 | [ALU] Zero flag set
2024-05-24 16:13:37,482 | [EX] ALU Result: 0 | 0b0
2024-05-24 16:13:37,482 | [EX] PC: 00000000000000000000000000000000 | Immediate: 00000000000000000000000000000000 | PC+Immediate: 0
2024-05-24 16:13:37,483 | [EX] offset: 0 | ZERO: True | ALU Result: 0 | RR2: 00000000000000000000000000000000 | RD: 0
2024-05-24 16:13:37,483 | --------------------------------------------------
2024-05-24 16:13:37,485 | [Emulator] Memory Access
2024-05-24 16:13:37,487 | [MEM] offset: 0 | ZERO: False | ALU Result: 0 | RR2: 0 | RD: 0
2024-05-24 16:13:37,488 | [MEM] Instruction: 00000000000000000000000000000000
2024-05-24 16:13:37,488 | [MEM] Writing 00000000000000000000000000000000 to PC Multiplexer at input 1
2024-05-24 16:13:37,488 | [MEM] Selecting input 0 for the PC Multiplexer
2024-05-24 16:13:37,489 | [MEM] Data Memory dump below:
2024-05-24 16:13:37,489 | 
2024-05-24 16:13:37,489 | [Data Memory] Dumping data memory
2024-05-24 16:13:37,490 | 
2024-05-24 16:13:37,490 | --------------------------------------------------
2024-05-24 16:13:37,490 | [Emulator] Write Back
2024-05-24 16:13:37,490 | [WB] Data Memory read: 0 | ALU Result: 00000000000000000000000000000000 | RD: 0
2024-05-24 16:13:37,491 | [WB] Instruction: 00000000000000000000000000000000
2024-05-24 16:13:37,491 | [WB] Write Back MUX at 0: 00000000000000000000000000000000
2024-05-24 16:13:37,491 | [WB] Write Back destination register: x0
2024-05-24 16:13:37,491 | [Emulator] Cycle 1 finished

2024-05-24 16:13:37,492 | [Emulator] Starting cycle 2
2024-05-24 16:13:37,492 | --------------------------------------------------
2024-05-24 16:13:37,492 | [Emulator] Instruction Fetch
2024-05-24 16:13:37,493 | [IF] PC at 0x4
2024-05-24 16:13:37,493 | [IF] Instruction at 0x4: 00000000011000100000000110010011
2024-05-24 16:13:37,493 | --------------------------------------------------
2024-05-24 16:13:37,493 | [Emulator] Instruction Decode
2024-05-24 16:13:37,494 | [ID] Instruction: 00000000010100010000000010010011
2024-05-24 16:13:37,494 | [ID] Opcode: 0b10011
2024-05-24 16:13:37,494 | [Control Unit] Received opcode: 19 | 0b10011
2024-05-24 16:13:37,494 | [Control Unit] ADD IMMEDIATE instruction detected
2024-05-24 16:13:37,494 | [ID] Immediate value: 000000000101
2024-05-24 16:13:37,494 | [ImmGen] Immediate-32 value: 5 | 00000000000000000000000000000101
2024-05-24 16:13:37,494 | [ID] Read Register x1: 2 | Read Register x2: 5 | Write Register: x1
2024-05-24 16:13:37,495 | Register File dump below:
2024-05-24 16:13:37,495 | 
2024-05-24 16:13:37,495 | [Register File] Dumping Registers
2024-05-24 16:13:37,497 | 
2024-05-24 16:13:37,497 | [ID] PC: 0 | RR1: 0 | RR2: 0 | Immediate: 5 | RD: 1
2024-05-24 16:13:37,497 | --------------------------------------------------
2024-05-24 16:13:37,498 | [Emulator] Execute
2024-05-24 16:13:37,498 | [EX] PC: 0 | RR1: 0 | RR2: 0 | Immediate: 0 | RD: 0
2024-05-24 16:13:37,498 | [EX] Instruction: 00000000000000000000000000000000
2024-05-24 16:13:37,500 | [EX] ALUOp: (False, False) | Funct: 0000000
2024-05-24 16:13:37,500 | [ALU Control] Setting ALU control signal
2024-05-24 16:13:37,500 | [ALU Control] ALUOp: (False, False)
2024-05-24 16:13:37,501 | [ALU Control] Funct3: 0b0 Funct7: 0b0
2024-05-24 16:13:37,501 | [EX] ALU Operand A: 0 | 00000000000000000000000000000000
2024-05-24 16:13:37,501 | [EX] ALU Operand B: 0 | 00000000000000000000000000000000
2024-05-24 16:13:37,501 | [ALU] ADD operation performed: 0 + 0 = 0
2024-05-24 16:13:37,502 | [ALU] Zero flag set
2024-05-24 16:13:37,502 | [EX] ALU Result: 0 | 0b0
2024-05-24 16:13:37,502 | [EX] PC: 00000000000000000000000000000000 | Immediate: 00000000000000000000000000000000 | PC+Immediate: 0
2024-05-24 16:13:37,503 | [EX] offset: 0 | ZERO: True | ALU Result: 0 | RR2: 00000000000000000000000000000000 | RD: 0
2024-05-24 16:13:37,503 | --------------------------------------------------
2024-05-24 16:13:37,503 | [Emulator] Memory Access
2024-05-24 16:13:37,504 | [MEM] offset: 0 | ZERO: True | ALU Result: 0 | RR2: 0 | RD: 0
2024-05-24 16:13:37,504 | [MEM] Instruction: 00000000000000000000000000000000
2024-05-24 16:13:37,504 | [MEM] Writing 0 to PC Multiplexer at input 1
2024-05-24 16:13:37,504 | [MEM] Selecting input 0 for the PC Multiplexer
2024-05-24 16:13:37,505 | [MEM] Data Memory dump below:
2024-05-24 16:13:37,505 | 
2024-05-24 16:13:37,505 | [Data Memory] Dumping data memory
2024-05-24 16:13:37,506 | 
2024-05-24 16:13:37,506 | --------------------------------------------------
2024-05-24 16:13:37,506 | [Emulator] Write Back
2024-05-24 16:13:37,507 | [WB] Data Memory read: 0 | ALU Result: 00000000000000000000000000000000 | RD: 0
2024-05-24 16:13:37,507 | [WB] Instruction: 00000000000000000000000000000000
2024-05-24 16:13:37,507 | [WB] Write Back MUX at 0: 00000000000000000000000000000000
2024-05-24 16:13:37,507 | [WB] Write Back destination register: x0
2024-05-24 16:13:37,508 | [Emulator] Cycle 2 finished

2024-05-24 16:13:37,508 | [Emulator] Starting cycle 3
2024-05-24 16:13:37,508 | --------------------------------------------------
2024-05-24 16:13:37,509 | [Emulator] Instruction Fetch
2024-05-24 16:13:37,509 | [IF] PC at 0x8
2024-05-24 16:13:37,509 | [IF] Instruction at 0x8: 00000000011100110000001010010011
2024-05-24 16:13:37,509 | --------------------------------------------------
2024-05-24 16:13:37,509 | [Emulator] Instruction Decode
2024-05-24 16:13:37,509 | [ID] Instruction: 00000000011000100000000110010011
2024-05-24 16:13:37,509 | [ID] Opcode: 0b10011
2024-05-24 16:13:37,510 | [Control Unit] Received opcode: 19 | 0b10011
2024-05-24 16:13:37,510 | [Control Unit] ADD IMMEDIATE instruction detected
2024-05-24 16:13:37,510 | [ID] Immediate value: 000000000110
2024-05-24 16:13:37,510 | [ImmGen] Immediate-32 value: 6 | 00000000000000000000000000000110
2024-05-24 16:13:37,511 | [ID] Read Register x1: 4 | Read Register x2: 6 | Write Register: x3
2024-05-24 16:13:37,511 | Register File dump below:
2024-05-24 16:13:37,511 | 
2024-05-24 16:13:37,512 | [Register File] Dumping Registers
2024-05-24 16:13:37,513 | 
2024-05-24 16:13:37,513 | [ID] PC: 4 | RR1: 0 | RR2: 0 | Immediate: 6 | RD: 3
2024-05-24 16:13:37,513 | --------------------------------------------------
2024-05-24 16:13:37,514 | [Emulator] Execute
2024-05-24 16:13:37,514 | [EX] PC: 0 | RR1: 0 | RR2: 0 | Immediate: 5 | RD: 1
2024-05-24 16:13:37,514 | [EX] Instruction: 00000000010100010000000010010011
2024-05-24 16:13:37,514 | [EX] ALUOp: (False, False) | Funct: 0000000
2024-05-24 16:13:37,514 | [ALU Control] Setting ALU control signal
2024-05-24 16:13:37,515 | [ALU Control] ALUOp: (False, False)
2024-05-24 16:13:37,515 | [ALU Control] Funct3: 0b0 Funct7: 0b0
2024-05-24 16:13:37,515 | [EX] ALU Operand A: 0 | 00000000000000000000000000000000
2024-05-24 16:13:37,516 | [EX] ALU Operand B: 5 | 00000000000000000000000000000101
2024-05-24 16:13:37,516 | [ALU] ADD operation performed: 0 + 5 = 5
2024-05-24 16:13:37,516 | [EX] ALU Result: 5 | 0b101
2024-05-24 16:13:37,516 | [EX] PC: 00000000000000000000000000000000 | Immediate: 00000000000000000000000000000101 | PC+Immediate: 5
2024-05-24 16:13:37,517 | [EX] offset: 5 | ZERO: False | ALU Result: 5 | RR2: 00000000000000000000000000000000 | RD: 1
2024-05-24 16:13:37,517 | --------------------------------------------------
2024-05-24 16:13:37,517 | [Emulator] Memory Access
2024-05-24 16:13:37,517 | [MEM] offset: 0 | ZERO: True | ALU Result: 0 | RR2: 0 | RD: 0
2024-05-24 16:13:37,518 | [MEM] Instruction: 00000000000000000000000000000000
2024-05-24 16:13:37,518 | [MEM] Writing 0 to PC Multiplexer at input 1
2024-05-24 16:13:37,518 | [MEM] Selecting input 0 for the PC Multiplexer
2024-05-24 16:13:37,518 | [MEM] Data Memory dump below:
2024-05-24 16:13:37,519 | 
2024-05-24 16:13:37,519 | [Data Memory] Dumping data memory
2024-05-24 16:13:37,519 | 
2024-05-24 16:13:37,520 | --------------------------------------------------
2024-05-24 16:13:37,520 | [Emulator] Write Back
2024-05-24 16:13:37,520 | [WB] Data Memory read: 0 | ALU Result: 0 | RD: 0
2024-05-24 16:13:37,520 | [WB] Instruction: 00000000000000000000000000000000
2024-05-24 16:13:37,521 | [WB] Write Back MUX at 0: 0
2024-05-24 16:13:37,521 | [WB] Write Back destination register: x0
2024-05-24 16:13:37,521 | [Emulator] Cycle 3 finished

2024-05-24 16:13:37,522 | [Emulator] Starting cycle 4
2024-05-24 16:13:37,523 | --------------------------------------------------
2024-05-24 16:13:37,523 | [Emulator] Instruction Fetch
2024-05-24 16:13:37,524 | [IF] PC at 0xc
2024-05-24 16:13:37,524 | [IF] Instruction at 0xc: 00000000100001000000001110010011
2024-05-24 16:13:37,525 | --------------------------------------------------
2024-05-24 16:13:37,525 | [Emulator] Instruction Decode
2024-05-24 16:13:37,525 | [ID] Instruction: 00000000011100110000001010010011
2024-05-24 16:13:37,526 | [ID] Opcode: 0b10011
2024-05-24 16:13:37,526 | [Control Unit] Received opcode: 19 | 0b10011
2024-05-24 16:13:37,526 | [Control Unit] ADD IMMEDIATE instruction detected
2024-05-24 16:13:37,528 | [ID] Immediate value: 000000000111
2024-05-24 16:13:37,529 | [ImmGen] Immediate-32 value: 7 | 00000000000000000000000000000111
2024-05-24 16:13:37,531 | [ID] Read Register x1: 6 | Read Register x2: 7 | Write Register: x5
2024-05-24 16:13:37,533 | Register File dump below:
2024-05-24 16:13:37,534 | 
2024-05-24 16:13:37,535 | [Register File] Dumping Registers
2024-05-24 16:13:37,537 | 
2024-05-24 16:13:37,538 | [ID] PC: 8 | RR1: 0 | RR2: 0 | Immediate: 7 | RD: 5
2024-05-24 16:13:37,538 | --------------------------------------------------
2024-05-24 16:13:37,539 | [Emulator] Execute
2024-05-24 16:13:37,539 | [EX] PC: 4 | RR1: 0 | RR2: 0 | Immediate: 6 | RD: 3
2024-05-24 16:13:37,540 | [EX] Instruction: 00000000011000100000000110010011
2024-05-24 16:13:37,540 | [EX] ALUOp: (False, False) | Funct: 0000000
2024-05-24 16:13:37,540 | [ALU Control] Setting ALU control signal
2024-05-24 16:13:37,541 | [ALU Control] ALUOp: (False, False)
2024-05-24 16:13:37,541 | [ALU Control] Funct3: 0b0 Funct7: 0b0
2024-05-24 16:13:37,542 | [EX] ALU Operand A: 0 | 00000000000000000000000000000000
2024-05-24 16:13:37,542 | [EX] ALU Operand B: 6 | 00000000000000000000000000000110
2024-05-24 16:13:37,543 | [ALU] ADD operation performed: 0 + 6 = 6
2024-05-24 16:13:37,543 | [EX] ALU Result: 6 | 0b110
2024-05-24 16:13:37,544 | [EX] PC: 4 | Immediate: 00000000000000000000000000000110 | PC+Immediate: 10
2024-05-24 16:13:37,544 | [EX] offset: 10 | ZERO: False | ALU Result: 6 | RR2: 00000000000000000000000000000000 | RD: 3
2024-05-24 16:13:37,545 | --------------------------------------------------
2024-05-24 16:13:37,545 | [Emulator] Memory Access
2024-05-24 16:13:37,546 | [MEM] offset: 5 | ZERO: False | ALU Result: 5 | RR2: 0 | RD: 1
2024-05-24 16:13:37,547 | [MEM] Instruction: 00000000010100010000000010010011
2024-05-24 16:13:37,547 | [MEM] Writing 5 to PC Multiplexer at input 1
2024-05-24 16:13:37,548 | [MEM] Selecting input 0 for the PC Multiplexer
2024-05-24 16:13:37,550 | [MEM] Data Memory dump below:
2024-05-24 16:13:37,551 | 
2024-05-24 16:13:37,552 | [Data Memory] Dumping data memory
2024-05-24 16:13:37,553 | 
2024-05-24 16:13:37,554 | --------------------------------------------------
2024-05-24 16:13:37,555 | [Emulator] Write Back
2024-05-24 16:13:37,555 | [WB] Data Memory read: 0 | ALU Result: 0 | RD: 0
2024-05-24 16:13:37,556 | [WB] Instruction: 00000000000000000000000000000000
2024-05-24 16:13:37,557 | [WB] Write Back MUX at 0: 0
2024-05-24 16:13:37,557 | [WB] Write Back destination register: x0
2024-05-24 16:13:37,558 | [Emulator] Cycle 4 finished

2024-05-24 16:13:37,558 | [Emulator] Starting cycle 5
2024-05-24 16:13:37,559 | --------------------------------------------------
2024-05-24 16:13:37,559 | [Emulator] Instruction Fetch
2024-05-24 16:13:37,560 | [IF] PC at 0x10
2024-05-24 16:13:37,560 | [IF] Instruction at 0x10: 00000000100101010000010010010011
2024-05-24 16:13:37,560 | --------------------------------------------------
2024-05-24 16:13:37,561 | [Emulator] Instruction Decode
2024-05-24 16:13:37,562 | [ID] Instruction: 00000000100001000000001110010011
2024-05-24 16:13:37,563 | [ID] Opcode: 0b10011
2024-05-24 16:13:37,563 | [Control Unit] Received opcode: 19 | 0b10011
2024-05-24 16:13:37,564 | [Control Unit] ADD IMMEDIATE instruction detected
2024-05-24 16:13:37,565 | [ID] Immediate value: 000000001000
2024-05-24 16:13:37,567 | [ImmGen] Immediate-32 value: 8 | 00000000000000000000000000001000
2024-05-24 16:13:37,570 | [ID] Read Register x1: 8 | Read Register x2: 8 | Write Register: x7
2024-05-24 16:13:37,571 | Register File dump below:
2024-05-24 16:13:37,572 | 
2024-05-24 16:13:37,573 | [Register File] Dumping Registers
2024-05-24 16:13:37,577 | 
2024-05-24 16:13:37,579 | [ID] PC: 12 | RR1: 0 | RR2: 0 | Immediate: 8 | RD: 7
2024-05-24 16:13:37,580 | --------------------------------------------------
2024-05-24 16:13:37,580 | [Emulator] Execute
2024-05-24 16:13:37,581 | [EX] PC: 8 | RR1: 0 | RR2: 0 | Immediate: 7 | RD: 5
2024-05-24 16:13:37,582 | [EX] Instruction: 00000000011100110000001010010011
2024-05-24 16:13:37,582 | [EX] ALUOp: (False, False) | Funct: 0000000
2024-05-24 16:13:37,583 | [ALU Control] Setting ALU control signal
2024-05-24 16:13:37,583 | [ALU Control] ALUOp: (False, False)
2024-05-24 16:13:37,584 | [ALU Control] Funct3: 0b0 Funct7: 0b0
2024-05-24 16:13:37,584 | [EX] ALU Operand A: 0 | 00000000000000000000000000000000
2024-05-24 16:13:37,585 | [EX] ALU Operand B: 7 | 00000000000000000000000000000111
2024-05-24 16:13:37,585 | [ALU] ADD operation performed: 0 + 7 = 7
2024-05-24 16:13:37,586 | [EX] ALU Result: 7 | 0b111
2024-05-24 16:13:37,586 | [EX] PC: 8 | Immediate: 00000000000000000000000000000111 | PC+Immediate: 15
2024-05-24 16:13:37,587 | [EX] offset: 15 | ZERO: False | ALU Result: 7 | RR2: 00000000000000000000000000000000 | RD: 5
2024-05-24 16:13:37,587 | --------------------------------------------------
2024-05-24 16:13:37,588 | [Emulator] Memory Access
2024-05-24 16:13:37,588 | [MEM] offset: 10 | ZERO: False | ALU Result: 6 | RR2: 0 | RD: 3
2024-05-24 16:13:37,589 | [MEM] Instruction: 00000000011000100000000110010011
2024-05-24 16:13:37,589 | [MEM] Writing 10 to PC Multiplexer at input 1
2024-05-24 16:13:37,589 | [MEM] Selecting input 0 for the PC Multiplexer
2024-05-24 16:13:37,590 | [MEM] Data Memory dump below:
2024-05-24 16:13:37,590 | 
2024-05-24 16:13:37,590 | [Data Memory] Dumping data memory
2024-05-24 16:13:37,590 | 
2024-05-24 16:13:37,590 | --------------------------------------------------
2024-05-24 16:13:37,591 | [Emulator] Write Back
2024-05-24 16:13:37,591 | [WB] Data Memory read: 0 | ALU Result: 5 | RD: 1
2024-05-24 16:13:37,591 | [WB] Instruction: 00000000010100010000000010010011
2024-05-24 16:13:37,591 | [WB] Write Back MUX at 0: 5
2024-05-24 16:13:37,592 | [Register File] Writing at register --> x1 = 5
2024-05-24 16:13:37,592 | [WB] Writing 5 to register x1
2024-05-24 16:13:37,593 | [WB] Write Back destination register: x1
2024-05-24 16:13:37,593 | [Emulator] Cycle 5 finished

2024-05-24 16:13:37,593 | [Emulator] Starting cycle 6
2024-05-24 16:13:37,594 | --------------------------------------------------
2024-05-24 16:13:37,594 | [Emulator] Instruction Fetch
2024-05-24 16:13:37,595 | [IF] PC at 0x14
2024-05-24 16:13:37,601 | [IF] Instruction at 0x14: 00000000000100000010000000100011
2024-05-24 16:13:37,602 | --------------------------------------------------
2024-05-24 16:13:37,605 | [Emulator] Instruction Decode
2024-05-24 16:13:37,606 | [ID] Instruction: 00000000100101010000010010010011
2024-05-24 16:13:37,607 | [ID] Opcode: 0b10011
2024-05-24 16:13:37,607 | [Control Unit] Received opcode: 19 | 0b10011
2024-05-24 16:13:37,609 | [Control Unit] ADD IMMEDIATE instruction detected
2024-05-24 16:13:37,610 | [ID] Immediate value: 000000001001
2024-05-24 16:13:37,611 | [ImmGen] Immediate-32 value: 9 | 00000000000000000000000000001001
2024-05-24 16:13:37,613 | [ID] Read Register x1: 10 | Read Register x2: 9 | Write Register: x9
2024-05-24 16:13:37,614 | Register File dump below:
2024-05-24 16:13:37,614 | 
2024-05-24 16:13:37,615 | [Register File] Dumping Registers
2024-05-24 16:13:37,617 | 
2024-05-24 16:13:37,618 | [ID] PC: 16 | RR1: 0 | RR2: 0 | Immediate: 9 | RD: 9
2024-05-24 16:13:37,618 | --------------------------------------------------
2024-05-24 16:13:37,619 | [Emulator] Execute
2024-05-24 16:13:37,619 | [EX] PC: 12 | RR1: 0 | RR2: 0 | Immediate: 8 | RD: 7
2024-05-24 16:13:37,619 | [EX] Instruction: 00000000100001000000001110010011
2024-05-24 16:13:37,619 | [EX] ALUOp: (False, False) | Funct: 0000000
2024-05-24 16:13:37,620 | [ALU Control] Setting ALU control signal
2024-05-24 16:13:37,620 | [ALU Control] ALUOp: (False, False)
2024-05-24 16:13:37,621 | [ALU Control] Funct3: 0b0 Funct7: 0b0
2024-05-24 16:13:37,621 | [EX] ALU Operand A: 0 | 00000000000000000000000000000000
2024-05-24 16:13:37,621 | [EX] ALU Operand B: 8 | 00000000000000000000000000001000
2024-05-24 16:13:37,622 | [ALU] ADD operation performed: 0 + 8 = 8
2024-05-24 16:13:37,622 | [EX] ALU Result: 8 | 0b1000
2024-05-24 16:13:37,623 | [EX] PC: 12 | Immediate: 00000000000000000000000000001000 | PC+Immediate: 20
2024-05-24 16:13:37,623 | [EX] offset: 20 | ZERO: False | ALU Result: 8 | RR2: 00000000000000000000000000000000 | RD: 7
2024-05-24 16:13:37,623 | --------------------------------------------------
2024-05-24 16:13:37,624 | [Emulator] Memory Access
2024-05-24 16:13:37,624 | [MEM] offset: 15 | ZERO: False | ALU Result: 7 | RR2: 0 | RD: 5
2024-05-24 16:13:37,624 | [MEM] Instruction: 00000000011100110000001010010011
2024-05-24 16:13:37,625 | [MEM] Writing 15 to PC Multiplexer at input 1
2024-05-24 16:13:37,625 | [MEM] Selecting input 0 for the PC Multiplexer
2024-05-24 16:13:37,625 | [MEM] Data Memory dump below:
2024-05-24 16:13:37,626 | 
2024-05-24 16:13:37,626 | [Data Memory] Dumping data memory
2024-05-24 16:13:37,627 | 
2024-05-24 16:13:37,627 | --------------------------------------------------
2024-05-24 16:13:37,627 | [Emulator] Write Back
2024-05-24 16:13:37,628 | [WB] Data Memory read: 0 | ALU Result: 6 | RD: 3
2024-05-24 16:13:37,628 | [WB] Instruction: 00000000011000100000000110010011
2024-05-24 16:13:37,628 | [WB] Write Back MUX at 0: 6
2024-05-24 16:13:37,629 | [Register File] Writing at register --> x3 = 6
2024-05-24 16:13:37,629 | [WB] Writing 6 to register x3
2024-05-24 16:13:37,629 | [WB] Write Back destination register: x3
2024-05-24 16:13:37,630 | [Emulator] Cycle 6 finished

2024-05-24 16:13:37,630 | [Emulator] Starting cycle 7
2024-05-24 16:13:37,630 | --------------------------------------------------
2024-05-24 16:13:37,631 | [Emulator] Instruction Fetch
2024-05-24 16:13:37,631 | [IF] PC at 0x18
2024-05-24 16:13:37,631 | [IF] Instruction at 0x18: 00000000001100000010000000100011
2024-05-24 16:13:37,632 | --------------------------------------------------
2024-05-24 16:13:37,632 | [Emulator] Instruction Decode
2024-05-24 16:13:37,632 | [ID] Instruction: 00000000000100000010000000100011
2024-05-24 16:13:37,632 | [ID] Opcode: 0b100011
2024-05-24 16:13:37,633 | [Control Unit] Received opcode: 35 | 0b100011
2024-05-24 16:13:37,633 | [Control Unit] STORE WORD instruction detected
2024-05-24 16:13:37,634 | [ID] Immediate value: 000000000000
2024-05-24 16:13:37,636 | [ImmGen] Immediate-32 value: 0 | 00000000000000000000000000000000
2024-05-24 16:13:37,638 | [ID] Read Register x1: 0 | Read Register x2: 1 | Write Register: x0
2024-05-24 16:13:37,639 | Register File dump below:
2024-05-24 16:13:37,641 | 
2024-05-24 16:13:37,641 | [Register File] Dumping Registers
2024-05-24 16:13:37,646 | 
2024-05-24 16:13:37,647 | [ID] PC: 20 | RR1: 0 | RR2: 5 | Immediate: 0 | RD: 0
2024-05-24 16:13:37,647 | --------------------------------------------------
2024-05-24 16:13:37,648 | [Emulator] Execute
2024-05-24 16:13:37,648 | [EX] PC: 16 | RR1: 0 | RR2: 0 | Immediate: 9 | RD: 9
2024-05-24 16:13:37,649 | [EX] Instruction: 00000000100101010000010010010011
2024-05-24 16:13:37,650 | [EX] ALUOp: (False, False) | Funct: 0000000
2024-05-24 16:13:37,650 | [ALU Control] Setting ALU control signal
2024-05-24 16:13:37,650 | [ALU Control] ALUOp: (False, False)
2024-05-24 16:13:37,651 | [ALU Control] Funct3: 0b0 Funct7: 0b0
2024-05-24 16:13:37,652 | [EX] ALU Operand A: 0 | 00000000000000000000000000000000
2024-05-24 16:13:37,652 | [EX] ALU Operand B: 9 | 00000000000000000000000000001001
2024-05-24 16:13:37,652 | [ALU] ADD operation performed: 0 + 9 = 9
2024-05-24 16:13:37,653 | [EX] ALU Result: 9 | 0b1001
2024-05-24 16:13:37,653 | [EX] PC: 16 | Immediate: 00000000000000000000000000001001 | PC+Immediate: 25
2024-05-24 16:13:37,654 | [EX] offset: 25 | ZERO: False | ALU Result: 9 | RR2: 00000000000000000000000000000000 | RD: 9
2024-05-24 16:13:37,654 | --------------------------------------------------
2024-05-24 16:13:37,654 | [Emulator] Memory Access
2024-05-24 16:13:37,655 | [MEM] offset: 20 | ZERO: False | ALU Result: 8 | RR2: 0 | RD: 7
2024-05-24 16:13:37,655 | [MEM] Instruction: 00000000100001000000001110010011
2024-05-24 16:13:37,655 | [MEM] Writing 20 to PC Multiplexer at input 1
2024-05-24 16:13:37,656 | [MEM] Selecting input 0 for the PC Multiplexer
2024-05-24 16:13:37,657 | [MEM] Data Memory dump below:
2024-05-24 16:13:37,657 | 
2024-05-24 16:13:37,658 | [Data Memory] Dumping data memory
2024-05-24 16:13:37,659 | 
2024-05-24 16:13:37,659 | --------------------------------------------------
2024-05-24 16:13:37,660 | [Emulator] Write Back
2024-05-24 16:13:37,660 | [WB] Data Memory read: 0 | ALU Result: 7 | RD: 5
2024-05-24 16:13:37,660 | [WB] Instruction: 00000000011100110000001010010011
2024-05-24 16:13:37,661 | [WB] Write Back MUX at 0: 7
2024-05-24 16:13:37,661 | [Register File] Writing at register --> x5 = 7
2024-05-24 16:13:37,662 | [WB] Writing 7 to register x5
2024-05-24 16:13:37,662 | [WB] Write Back destination register: x5
2024-05-24 16:13:37,662 | [Emulator] Cycle 7 finished

2024-05-24 16:13:37,663 | [Emulator] Starting cycle 8
2024-05-24 16:13:37,663 | --------------------------------------------------
2024-05-24 16:13:37,664 | [Emulator] Instruction Fetch
2024-05-24 16:13:37,664 | [IF] PC at 0x1c
2024-05-24 16:13:37,665 | [IF] Instruction at 0x1c: 00000000010100000010000000100011
2024-05-24 16:13:37,665 | --------------------------------------------------
2024-05-24 16:13:37,665 | [Emulator] Instruction Decode
2024-05-24 16:13:37,665 | [ID] Instruction: 00000000001100000010000000100011
2024-05-24 16:13:37,667 | [ID] Opcode: 0b100011
2024-05-24 16:13:37,667 | [Control Unit] Received opcode: 35 | 0b100011
2024-05-24 16:13:37,667 | [Control Unit] STORE WORD instruction detected
2024-05-24 16:13:37,668 | [ID] Immediate value: 000000000000
2024-05-24 16:13:37,668 | [ImmGen] Immediate-32 value: 0 | 00000000000000000000000000000000
2024-05-24 16:13:37,668 | [ID] Read Register x1: 0 | Read Register x2: 3 | Write Register: x0
2024-05-24 16:13:37,669 | Register File dump below:
2024-05-24 16:13:37,669 | 
2024-05-24 16:13:37,669 | [Register File] Dumping Registers
2024-05-24 16:13:37,672 | 
2024-05-24 16:13:37,674 | [ID] PC: 24 | RR1: 0 | RR2: 6 | Immediate: 0 | RD: 0
2024-05-24 16:13:37,676 | --------------------------------------------------
2024-05-24 16:13:37,677 | [Emulator] Execute
2024-05-24 16:13:37,678 | [EX] PC: 20 | RR1: 0 | RR2: 5 | Immediate: 0 | RD: 0
2024-05-24 16:13:37,679 | [EX] Instruction: 00000000000100000010000000100011
2024-05-24 16:13:37,679 | [EX] ALUOp: (False, False) | Funct: 0000000
2024-05-24 16:13:37,680 | [ALU Control] Setting ALU control signal
2024-05-24 16:13:37,680 | [ALU Control] ALUOp: (False, False)
2024-05-24 16:13:37,682 | [ALU Control] Funct3: 0b10 Funct7: 0b0
2024-05-24 16:13:37,683 | [EX] ALU Operand A: 0 | 00000000000000000000000000000000
2024-05-24 16:13:37,684 | [EX] ALU Operand B: 0 | 00000000000000000000000000000000
2024-05-24 16:13:37,685 | [ALU] ADD operation performed: 0 + 0 = 0
2024-05-24 16:13:37,685 | [ALU] Zero flag set
2024-05-24 16:13:37,686 | [EX] ALU Result: 0 | 0b0
2024-05-24 16:13:37,686 | [EX] PC: 20 | Immediate: 00000000000000000000000000000000 | PC+Immediate: 20
2024-05-24 16:13:37,687 | [EX] offset: 20 | ZERO: True | ALU Result: 0 | RR2: 00000000000000000000000000000101 | RD: 0
2024-05-24 16:13:37,687 | --------------------------------------------------
2024-05-24 16:13:37,688 | [Emulator] Memory Access
2024-05-24 16:13:37,688 | [MEM] offset: 25 | ZERO: False | ALU Result: 9 | RR2: 0 | RD: 9
2024-05-24 16:13:37,689 | [MEM] Instruction: 00000000100101010000010010010011
2024-05-24 16:13:37,689 | [MEM] Writing 25 to PC Multiplexer at input 1
2024-05-24 16:13:37,689 | [MEM] Selecting input 0 for the PC Multiplexer
2024-05-24 16:13:37,690 | [MEM] Data Memory dump below:
2024-05-24 16:13:37,690 | 
2024-05-24 16:13:37,691 | [Data Memory] Dumping data memory
2024-05-24 16:13:37,692 | 
2024-05-24 16:13:37,692 | --------------------------------------------------
2024-05-24 16:13:37,693 | [Emulator] Write Back
2024-05-24 16:13:37,693 | [WB] Data Memory read: 0 | ALU Result: 8 | RD: 7
2024-05-24 16:13:37,694 | [WB] Instruction: 00000000100001000000001110010011
2024-05-24 16:13:37,694 | [WB] Write Back MUX at 0: 8
2024-05-24 16:13:37,694 | [Register File] Writing at register --> x7 = 8
2024-05-24 16:13:37,695 | [WB] Writing 8 to register x7
2024-05-24 16:13:37,695 | [WB] Write Back destination register: x7
2024-05-24 16:13:37,695 | [Emulator] Cycle 8 finished

2024-05-24 16:13:37,696 | [Emulator] Starting cycle 9
2024-05-24 16:13:37,696 | --------------------------------------------------
2024-05-24 16:13:37,697 | [Emulator] Instruction Fetch
2024-05-24 16:13:37,697 | [IF] PC at 0x20
2024-05-24 16:13:37,697 | [IF] Instruction at 0x20: 00000000011100000010000000100011
2024-05-24 16:13:37,698 | --------------------------------------------------
2024-05-24 16:13:37,698 | [Emulator] Instruction Decode
2024-05-24 16:13:37,698 | [ID] Instruction: 00000000010100000010000000100011
2024-05-24 16:13:37,699 | [ID] Opcode: 0b100011
2024-05-24 16:13:37,699 | [Control Unit] Received opcode: 35 | 0b100011
2024-05-24 16:13:37,699 | [Control Unit] STORE WORD instruction detected
2024-05-24 16:13:37,699 | [ID] Immediate value: 000000000000
2024-05-24 16:13:37,700 | [ImmGen] Immediate-32 value: 0 | 00000000000000000000000000000000
2024-05-24 16:13:37,700 | [ID] Read Register x1: 0 | Read Register x2: 5 | Write Register: x0
2024-05-24 16:13:37,700 | Register File dump below:
2024-05-24 16:13:37,701 | 
2024-05-24 16:13:37,701 | [Register File] Dumping Registers
2024-05-24 16:13:37,703 | 
2024-05-24 16:13:37,705 | [ID] PC: 28 | RR1: 0 | RR2: 7 | Immediate: 0 | RD: 0
2024-05-24 16:13:37,706 | --------------------------------------------------
2024-05-24 16:13:37,708 | [Emulator] Execute
2024-05-24 16:13:37,709 | [EX] PC: 24 | RR1: 0 | RR2: 6 | Immediate: 0 | RD: 0
2024-05-24 16:13:37,711 | [EX] Instruction: 00000000001100000010000000100011
2024-05-24 16:13:37,711 | [EX] ALUOp: (False, False) | Funct: 0000000
2024-05-24 16:13:37,712 | [ALU Control] Setting ALU control signal
2024-05-24 16:13:37,712 | [ALU Control] ALUOp: (False, False)
2024-05-24 16:13:37,713 | [ALU Control] Funct3: 0b10 Funct7: 0b0
2024-05-24 16:13:37,713 | [EX] ALU Operand A: 0 | 00000000000000000000000000000000
2024-05-24 16:13:37,713 | [EX] ALU Operand B: 0 | 00000000000000000000000000000000
2024-05-24 16:13:37,715 | [ALU] ADD operation performed: 0 + 0 = 0
2024-05-24 16:13:37,716 | [ALU] Zero flag set
2024-05-24 16:13:37,717 | [EX] ALU Result: 0 | 0b0
2024-05-24 16:13:37,717 | [EX] PC: 24 | Immediate: 00000000000000000000000000000000 | PC+Immediate: 24
2024-05-24 16:13:37,718 | [EX] offset: 24 | ZERO: True | ALU Result: 0 | RR2: 00000000000000000000000000000110 | RD: 0
2024-05-24 16:13:37,719 | --------------------------------------------------
2024-05-24 16:13:37,719 | [Emulator] Memory Access
2024-05-24 16:13:37,720 | [MEM] offset: 20 | ZERO: True | ALU Result: 0 | RR2: 5 | RD: 0
2024-05-24 16:13:37,720 | [MEM] Instruction: 00000000000100000010000000100011
2024-05-24 16:13:37,721 | [MEM] Writing 20 to PC Multiplexer at input 1
2024-05-24 16:13:37,722 | [MEM] Selecting input 0 for the PC Multiplexer
2024-05-24 16:13:37,722 | [MEM] Writing 5 to data memory at address: 0x0
2024-05-24 16:13:37,723 | [Data Memory] Writing data to address 0x0 (0)
2024-05-24 16:13:37,723 | [MEM] Data Memory dump below:
2024-05-24 16:13:37,724 | 
2024-05-24 16:13:37,724 | [Data Memory] Dumping data memory
2024-05-24 16:13:37,726 | 
2024-05-24 16:13:37,726 | --------------------------------------------------
2024-05-24 16:13:37,726 | [Emulator] Write Back
2024-05-24 16:13:37,727 | [WB] Data Memory read: 0 | ALU Result: 9 | RD: 9
2024-05-24 16:13:37,727 | [WB] Instruction: 00000000100101010000010010010011
2024-05-24 16:13:37,728 | [WB] Write Back MUX at 0: 9
2024-05-24 16:13:37,728 | [Register File] Writing at register --> x9 = 9
2024-05-24 16:13:37,729 | [WB] Writing 9 to register x9
2024-05-24 16:13:37,729 | [WB] Write Back destination register: x9
2024-05-24 16:13:37,730 | [Emulator] Cycle 9 finished

2024-05-24 16:13:37,731 | [Emulator] Starting cycle 10
2024-05-24 16:13:37,732 | --------------------------------------------------
2024-05-24 16:13:37,732 | [Emulator] Instruction Fetch
2024-05-24 16:13:37,732 | [IF] PC at 0x24
2024-05-24 16:13:37,733 | [IF] Instruction at 0x24: 00000000100100000010000000100011
2024-05-24 16:13:37,733 | --------------------------------------------------
2024-05-24 16:13:37,733 | [Emulator] Instruction Decode
2024-05-24 16:13:37,734 | [ID] Instruction: 00000000011100000010000000100011
2024-05-24 16:13:37,734 | [ID] Opcode: 0b100011
2024-05-24 16:13:37,734 | [Control Unit] Received opcode: 35 | 0b100011
2024-05-24 16:13:37,734 | [Control Unit] STORE WORD instruction detected
2024-05-24 16:13:37,735 | [ID] Immediate value: 000000000000
2024-05-24 16:13:37,735 | [ImmGen] Immediate-32 value: 0 | 00000000000000000000000000000000
2024-05-24 16:13:37,736 | [ID] Read Register x1: 0 | Read Register x2: 7 | Write Register: x0
2024-05-24 16:13:37,736 | Register File dump below:
2024-05-24 16:13:37,736 | 
2024-05-24 16:13:37,737 | [Register File] Dumping Registers
2024-05-24 16:13:37,738 | 
2024-05-24 16:13:37,738 | [ID] PC: 32 | RR1: 0 | RR2: 8 | Immediate: 0 | RD: 0
2024-05-24 16:13:37,738 | --------------------------------------------------
2024-05-24 16:13:37,739 | [Emulator] Execute
2024-05-24 16:13:37,739 | [EX] PC: 28 | RR1: 0 | RR2: 7 | Immediate: 0 | RD: 0
2024-05-24 16:13:37,739 | [EX] Instruction: 00000000010100000010000000100011
2024-05-24 16:13:37,740 | [EX] ALUOp: (False, False) | Funct: 0000000
2024-05-24 16:13:37,740 | [ALU Control] Setting ALU control signal
2024-05-24 16:13:37,740 | [ALU Control] ALUOp: (False, False)
2024-05-24 16:13:37,740 | [ALU Control] Funct3: 0b10 Funct7: 0b0
2024-05-24 16:13:37,741 | [EX] ALU Operand A: 0 | 00000000000000000000000000000000
2024-05-24 16:13:37,741 | [EX] ALU Operand B: 0 | 00000000000000000000000000000000
2024-05-24 16:13:37,741 | [ALU] ADD operation performed: 0 + 0 = 0
2024-05-24 16:13:37,742 | [ALU] Zero flag set
2024-05-24 16:13:37,743 | [EX] ALU Result: 0 | 0b0
2024-05-24 16:13:37,745 | [EX] PC: 28 | Immediate: 00000000000000000000000000000000 | PC+Immediate: 28
2024-05-24 16:13:37,747 | [EX] offset: 28 | ZERO: True | ALU Result: 0 | RR2: 00000000000000000000000000000111 | RD: 0
2024-05-24 16:13:37,748 | --------------------------------------------------
2024-05-24 16:13:37,749 | [Emulator] Memory Access
2024-05-24 16:13:37,750 | [MEM] offset: 24 | ZERO: True | ALU Result: 0 | RR2: 6 | RD: 0
2024-05-24 16:13:37,750 | [MEM] Instruction: 00000000001100000010000000100011
2024-05-24 16:13:37,751 | [MEM] Writing 24 to PC Multiplexer at input 1
2024-05-24 16:13:37,752 | [MEM] Selecting input 0 for the PC Multiplexer
2024-05-24 16:13:37,754 | [MEM] Writing 6 to data memory at address: 0x0
2024-05-24 16:13:37,755 | [Data Memory] Writing data to address 0x0 (0)
2024-05-24 16:13:37,756 | [MEM] Data Memory dump below:
2024-05-24 16:13:37,756 | 
2024-05-24 16:13:37,757 | [Data Memory] Dumping data memory
2024-05-24 16:13:37,759 | 
2024-05-24 16:13:37,760 | --------------------------------------------------
2024-05-24 16:13:37,760 | [Emulator] Write Back
2024-05-24 16:13:37,762 | [WB] Data Memory read: 0 | ALU Result: 0 | RD: 0
2024-05-24 16:13:37,762 | [WB] Instruction: 00000000000100000010000000100011
2024-05-24 16:13:37,764 | [WB] Write Back MUX at 0: 0
2024-05-24 16:13:37,764 | [WB] Write Back destination register: x0
2024-05-24 16:13:37,764 | [Emulator] Cycle 10 finished

2024-05-24 16:13:37,765 | [Emulator] Starting cycle 11
2024-05-24 16:13:37,765 | --------------------------------------------------
2024-05-24 16:13:37,766 | [Emulator] Instruction Fetch
2024-05-24 16:13:37,766 | [IF] PC at 0x28
2024-05-24 16:13:37,767 | [IF] Instruction at 0x28: 00000000101100000010000000100011
2024-05-24 16:13:37,767 | --------------------------------------------------
2024-05-24 16:13:37,768 | [Emulator] Instruction Decode
2024-05-24 16:13:37,768 | [ID] Instruction: 00000000100100000010000000100011
2024-05-24 16:13:37,769 | [ID] Opcode: 0b100011
2024-05-24 16:13:37,769 | [Control Unit] Received opcode: 35 | 0b100011
2024-05-24 16:13:37,770 | [Control Unit] STORE WORD instruction detected
2024-05-24 16:13:37,770 | [ID] Immediate value: 000000000000
2024-05-24 16:13:37,770 | [ImmGen] Immediate-32 value: 0 | 00000000000000000000000000000000
2024-05-24 16:13:37,771 | [ID] Read Register x1: 0 | Read Register x2: 9 | Write Register: x0
2024-05-24 16:13:37,771 | Register File dump below:
2024-05-24 16:13:37,772 | 
2024-05-24 16:13:37,772 | [Register File] Dumping Registers
2024-05-24 16:13:37,774 | 
2024-05-24 16:13:37,775 | [ID] PC: 36 | RR1: 0 | RR2: 9 | Immediate: 0 | RD: 0
2024-05-24 16:13:37,776 | --------------------------------------------------
2024-05-24 16:13:37,776 | [Emulator] Execute
2024-05-24 16:13:37,777 | [EX] PC: 32 | RR1: 0 | RR2: 8 | Immediate: 0 | RD: 0
2024-05-24 16:13:37,777 | [EX] Instruction: 00000000011100000010000000100011
2024-05-24 16:13:37,777 | [EX] ALUOp: (False, False) | Funct: 0000000
2024-05-24 16:13:37,778 | [ALU Control] Setting ALU control signal
2024-05-24 16:13:37,779 | [ALU Control] ALUOp: (False, False)
2024-05-24 16:13:37,779 | [ALU Control] Funct3: 0b10 Funct7: 0b0
2024-05-24 16:13:37,779 | [EX] ALU Operand A: 0 | 00000000000000000000000000000000
2024-05-24 16:13:37,780 | [EX] ALU Operand B: 0 | 00000000000000000000000000000000
2024-05-24 16:13:37,780 | [ALU] ADD operation performed: 0 + 0 = 0
2024-05-24 16:13:37,780 | [ALU] Zero flag set
2024-05-24 16:13:37,781 | [EX] ALU Result: 0 | 0b0
2024-05-24 16:13:37,781 | [EX] PC: 32 | Immediate: 00000000000000000000000000000000 | PC+Immediate: 32
2024-05-24 16:13:37,781 | [EX] offset: 32 | ZERO: True | ALU Result: 0 | RR2: 00000000000000000000000000001000 | RD: 0
2024-05-24 16:13:37,782 | --------------------------------------------------
2024-05-24 16:13:37,782 | [Emulator] Memory Access
2024-05-24 16:13:37,783 | [MEM] offset: 28 | ZERO: True | ALU Result: 0 | RR2: 7 | RD: 0
2024-05-24 16:13:37,783 | [MEM] Instruction: 00000000010100000010000000100011
2024-05-24 16:13:37,783 | [MEM] Writing 28 to PC Multiplexer at input 1
2024-05-24 16:13:37,784 | [MEM] Selecting input 0 for the PC Multiplexer
2024-05-24 16:13:37,784 | [MEM] Writing 7 to data memory at address: 0x0
2024-05-24 16:13:37,785 | [Data Memory] Writing data to address 0x0 (0)
2024-05-24 16:13:37,785 | [MEM] Data Memory dump below:
2024-05-24 16:13:37,786 | 
2024-05-24 16:13:37,786 | [Data Memory] Dumping data memory
2024-05-24 16:13:37,788 | 
2024-05-24 16:13:37,788 | --------------------------------------------------
2024-05-24 16:13:37,788 | [Emulator] Write Back
2024-05-24 16:13:37,789 | [WB] Data Memory read: 0 | ALU Result: 0 | RD: 0
2024-05-24 16:13:37,789 | [WB] Instruction: 00000000001100000010000000100011
2024-05-24 16:13:37,789 | [WB] Write Back MUX at 0: 0
2024-05-24 16:13:37,790 | [WB] Write Back destination register: x0
2024-05-24 16:13:37,790 | [Emulator] Cycle 11 finished

2024-05-24 16:13:37,790 | [Emulator] Starting cycle 12
2024-05-24 16:13:37,791 | --------------------------------------------------
2024-05-24 16:13:37,791 | [Emulator] Instruction Fetch
2024-05-24 16:13:37,792 | [IF] PC at 0x2c
2024-05-24 16:13:37,793 | [IF] Instruction at 0x2c: 00000000110100000010000000100011
2024-05-24 16:13:37,795 | --------------------------------------------------
2024-05-24 16:13:37,798 | [Emulator] Instruction Decode
2024-05-24 16:13:37,799 | [ID] Instruction: 00000000101100000010000000100011
2024-05-24 16:13:37,800 | [ID] Opcode: 0b100011
2024-05-24 16:13:37,800 | [Control Unit] Received opcode: 35 | 0b100011
2024-05-24 16:13:37,801 | [Control Unit] STORE WORD instruction detected
2024-05-24 16:13:37,801 | [ID] Immediate value: 000000000000
2024-05-24 16:13:37,802 | [ImmGen] Immediate-32 value: 0 | 00000000000000000000000000000000
2024-05-24 16:13:37,803 | [ID] Read Register x1: 0 | Read Register x2: 11 | Write Register: x0
2024-05-24 16:13:37,803 | Register File dump below:
2024-05-24 16:13:37,804 | 
2024-05-24 16:13:37,804 | [Register File] Dumping Registers
2024-05-24 16:13:37,805 | 
2024-05-24 16:13:37,806 | [ID] PC: 40 | RR1: 0 | RR2: 0 | Immediate: 0 | RD: 0
2024-05-24 16:13:37,806 | --------------------------------------------------
2024-05-24 16:13:37,807 | [Emulator] Execute
2024-05-24 16:13:37,807 | [EX] PC: 36 | RR1: 0 | RR2: 9 | Immediate: 0 | RD: 0
2024-05-24 16:13:37,808 | [EX] Instruction: 00000000100100000010000000100011
2024-05-24 16:13:37,808 | [EX] ALUOp: (False, False) | Funct: 0000000
2024-05-24 16:13:37,808 | [ALU Control] Setting ALU control signal
2024-05-24 16:13:37,808 | [ALU Control] ALUOp: (False, False)
2024-05-24 16:13:37,809 | [ALU Control] Funct3: 0b10 Funct7: 0b0
2024-05-24 16:13:37,809 | [EX] ALU Operand A: 0 | 00000000000000000000000000000000
2024-05-24 16:13:37,809 | [EX] ALU Operand B: 0 | 00000000000000000000000000000000
2024-05-24 16:13:37,810 | [ALU] ADD operation performed: 0 + 0 = 0
2024-05-24 16:13:37,810 | [ALU] Zero flag set
2024-05-24 16:13:37,810 | [EX] ALU Result: 0 | 0b0
2024-05-24 16:13:37,811 | [EX] PC: 36 | Immediate: 00000000000000000000000000000000 | PC+Immediate: 36
2024-05-24 16:13:37,811 | [EX] offset: 36 | ZERO: True | ALU Result: 0 | RR2: 00000000000000000000000000001001 | RD: 0
2024-05-24 16:13:37,811 | --------------------------------------------------
2024-05-24 16:13:37,812 | [Emulator] Memory Access
2024-05-24 16:13:37,812 | [MEM] offset: 32 | ZERO: True | ALU Result: 0 | RR2: 8 | RD: 0
2024-05-24 16:13:37,815 | [MEM] Instruction: 00000000011100000010000000100011
2024-05-24 16:13:37,817 | [MEM] Writing 32 to PC Multiplexer at input 1
2024-05-24 16:13:37,817 | [MEM] Selecting input 0 for the PC Multiplexer
2024-05-24 16:13:37,818 | [MEM] Writing 8 to data memory at address: 0x0
2024-05-24 16:13:37,818 | [Data Memory] Writing data to address 0x0 (0)
2024-05-24 16:13:37,819 | [MEM] Data Memory dump below:
2024-05-24 16:13:37,820 | 
2024-05-24 16:13:37,820 | [Data Memory] Dumping data memory
2024-05-24 16:13:37,821 | 
2024-05-24 16:13:37,822 | --------------------------------------------------
2024-05-24 16:13:37,822 | [Emulator] Write Back
2024-05-24 16:13:37,822 | [WB] Data Memory read: 0 | ALU Result: 0 | RD: 0
2024-05-24 16:13:37,823 | [WB] Instruction: 00000000010100000010000000100011
2024-05-24 16:13:37,823 | [WB] Write Back MUX at 0: 0
2024-05-24 16:13:37,823 | [WB] Write Back destination register: x0
2024-05-24 16:13:37,823 | [Emulator] Cycle 12 finished

2024-05-24 16:13:37,824 | [Emulator] Starting cycle 13
2024-05-24 16:13:37,824 | --------------------------------------------------
2024-05-24 16:13:37,824 | [Emulator] Instruction Fetch
2024-05-24 16:13:37,824 | [IF] PC at 0x30
2024-05-24 16:13:37,825 | [IF] Instruction at 0x30: 00000000000000001010000100000011
2024-05-24 16:13:37,825 | --------------------------------------------------
2024-05-24 16:13:37,825 | [Emulator] Instruction Decode
2024-05-24 16:13:37,825 | [ID] Instruction: 00000000110100000010000000100011
2024-05-24 16:13:37,826 | [ID] Opcode: 0b100011
2024-05-24 16:13:37,826 | [Control Unit] Received opcode: 35 | 0b100011
2024-05-24 16:13:37,826 | [Control Unit] STORE WORD instruction detected
2024-05-24 16:13:37,826 | [ID] Immediate value: 000000000000
2024-05-24 16:13:37,827 | [ImmGen] Immediate-32 value: 0 | 00000000000000000000000000000000
2024-05-24 16:13:37,827 | [ID] Read Register x1: 0 | Read Register x2: 13 | Write Register: x0
2024-05-24 16:13:37,827 | Register File dump below:
2024-05-24 16:13:37,828 | 
2024-05-24 16:13:37,828 | [Register File] Dumping Registers
2024-05-24 16:13:37,830 | 
2024-05-24 16:13:37,830 | [ID] PC: 44 | RR1: 0 | RR2: 0 | Immediate: 0 | RD: 0
2024-05-24 16:13:37,830 | --------------------------------------------------
2024-05-24 16:13:37,831 | [Emulator] Execute
2024-05-24 16:13:37,831 | [EX] PC: 40 | RR1: 0 | RR2: 0 | Immediate: 0 | RD: 0
2024-05-24 16:13:37,831 | [EX] Instruction: 00000000101100000010000000100011
2024-05-24 16:13:37,832 | [EX] ALUOp: (False, False) | Funct: 0000000
2024-05-24 16:13:37,832 | [ALU Control] Setting ALU control signal
2024-05-24 16:13:37,832 | [ALU Control] ALUOp: (False, False)
2024-05-24 16:13:37,833 | [ALU Control] Funct3: 0b10 Funct7: 0b0
2024-05-24 16:13:37,833 | [EX] ALU Operand A: 0 | 00000000000000000000000000000000
2024-05-24 16:13:37,833 | [EX] ALU Operand B: 0 | 00000000000000000000000000000000
2024-05-24 16:13:37,834 | [ALU] ADD operation performed: 0 + 0 = 0
2024-05-24 16:13:37,834 | [ALU] Zero flag set
2024-05-24 16:13:37,835 | [EX] ALU Result: 0 | 0b0
2024-05-24 16:13:37,835 | [EX] PC: 40 | Immediate: 00000000000000000000000000000000 | PC+Immediate: 40
2024-05-24 16:13:37,835 | [EX] offset: 40 | ZERO: True | ALU Result: 0 | RR2: 00000000000000000000000000000000 | RD: 0
2024-05-24 16:13:37,836 | --------------------------------------------------
2024-05-24 16:13:37,836 | [Emulator] Memory Access
2024-05-24 16:13:37,836 | [MEM] offset: 36 | ZERO: True | ALU Result: 0 | RR2: 9 | RD: 0
2024-05-24 16:13:37,837 | [MEM] Instruction: 00000000100100000010000000100011
2024-05-24 16:13:37,838 | [MEM] Writing 36 to PC Multiplexer at input 1
2024-05-24 16:13:37,840 | [MEM] Selecting input 0 for the PC Multiplexer
2024-05-24 16:13:37,843 | [MEM] Writing 9 to data memory at address: 0x0
2024-05-24 16:13:37,847 | [Data Memory] Writing data to address 0x0 (0)
2024-05-24 16:13:37,848 | [MEM] Data Memory dump below:
2024-05-24 16:13:37,849 | 
2024-05-24 16:13:37,849 | [Data Memory] Dumping data memory
2024-05-24 16:13:37,854 | 
2024-05-24 16:13:37,854 | --------------------------------------------------
2024-05-24 16:13:37,855 | [Emulator] Write Back
2024-05-24 16:13:37,855 | [WB] Data Memory read: 0 | ALU Result: 0 | RD: 0
2024-05-24 16:13:37,855 | [WB] Instruction: 00000000011100000010000000100011
2024-05-24 16:13:37,856 | [WB] Write Back MUX at 0: 0
2024-05-24 16:13:37,856 | [WB] Write Back destination register: x0
2024-05-24 16:13:37,857 | [Emulator] Cycle 13 finished

2024-05-24 16:13:37,857 | [Emulator] Starting cycle 14
2024-05-24 16:13:37,858 | --------------------------------------------------
2024-05-24 16:13:37,858 | [Emulator] Instruction Fetch
2024-05-24 16:13:37,859 | [IF] PC at 0x34
2024-05-24 16:13:37,859 | [IF] Instruction at 0x34: 00000000000000000010000000000011
2024-05-24 16:13:37,860 | --------------------------------------------------
2024-05-24 16:13:37,861 | [Emulator] Instruction Decode
2024-05-24 16:13:37,861 | [ID] Instruction: 00000000000000001010000100000011
2024-05-24 16:13:37,862 | [ID] Opcode: 0b11
2024-05-24 16:13:37,863 | [Control Unit] Received opcode: 3 | 0b11
2024-05-24 16:13:37,863 | [Control Unit] LOAD WORD instruction detected
2024-05-24 16:13:37,864 | [ID] Immediate value: 000000000000
2024-05-24 16:13:37,864 | [ImmGen] Immediate-32 value: 0 | 00000000000000000000000000000000
2024-05-24 16:13:37,865 | [ID] Read Register x1: 1 | Read Register x2: 0 | Write Register: x2
2024-05-24 16:13:37,865 | Register File dump below:
2024-05-24 16:13:37,866 | 
2024-05-24 16:13:37,866 | [Register File] Dumping Registers
2024-05-24 16:13:37,868 | 
2024-05-24 16:13:37,869 | [ID] PC: 48 | RR1: 5 | RR2: 0 | Immediate: 0 | RD: 2
2024-05-24 16:13:37,869 | --------------------------------------------------
2024-05-24 16:13:37,870 | [Emulator] Execute
2024-05-24 16:13:37,870 | [EX] PC: 44 | RR1: 0 | RR2: 0 | Immediate: 0 | RD: 0
2024-05-24 16:13:37,871 | [EX] Instruction: 00000000110100000010000000100011
2024-05-24 16:13:37,871 | [EX] ALUOp: (False, False) | Funct: 0000000
2024-05-24 16:13:37,871 | [ALU Control] Setting ALU control signal
2024-05-24 16:13:37,872 | [ALU Control] ALUOp: (False, False)
2024-05-24 16:13:37,872 | [ALU Control] Funct3: 0b10 Funct7: 0b0
2024-05-24 16:13:37,873 | [EX] ALU Operand A: 0 | 00000000000000000000000000000000
2024-05-24 16:13:37,873 | [EX] ALU Operand B: 0 | 00000000000000000000000000000000
2024-05-24 16:13:37,874 | [ALU] ADD operation performed: 0 + 0 = 0
2024-05-24 16:13:37,874 | [ALU] Zero flag set
2024-05-24 16:13:37,874 | [EX] ALU Result: 0 | 0b0
2024-05-24 16:13:37,875 | [EX] PC: 44 | Immediate: 00000000000000000000000000000000 | PC+Immediate: 44
2024-05-24 16:13:37,875 | [EX] offset: 44 | ZERO: True | ALU Result: 0 | RR2: 00000000000000000000000000000000 | RD: 0
2024-05-24 16:13:37,876 | --------------------------------------------------
2024-05-24 16:13:37,876 | [Emulator] Memory Access
2024-05-24 16:13:37,877 | [MEM] offset: 40 | ZERO: True | ALU Result: 0 | RR2: 0 | RD: 0
2024-05-24 16:13:37,877 | [MEM] Instruction: 00000000101100000010000000100011
2024-05-24 16:13:37,878 | [MEM] Writing 40 to PC Multiplexer at input 1
2024-05-24 16:13:37,878 | [MEM] Selecting input 0 for the PC Multiplexer
2024-05-24 16:13:37,879 | [MEM] Writing 0 to data memory at address: 0x0
2024-05-24 16:13:37,879 | [Data Memory] Writing data to address 0x0 (0)
2024-05-24 16:13:37,880 | [MEM] Data Memory dump below:
2024-05-24 16:13:37,880 | 
2024-05-24 16:13:37,881 | [Data Memory] Dumping data memory
2024-05-24 16:13:37,882 | 
2024-05-24 16:13:37,882 | --------------------------------------------------
2024-05-24 16:13:37,883 | [Emulator] Write Back
2024-05-24 16:13:37,883 | [WB] Data Memory read: 0 | ALU Result: 0 | RD: 0
2024-05-24 16:13:37,883 | [WB] Instruction: 00000000100100000010000000100011
2024-05-24 16:13:37,884 | [WB] Write Back MUX at 0: 0
2024-05-24 16:13:37,884 | [WB] Write Back destination register: x0
2024-05-24 16:13:37,884 | [Emulator] Cycle 14 finished

2024-05-24 16:13:37,885 | [Emulator] Starting cycle 15
2024-05-24 16:13:37,885 | --------------------------------------------------
2024-05-24 16:13:37,886 | [Emulator] Instruction Fetch
2024-05-24 16:13:37,886 | [IF] PC at 0x38
2024-05-24 16:13:37,887 | [IF] Instruction at 0x38: 00000000000000010000010110110011
2024-05-24 16:13:37,887 | --------------------------------------------------
2024-05-24 16:13:37,887 | [Emulator] Instruction Decode
2024-05-24 16:13:37,887 | [ID] Instruction: 00000000000000000010000000000011
2024-05-24 16:13:37,888 | [ID] Opcode: 0b11
2024-05-24 16:13:37,888 | [Control Unit] Received opcode: 3 | 0b11
2024-05-24 16:13:37,889 | [Control Unit] LOAD WORD instruction detected
2024-05-24 16:13:37,889 | [ID] Immediate value: 000000000000
2024-05-24 16:13:37,889 | [ImmGen] Immediate-32 value: 0 | 00000000000000000000000000000000
2024-05-24 16:13:37,890 | [ID] Read Register x1: 0 | Read Register x2: 0 | Write Register: x0
2024-05-24 16:13:37,890 | Register File dump below:
2024-05-24 16:13:37,890 | 
2024-05-24 16:13:37,891 | [Register File] Dumping Registers
2024-05-24 16:13:37,893 | 
2024-05-24 16:13:37,896 | [ID] PC: 52 | RR1: 0 | RR2: 0 | Immediate: 0 | RD: 0
2024-05-24 16:13:37,896 | --------------------------------------------------
2024-05-24 16:13:37,899 | [Emulator] Execute
2024-05-24 16:13:37,901 | [EX] PC: 48 | RR1: 5 | RR2: 0 | Immediate: 0 | RD: 2
2024-05-24 16:13:37,901 | [EX] Instruction: 00000000000000001010000100000011
2024-05-24 16:13:37,901 | [EX] ALUOp: (False, False) | Funct: 0000000
2024-05-24 16:13:37,902 | [ALU Control] Setting ALU control signal
2024-05-24 16:13:37,902 | [ALU Control] ALUOp: (False, False)
2024-05-24 16:13:37,902 | [ALU Control] Funct3: 0b10 Funct7: 0b0
2024-05-24 16:13:37,903 | [EX] ALU Operand A: 5 | 00000000000000000000000000000101
2024-05-24 16:13:37,903 | [EX] ALU Operand B: 0 | 00000000000000000000000000000000
2024-05-24 16:13:37,903 | [ALU] ADD operation performed: 5 + 0 = 5
2024-05-24 16:13:37,904 | [EX] ALU Result: 5 | 0b101
2024-05-24 16:13:37,904 | [EX] PC: 48 | Immediate: 00000000000000000000000000000000 | PC+Immediate: 48
2024-05-24 16:13:37,904 | [EX] offset: 48 | ZERO: False | ALU Result: 5 | RR2: 00000000000000000000000000000000 | RD: 2
2024-05-24 16:13:37,905 | --------------------------------------------------
2024-05-24 16:13:37,905 | [Emulator] Memory Access
2024-05-24 16:13:37,905 | [MEM] offset: 44 | ZERO: True | ALU Result: 0 | RR2: 0 | RD: 0
2024-05-24 16:13:37,906 | [MEM] Instruction: 00000000110100000010000000100011
2024-05-24 16:13:37,906 | [MEM] Writing 44 to PC Multiplexer at input 1
2024-05-24 16:13:37,906 | [MEM] Selecting input 0 for the PC Multiplexer
2024-05-24 16:13:37,907 | [MEM] Writing 0 to data memory at address: 0x0
2024-05-24 16:13:37,907 | [Data Memory] Writing data to address 0x5 (5)
2024-05-24 16:13:37,908 | [MEM] Data Memory dump below:
2024-05-24 16:13:37,908 | 
2024-05-24 16:13:37,909 | [Data Memory] Dumping data memory
2024-05-24 16:13:37,912 | 
2024-05-24 16:13:37,912 | --------------------------------------------------
2024-05-24 16:13:37,912 | [Emulator] Write Back
2024-05-24 16:13:37,913 | [WB] Data Memory read: 0 | ALU Result: 0 | RD: 0
2024-05-24 16:13:37,913 | [WB] Instruction: 00000000101100000010000000100011
2024-05-24 16:13:37,914 | [WB] Write Back MUX at 0: 0
2024-05-24 16:13:37,914 | [WB] Write Back destination register: x0
2024-05-24 16:13:37,916 | [Emulator] Cycle 15 finished

2024-05-24 16:13:37,918 | [Emulator] Starting cycle 16
2024-05-24 16:13:37,918 | --------------------------------------------------
2024-05-24 16:13:37,918 | [Emulator] Instruction Fetch
2024-05-24 16:13:37,918 | [IF] PC at 0x3c
2024-05-24 16:13:37,919 | [IF] Instruction at 0x3c: 00000000000000001010000100000011
2024-05-24 16:13:37,919 | --------------------------------------------------
2024-05-24 16:13:37,919 | [Emulator] Instruction Decode
2024-05-24 16:13:37,920 | [ID] Instruction: 00000000000000010000010110110011
2024-05-24 16:13:37,920 | [ID] Opcode: 0b110011
2024-05-24 16:13:37,920 | [Control Unit] Received opcode: 51 | 0b110011
2024-05-24 16:13:37,921 | [Control Unit] R-type instruction detected
2024-05-24 16:13:37,921 | [ID] Immediate value: 00000000
2024-05-24 16:13:37,921 | [ImmGen] Immediate-32 value: 0 | 00000000000000000000000000000000
2024-05-24 16:13:37,922 | [ID] Read Register x1: 2 | Read Register x2: 0 | Write Register: x11
2024-05-24 16:13:37,922 | Register File dump below:
2024-05-24 16:13:37,922 | 
2024-05-24 16:13:37,923 | [Register File] Dumping Registers
2024-05-24 16:13:37,924 | 
2024-05-24 16:13:37,925 | [ID] PC: 56 | RR1: 0 | RR2: 0 | Immediate: 0 | RD: 11
2024-05-24 16:13:37,925 | --------------------------------------------------
2024-05-24 16:13:37,925 | [Emulator] Execute
2024-05-24 16:13:37,926 | [EX] PC: 52 | RR1: 0 | RR2: 0 | Immediate: 0 | RD: 0
2024-05-24 16:13:37,926 | [EX] Instruction: 00000000000000000010000000000011
2024-05-24 16:13:37,926 | [EX] ALUOp: (False, False) | Funct: 0000000
2024-05-24 16:13:37,927 | [ALU Control] Setting ALU control signal
2024-05-24 16:13:37,927 | [ALU Control] ALUOp: (False, False)
2024-05-24 16:13:37,927 | [ALU Control] Funct3: 0b10 Funct7: 0b0
2024-05-24 16:13:37,928 | [EX] ALU Operand A: 0 | 00000000000000000000000000000000
2024-05-24 16:13:37,928 | [EX] ALU Operand B: 0 | 00000000000000000000000000000000
2024-05-24 16:13:37,928 | [ALU] ADD operation performed: 0 + 0 = 0
2024-05-24 16:13:37,928 | [ALU] Zero flag set
2024-05-24 16:13:37,929 | [EX] ALU Result: 0 | 0b0
2024-05-24 16:13:37,929 | [EX] PC: 52 | Immediate: 00000000000000000000000000000000 | PC+Immediate: 52
2024-05-24 16:13:37,929 | [EX] offset: 52 | ZERO: True | ALU Result: 0 | RR2: 00000000000000000000000000000000 | RD: 0
2024-05-24 16:13:37,930 | --------------------------------------------------
2024-05-24 16:13:37,930 | [Emulator] Memory Access
2024-05-24 16:13:37,930 | [MEM] offset: 48 | ZERO: False | ALU Result: 5 | RR2: 0 | RD: 2
2024-05-24 16:13:37,930 | [MEM] Instruction: 00000000000000001010000100000011
2024-05-24 16:13:37,931 | [MEM] Writing 48 to PC Multiplexer at input 1
2024-05-24 16:13:37,931 | [MEM] Selecting input 0 for the PC Multiplexer
2024-05-24 16:13:37,931 | [MEM] Reading data memory at address: 0x5
2024-05-24 16:13:37,932 | [Data Memory] Reading data from address 0x5 (5)
2024-05-24 16:13:37,932 | [Data Memory] Retrieved data: 0 | 00000000
2024-05-24 16:13:37,933 | [MEM] Data Memory read: 00000000000000000000000000000000
2024-05-24 16:13:37,933 | [MEM] Data Memory dump below:
2024-05-24 16:13:37,933 | 
2024-05-24 16:13:37,934 | [Data Memory] Dumping data memory
2024-05-24 16:13:37,935 | 
2024-05-24 16:13:37,935 | --------------------------------------------------
2024-05-24 16:13:37,935 | [Emulator] Write Back
2024-05-24 16:13:37,936 | [WB] Data Memory read: 0 | ALU Result: 0 | RD: 0
2024-05-24 16:13:37,936 | [WB] Instruction: 00000000110100000010000000100011
2024-05-24 16:13:37,936 | [WB] Write Back MUX at 0: 0
2024-05-24 16:13:37,936 | [WB] Write Back destination register: x0
2024-05-24 16:13:37,937 | [Emulator] Cycle 16 finished

2024-05-24 16:13:37,937 | [Emulator] Starting cycle 17
2024-05-24 16:13:37,937 | --------------------------------------------------
2024-05-24 16:13:37,938 | [Emulator] Instruction Fetch
2024-05-24 16:13:37,938 | [IF] PC at 0x40
2024-05-24 16:13:37,938 | [IF] Instruction at 0x40: 00000000000000011010000110000011
2024-05-24 16:13:37,940 | --------------------------------------------------
2024-05-24 16:13:37,941 | [Emulator] Instruction Decode
2024-05-24 16:13:37,943 | [ID] Instruction: 00000000000000001010000100000011
2024-05-24 16:13:37,945 | [ID] Opcode: 0b11
2024-05-24 16:13:37,946 | [Control Unit] Received opcode: 3 | 0b11
2024-05-24 16:13:37,946 | [Control Unit] LOAD WORD instruction detected
2024-05-24 16:13:37,947 | [ID] Immediate value: 000000000000
2024-05-24 16:13:37,947 | [ImmGen] Immediate-32 value: 0 | 00000000000000000000000000000000
2024-05-24 16:13:37,947 | [ID] Read Register x1: 1 | Read Register x2: 0 | Write Register: x2
2024-05-24 16:13:37,948 | Register File dump below:
2024-05-24 16:13:37,948 | 
2024-05-24 16:13:37,948 | [Register File] Dumping Registers
2024-05-24 16:13:37,952 | 
2024-05-24 16:13:37,952 | [ID] PC: 60 | RR1: 5 | RR2: 0 | Immediate: 0 | RD: 2
2024-05-24 16:13:37,952 | --------------------------------------------------
2024-05-24 16:13:37,953 | [Emulator] Execute
2024-05-24 16:13:37,953 | [EX] PC: 56 | RR1: 0 | RR2: 0 | Immediate: 0 | RD: 11
2024-05-24 16:13:37,953 | [EX] Instruction: 00000000000000010000010110110011
2024-05-24 16:13:37,953 | [EX] ALUOp: (False, True) | Funct: 0000000
2024-05-24 16:13:37,954 | [ALU Control] Setting ALU control signal
2024-05-24 16:13:37,954 | [ALU Control] ALUOp: (False, True)
2024-05-24 16:13:37,954 | [ALU Control] Funct3: 0b0 Funct7: 0b0
2024-05-24 16:13:37,954 | [EX] ALU Operand A: 0 | 00000000000000000000000000000000
2024-05-24 16:13:37,955 | [EX] ALU Operand B: 0 | 00000000000000000000000000000000
2024-05-24 16:13:37,955 | [ALU] ADD operation performed: 0 + 0 = 0
2024-05-24 16:13:37,956 | [ALU] Zero flag set
2024-05-24 16:13:37,956 | [EX] ALU Result: 0 | 0b0
2024-05-24 16:13:37,956 | [EX] PC: 56 | Immediate: 00000000000000000000000000000000 | PC+Immediate: 56
2024-05-24 16:13:37,956 | [EX] offset: 56 | ZERO: True | ALU Result: 0 | RR2: 00000000000000000000000000000000 | RD: 11
2024-05-24 16:13:37,957 | --------------------------------------------------
2024-05-24 16:13:37,957 | [Emulator] Memory Access
2024-05-24 16:13:37,957 | [MEM] offset: 52 | ZERO: True | ALU Result: 0 | RR2: 0 | RD: 0
2024-05-24 16:13:37,957 | [MEM] Instruction: 00000000000000000010000000000011
2024-05-24 16:13:37,958 | [MEM] Writing 52 to PC Multiplexer at input 1
2024-05-24 16:13:37,958 | [MEM] Selecting input 0 for the PC Multiplexer
2024-05-24 16:13:37,958 | [MEM] Reading data memory at address: 0x0
2024-05-24 16:13:37,959 | [Data Memory] Reading data from address 0x0 (0)
2024-05-24 16:13:37,959 | [Data Memory] Retrieved data: 0 | 00000000
2024-05-24 16:13:37,959 | [MEM] Data Memory read: 00000000000000000000000000000000
2024-05-24 16:13:37,960 | [MEM] Data Memory dump below:
2024-05-24 16:13:37,960 | 
2024-05-24 16:13:37,960 | [Data Memory] Dumping data memory
2024-05-24 16:13:37,961 | 
2024-05-24 16:13:37,962 | --------------------------------------------------
2024-05-24 16:13:37,962 | [Emulator] Write Back
2024-05-24 16:13:37,962 | [WB] Data Memory read: 0 | ALU Result: 5 | RD: 2
2024-05-24 16:13:37,963 | [WB] Instruction: 00000000000000001010000100000011
2024-05-24 16:13:37,963 | [WB] Write Back MUX at 1: 00000000000000000000000000000000
2024-05-24 16:13:37,963 | [Register File] Writing at register --> x2 = 00000000000000000000000000000000
2024-05-24 16:13:37,963 | [WB] Writing 0 to register x2
2024-05-24 16:13:37,963 | [WB] Write Back destination register: x2
2024-05-24 16:13:37,963 | [Emulator] Cycle 17 finished

2024-05-24 16:13:37,965 | [Emulator] Starting cycle 18
2024-05-24 16:13:37,965 | --------------------------------------------------
2024-05-24 16:13:37,965 | [Emulator] Instruction Fetch
2024-05-24 16:13:37,966 | [IF] PC at 0x44
2024-05-24 16:13:37,966 | [IF] Instruction at 0x44: 00000000001100010000011010110011
2024-05-24 16:13:37,966 | --------------------------------------------------
2024-05-24 16:13:37,967 | [Emulator] Instruction Decode
2024-05-24 16:13:37,967 | [ID] Instruction: 00000000000000011010000110000011
2024-05-24 16:13:37,967 | [ID] Opcode: 0b11
2024-05-24 16:13:37,967 | [Control Unit] Received opcode: 3 | 0b11
2024-05-24 16:13:37,968 | [Control Unit] LOAD WORD instruction detected
2024-05-24 16:13:37,968 | [ID] Immediate value: 000000000000
2024-05-24 16:13:37,968 | [ImmGen] Immediate-32 value: 0 | 00000000000000000000000000000000
2024-05-24 16:13:37,969 | [ID] Read Register x1: 3 | Read Register x2: 0 | Write Register: x3
2024-05-24 16:13:37,969 | Register File dump below:
2024-05-24 16:13:37,969 | 
2024-05-24 16:13:37,969 | [Register File] Dumping Registers
2024-05-24 16:13:37,971 | 
2024-05-24 16:13:37,972 | [ID] PC: 64 | RR1: 6 | RR2: 0 | Immediate: 0 | RD: 3
2024-05-24 16:13:37,972 | --------------------------------------------------
2024-05-24 16:13:37,972 | [Emulator] Execute
2024-05-24 16:13:37,972 | [EX] PC: 60 | RR1: 5 | RR2: 0 | Immediate: 0 | RD: 2
2024-05-24 16:13:37,973 | [EX] Instruction: 00000000000000001010000100000011
2024-05-24 16:13:37,973 | [EX] ALUOp: (False, False) | Funct: 0000000
2024-05-24 16:13:37,973 | [ALU Control] Setting ALU control signal
2024-05-24 16:13:37,973 | [ALU Control] ALUOp: (False, False)
2024-05-24 16:13:37,974 | [ALU Control] Funct3: 0b10 Funct7: 0b0
2024-05-24 16:13:37,974 | [EX] ALU Operand A: 5 | 00000000000000000000000000000101
2024-05-24 16:13:37,974 | [EX] ALU Operand B: 0 | 00000000000000000000000000000000
2024-05-24 16:13:37,975 | [ALU] ADD operation performed: 5 + 0 = 5
2024-05-24 16:13:37,975 | [EX] ALU Result: 5 | 0b101
2024-05-24 16:13:37,975 | [EX] PC: 60 | Immediate: 00000000000000000000000000000000 | PC+Immediate: 60
2024-05-24 16:13:37,975 | [EX] offset: 60 | ZERO: False | ALU Result: 5 | RR2: 00000000000000000000000000000000 | RD: 2
2024-05-24 16:13:37,976 | --------------------------------------------------
2024-05-24 16:13:37,976 | [Emulator] Memory Access
2024-05-24 16:13:37,976 | [MEM] offset: 56 | ZERO: True | ALU Result: 0 | RR2: 0 | RD: 11
2024-05-24 16:13:37,976 | [MEM] Instruction: 00000000000000010000010110110011
2024-05-24 16:13:37,977 | [MEM] Writing 56 to PC Multiplexer at input 1
2024-05-24 16:13:37,977 | [MEM] Selecting input 0 for the PC Multiplexer
2024-05-24 16:13:37,977 | [MEM] Data Memory dump below:
2024-05-24 16:13:37,978 | 
2024-05-24 16:13:37,978 | [Data Memory] Dumping data memory
2024-05-24 16:13:37,979 | 
2024-05-24 16:13:37,980 | --------------------------------------------------
2024-05-24 16:13:37,980 | [Emulator] Write Back
2024-05-24 16:13:37,980 | [WB] Data Memory read: 0 | ALU Result: 0 | RD: 0
2024-05-24 16:13:37,981 | [WB] Instruction: 00000000000000000010000000000011
2024-05-24 16:13:37,981 | [WB] Write Back MUX at 1: 00000000000000000000000000000000
2024-05-24 16:13:37,981 | [Register File] Writing at register --> x0 = 00000000000000000000000000000000
2024-05-24 16:13:37,982 | [Emulator] Halting...
2024-05-24 16:13:37,982 | [Emulator] Cycle 18 finished

2024-05-24 16:13:37,982 | [Register File] Dumping Registers
2024-05-24 16:13:37,984 | [Data Memory] Dumping data memory
2024-05-24 16:13:37,985 | Execution time: 0.0005129897594451905 s
2024-05-24 16:13:37,987 | [Emulator] Closing data memory file
