{"lc": 1, "type": "constructor", "id": ["langchain", "schema", "document", "Document"], "kwargs": {"metadata": {"source": "/home/guanzhideng145/research/ip_portal/patent_kg/patents/740-US20210134366(Pending) (Done on website already).pdf"}, "page_content": "a plurality of basic memory blocks connected together\n\n16. A method of manipulating an electronic memory\n\nwith a modular structure , wherein each of the basic\n\ndevice including :\n\nmemory blocks includes a plurality lookup tables\n\na plurality of basic memory blocks connected together\n\n( LUT ) arranged to operate as an memory element for\n\nwith a modular structure , wherein each of the basic\n\nstoring a plurality of bits of logic levels ; and\n\nmemory blocks includes a plurality lookup tables\n\na plurality of registers each pairing up with a respective\n\n( LUT ) arranged to operate as an memory element for\n\nlookup table in the basic memory blocks ,\n\nstoring a plurality of bits of logic levels ; and\n\nwherein the plurality of pairs of lookup tables and\n\na plurality of registers each pairing up with a respective\n\nregisters combine to form a pipelining memory\n\nlookup table in the basic memory blocks ,\n\nstructure ,\n\nwherein the plurality of pairs of lookup tables and\n\nwherein the plurality of lookup tables and the plurality\n\nregisters combine to form a pipelining memory\n\nof registers are provided in a plurality of configur\n\nstructure ,\n\nable logic blocks ,\n\nwherein the plurality of lookup tables and the plurality\n\nwherein the plurality of pairs of lookup tables and\n\nof registers are provided in a plurality of configur\n\nregisters define a plurality of slices in a field pro\n\nable logic blocks ,\n\ngrammable gate array ( FPGA ) device , and\n\nwherein the plurality of pairs of lookup tables and\n\nwherein the plurality of registers includes a plurality of\n\nregisters define a plurality of slices in a field pro\n\nflip - flops ,\n\ngrammable gate array ( FPGA ) device , and\n\nwherein the plurality of flip - flops are connected\n\nwherein the plurality of registers includes a plurality of\n\nbetween two stages of the pipelining memory struc\n\nflip - flops ,\n\nture , and\n\nthe method comprising the steps of :\n\nwherein the two stages including a first stage of the", "type": "Document"}}