

================================================================
== Vitis HLS Report for 'seedInitialization_Pipeline_SEED_INIT_LOOP'
================================================================
* Date:           Fri Jun 17 13:14:55 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        MIMO
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  40.00 ns|  6.024 ns|    10.80 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |      625|      625|  25.000 us|  25.000 us|  625|  625|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- SEED_INIT_LOOP  |      623|      623|         1|          1|          3|   623|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%lhs_V = alloca i32 1"   --->   Operation 4 'alloca' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_Val2_s = alloca i32 1"   --->   Operation 5 'alloca' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%zext_ln610_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %zext_ln610"   --->   Operation 6 'read' 'zext_ln610_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%zext_ln610_cast = zext i17 %zext_ln610_read"   --->   Operation 7 'zext' 'zext_ln610_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 1, i10 %p_Val2_s"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 9 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %zext_ln610_cast, i32 %lhs_V"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.02>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%i_V_2 = load i10 %p_Val2_s" [src/rng.hpp:619]   --->   Operation 11 'load' 'i_V_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.91ns)   --->   "%icmp_ln619 = icmp_eq  i10 %i_V_2, i10 624" [src/rng.hpp:619]   --->   Operation 12 'icmp' 'icmp_ln619' <Predicate = true> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 623, i64 623, i64 623"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln619 = br i1 %icmp_ln619, void %.split, void %.exitStub" [src/rng.hpp:619]   --->   Operation 14 'br' 'br_ln619' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%lhs_V_load = load i32 %lhs_V"   --->   Operation 15 'load' 'lhs_V_load' <Predicate = (!icmp_ln619)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln619 = trunc i10 %i_V_2" [src/rng.hpp:619]   --->   Operation 16 'trunc' 'trunc_ln619' <Predicate = (!icmp_ln619)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln1691 = specpipeline void @_ssdm_op_SpecPipeline, i32 3, i32 0, i32 0, i32 0, void @empty_59"   --->   Operation 17 'specpipeline' 'specpipeline_ln1691' <Predicate = (!icmp_ln619)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specloopname_ln1691 = specloopname void @_ssdm_op_SpecLoopName, void @empty_66"   --->   Operation 18 'specloopname' 'specloopname_ln1691' <Predicate = (!icmp_ln619)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%r = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %lhs_V_load, i32 30, i32 31"   --->   Operation 19 'partselect' 'r' <Predicate = (!icmp_ln619)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln1691 = zext i2 %r"   --->   Operation 20 'zext' 'zext_ln1691' <Predicate = (!icmp_ln619)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.35ns)   --->   "%ret_2 = xor i32 %zext_ln1691, i32 %lhs_V_load"   --->   Operation 21 'xor' 'ret_2' <Predicate = (!icmp_ln619)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (3.42ns)   --->   "%ret = mul i32 %ret_2, i32 1812433253"   --->   Operation 22 'mul' 'ret' <Predicate = (!icmp_ln619)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln223 = zext i10 %i_V_2"   --->   Operation 23 'zext' 'zext_ln223' <Predicate = (!icmp_ln619)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.01ns)   --->   "%mt_reg_V = add i32 %ret, i32 %zext_ln223"   --->   Operation 24 'add' 'mt_reg_V' <Predicate = (!icmp_ln619)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%r_1 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %i_V_2, i32 1, i32 9"   --->   Operation 25 'partselect' 'r_1' <Predicate = (!icmp_ln619)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln587 = zext i9 %r_1"   --->   Operation 26 'zext' 'zext_ln587' <Predicate = (!icmp_ln619)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln624 = br i1 %trunc_ln619, void, void" [src/rng.hpp:624]   --->   Operation 27 'br' 'br_ln624' <Predicate = (!icmp_ln619)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%this_mt_even_0_addr = getelementptr i32 %this_mt_even_0, i64 0, i64 %zext_ln587" [src/rng.hpp:625]   --->   Operation 28 'getelementptr' 'this_mt_even_0_addr' <Predicate = (!icmp_ln619 & !trunc_ln619)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.23ns)   --->   "%store_ln625 = store i32 %mt_reg_V, i9 %this_mt_even_0_addr" [src/rng.hpp:625]   --->   Operation 29 'store' 'store_ln625' <Predicate = (!icmp_ln619 & !trunc_ln619)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%this_mt_even_1_addr = getelementptr i32 %this_mt_even_1, i64 0, i64 %zext_ln587" [src/rng.hpp:626]   --->   Operation 30 'getelementptr' 'this_mt_even_1_addr' <Predicate = (!icmp_ln619 & !trunc_ln619)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.23ns)   --->   "%store_ln626 = store i32 %mt_reg_V, i9 %this_mt_even_1_addr" [src/rng.hpp:626]   --->   Operation 31 'store' 'store_ln626' <Predicate = (!icmp_ln619 & !trunc_ln619)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln627 = br void" [src/rng.hpp:627]   --->   Operation 32 'br' 'br_ln627' <Predicate = (!icmp_ln619 & !trunc_ln619)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%this_mt_odd_0_addr = getelementptr i32 %this_mt_odd_0, i64 0, i64 %zext_ln587" [src/rng.hpp:628]   --->   Operation 33 'getelementptr' 'this_mt_odd_0_addr' <Predicate = (!icmp_ln619 & trunc_ln619)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.23ns)   --->   "%store_ln628 = store i32 %mt_reg_V, i9 %this_mt_odd_0_addr" [src/rng.hpp:628]   --->   Operation 34 'store' 'store_ln628' <Predicate = (!icmp_ln619 & trunc_ln619)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%this_mt_odd_1_addr = getelementptr i32 %this_mt_odd_1, i64 0, i64 %zext_ln587" [src/rng.hpp:629]   --->   Operation 35 'getelementptr' 'this_mt_odd_1_addr' <Predicate = (!icmp_ln619 & trunc_ln619)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.23ns)   --->   "%store_ln629 = store i32 %mt_reg_V, i9 %this_mt_odd_1_addr" [src/rng.hpp:629]   --->   Operation 36 'store' 'store_ln629' <Predicate = (!icmp_ln619 & trunc_ln619)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 37 'br' 'br_ln0' <Predicate = (!icmp_ln619 & trunc_ln619)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.78ns)   --->   "%i_V = add i10 %i_V_2, i10 1"   --->   Operation 38 'add' 'i_V' <Predicate = (!icmp_ln619)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.42ns)   --->   "%store_ln885 = store i10 %i_V, i10 %p_Val2_s"   --->   Operation 39 'store' 'store_ln885' <Predicate = (!icmp_ln619)> <Delay = 0.42>
ST_2 : Operation 40 [1/1] (0.42ns)   --->   "%store_ln223 = store i32 %mt_reg_V, i32 %lhs_V"   --->   Operation 40 'store' 'store_ln223' <Predicate = (!icmp_ln619)> <Delay = 0.42>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 41 'br' 'br_ln0' <Predicate = (!icmp_ln619)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 42 'ret' 'ret_ln0' <Predicate = (icmp_ln619)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln610]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ this_mt_even_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ this_mt_even_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ this_mt_odd_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ this_mt_odd_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
lhs_V               (alloca           ) [ 011]
p_Val2_s            (alloca           ) [ 011]
zext_ln610_read     (read             ) [ 000]
zext_ln610_cast     (zext             ) [ 000]
store_ln0           (store            ) [ 000]
store_ln0           (store            ) [ 000]
br_ln0              (br               ) [ 000]
i_V_2               (load             ) [ 000]
icmp_ln619          (icmp             ) [ 011]
empty               (speclooptripcount) [ 000]
br_ln619            (br               ) [ 000]
lhs_V_load          (load             ) [ 000]
trunc_ln619         (trunc            ) [ 011]
specpipeline_ln1691 (specpipeline     ) [ 000]
specloopname_ln1691 (specloopname     ) [ 000]
r                   (partselect       ) [ 000]
zext_ln1691         (zext             ) [ 000]
ret_2               (xor              ) [ 000]
ret                 (mul              ) [ 000]
zext_ln223          (zext             ) [ 000]
mt_reg_V            (add              ) [ 000]
r_1                 (partselect       ) [ 000]
zext_ln587          (zext             ) [ 000]
br_ln624            (br               ) [ 000]
this_mt_even_0_addr (getelementptr    ) [ 000]
store_ln625         (store            ) [ 000]
this_mt_even_1_addr (getelementptr    ) [ 000]
store_ln626         (store            ) [ 000]
br_ln627            (br               ) [ 000]
this_mt_odd_0_addr  (getelementptr    ) [ 000]
store_ln628         (store            ) [ 000]
this_mt_odd_1_addr  (getelementptr    ) [ 000]
store_ln629         (store            ) [ 000]
br_ln0              (br               ) [ 000]
i_V                 (add              ) [ 000]
store_ln885         (store            ) [ 000]
store_ln223         (store            ) [ 000]
br_ln0              (br               ) [ 000]
ret_ln0             (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln610">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln610"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="this_mt_even_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_mt_even_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="this_mt_even_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_mt_even_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="this_mt_odd_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_mt_odd_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="this_mt_odd_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_mt_odd_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i17"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_59"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_66"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="lhs_V_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lhs_V/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="p_Val2_s_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="zext_ln610_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="17" slack="0"/>
<pin id="58" dir="0" index="1" bw="17" slack="0"/>
<pin id="59" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln610_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="this_mt_even_0_addr_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="9" slack="0"/>
<pin id="66" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_mt_even_0_addr/2 "/>
</bind>
</comp>

<comp id="69" class="1004" name="store_ln625_access_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="9" slack="0"/>
<pin id="71" dir="0" index="1" bw="32" slack="0"/>
<pin id="72" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="73" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln625/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="this_mt_even_1_addr_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="32" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="9" slack="0"/>
<pin id="79" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_mt_even_1_addr/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="store_ln626_access_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="9" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="86" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln626/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="this_mt_odd_0_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="9" slack="0"/>
<pin id="92" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_mt_odd_0_addr/2 "/>
</bind>
</comp>

<comp id="95" class="1004" name="store_ln628_access_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="9" slack="0"/>
<pin id="97" dir="0" index="1" bw="32" slack="0"/>
<pin id="98" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln628/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="this_mt_odd_1_addr_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="9" slack="0"/>
<pin id="105" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_mt_odd_1_addr/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="store_ln629_access_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="9" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln629/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="zext_ln610_cast_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="17" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln610_cast/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="store_ln0_store_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="10" slack="0"/>
<pin id="121" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="store_ln0_store_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="17" slack="0"/>
<pin id="125" dir="0" index="1" bw="32" slack="0"/>
<pin id="126" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="i_V_2_load_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="10" slack="1"/>
<pin id="130" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_V_2/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="icmp_ln619_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="10" slack="0"/>
<pin id="133" dir="0" index="1" bw="10" slack="0"/>
<pin id="134" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln619/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="lhs_V_load_load_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="1"/>
<pin id="139" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_V_load/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="trunc_ln619_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="10" slack="0"/>
<pin id="142" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln619/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="r_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="2" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="0" index="2" bw="6" slack="0"/>
<pin id="148" dir="0" index="3" bw="6" slack="0"/>
<pin id="149" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="zext_ln1691_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="2" slack="0"/>
<pin id="156" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1691/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="ret_2_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="2" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ret_2/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="ret_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="zext_ln223_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="10" slack="0"/>
<pin id="172" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln223/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="mt_reg_V_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="10" slack="0"/>
<pin id="177" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mt_reg_V/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="r_1_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="9" slack="0"/>
<pin id="186" dir="0" index="1" bw="10" slack="0"/>
<pin id="187" dir="0" index="2" bw="1" slack="0"/>
<pin id="188" dir="0" index="3" bw="5" slack="0"/>
<pin id="189" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_1/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="zext_ln587_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="9" slack="0"/>
<pin id="196" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln587/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="i_V_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="10" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="store_ln885_store_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="10" slack="0"/>
<pin id="210" dir="0" index="1" bw="10" slack="1"/>
<pin id="211" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln885/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="store_ln223_store_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="0"/>
<pin id="215" dir="0" index="1" bw="32" slack="1"/>
<pin id="216" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln223/2 "/>
</bind>
</comp>

<comp id="218" class="1005" name="lhs_V_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="lhs_V "/>
</bind>
</comp>

<comp id="225" class="1005" name="p_Val2_s_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="10" slack="0"/>
<pin id="227" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="10" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="10" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="60"><net_src comp="12" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="46" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="74"><net_src comp="62" pin="3"/><net_sink comp="69" pin=0"/></net>

<net id="80"><net_src comp="4" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="46" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="87"><net_src comp="75" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="46" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="88" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="106"><net_src comp="8" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="46" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="113"><net_src comp="101" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="117"><net_src comp="56" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="14" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="127"><net_src comp="114" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="135"><net_src comp="128" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="16" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="143"><net_src comp="128" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="150"><net_src comp="34" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="137" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="152"><net_src comp="36" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="153"><net_src comp="38" pin="0"/><net_sink comp="144" pin=3"/></net>

<net id="157"><net_src comp="144" pin="4"/><net_sink comp="154" pin=0"/></net>

<net id="162"><net_src comp="154" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="137" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="158" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="40" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="173"><net_src comp="128" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="178"><net_src comp="164" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="170" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="180"><net_src comp="174" pin="2"/><net_sink comp="69" pin=1"/></net>

<net id="181"><net_src comp="174" pin="2"/><net_sink comp="82" pin=1"/></net>

<net id="182"><net_src comp="174" pin="2"/><net_sink comp="95" pin=1"/></net>

<net id="183"><net_src comp="174" pin="2"/><net_sink comp="108" pin=1"/></net>

<net id="190"><net_src comp="42" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="128" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="192"><net_src comp="10" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="193"><net_src comp="44" pin="0"/><net_sink comp="184" pin=3"/></net>

<net id="197"><net_src comp="184" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="199"><net_src comp="194" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="200"><net_src comp="194" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="201"><net_src comp="194" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="206"><net_src comp="128" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="14" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="202" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="217"><net_src comp="174" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="221"><net_src comp="48" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="223"><net_src comp="218" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="224"><net_src comp="218" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="228"><net_src comp="52" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="230"><net_src comp="225" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="231"><net_src comp="225" pin="1"/><net_sink comp="208" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: this_mt_even_0 | {2 }
	Port: this_mt_even_1 | {2 }
	Port: this_mt_odd_0 | {2 }
	Port: this_mt_odd_1 | {2 }
 - Input state : 
	Port: seedInitialization_Pipeline_SEED_INIT_LOOP : zext_ln610 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln619 : 1
		br_ln619 : 2
		trunc_ln619 : 1
		r : 1
		zext_ln1691 : 2
		ret_2 : 3
		ret : 3
		zext_ln223 : 1
		mt_reg_V : 4
		r_1 : 1
		zext_ln587 : 2
		br_ln624 : 2
		this_mt_even_0_addr : 3
		store_ln625 : 5
		this_mt_even_1_addr : 3
		store_ln626 : 5
		this_mt_odd_0_addr : 3
		store_ln628 : 5
		this_mt_odd_1_addr : 3
		store_ln629 : 5
		i_V : 1
		store_ln885 : 2
		store_ln223 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|    add   |       mt_reg_V_fu_174      |    0    |    0    |    39   |
|          |         i_V_fu_202         |    0    |    0    |    17   |
|----------|----------------------------|---------|---------|---------|
|    xor   |        ret_2_fu_158        |    0    |    0    |    32   |
|----------|----------------------------|---------|---------|---------|
|    mul   |         ret_fu_164         |    3    |    0    |    20   |
|----------|----------------------------|---------|---------|---------|
|   icmp   |      icmp_ln619_fu_131     |    0    |    0    |    11   |
|----------|----------------------------|---------|---------|---------|
|   read   | zext_ln610_read_read_fu_56 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |   zext_ln610_cast_fu_114   |    0    |    0    |    0    |
|   zext   |     zext_ln1691_fu_154     |    0    |    0    |    0    |
|          |      zext_ln223_fu_170     |    0    |    0    |    0    |
|          |      zext_ln587_fu_194     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   trunc  |     trunc_ln619_fu_140     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|partselect|          r_fu_144          |    0    |    0    |    0    |
|          |         r_1_fu_184         |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    3    |    0    |   119   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|  lhs_V_reg_218 |   32   |
|p_Val2_s_reg_225|   10   |
+----------------+--------+
|      Total     |   42   |
+----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    3   |    0   |   119  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   42   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   42   |   119  |
+-----------+--------+--------+--------+
