{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 26 10:11:54 2016 " "Info: Processing started: Tue Apr 26 10:11:54 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Xara20160426 -c Xara_DF " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Xara20160426 -c Xara_DF" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" " ._ALU181-semAeqB.vhd(1) " "Error (10500): VHDL syntax error at ._ALU181-semAeqB.vhd(1) near text " {  } { { "._ALU181-semAeqB.vhd" "" { Text "E:/Xara 20160223/._ALU181-semAeqB.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\" ._ALU181-semAeqB.vhd(1) " "Error (10500): VHDL syntax error at ._ALU181-semAeqB.vhd(1) near text \"\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\"" {  } { { "._ALU181-semAeqB.vhd" "" { Text "E:/Xara 20160223/._ALU181-semAeqB.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" " ._ALU181-semAeqB.vhd(1) " "Error (10500): VHDL syntax error at ._ALU181-semAeqB.vhd(1) near text " {  } { { "._ALU181-semAeqB.vhd" "" { Text "E:/Xara 20160223/._ALU181-semAeqB.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" " ._ALU181-semAeqB.vhd(1) " "Error (10500): VHDL syntax error at ._ALU181-semAeqB.vhd(1) near text " {  } { { "._ALU181-semAeqB.vhd" "" { Text "E:/Xara 20160223/._ALU181-semAeqB.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" " ._ALU181-semAeqB.vhd(1) " "Error (10500): VHDL syntax error at ._ALU181-semAeqB.vhd(1) near text " {  } { { "._ALU181-semAeqB.vhd" "" { Text "E:/Xara 20160223/._ALU181-semAeqB.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" " ._ALU181-semAeqB.vhd(1) " "Error (10500): VHDL syntax error at ._ALU181-semAeqB.vhd(1) near text " {  } { { "._ALU181-semAeqB.vhd" "" { Text "E:/Xara 20160223/._ALU181-semAeqB.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" " ._ALU181-semAeqB.vhd(1) " "Error (10500): VHDL syntax error at ._ALU181-semAeqB.vhd(1) near text " {  } { { "._ALU181-semAeqB.vhd" "" { Text "E:/Xara 20160223/._ALU181-semAeqB.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "° ._ALU181-semAeqB.vhd(1) " "Error (10500): VHDL syntax error at ._ALU181-semAeqB.vhd(1) near text °" {  } { { "._ALU181-semAeqB.vhd" "" { Text "E:/Xara 20160223/._ALU181-semAeqB.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" " ._ALU181-semAeqB.vhd(1) " "Error (10500): VHDL syntax error at ._ALU181-semAeqB.vhd(1) near text " {  } { { "._ALU181-semAeqB.vhd" "" { Text "E:/Xara 20160223/._ALU181-semAeqB.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" " ._ALU181-semAeqB.vhd(1) " "Error (10500): VHDL syntax error at ._ALU181-semAeqB.vhd(1) near text " {  } { { "._ALU181-semAeqB.vhd" "" { Text "E:/Xara 20160223/._ALU181-semAeqB.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "˜ ._ALU181-semAeqB.vhd(1) " "Error (10500): VHDL syntax error at ._ALU181-semAeqB.vhd(1) near text ˜" {  } { { "._ALU181-semAeqB.vhd" "" { Text "E:/Xara 20160223/._ALU181-semAeqB.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" " ._ALU181-semAeqB.vhd(1) " "Error (10500): VHDL syntax error at ._ALU181-semAeqB.vhd(1) near text " {  } { { "._ALU181-semAeqB.vhd" "" { Text "E:/Xara 20160223/._ALU181-semAeqB.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" " ._ALU181-semAeqB.vhd(1) " "Error (10500): VHDL syntax error at ._ALU181-semAeqB.vhd(1) near text " {  } { { "._ALU181-semAeqB.vhd" "" { Text "E:/Xara 20160223/._ALU181-semAeqB.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "._alu181-semaeqb.vhd 0 0 " "Info: Found 0 design units, including 0 entities, in source file ._alu181-semaeqb.vhd" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu181-semaeqb.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alu181-semaeqb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU181-Behavioral " "Info: Found design unit 1: ALU181-Behavioral" {  } { { "ALU181-semAeqB.vhd" "" { Text "E:/Xara 20160223/ALU181-semAeqB.vhd" 25 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ALU181 " "Info: Found entity 1: ALU181" {  } { { "ALU181-semAeqB.vhd" "" { Text "E:/Xara 20160223/ALU181-semAeqB.vhd" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "ALU181 work ALU181.vhd(16) " "Error (10430): VHDL Primary Unit Declaration error at ALU181.vhd(16): primary unit \"ALU181\" already exists in library \"work\"" {  } { { "ALU181.vhd" "" { Text "E:/Xara 20160223/ALU181.vhd" 16 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "ALU181 ALU181-semAeqB.vhd(12) " "Error (10784): HDL error at ALU181-semAeqB.vhd(12): see declaration for object \"ALU181\"" {  } { { "ALU181-semAeqB.vhd" "" { Text "E:/Xara 20160223/ALU181-semAeqB.vhd" 12 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu181.vhd 0 0 " "Info: Found 0 design units, including 0 entities, in source file alu181.vhd" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit8_counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file bit8_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit8_counter-arch " "Info: Found design unit 1: bit8_counter-arch" {  } { { "bit8_counter.vhd" "" { Text "E:/Xara 20160223/bit8_counter.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bit8_counter " "Info: Found entity 1: bit8_counter" {  } { { "bit8_counter.vhd" "" { Text "E:/Xara 20160223/bit8_counter.vhd" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit8_counter_tb.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file bit8_counter_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit8_counter_tb-behav " "Info: Found design unit 1: bit8_counter_tb-behav" {  } { { "bit8_counter_tb.vhd" "" { Text "E:/Xara 20160223/bit8_counter_tb.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bit8_counter_tb " "Info: Found entity 1: bit8_counter_tb" {  } { { "bit8_counter_tb.vhd" "" { Text "E:/Xara 20160223/bit8_counter_tb.vhd" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit_.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file controlunit_.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlunit-control_u " "Info: Found design unit 1: controlunit-control_u" {  } { { "controlunit_.vhd" "" { Text "E:/Xara 20160223/controlunit_.vhd" 34 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 controlunit " "Info: Found entity 1: controlunit" {  } { { "controlunit_.vhd" "" { Text "E:/Xara 20160223/controlunit_.vhd" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder2x4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file decoder2x4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder2x4-arch " "Info: Found design unit 1: decoder2x4-arch" {  } { { "decoder2x4.vhd" "" { Text "E:/Xara 20160223/decoder2x4.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 decoder2x4 " "Info: Found entity 1: decoder2x4" {  } { { "decoder2x4.vhd" "" { Text "E:/Xara 20160223/decoder2x4.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflip.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file flipflip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipflip-ffd " "Info: Found design unit 1: flipflip-ffd" {  } { { "flipflip.vhd" "" { Text "E:/Xara 20160223/flipflip.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 flipflip " "Info: Found entity 1: flipflip" {  } { { "flipflip.vhd" "" { Text "E:/Xara 20160223/flipflip.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex7seg_en.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file hex7seg_en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex7seg_en-hex7seg_en " "Info: Found design unit 1: hex7seg_en-hex7seg_en" {  } { { "hex7seg_en.vhd" "" { Text "E:/Xara 20160223/hex7seg_en.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 hex7seg_en " "Info: Found entity 1: hex7seg_en" {  } { { "hex7seg_en.vhd" "" { Text "E:/Xara 20160223/hex7seg_en.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16x4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux16x4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux16x4-mux " "Info: Found design unit 1: mux16x4-mux" {  } { { "mux16x4.vhd" "" { Text "E:/Xara 20160223/mux16x4.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux16x4 " "Info: Found entity 1: mux16x4" {  } { { "mux16x4.vhd" "" { Text "E:/Xara 20160223/mux16x4.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4x1-mux " "Info: Found design unit 1: mux4x1-mux" {  } { { "mux4x1.vhd" "" { Text "E:/Xara 20160223/mux4x1.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux4x1 " "Info: Found entity 1: mux4x1" {  } { { "mux4x1.vhd" "" { Text "E:/Xara 20160223/mux4x1.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8x4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux8x4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8x4-mux " "Info: Found design unit 1: mux8x4-mux" {  } { { "mux8x4.vhd" "" { Text "E:/Xara 20160223/mux8x4.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux8x4 " "Info: Found entity 1: mux8x4" {  } { { "mux8x4.vhd" "" { Text "E:/Xara 20160223/mux8x4.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_bus.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file not_bus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NOT_bus-N_bus " "Info: Found design unit 1: NOT_bus-N_bus" {  } { { "NOT_bus.vhd" "" { Text "E:/Xara 20160223/NOT_bus.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 NOT_bus " "Info: Found entity 1: NOT_bus" {  } { { "NOT_bus.vhd" "" { Text "E:/Xara 20160223/NOT_bus.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_256x16.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ram_256x16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_256x16-rtl " "Info: Found design unit 1: ram_256x16-rtl" {  } { { "ram_256x16.vhd" "" { Text "E:/Xara 20160223/ram_256x16.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ram_256x16 " "Info: Found entity 1: ram_256x16" {  } { { "ram_256x16.vhd" "" { Text "E:/Xara 20160223/ram_256x16.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg4-r4 " "Info: Found design unit 1: reg4-r4" {  } { { "reg4.vhd" "" { Text "E:/Xara 20160223/reg4.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reg4 " "Info: Found entity 1: reg4" {  } { { "reg4.vhd" "" { Text "E:/Xara 20160223/reg4.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg4_en.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg4_en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG4_EN-R4 " "Info: Found design unit 1: REG4_EN-R4" {  } { { "REG4_EN.vhd" "" { Text "E:/Xara 20160223/REG4_EN.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 REG4_EN " "Info: Found entity 1: REG4_EN" {  } { { "REG4_EN.vhd" "" { Text "E:/Xara 20160223/REG4_EN.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\" Xara_20151209.vhd(16) " "Error (10500): VHDL syntax error at Xara_20151209.vhd(16) near text \")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "Xara_20151209.vhd" "" { Text "E:/Xara 20160223/Xara_20151209.vhd" 16 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"component\";  expecting \";\", or an identifier (\"component\" is a reserved keyword), or \"entity\" Xara_20151209.vhd(37) " "Error (10500): VHDL syntax error at Xara_20151209.vhd(37) near text \"component\";  expecting \";\", or an identifier (\"component\" is a reserved keyword), or \"entity\"" {  } { { "Xara_20151209.vhd" "" { Text "E:/Xara 20160223/Xara_20151209.vhd" 37 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xara_20151209.vhd 0 0 " "Info: Found 0 design units, including 0 entities, in source file xara_20151209.vhd" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\" Xara_cu.vhd(42) " "Error (10500): VHDL syntax error at Xara_cu.vhd(42) near text \")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "Xara_cu.vhd" "" { Text "E:/Xara 20160223/Xara_cu.vhd" 42 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"begin\";  expecting an identifier (\"begin\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\" Xara_cu.vhd(56) " "Error (10500): VHDL syntax error at Xara_cu.vhd(56) near text \"begin\";  expecting an identifier (\"begin\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "Xara_cu.vhd" "" { Text "E:/Xara 20160223/Xara_cu.vhd" 56 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xara_cu.vhd 0 0 " "Info: Found 0 design units, including 0 entities, in source file xara_cu.vhd" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"modo_mem\";  expecting \"begin\", or a declaration statement Xara_DF.vhd(56) " "Error (10500): VHDL syntax error at Xara_DF.vhd(56) near text \"modo_mem\";  expecting \"begin\", or a declaration statement" {  } { { "Xara_DF.vhd" "" { Text "E:/Xara 20160223/Xara_DF.vhd" 56 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"IN\";  expecting an identifier (\"in\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\" Xara_DF.vhd(112) " "Error (10500): VHDL syntax error at Xara_DF.vhd(112) near text \"IN\";  expecting an identifier (\"in\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "Xara_DF.vhd" "" { Text "E:/Xara 20160223/Xara_DF.vhd" 112 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"OUT\";  expecting an identifier (\"out\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\" Xara_DF.vhd(161) " "Error (10500): VHDL syntax error at Xara_DF.vhd(161) near text \"OUT\";  expecting an identifier (\"out\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "Xara_DF.vhd" "" { Text "E:/Xara 20160223/Xara_DF.vhd" 161 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"portmap\";  expecting \";\", or \"port\", or \"generic\" Xara_DF.vhd(184) " "Error (10500): VHDL syntax error at Xara_DF.vhd(184) near text \"portmap\";  expecting \";\", or \"port\", or \"generic\"" {  } { { "Xara_DF.vhd" "" { Text "E:/Xara 20160223/Xara_DF.vhd" 184 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"portmap\";  expecting \";\", or \"port\", or \"generic\" Xara_DF.vhd(193) " "Error (10500): VHDL syntax error at Xara_DF.vhd(193) near text \"portmap\";  expecting \";\", or \"port\", or \"generic\"" {  } { { "Xara_DF.vhd" "" { Text "E:/Xara 20160223/Xara_DF.vhd" 193 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"portmap\";  expecting \";\", or \"port\", or \"generic\" Xara_DF.vhd(203) " "Error (10500): VHDL syntax error at Xara_DF.vhd(203) near text \"portmap\";  expecting \";\", or \"port\", or \"generic\"" {  } { { "Xara_DF.vhd" "" { Text "E:/Xara 20160223/Xara_DF.vhd" 203 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"portmap\";  expecting \";\", or \"port\", or \"generic\" Xara_DF.vhd(213) " "Error (10500): VHDL syntax error at Xara_DF.vhd(213) near text \"portmap\";  expecting \";\", or \"port\", or \"generic\"" {  } { { "Xara_DF.vhd" "" { Text "E:/Xara 20160223/Xara_DF.vhd" 213 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"portmap\";  expecting \";\", or \"port\", or \"generic\" Xara_DF.vhd(223) " "Error (10500): VHDL syntax error at Xara_DF.vhd(223) near text \"portmap\";  expecting \";\", or \"port\", or \"generic\"" {  } { { "Xara_DF.vhd" "" { Text "E:/Xara 20160223/Xara_DF.vhd" 223 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"portmap\";  expecting \";\", or \"port\", or \"generic\" Xara_DF.vhd(233) " "Error (10500): VHDL syntax error at Xara_DF.vhd(233) near text \"portmap\";  expecting \";\", or \"port\", or \"generic\"" {  } { { "Xara_DF.vhd" "" { Text "E:/Xara 20160223/Xara_DF.vhd" 233 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"portmap\";  expecting \";\", or \"port\", or \"generic\" Xara_DF.vhd(243) " "Error (10500): VHDL syntax error at Xara_DF.vhd(243) near text \"portmap\";  expecting \";\", or \"port\", or \"generic\"" {  } { { "Xara_DF.vhd" "" { Text "E:/Xara 20160223/Xara_DF.vhd" 243 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"portmap\";  expecting \";\", or \"port\", or \"generic\" Xara_DF.vhd(252) " "Error (10500): VHDL syntax error at Xara_DF.vhd(252) near text \"portmap\";  expecting \";\", or \"port\", or \"generic\"" {  } { { "Xara_DF.vhd" "" { Text "E:/Xara 20160223/Xara_DF.vhd" 252 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"portmap\";  expecting \";\", or \"port\", or \"generic\" Xara_DF.vhd(263) " "Error (10500): VHDL syntax error at Xara_DF.vhd(263) near text \"portmap\";  expecting \";\", or \"port\", or \"generic\"" {  } { { "Xara_DF.vhd" "" { Text "E:/Xara 20160223/Xara_DF.vhd" 263 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"portmap\";  expecting \";\", or \"port\", or \"generic\" Xara_DF.vhd(275) " "Error (10500): VHDL syntax error at Xara_DF.vhd(275) near text \"portmap\";  expecting \";\", or \"port\", or \"generic\"" {  } { { "Xara_DF.vhd" "" { Text "E:/Xara 20160223/Xara_DF.vhd" 275 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"portmap\";  expecting \";\", or \"port\", or \"generic\" Xara_DF.vhd(286) " "Error (10500): VHDL syntax error at Xara_DF.vhd(286) near text \"portmap\";  expecting \";\", or \"port\", or \"generic\"" {  } { { "Xara_DF.vhd" "" { Text "E:/Xara 20160223/Xara_DF.vhd" 286 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"portmap\";  expecting \";\", or \"port\", or \"generic\" Xara_DF.vhd(296) " "Error (10500): VHDL syntax error at Xara_DF.vhd(296) near text \"portmap\";  expecting \";\", or \"port\", or \"generic\"" {  } { { "Xara_DF.vhd" "" { Text "E:/Xara 20160223/Xara_DF.vhd" 296 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=>\";  expecting \")\", or \",\" Xara_DF.vhd(304) " "Error (10500): VHDL syntax error at Xara_DF.vhd(304) near text \"=>\";  expecting \")\", or \",\"" {  } { { "Xara_DF.vhd" "" { Text "E:/Xara 20160223/Xara_DF.vhd" 304 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"portmap\";  expecting \";\", or \"port\", or \"generic\" Xara_DF.vhd(311) " "Error (10500): VHDL syntax error at Xara_DF.vhd(311) near text \"portmap\";  expecting \";\", or \"port\", or \"generic\"" {  } { { "Xara_DF.vhd" "" { Text "E:/Xara 20160223/Xara_DF.vhd" 311 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"OUT\";  expecting \"(\", or an identifier (\"out\" is a reserved keyword), or  unary operator Xara_DF.vhd(313) " "Error (10500): VHDL syntax error at Xara_DF.vhd(313) near text \"OUT\";  expecting \"(\", or an identifier (\"out\" is a reserved keyword), or  unary operator" {  } { { "Xara_DF.vhd" "" { Text "E:/Xara 20160223/Xara_DF.vhd" 313 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xara_df.vhd 0 0 " "Info: Found 0 design units, including 0 entities, in source file xara_df.vhd" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 37 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 37 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "229 " "Error: Peak virtual memory: 229 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 26 10:11:57 2016 " "Error: Processing ended: Tue Apr 26 10:11:57 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Error: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
