

================================================================
== Vitis HLS Report for 'init_block_AB_proc27_Pipeline_init_block_AB'
================================================================
* Date:           Mon Sep  4 10:10:12 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.888 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       14|       14|  0.140 us|  0.140 us|   14|   14|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- init_block_AB  |       12|       12|         2|          1|          1|    12|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     42|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    108|    -|
|Register         |        -|    -|       7|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       7|    150|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln116_fu_264_p2               |         +|   0|  0|  13|           4|           1|
    |add_ln119_fu_274_p2               |         +|   0|  0|  14|           6|           6|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |icmp_ln116_fu_258_p2              |      icmp|   0|  0|   9|           4|           4|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  42|          17|          15|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_k_29    |   9|          2|    4|          8|
    |block_A_loader_01_blk_n  |   9|          2|    1|          2|
    |block_A_loader_12_blk_n  |   9|          2|    1|          2|
    |block_A_loader_23_blk_n  |   9|          2|    1|          2|
    |block_A_loader_34_blk_n  |   9|          2|    1|          2|
    |block_B_loader_05_blk_n  |   9|          2|    1|          2|
    |block_B_loader_16_blk_n  |   9|          2|    1|          2|
    |block_B_loader_27_blk_n  |   9|          2|    1|          2|
    |block_B_loader_38_blk_n  |   9|          2|    1|          2|
    |k_fu_74                  |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 108|         24|   18|         36|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |k_fu_74                  |  4|   0|    4|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    |  7|   0|    7|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+---------------------------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |                Source Object                |    C Type    |
+----------------------------------+-----+-----+------------+---------------------------------------------+--------------+
|ap_clk                            |   in|    1|  ap_ctrl_hs|  init_block_AB_proc27_Pipeline_init_block_AB|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|  init_block_AB_proc27_Pipeline_init_block_AB|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|  init_block_AB_proc27_Pipeline_init_block_AB|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|  init_block_AB_proc27_Pipeline_init_block_AB|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|  init_block_AB_proc27_Pipeline_init_block_AB|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|  init_block_AB_proc27_Pipeline_init_block_AB|  return value|
|block_A_loader_01_din             |  out|   32|     ap_fifo|                            block_A_loader_01|       pointer|
|block_A_loader_01_num_data_valid  |   in|    2|     ap_fifo|                            block_A_loader_01|       pointer|
|block_A_loader_01_fifo_cap        |   in|    2|     ap_fifo|                            block_A_loader_01|       pointer|
|block_A_loader_01_full_n          |   in|    1|     ap_fifo|                            block_A_loader_01|       pointer|
|block_A_loader_01_write           |  out|    1|     ap_fifo|                            block_A_loader_01|       pointer|
|block_A_loader_12_din             |  out|   32|     ap_fifo|                            block_A_loader_12|       pointer|
|block_A_loader_12_num_data_valid  |   in|    2|     ap_fifo|                            block_A_loader_12|       pointer|
|block_A_loader_12_fifo_cap        |   in|    2|     ap_fifo|                            block_A_loader_12|       pointer|
|block_A_loader_12_full_n          |   in|    1|     ap_fifo|                            block_A_loader_12|       pointer|
|block_A_loader_12_write           |  out|    1|     ap_fifo|                            block_A_loader_12|       pointer|
|block_A_loader_23_din             |  out|   32|     ap_fifo|                            block_A_loader_23|       pointer|
|block_A_loader_23_num_data_valid  |   in|    2|     ap_fifo|                            block_A_loader_23|       pointer|
|block_A_loader_23_fifo_cap        |   in|    2|     ap_fifo|                            block_A_loader_23|       pointer|
|block_A_loader_23_full_n          |   in|    1|     ap_fifo|                            block_A_loader_23|       pointer|
|block_A_loader_23_write           |  out|    1|     ap_fifo|                            block_A_loader_23|       pointer|
|block_A_loader_34_din             |  out|   32|     ap_fifo|                            block_A_loader_34|       pointer|
|block_A_loader_34_num_data_valid  |   in|    2|     ap_fifo|                            block_A_loader_34|       pointer|
|block_A_loader_34_fifo_cap        |   in|    2|     ap_fifo|                            block_A_loader_34|       pointer|
|block_A_loader_34_full_n          |   in|    1|     ap_fifo|                            block_A_loader_34|       pointer|
|block_A_loader_34_write           |  out|    1|     ap_fifo|                            block_A_loader_34|       pointer|
|block_B_loader_05_din             |  out|   32|     ap_fifo|                            block_B_loader_05|       pointer|
|block_B_loader_05_num_data_valid  |   in|    2|     ap_fifo|                            block_B_loader_05|       pointer|
|block_B_loader_05_fifo_cap        |   in|    2|     ap_fifo|                            block_B_loader_05|       pointer|
|block_B_loader_05_full_n          |   in|    1|     ap_fifo|                            block_B_loader_05|       pointer|
|block_B_loader_05_write           |  out|    1|     ap_fifo|                            block_B_loader_05|       pointer|
|block_B_loader_16_din             |  out|   32|     ap_fifo|                            block_B_loader_16|       pointer|
|block_B_loader_16_num_data_valid  |   in|    2|     ap_fifo|                            block_B_loader_16|       pointer|
|block_B_loader_16_fifo_cap        |   in|    2|     ap_fifo|                            block_B_loader_16|       pointer|
|block_B_loader_16_full_n          |   in|    1|     ap_fifo|                            block_B_loader_16|       pointer|
|block_B_loader_16_write           |  out|    1|     ap_fifo|                            block_B_loader_16|       pointer|
|block_B_loader_27_din             |  out|   32|     ap_fifo|                            block_B_loader_27|       pointer|
|block_B_loader_27_num_data_valid  |   in|    2|     ap_fifo|                            block_B_loader_27|       pointer|
|block_B_loader_27_fifo_cap        |   in|    2|     ap_fifo|                            block_B_loader_27|       pointer|
|block_B_loader_27_full_n          |   in|    1|     ap_fifo|                            block_B_loader_27|       pointer|
|block_B_loader_27_write           |  out|    1|     ap_fifo|                            block_B_loader_27|       pointer|
|block_B_loader_38_din             |  out|   32|     ap_fifo|                            block_B_loader_38|       pointer|
|block_B_loader_38_num_data_valid  |   in|    2|     ap_fifo|                            block_B_loader_38|       pointer|
|block_B_loader_38_fifo_cap        |   in|    2|     ap_fifo|                            block_B_loader_38|       pointer|
|block_B_loader_38_full_n          |   in|    1|     ap_fifo|                            block_B_loader_38|       pointer|
|block_B_loader_38_write           |  out|    1|     ap_fifo|                            block_B_loader_38|       pointer|
|sub_ln119_i                       |   in|    6|     ap_none|                                  sub_ln119_i|        scalar|
|A_0_address0                      |  out|    6|   ap_memory|                                          A_0|         array|
|A_0_ce0                           |  out|    1|   ap_memory|                                          A_0|         array|
|A_0_q0                            |   in|   32|   ap_memory|                                          A_0|         array|
|A_1_address0                      |  out|    6|   ap_memory|                                          A_1|         array|
|A_1_ce0                           |  out|    1|   ap_memory|                                          A_1|         array|
|A_1_q0                            |   in|   32|   ap_memory|                                          A_1|         array|
|A_2_address0                      |  out|    6|   ap_memory|                                          A_2|         array|
|A_2_ce0                           |  out|    1|   ap_memory|                                          A_2|         array|
|A_2_q0                            |   in|   32|   ap_memory|                                          A_2|         array|
|A_3_address0                      |  out|    6|   ap_memory|                                          A_3|         array|
|A_3_ce0                           |  out|    1|   ap_memory|                                          A_3|         array|
|A_3_q0                            |   in|   32|   ap_memory|                                          A_3|         array|
|jj_cast                           |   in|    4|     ap_none|                                      jj_cast|        scalar|
|B_0_address0                      |  out|    8|   ap_memory|                                          B_0|         array|
|B_0_ce0                           |  out|    1|   ap_memory|                                          B_0|         array|
|B_0_q0                            |   in|   32|   ap_memory|                                          B_0|         array|
|B_1_address0                      |  out|    8|   ap_memory|                                          B_1|         array|
|B_1_ce0                           |  out|    1|   ap_memory|                                          B_1|         array|
|B_1_q0                            |   in|   32|   ap_memory|                                          B_1|         array|
|B_2_address0                      |  out|    8|   ap_memory|                                          B_2|         array|
|B_2_ce0                           |  out|    1|   ap_memory|                                          B_2|         array|
|B_2_q0                            |   in|   32|   ap_memory|                                          B_2|         array|
|B_3_address0                      |  out|    8|   ap_memory|                                          B_3|         array|
|B_3_ce0                           |  out|    1|   ap_memory|                                          B_3|         array|
|B_3_q0                            |   in|   32|   ap_memory|                                          B_3|         array|
+----------------------------------+-----+-----+------------+---------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.07>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 5 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_A_loader_01, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_A_loader_12, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_A_loader_23, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_A_loader_34, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_B_loader_05, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_B_loader_16, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_B_loader_27, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_B_loader_38, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%jj_cast_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %jj_cast"   --->   Operation 14 'read' 'jj_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sub_ln119_i_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %sub_ln119_i"   --->   Operation 15 'read' 'sub_ln119_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %k"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.cond21.i.i.i.i"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%k_29 = load i4 %k" [gemm_systolic_array.cpp:116]   --->   Operation 18 'load' 'k_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.30ns)   --->   "%icmp_ln116 = icmp_eq  i4 %k_29, i4 12" [gemm_systolic_array.cpp:116]   --->   Operation 19 'icmp' 'icmp_ln116' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12"   --->   Operation 20 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.73ns)   --->   "%add_ln116 = add i4 %k_29, i4 1" [gemm_systolic_array.cpp:116]   --->   Operation 21 'add' 'add_ln116' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln116 = br i1 %icmp_ln116, void %for.inc45.i.i.i.i, void %init_block_AB_proc27.exit.exitStub" [gemm_systolic_array.cpp:116]   --->   Operation 22 'br' 'br_ln116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln119 = zext i4 %k_29" [gemm_systolic_array.cpp:119]   --->   Operation 23 'zext' 'zext_ln119' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.82ns)   --->   "%add_ln119 = add i6 %sub_ln119_i_read, i6 %zext_ln119" [gemm_systolic_array.cpp:119]   --->   Operation 24 'add' 'add_ln119' <Predicate = (!icmp_ln116)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln119_1 = zext i6 %add_ln119" [gemm_systolic_array.cpp:119]   --->   Operation 25 'zext' 'zext_ln119_1' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%A_0_addr = getelementptr i32 %A_0, i64 0, i64 %zext_ln119_1" [gemm_systolic_array.cpp:119]   --->   Operation 26 'getelementptr' 'A_0_addr' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%A_1_addr = getelementptr i32 %A_1, i64 0, i64 %zext_ln119_1" [gemm_systolic_array.cpp:119]   --->   Operation 27 'getelementptr' 'A_1_addr' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%A_2_addr = getelementptr i32 %A_2, i64 0, i64 %zext_ln119_1" [gemm_systolic_array.cpp:119]   --->   Operation 28 'getelementptr' 'A_2_addr' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%A_3_addr = getelementptr i32 %A_3, i64 0, i64 %zext_ln119_1" [gemm_systolic_array.cpp:119]   --->   Operation 29 'getelementptr' 'A_3_addr' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_143_i = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %k_29, i4 %jj_cast_read" [gemm_systolic_array.cpp:122]   --->   Operation 30 'bitconcatenate' 'tmp_143_i' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln122 = zext i8 %tmp_143_i" [gemm_systolic_array.cpp:122]   --->   Operation 31 'zext' 'zext_ln122' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%B_0_addr = getelementptr i32 %B_0, i64 0, i64 %zext_ln122" [gemm_systolic_array.cpp:122]   --->   Operation 32 'getelementptr' 'B_0_addr' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%B_1_addr = getelementptr i32 %B_1, i64 0, i64 %zext_ln122" [gemm_systolic_array.cpp:122]   --->   Operation 33 'getelementptr' 'B_1_addr' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%B_2_addr = getelementptr i32 %B_2, i64 0, i64 %zext_ln122" [gemm_systolic_array.cpp:122]   --->   Operation 34 'getelementptr' 'B_2_addr' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%B_3_addr = getelementptr i32 %B_3, i64 0, i64 %zext_ln122" [gemm_systolic_array.cpp:122]   --->   Operation 35 'getelementptr' 'B_3_addr' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (3.25ns)   --->   "%A_0_load = load i6 %A_0_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 36 'load' 'A_0_load' <Predicate = (!icmp_ln116)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 37 [2/2] (3.25ns)   --->   "%A_1_load = load i6 %A_1_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 37 'load' 'A_1_load' <Predicate = (!icmp_ln116)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 38 [2/2] (3.25ns)   --->   "%A_2_load = load i6 %A_2_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 38 'load' 'A_2_load' <Predicate = (!icmp_ln116)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 39 [2/2] (3.25ns)   --->   "%A_3_load = load i6 %A_3_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 39 'load' 'A_3_load' <Predicate = (!icmp_ln116)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 40 [2/2] (3.25ns)   --->   "%B_0_load = load i8 %B_0_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 40 'load' 'B_0_load' <Predicate = (!icmp_ln116)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_1 : Operation 41 [2/2] (3.25ns)   --->   "%B_1_load = load i8 %B_1_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 41 'load' 'B_1_load' <Predicate = (!icmp_ln116)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_1 : Operation 42 [2/2] (3.25ns)   --->   "%B_2_load = load i8 %B_2_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 42 'load' 'B_2_load' <Predicate = (!icmp_ln116)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_1 : Operation 43 [2/2] (3.25ns)   --->   "%B_3_load = load i8 %B_3_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 43 'load' 'B_3_load' <Predicate = (!icmp_ln116)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln116 = store i4 %add_ln116, i4 %k" [gemm_systolic_array.cpp:116]   --->   Operation 44 'store' 'store_ln116' <Predicate = (!icmp_ln116)> <Delay = 1.58>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 72 'ret' 'ret_ln0' <Predicate = (icmp_ln116)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.88>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%specpipeline_ln117 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_20" [gemm_systolic_array.cpp:117]   --->   Operation 45 'specpipeline' 'specpipeline_ln117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%specloopname_ln118 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [gemm_systolic_array.cpp:118]   --->   Operation 46 'specloopname' 'specloopname_ln118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/2] (3.25ns)   --->   "%A_0_load = load i6 %A_0_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 47 'load' 'A_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%bitcast_ln174 = bitcast i32 %A_0_load" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 48 'bitcast' 'bitcast_ln174' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %block_A_loader_01, i32 %bitcast_ln174" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 49 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 50 [1/2] (3.25ns)   --->   "%A_1_load = load i6 %A_1_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 50 'load' 'A_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%bitcast_ln174_91 = bitcast i32 %A_1_load" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 51 'bitcast' 'bitcast_ln174_91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %block_A_loader_12, i32 %bitcast_ln174_91" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 52 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 53 [1/2] (3.25ns)   --->   "%A_2_load = load i6 %A_2_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 53 'load' 'A_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%bitcast_ln174_92 = bitcast i32 %A_2_load" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 54 'bitcast' 'bitcast_ln174_92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %block_A_loader_23, i32 %bitcast_ln174_92" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 55 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 56 [1/2] (3.25ns)   --->   "%A_3_load = load i6 %A_3_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 56 'load' 'A_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%bitcast_ln174_93 = bitcast i32 %A_3_load" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 57 'bitcast' 'bitcast_ln174_93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %block_A_loader_34, i32 %bitcast_ln174_93" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 58 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 59 [1/2] (3.25ns)   --->   "%B_0_load = load i8 %B_0_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 59 'load' 'B_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%bitcast_ln174_94 = bitcast i32 %B_0_load" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 60 'bitcast' 'bitcast_ln174_94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %block_B_loader_05, i32 %bitcast_ln174_94" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 61 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 62 [1/2] (3.25ns)   --->   "%B_1_load = load i8 %B_1_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 62 'load' 'B_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%bitcast_ln174_95 = bitcast i32 %B_1_load" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 63 'bitcast' 'bitcast_ln174_95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %block_B_loader_16, i32 %bitcast_ln174_95" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 64 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 65 [1/2] (3.25ns)   --->   "%B_2_load = load i8 %B_2_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 65 'load' 'B_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%bitcast_ln174_96 = bitcast i32 %B_2_load" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 66 'bitcast' 'bitcast_ln174_96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %block_B_loader_27, i32 %bitcast_ln174_96" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 67 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 68 [1/2] (3.25ns)   --->   "%B_3_load = load i8 %B_3_addr" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 68 'load' 'B_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%bitcast_ln174_97 = bitcast i32 %B_3_load" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 69 'bitcast' 'bitcast_ln174_97' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %block_B_loader_38, i32 %bitcast_ln174_97" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 70 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln116 = br void %for.cond21.i.i.i.i" [gemm_systolic_array.cpp:116]   --->   Operation 71 'br' 'br_ln116' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sub_ln119_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ jj_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ block_A_loader_01]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_A_loader_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_A_loader_23]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_A_loader_34]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_B_loader_05]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_B_loader_16]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_B_loader_27]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_B_loader_38]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k                  (alloca           ) [ 010]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
jj_cast_read       (read             ) [ 000]
sub_ln119_i_read   (read             ) [ 000]
store_ln0          (store            ) [ 000]
br_ln0             (br               ) [ 000]
k_29               (load             ) [ 000]
icmp_ln116         (icmp             ) [ 010]
empty              (speclooptripcount) [ 000]
add_ln116          (add              ) [ 000]
br_ln116           (br               ) [ 000]
zext_ln119         (zext             ) [ 000]
add_ln119          (add              ) [ 000]
zext_ln119_1       (zext             ) [ 000]
A_0_addr           (getelementptr    ) [ 011]
A_1_addr           (getelementptr    ) [ 011]
A_2_addr           (getelementptr    ) [ 011]
A_3_addr           (getelementptr    ) [ 011]
tmp_143_i          (bitconcatenate   ) [ 000]
zext_ln122         (zext             ) [ 000]
B_0_addr           (getelementptr    ) [ 011]
B_1_addr           (getelementptr    ) [ 011]
B_2_addr           (getelementptr    ) [ 011]
B_3_addr           (getelementptr    ) [ 011]
store_ln116        (store            ) [ 000]
specpipeline_ln117 (specpipeline     ) [ 000]
specloopname_ln118 (specloopname     ) [ 000]
A_0_load           (load             ) [ 000]
bitcast_ln174      (bitcast          ) [ 000]
write_ln174        (write            ) [ 000]
A_1_load           (load             ) [ 000]
bitcast_ln174_91   (bitcast          ) [ 000]
write_ln174        (write            ) [ 000]
A_2_load           (load             ) [ 000]
bitcast_ln174_92   (bitcast          ) [ 000]
write_ln174        (write            ) [ 000]
A_3_load           (load             ) [ 000]
bitcast_ln174_93   (bitcast          ) [ 000]
write_ln174        (write            ) [ 000]
B_0_load           (load             ) [ 000]
bitcast_ln174_94   (bitcast          ) [ 000]
write_ln174        (write            ) [ 000]
B_1_load           (load             ) [ 000]
bitcast_ln174_95   (bitcast          ) [ 000]
write_ln174        (write            ) [ 000]
B_2_load           (load             ) [ 000]
bitcast_ln174_96   (bitcast          ) [ 000]
write_ln174        (write            ) [ 000]
B_3_load           (load             ) [ 000]
bitcast_ln174_97   (bitcast          ) [ 000]
write_ln174        (write            ) [ 000]
br_ln116           (br               ) [ 000]
ret_ln0            (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sub_ln119_i">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub_ln119_i"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="A_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="A_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="A_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="jj_cast">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="jj_cast"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="B_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="B_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="B_2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="B_3">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="block_A_loader_01">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_A_loader_01"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="block_A_loader_12">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_A_loader_12"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="block_A_loader_23">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_A_loader_23"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="block_A_loader_34">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_A_loader_34"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="block_B_loader_05">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_B_loader_05"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="block_B_loader_16">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_B_loader_16"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="block_B_loader_27">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_B_loader_27"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="block_B_loader_38">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_B_loader_38"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="k_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="jj_cast_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="4" slack="0"/>
<pin id="80" dir="0" index="1" bw="4" slack="0"/>
<pin id="81" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="jj_cast_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="sub_ln119_i_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="6" slack="0"/>
<pin id="86" dir="0" index="1" bw="6" slack="0"/>
<pin id="87" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_ln119_i_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="write_ln174_write_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="0" index="2" bw="32" slack="0"/>
<pin id="94" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="write_ln174_write_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="0" slack="0"/>
<pin id="99" dir="0" index="1" bw="32" slack="0"/>
<pin id="100" dir="0" index="2" bw="32" slack="0"/>
<pin id="101" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="write_ln174_write_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="0" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="0" index="2" bw="32" slack="0"/>
<pin id="108" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="write_ln174_write_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="0" slack="0"/>
<pin id="113" dir="0" index="1" bw="32" slack="0"/>
<pin id="114" dir="0" index="2" bw="32" slack="0"/>
<pin id="115" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="write_ln174_write_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="0" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="0" index="2" bw="32" slack="0"/>
<pin id="122" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="write_ln174_write_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="0" slack="0"/>
<pin id="127" dir="0" index="1" bw="32" slack="0"/>
<pin id="128" dir="0" index="2" bw="32" slack="0"/>
<pin id="129" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="write_ln174_write_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="0" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="0" index="2" bw="32" slack="0"/>
<pin id="136" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="write_ln174_write_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="0" slack="0"/>
<pin id="141" dir="0" index="1" bw="32" slack="0"/>
<pin id="142" dir="0" index="2" bw="32" slack="0"/>
<pin id="143" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="A_0_addr_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="6" slack="0"/>
<pin id="150" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_0_addr/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="A_1_addr_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="6" slack="0"/>
<pin id="157" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_1_addr/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="A_2_addr_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="6" slack="0"/>
<pin id="164" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_2_addr/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="A_3_addr_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="6" slack="0"/>
<pin id="171" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_3_addr/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="B_0_addr_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="8" slack="0"/>
<pin id="178" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_0_addr/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="B_1_addr_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="8" slack="0"/>
<pin id="185" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_1_addr/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="B_2_addr_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="8" slack="0"/>
<pin id="192" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_2_addr/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="B_3_addr_gep_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="0" index="2" bw="8" slack="0"/>
<pin id="199" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_3_addr/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_access_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="6" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="205" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_0_load/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_access_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="6" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="211" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_1_load/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_access_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="6" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="217" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_2_load/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="grp_access_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="6" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="223" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_3_load/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_access_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="8" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="229" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_0_load/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_access_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="8" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="235" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_1_load/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="grp_access_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="8" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="241" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_2_load/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="grp_access_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="8" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="247" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_3_load/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="store_ln0_store_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="4" slack="0"/>
<pin id="253" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="k_29_load_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="4" slack="0"/>
<pin id="257" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_29/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="icmp_ln116_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="4" slack="0"/>
<pin id="260" dir="0" index="1" bw="4" slack="0"/>
<pin id="261" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln116/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="add_ln116_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="4" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="zext_ln119_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="4" slack="0"/>
<pin id="272" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln119/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="add_ln119_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="6" slack="0"/>
<pin id="276" dir="0" index="1" bw="4" slack="0"/>
<pin id="277" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln119/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="zext_ln119_1_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="6" slack="0"/>
<pin id="282" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln119_1/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="tmp_143_i_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="8" slack="0"/>
<pin id="290" dir="0" index="1" bw="4" slack="0"/>
<pin id="291" dir="0" index="2" bw="4" slack="0"/>
<pin id="292" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_143_i/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="zext_ln122_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="8" slack="0"/>
<pin id="298" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln122/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="store_ln116_store_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="4" slack="0"/>
<pin id="306" dir="0" index="1" bw="4" slack="0"/>
<pin id="307" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln116/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="bitcast_ln174_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="0"/>
<pin id="311" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln174/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="bitcast_ln174_91_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="0"/>
<pin id="316" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln174_91/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="bitcast_ln174_92_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="0"/>
<pin id="321" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln174_92/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="bitcast_ln174_93_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="0"/>
<pin id="326" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln174_93/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="bitcast_ln174_94_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="0"/>
<pin id="331" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln174_94/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="bitcast_ln174_95_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="0"/>
<pin id="336" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln174_95/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="bitcast_ln174_96_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="0"/>
<pin id="341" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln174_96/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="bitcast_ln174_97_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="0"/>
<pin id="346" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln174_97/2 "/>
</bind>
</comp>

<comp id="349" class="1005" name="k_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="4" slack="0"/>
<pin id="351" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="359" class="1005" name="A_0_addr_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="6" slack="1"/>
<pin id="361" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="A_0_addr "/>
</bind>
</comp>

<comp id="364" class="1005" name="A_1_addr_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="6" slack="1"/>
<pin id="366" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="A_1_addr "/>
</bind>
</comp>

<comp id="369" class="1005" name="A_2_addr_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="6" slack="1"/>
<pin id="371" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="A_2_addr "/>
</bind>
</comp>

<comp id="374" class="1005" name="A_3_addr_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="6" slack="1"/>
<pin id="376" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="A_3_addr "/>
</bind>
</comp>

<comp id="379" class="1005" name="B_0_addr_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="8" slack="1"/>
<pin id="381" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="B_0_addr "/>
</bind>
</comp>

<comp id="384" class="1005" name="B_1_addr_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="8" slack="1"/>
<pin id="386" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="B_1_addr "/>
</bind>
</comp>

<comp id="389" class="1005" name="B_2_addr_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="8" slack="1"/>
<pin id="391" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="B_2_addr "/>
</bind>
</comp>

<comp id="394" class="1005" name="B_3_addr_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="8" slack="1"/>
<pin id="396" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="B_3_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="36" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="82"><net_src comp="48" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="10" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="50" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="72" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="20" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="72" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="22" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="109"><net_src comp="72" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="24" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="72" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="26" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="72" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="28" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="72" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="30" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="137"><net_src comp="72" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="32" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="72" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="34" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="151"><net_src comp="2" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="62" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="4" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="62" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="165"><net_src comp="6" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="62" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="172"><net_src comp="8" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="62" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="179"><net_src comp="12" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="62" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="186"><net_src comp="14" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="62" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="193"><net_src comp="16" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="62" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="200"><net_src comp="18" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="62" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="207"><net_src comp="146" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="213"><net_src comp="153" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="219"><net_src comp="160" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="225"><net_src comp="167" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="231"><net_src comp="174" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="237"><net_src comp="181" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="243"><net_src comp="188" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="249"><net_src comp="195" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="254"><net_src comp="52" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="262"><net_src comp="255" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="54" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="255" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="60" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="273"><net_src comp="255" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="278"><net_src comp="84" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="270" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="283"><net_src comp="274" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="285"><net_src comp="280" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="286"><net_src comp="280" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="287"><net_src comp="280" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="293"><net_src comp="64" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="255" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="295"><net_src comp="78" pin="2"/><net_sink comp="288" pin=2"/></net>

<net id="299"><net_src comp="288" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="301"><net_src comp="296" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="302"><net_src comp="296" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="303"><net_src comp="296" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="308"><net_src comp="264" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="312"><net_src comp="202" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="317"><net_src comp="208" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="322"><net_src comp="214" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="327"><net_src comp="220" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="332"><net_src comp="226" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="337"><net_src comp="232" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="342"><net_src comp="238" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="347"><net_src comp="244" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="352"><net_src comp="74" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="354"><net_src comp="349" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="355"><net_src comp="349" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="362"><net_src comp="146" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="367"><net_src comp="153" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="372"><net_src comp="160" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="377"><net_src comp="167" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="382"><net_src comp="174" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="387"><net_src comp="181" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="392"><net_src comp="188" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="397"><net_src comp="195" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="244" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A_0 | {}
	Port: A_1 | {}
	Port: A_2 | {}
	Port: A_3 | {}
	Port: B_0 | {}
	Port: B_1 | {}
	Port: B_2 | {}
	Port: B_3 | {}
	Port: block_A_loader_01 | {2 }
	Port: block_A_loader_12 | {2 }
	Port: block_A_loader_23 | {2 }
	Port: block_A_loader_34 | {2 }
	Port: block_B_loader_05 | {2 }
	Port: block_B_loader_16 | {2 }
	Port: block_B_loader_27 | {2 }
	Port: block_B_loader_38 | {2 }
 - Input state : 
	Port: init_block_AB_proc27_Pipeline_init_block_AB : sub_ln119_i | {1 }
	Port: init_block_AB_proc27_Pipeline_init_block_AB : A_0 | {1 2 }
	Port: init_block_AB_proc27_Pipeline_init_block_AB : A_1 | {1 2 }
	Port: init_block_AB_proc27_Pipeline_init_block_AB : A_2 | {1 2 }
	Port: init_block_AB_proc27_Pipeline_init_block_AB : A_3 | {1 2 }
	Port: init_block_AB_proc27_Pipeline_init_block_AB : jj_cast | {1 }
	Port: init_block_AB_proc27_Pipeline_init_block_AB : B_0 | {1 2 }
	Port: init_block_AB_proc27_Pipeline_init_block_AB : B_1 | {1 2 }
	Port: init_block_AB_proc27_Pipeline_init_block_AB : B_2 | {1 2 }
	Port: init_block_AB_proc27_Pipeline_init_block_AB : B_3 | {1 2 }
	Port: init_block_AB_proc27_Pipeline_init_block_AB : block_A_loader_01 | {}
	Port: init_block_AB_proc27_Pipeline_init_block_AB : block_A_loader_12 | {}
	Port: init_block_AB_proc27_Pipeline_init_block_AB : block_A_loader_23 | {}
	Port: init_block_AB_proc27_Pipeline_init_block_AB : block_A_loader_34 | {}
	Port: init_block_AB_proc27_Pipeline_init_block_AB : block_B_loader_05 | {}
	Port: init_block_AB_proc27_Pipeline_init_block_AB : block_B_loader_16 | {}
	Port: init_block_AB_proc27_Pipeline_init_block_AB : block_B_loader_27 | {}
	Port: init_block_AB_proc27_Pipeline_init_block_AB : block_B_loader_38 | {}
  - Chain level:
	State 1
		store_ln0 : 1
		k_29 : 1
		icmp_ln116 : 2
		add_ln116 : 2
		br_ln116 : 3
		zext_ln119 : 2
		add_ln119 : 3
		zext_ln119_1 : 4
		A_0_addr : 5
		A_1_addr : 5
		A_2_addr : 5
		A_3_addr : 5
		tmp_143_i : 2
		zext_ln122 : 3
		B_0_addr : 4
		B_1_addr : 4
		B_2_addr : 4
		B_3_addr : 4
		A_0_load : 6
		A_1_load : 6
		A_2_load : 6
		A_3_load : 6
		B_0_load : 5
		B_1_load : 5
		B_2_load : 5
		B_3_load : 5
		store_ln116 : 3
	State 2
		bitcast_ln174 : 1
		write_ln174 : 2
		bitcast_ln174_91 : 1
		write_ln174 : 2
		bitcast_ln174_92 : 1
		write_ln174 : 2
		bitcast_ln174_93 : 1
		write_ln174 : 2
		bitcast_ln174_94 : 1
		write_ln174 : 2
		bitcast_ln174_95 : 1
		write_ln174 : 2
		bitcast_ln174_96 : 1
		write_ln174 : 2
		bitcast_ln174_97 : 1
		write_ln174 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|    add   |       add_ln116_fu_264      |    0    |    13   |
|          |       add_ln119_fu_274      |    0    |    14   |
|----------|-----------------------------|---------|---------|
|   icmp   |      icmp_ln116_fu_258      |    0    |    9    |
|----------|-----------------------------|---------|---------|
|   read   |   jj_cast_read_read_fu_78   |    0    |    0    |
|          | sub_ln119_i_read_read_fu_84 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |   write_ln174_write_fu_90   |    0    |    0    |
|          |   write_ln174_write_fu_97   |    0    |    0    |
|          |   write_ln174_write_fu_104  |    0    |    0    |
|   write  |   write_ln174_write_fu_111  |    0    |    0    |
|          |   write_ln174_write_fu_118  |    0    |    0    |
|          |   write_ln174_write_fu_125  |    0    |    0    |
|          |   write_ln174_write_fu_132  |    0    |    0    |
|          |   write_ln174_write_fu_139  |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |      zext_ln119_fu_270      |    0    |    0    |
|   zext   |     zext_ln119_1_fu_280     |    0    |    0    |
|          |      zext_ln122_fu_296      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|bitconcatenate|       tmp_143_i_fu_288      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |    36   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|A_0_addr_reg_359|    6   |
|A_1_addr_reg_364|    6   |
|A_2_addr_reg_369|    6   |
|A_3_addr_reg_374|    6   |
|B_0_addr_reg_379|    8   |
|B_1_addr_reg_384|    8   |
|B_2_addr_reg_389|    8   |
|B_3_addr_reg_394|    8   |
|    k_reg_349   |    4   |
+----------------+--------+
|      Total     |   60   |
+----------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_202 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_208 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_214 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_220 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_226 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_232 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_238 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_244 |  p0  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   112  ||  12.704 ||    72   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   36   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   12   |    -   |   72   |
|  Register |    -   |   60   |    -   |
+-----------+--------+--------+--------+
|   Total   |   12   |   60   |   108  |
+-----------+--------+--------+--------+
