rc file Version 1.0

[Design]
COMPILE_PATH=/home/Ethanchen/verilog/fpga_1121/VCS_HW_231120_171955
VCS_HOME=/usr/cad/synopsys/vcs/2022.06
VERDI_HOME=/usr/cad/synopsys/verdi/2022.06/
SystemC=FALSE
UUM=FALSE
KDB=FALSE
USE_NOVAS_HOME=FALSE
COSIM=FALSE
TOP=HW_test 
OPTION=-ssv -ssy 
ELAB_OPTION=-ssv -ssy 
OTHER_OPTION=-xprop 

[Value]
WREALX=ffff534e50535f58
WREALZ=ffff534e50535f5a
