#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat May 15 11:53:49 2021
# Process ID: 7824
# Current directory: D:/assignment/computerOrganization_LabWork/ex_1/project_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1212 D:\assignment\computerOrganization_LabWork\ex_1\project_2\project_2.xpr
# Log file: D:/assignment/computerOrganization_LabWork/ex_1/project_2/vivado.log
# Journal file: D:/assignment/computerOrganization_LabWork/ex_1/project_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/assignment/computerOrganization_LabWork/ex_1/project_2/project_2.xpr
INFO: [Project 1-313] Project file moved from 'D:/project_2' since last save.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'project_2.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 691.332 ; gain = 79.496
update_compile_order -fileset sources_1
reset_run impl_1
launch_runs impl_1 -jobs 4
[Sat May 15 11:57:26 2021] Launched impl_1...
Run output will be captured here: D:/assignment/computerOrganization_LabWork/ex_1/project_2/project_2.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 989.758 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 47 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 1660.496 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 1660.496 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1660.496 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1788.301 ; gain = 1057.230
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tfgg484-1
Top: app
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1806.441 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'app' [D:/assignment/computerOrganization_LabWork/ex_1/project_2/project_2.srcs/sources_1/new/app.v:23]
INFO: [Synth 8-6157] synthesizing module 'divider' [D:/assignment/computerOrganization_LabWork/ex_1/project_2/project_2.srcs/sources_1/new/divider.v:45]
INFO: [Synth 8-6155] done synthesizing module 'divider' (1#1) [D:/assignment/computerOrganization_LabWork/ex_1/project_2/project_2.srcs/sources_1/new/divider.v:45]
INFO: [Synth 8-6157] synthesizing module 'top' [D:/assignment/computerOrganization_LabWork/ex_1/project_2/project_2.srcs/sources_1/new/top.v:1]
INFO: [Synth 8-6157] synthesizing module 'div_rr' [D:/assignment/computerOrganization_LabWork/ex_1/project_2/project_2.srcs/sources_1/new/div_rr.v:1]
INFO: [Synth 8-6155] done synthesizing module 'div_rr' (2#1) [D:/assignment/computerOrganization_LabWork/ex_1/project_2/project_2.srcs/sources_1/new/div_rr.v:1]
INFO: [Synth 8-6157] synthesizing module 'div_as' [D:/assignment/computerOrganization_LabWork/ex_1/project_2/project_2.srcs/sources_1/new/div_as.v:1]
INFO: [Synth 8-6155] done synthesizing module 'div_as' (3#1) [D:/assignment/computerOrganization_LabWork/ex_1/project_2/project_2.srcs/sources_1/new/div_as.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top' (4#1) [D:/assignment/computerOrganization_LabWork/ex_1/project_2/project_2.srcs/sources_1/new/top.v:1]
INFO: [Synth 8-6157] synthesizing module 'display' [D:/assignment/computerOrganization_LabWork/ex_1/project_2/project_2.srcs/sources_1/new/display.v:1]
INFO: [Synth 8-226] default block is never used [D:/assignment/computerOrganization_LabWork/ex_1/project_2/project_2.srcs/sources_1/new/display.v:87]
INFO: [Synth 8-6155] done synthesizing module 'display' (5#1) [D:/assignment/computerOrganization_LabWork/ex_1/project_2/project_2.srcs/sources_1/new/display.v:1]
INFO: [Synth 8-6155] done synthesizing module 'app' (6#1) [D:/assignment/computerOrganization_LabWork/ex_1/project_2/project_2.srcs/sources_1/new/app.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1806.441 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1806.441 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1806.441 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1806.441 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/assignment/computerOrganization_LabWork/ex_1/project_2/project_2.srcs/constrs_1/new/pin.xdc]
Finished Parsing XDC File [D:/assignment/computerOrganization_LabWork/ex_1/project_2/project_2.srcs/constrs_1/new/pin.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1899.199 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1899.199 ; gain = 92.758
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1899.199 ; gain = 92.758
exit
INFO: [Common 17-206] Exiting Vivado at Sat May 15 14:46:43 2021...
