# Logic-Digital-System-Design
A downcounter implemented in Verilog. The user can test it by downloading the open source Digital project from the following repository https://github.com/hneemann/Digital
