#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_00000000028a6170 .scope module, "test" "test" 2 2;
 .timescale 0 0;
L_0000000002903610 .functor NOT 1, v00000000028fe1c0_0, C4<0>, C4<0>, C4<0>;
L_0000000002903d10 .functor NOT 1, v00000000029018a0_0, C4<0>, C4<0>, C4<0>;
L_0000000002903fb0 .functor NOT 1, v00000000029020c0_0, C4<0>, C4<0>, C4<0>;
L_00000000029038b0 .functor AND 1, v00000000029018a0_0, v00000000029020c0_0, C4<1>, C4<1>;
L_0000000002903ae0 .functor AND 1, L_0000000002903d10, v00000000029020c0_0, C4<1>, C4<1>;
L_0000000002903e60 .functor AND 1, v00000000029018a0_0, L_0000000002903fb0, C4<1>, C4<1>;
L_0000000002903760 .functor AND 1, L_0000000002903d10, L_0000000002903fb0, C4<1>, C4<1>;
v0000000002901080_0 .net *"_s3", 7 0, L_0000000002900ea0;  1 drivers
v0000000002901a80_0 .net "addr_REG", 6 0, L_0000000002900e00;  1 drivers
v00000000029019e0_0 .net "aluResults", 0 0, L_0000000002903e60;  1 drivers
v0000000002900d60_0 .net "alu_A", 7 0, v0000000002900860_0;  1 drivers
v0000000002901f80_0 .net "alu_B", 7 0, L_0000000002903840;  1 drivers
v0000000002902160_0 .net "alu_C", 7 0, v00000000028fee40_0;  1 drivers
v0000000002900b80_0 .net "alu_Control", 3 0, v00000000028fef80_0;  1 drivers
v0000000002901d00_0 .net "bus", 7 0, v00000000028fea80_0;  1 drivers
v00000000029018a0_0 .var "clk", 0 0;
v0000000002901620_0 .net "clk2", 0 0, v00000000029020c0_0;  1 drivers
v0000000002901b20_0 .net "clk2_n", 0 0, L_0000000002903fb0;  1 drivers
v0000000002902020_0 .net "clk3", 0 0, v0000000002901580_0;  1 drivers
v0000000002900680_0 .net "clk_n", 0 0, L_0000000002903d10;  1 drivers
v0000000002901bc0_0 .net "codigo", 1 0, L_0000000002901e40;  1 drivers
v0000000002901ee0_0 .net "count_PC", 12 0, v00000000028fff20_0;  1 drivers
v0000000002900c20_0 .net "dataFetch", 0 0, L_0000000002903ae0;  1 drivers
v0000000002900cc0_0 .net "enableRAM", 0 0, v00000000028ff0c0_0;  1 drivers
v0000000002902200_0 .net "enable_REG", 0 0, v00000000028fe1c0_0;  1 drivers
v00000000029009a0_0 .net "enable_W", 0 0, L_0000000002903610;  1 drivers
v0000000002902340_0 .net "instFetch", 0 0, L_00000000029038b0;  1 drivers
v00000000029022a0_0 .net "instruction", 13 0, v00000000028fe9e0_0;  1 drivers
v00000000029007c0_0 .net "literal", 7 0, L_0000000002900f40;  1 drivers
v0000000002900fe0_0 .var "reset", 0 0;
v0000000002901760_0 .net "saveFiles", 0 0, L_0000000002903760;  1 drivers
v0000000002901c60_0 .net "sel", 0 0, v00000000028ff480_0;  1 drivers
L_00000000041f0088 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000000002901da0_0 .net "vdd", 0 0, L_00000000041f0088;  1 drivers
L_0000000002900ea0 .part v00000000028fe9e0_0, 0, 8;
L_0000000002900e00 .part L_0000000002900ea0, 0, 7;
L_0000000002901e40 .part v00000000028fe9e0_0, 12, 2;
L_0000000002900f40 .part v00000000028fe9e0_0, 0, 8;
S_00000000028328a0 .scope module, "ALU1" "ALU" 2 26, 3 75 0, S_00000000028a6170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 4 "control"
    .port_info 2 /INPUT 8 "A"
    .port_info 3 /INPUT 8 "B"
    .port_info 4 /OUTPUT 8 "out"
    .port_info 5 /INPUT 2 "codigo"
L_000000000287f810 .functor BUFZ 1, L_00000000029004a0, C4<0>, C4<0>, C4<0>;
L_0000000002904090 .functor BUFZ 1, L_0000000002900720, C4<0>, C4<0>, C4<0>;
v0000000002899ef0_0 .net "A", 7 0, v0000000002900860_0;  alias, 1 drivers
v00000000028fe940_0 .net "B", 7 0, v00000000028fee40_0;  alias, 1 drivers
v00000000028ffe80_0 .net "RLF", 0 0, L_00000000029004a0;  1 drivers
v00000000028fe580_0 .net "RRF", 0 0, L_0000000002900720;  1 drivers
v00000000028ff3e0_0 .net *"_s11", 0 0, L_000000000287f810;  1 drivers
v00000000028ff700_0 .net *"_s16", 6 0, L_0000000002901120;  1 drivers
L_00000000041f0118 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000028ff980_0 .net *"_s18", 0 0, L_00000000041f0118;  1 drivers
v00000000028fe4e0_0 .net *"_s23", 0 0, L_0000000002904090;  1 drivers
v00000000028ff340_0 .net *"_s25", 3 0, L_00000000029013a0;  1 drivers
v00000000028ff7a0_0 .net *"_s26", 3 0, L_00000000029014e0;  1 drivers
v00000000028fe6c0_0 .net *"_s29", 3 0, L_00000000029016c0;  1 drivers
v00000000028fe260_0 .net *"_s30", 3 0, L_00000000029047f0;  1 drivers
v00000000028fe3a0_0 .net *"_s4", 6 0, L_00000000029005e0;  1 drivers
L_00000000041f00d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000028fe620_0 .net *"_s6", 0 0, L_00000000041f00d0;  1 drivers
v00000000028fe760_0 .net "clk", 0 0, L_0000000002903e60;  alias, 1 drivers
v00000000028fe120_0 .net "codigo", 1 0, L_0000000002901e40;  alias, 1 drivers
v00000000028fe440_0 .net "control", 3 0, v00000000028fef80_0;  alias, 1 drivers
v00000000028fea80_0 .var "out", 7 0;
v00000000028ffb60_0 .net "result", 7 0, L_0000000002904930;  1 drivers
RS_00000000028a6958 .resolv tri, L_0000000002901440, L_0000000002901300;
v00000000028feee0_0 .net8 "result1", 7 0, RS_00000000028a6958;  2 drivers
RS_00000000028a6988 .resolv tri, L_00000000029011c0, L_0000000002901260;
v00000000028ffa20_0 .net8 "result2", 7 0, RS_00000000028a6988;  2 drivers
E_00000000028a0640 .event posedge, v00000000028fe760_0;
L_00000000029004a0 .part v00000000028fee40_0, 7, 1;
L_00000000029005e0 .part v00000000028fee40_0, 0, 7;
L_0000000002901440 .concat [ 1 7 0 0], L_00000000041f00d0, L_00000000029005e0;
L_0000000002901300 .part/pv L_000000000287f810, 0, 1, 8;
L_0000000002900720 .part v00000000028fee40_0, 0, 1;
L_0000000002901120 .part v00000000028fee40_0, 1, 7;
L_00000000029011c0 .concat [ 7 1 0 0], L_0000000002901120, L_00000000041f0118;
L_0000000002901260 .part/pv L_0000000002904090, 7, 1, 8;
L_00000000029013a0 .part v00000000028fee40_0, 0, 4;
L_00000000029014e0 .concat [ 4 0 0 0], L_00000000029013a0;
L_00000000029016c0 .part v00000000028fee40_0, 4, 4;
L_00000000029047f0 .concat [ 4 0 0 0], L_00000000029016c0;
L_0000000002904930 .concat [ 4 4 0 0], L_00000000029047f0, L_00000000029014e0;
S_000000000287efd0 .scope module, "F_REG" "generalReg" 2 28, 3 49 0, S_00000000028a6170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /INPUT 7 "address"
    .port_info 3 /INPUT 8 "in"
    .port_info 4 /OUTPUT 8 "out"
L_0000000002903840 .functor BUFZ 8, L_00000000029051f0, C4<00000000>, C4<00000000>, C4<00000000>;
v00000000028ffac0_0 .net *"_s0", 7 0, L_00000000029051f0;  1 drivers
v00000000028fe800_0 .net *"_s2", 8 0, L_00000000029056f0;  1 drivers
L_00000000041f0160 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000028feb20_0 .net *"_s5", 1 0, L_00000000041f0160;  1 drivers
v00000000028ff8e0_0 .net "address", 6 0, L_0000000002900e00;  alias, 1 drivers
v00000000028fe8a0_0 .net "clk", 0 0, L_0000000002903760;  alias, 1 drivers
v00000000028ff020_0 .net "enable", 0 0, v00000000028fe1c0_0;  alias, 1 drivers
v00000000028febc0_0 .var/i "i", 31 0;
v00000000028ffc00_0 .net "in", 7 0, v00000000028fea80_0;  alias, 1 drivers
v00000000028feda0 .array "memory", 128 0, 7 0;
v00000000028ffde0_0 .net "out", 7 0, L_0000000002903840;  alias, 1 drivers
E_000000000289f280 .event posedge, v00000000028fe8a0_0;
L_00000000029051f0 .array/port v00000000028feda0, L_00000000029056f0;
L_00000000029056f0 .concat [ 7 2 0 0], L_0000000002900e00, L_00000000041f0160;
S_000000000287f150 .scope module, "Instruction" "Inst_Memory" 2 24, 3 18 0, S_00000000028a6170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /INPUT 13 "address"
    .port_info 3 /OUTPUT 14 "out"
v00000000028ff200_0 .net "address", 12 0, v00000000028fff20_0;  alias, 1 drivers
v00000000028ffd40_0 .net "clk", 0 0, L_00000000029038b0;  alias, 1 drivers
v00000000028ff5c0_0 .net "enable", 0 0, L_00000000041f0088;  alias, 1 drivers
v00000000028ff520 .array "memory", 8194 0, 13 0;
v00000000028fe9e0_0 .var "out", 13 0;
E_00000000028a0940 .event posedge, v00000000028ffd40_0;
S_0000000002871bc0 .scope module, "MUX1" "MUX" 2 29, 3 181 0, S_00000000028a6170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
    .port_info 3 /OUTPUT 8 "C"
v00000000028fec60_0 .net "A", 7 0, L_0000000002903840;  alias, 1 drivers
v00000000028fed00_0 .net "B", 7 0, L_0000000002900f40;  alias, 1 drivers
v00000000028fee40_0 .var "C", 7 0;
v00000000028ff160_0 .net "sel", 0 0, v00000000028ff480_0;  alias, 1 drivers
E_00000000028a0b40 .event edge, v00000000028fed00_0, v00000000028ffde0_0;
S_0000000002871d40 .scope module, "Master" "Decoder" 2 25, 3 155 0, S_00000000028a6170;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "codigo"
    .port_info 1 /INPUT 14 "instruction"
    .port_info 2 /OUTPUT 4 "alu_Control"
    .port_info 3 /OUTPUT 1 "enable_REG"
    .port_info 4 /OUTPUT 1 "enable_W"
    .port_info 5 /OUTPUT 1 "enableRAM"
    .port_info 6 /OUTPUT 1 "sel"
v00000000028fef80_0 .var "alu_Control", 3 0;
v00000000028ff840_0 .net "codigo", 1 0, L_0000000002901e40;  alias, 1 drivers
v00000000028ff0c0_0 .var "enableRAM", 0 0;
v00000000028fe1c0_0 .var "enable_REG", 0 0;
v00000000028ff2a0_0 .net "enable_W", 0 0, L_0000000002903610;  alias, 1 drivers
v00000000028ffca0_0 .net "instruction", 13 0, v00000000028fe9e0_0;  alias, 1 drivers
v00000000028ff480_0 .var "sel", 0 0;
E_00000000028a0700 .event edge, v00000000028fe9e0_0;
S_0000000002886dc0 .scope module, "PC" "Counter" 2 23, 3 1 0, S_00000000028a6170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 13 "out"
v00000000028ff660_0 .net "clk", 0 0, L_0000000002903fb0;  alias, 1 drivers
v00000000028fff20_0 .var "out", 12 0;
v00000000028fe080_0 .net "reset", 0 0, v0000000002900fe0_0;  1 drivers
E_00000000028a0680 .event posedge, v00000000028ff660_0;
S_0000000002886f40 .scope module, "W_REG" "register" 2 27, 3 36 0, S_00000000028a6170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /INPUT 8 "in"
    .port_info 3 /OUTPUT 8 "out"
v00000000028fe300_0 .net "clk", 0 0, L_0000000002903760;  alias, 1 drivers
v0000000002900ae0_0 .net "enable", 0 0, L_0000000002903610;  alias, 1 drivers
v0000000002900a40_0 .net "in", 7 0, v00000000028fea80_0;  alias, 1 drivers
v0000000002900860_0 .var "out", 7 0;
S_000000000286d180 .scope module, "clock2" "half_Freq" 2 36, 3 134 0, S_00000000028a6170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /OUTPUT 1 "out_clk"
v0000000002900900_0 .net "clk", 0 0, v00000000029018a0_0;  1 drivers
v00000000029020c0_0 .var "out_clk", 0 0;
v0000000002901800_0 .net "rst", 0 0, v0000000002900fe0_0;  alias, 1 drivers
E_00000000028a0380 .event posedge, v0000000002900900_0;
S_000000000286d300 .scope module, "clock3" "half_Freq" 2 37, 3 134 0, S_00000000028a6170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /OUTPUT 1 "out_clk"
v0000000002901940_0 .net "clk", 0 0, v00000000029020c0_0;  alias, 1 drivers
v0000000002901580_0 .var "out_clk", 0 0;
v0000000002900540_0 .net "rst", 0 0, v0000000002900fe0_0;  alias, 1 drivers
E_00000000028a0e40 .event posedge, v00000000029020c0_0;
    .scope S_0000000002886dc0;
T_0 ;
    %wait E_00000000028a0680;
    %load/vec4 v00000000028fe080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v00000000028fff20_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000000028fff20_0;
    %addi 1, 0, 13;
    %assign/vec4 v00000000028fff20_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000002886dc0;
T_1 ;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v00000000028fff20_0, 0;
    %end;
    .thread T_1;
    .scope S_000000000287f150;
T_2 ;
    %wait E_00000000028a0940;
    %load/vec4 v00000000028ff5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v00000000028ff200_0;
    %pad/u 15;
    %ix/vec4 4;
    %load/vec4a v00000000028ff520, 4;
    %assign/vec4 v00000000028fe9e0_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000000000287f150;
T_3 ;
    %vpi_call/w 3 32 "$readmemh", "memory.list", v00000000028ff520 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0000000002871d40;
T_4 ;
    %wait E_00000000028a0700;
    %load/vec4 v00000000028ff840_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v00000000028ffca0_0;
    %parti/s 4, 8, 5;
    %assign/vec4 v00000000028fef80_0, 0;
    %load/vec4 v00000000028ffca0_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v00000000028fe1c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000028ff0c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000028ff480_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000000028ff840_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000028ff0c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000028ff480_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000000028328a0;
T_5 ;
    %wait E_00000000028a0640;
    %load/vec4 v00000000028fe120_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v00000000028fe440_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_5.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_5.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_5.17, 6;
    %jmp T_5.18;
T_5.2 ;
    %load/vec4 v0000000002899ef0_0;
    %assign/vec4 v00000000028fea80_0, 0;
    %jmp T_5.18;
T_5.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000028fea80_0, 0;
    %jmp T_5.18;
T_5.4 ;
    %load/vec4 v00000000028fe940_0;
    %load/vec4 v0000000002899ef0_0;
    %sub;
    %assign/vec4 v00000000028fea80_0, 0;
    %jmp T_5.18;
T_5.5 ;
    %load/vec4 v00000000028fe940_0;
    %subi 1, 0, 8;
    %assign/vec4 v00000000028fea80_0, 0;
    %jmp T_5.18;
T_5.6 ;
    %load/vec4 v0000000002899ef0_0;
    %load/vec4 v00000000028fe940_0;
    %or;
    %assign/vec4 v00000000028fea80_0, 0;
    %jmp T_5.18;
T_5.7 ;
    %load/vec4 v0000000002899ef0_0;
    %load/vec4 v00000000028fe940_0;
    %and;
    %assign/vec4 v00000000028fea80_0, 0;
    %jmp T_5.18;
T_5.8 ;
    %load/vec4 v0000000002899ef0_0;
    %load/vec4 v00000000028fe940_0;
    %xor;
    %assign/vec4 v00000000028fea80_0, 0;
    %jmp T_5.18;
T_5.9 ;
    %load/vec4 v0000000002899ef0_0;
    %load/vec4 v00000000028fe940_0;
    %add;
    %assign/vec4 v00000000028fea80_0, 0;
    %jmp T_5.18;
T_5.10 ;
    %load/vec4 v00000000028fe940_0;
    %assign/vec4 v00000000028fea80_0, 0;
    %jmp T_5.18;
T_5.11 ;
    %load/vec4 v00000000028fe940_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %assign/vec4 v00000000028fea80_0, 0;
    %jmp T_5.18;
T_5.12 ;
    %load/vec4 v00000000028fe940_0;
    %addi 1, 0, 8;
    %assign/vec4 v00000000028fea80_0, 0;
    %jmp T_5.18;
T_5.13 ;
    %load/vec4 v00000000028fe940_0;
    %subi 1, 0, 8;
    %assign/vec4 v00000000028fea80_0, 0;
    %jmp T_5.18;
T_5.14 ;
    %load/vec4 v00000000028feee0_0;
    %assign/vec4 v00000000028fea80_0, 0;
    %jmp T_5.18;
T_5.15 ;
    %load/vec4 v00000000028ffa20_0;
    %assign/vec4 v00000000028fea80_0, 0;
    %jmp T_5.18;
T_5.16 ;
    %load/vec4 v00000000028ffb60_0;
    %assign/vec4 v00000000028fea80_0, 0;
    %jmp T_5.18;
T_5.17 ;
    %load/vec4 v00000000028fe940_0;
    %addi 1, 0, 8;
    %assign/vec4 v00000000028fea80_0, 0;
    %jmp T_5.18;
T_5.18 ;
    %pop/vec4 1;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000000028fe120_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_5.19, 4;
    %load/vec4 v00000000028fe440_0;
    %dup/vec4;
    %pushi/vec4 15, 1, 4;
    %cmp/x;
    %jmp/1 T_5.21, 4;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/x;
    %jmp/1 T_5.22, 4;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/x;
    %jmp/1 T_5.23, 4;
    %dup/vec4;
    %pushi/vec4 3, 3, 4;
    %cmp/x;
    %jmp/1 T_5.24, 4;
    %dup/vec4;
    %pushi/vec4 7, 3, 4;
    %cmp/x;
    %jmp/1 T_5.25, 4;
    %dup/vec4;
    %pushi/vec4 13, 1, 4;
    %cmp/x;
    %jmp/1 T_5.26, 4;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/x;
    %jmp/1 T_5.27, 4;
    %jmp T_5.28;
T_5.21 ;
    %load/vec4 v0000000002899ef0_0;
    %load/vec4 v00000000028fe940_0;
    %add;
    %assign/vec4 v00000000028fea80_0, 0;
    %jmp T_5.28;
T_5.22 ;
    %load/vec4 v0000000002899ef0_0;
    %load/vec4 v00000000028fe940_0;
    %and;
    %assign/vec4 v00000000028fea80_0, 0;
    %jmp T_5.28;
T_5.23 ;
    %load/vec4 v0000000002899ef0_0;
    %load/vec4 v00000000028fe940_0;
    %or;
    %assign/vec4 v00000000028fea80_0, 0;
    %jmp T_5.28;
T_5.24 ;
    %load/vec4 v00000000028fe940_0;
    %assign/vec4 v00000000028fea80_0, 0;
    %jmp T_5.28;
T_5.25 ;
    %load/vec4 v00000000028fe940_0;
    %assign/vec4 v00000000028fea80_0, 0;
    %jmp T_5.28;
T_5.26 ;
    %load/vec4 v00000000028fe940_0;
    %load/vec4 v0000000002899ef0_0;
    %sub;
    %assign/vec4 v00000000028fea80_0, 0;
    %jmp T_5.28;
T_5.27 ;
    %load/vec4 v0000000002899ef0_0;
    %load/vec4 v00000000028fe940_0;
    %xor;
    %assign/vec4 v00000000028fea80_0, 0;
    %jmp T_5.28;
T_5.28 ;
    %pop/vec4 1;
T_5.19 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000000002886f40;
T_6 ;
    %wait E_000000000289f280;
    %load/vec4 v0000000002900ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0000000002900a40_0;
    %assign/vec4 v0000000002900860_0, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000000000287efd0;
T_7 ;
    %wait E_000000000289f280;
    %load/vec4 v00000000028ff020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000000028ffc00_0;
    %load/vec4 v00000000028ff8e0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028feda0, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000000000287efd0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000028febc0_0, 0, 32;
T_8.0 ;
    %load/vec4 v00000000028febc0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_8.1, 5;
    %load/vec4 v00000000028febc0_0;
    %pad/s 8;
    %ix/getv/s 4, v00000000028febc0_0;
    %store/vec4a v00000000028feda0, 4, 0;
    %load/vec4 v00000000028febc0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000028febc0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0000000002871bc0;
T_9 ;
    %wait E_00000000028a0b40;
    %load/vec4 v00000000028ff160_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %jmp T_9.2;
T_9.0 ;
    %load/vec4 v00000000028fec60_0;
    %assign/vec4 v00000000028fee40_0, 0;
    %jmp T_9.2;
T_9.1 ;
    %load/vec4 v00000000028fed00_0;
    %assign/vec4 v00000000028fee40_0, 0;
    %jmp T_9.2;
T_9.2 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000000000286d180;
T_10 ;
    %wait E_00000000028a0380;
    %load/vec4 v0000000002901800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000029020c0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000000029020c0_0;
    %inv;
    %assign/vec4 v00000000029020c0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000000000286d180;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000029020c0_0, 0;
    %end;
    .thread T_11;
    .scope S_000000000286d300;
T_12 ;
    %wait E_00000000028a0e40;
    %load/vec4 v0000000002900540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002901580_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000000002901580_0;
    %inv;
    %assign/vec4 v0000000002901580_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000000000286d300;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002901580_0, 0;
    %end;
    .thread T_13;
    .scope S_00000000028a6170;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029018a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002900fe0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029018a0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029018a0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029018a0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029018a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002900fe0_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_00000000028a6170;
T_15 ;
    %delay 500, 0;
    %vpi_call/w 2 57 "$finish" {0 0 0};
    %end;
    .thread T_15;
    .scope S_00000000028a6170;
T_16 ;
    %vpi_call/w 2 60 "$display", "PC \011Inst \011W " {0 0 0};
    %vpi_call/w 2 61 "$monitor", "%d \011%h\011%d", v0000000002901ee0_0, v00000000029022a0_0, v0000000002900d60_0 {0 0 0};
    %end;
    .thread T_16;
    .scope S_00000000028a6170;
T_17 ;
    %delay 5, 0;
    %load/vec4 v00000000029018a0_0;
    %nor/r;
    %store/vec4 v00000000029018a0_0, 0, 1;
    %jmp T_17;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "prueba.sv";
    "./pruebas1.sv";
