#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Fri Dec 16 10:58:11 2016
# Process ID: 29284
# Current directory: /home/pyb/git/pyb/fpga/redpitaya/test_pound
# Command line: vivado test_pound.xpr
# Log file: /home/pyb/git/pyb/fpga/redpitaya/test_pound/vivado.log
# Journal file: /home/pyb/git/pyb/fpga/redpitaya/test_pound/vivado.jou
#-----------------------------------------------------------
start_gui
open_project test_pound.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pyb/git/oimp/fpga_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/data/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 5913.887 ; gain = 143.941 ; free physical = 999 ; free virtual = 3378
update_compile_order -fileset sources_1
open_bd_design {/home/pyb/git/pyb/fpga/redpitaya/test_pound/test_pound.srcs/sources_1/bd/test_pound/test_pound.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_125M
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- ggm:cogen:redpitaya_adc_dac_clk:1.0 - redpitaya_adc_dac_clk_0
Adding cell -- ggm:cogen:mixer_sin:1.0 - mixer_sin_0
Adding cell -- ggm:cogen:ad9767:1.0 - ad9767_0
Adding cell -- ggm:cogen:fir16RealbitsOneInTwoMult_v1_0:1.0 - fir16RealbitsOneInTwoMult_v1_0_0
Adding cell -- gwbs:user:ltc2145:1.0 - ltc2145_0
Adding cell -- ggm:cogen:shifterReal:1.0 - shifterReal_0
Adding cell -- ggm:cogen:add_const:1.0 - add_const_0
Adding cell -- ggm:cogen:add_const:1.0 - add_const_1
Adding cell -- ggm:cogen:shifterReal:1.0 - shifterReal_1
Adding cell -- ggm:cogen:dupplReal_1_to_2:1.0 - dupplReal_1_to_2_0
Adding cell -- ggm:cogen:dupplReal_1_to_2:1.0 - dupplReal_1_to_2_1
Adding cell -- ggm:cogen:moyenneurReal:1.0 - moyenneurReal_0
Adding cell -- ggm:cogen:moyenneurReal:1.0 - moyenneurReal_1
Adding cell -- ggm:cogen:moyenneurReal:1.0 - moyenneurReal_2
Adding cell -- user.org:user:nco_counter:1.0 - nco_counter_0
Adding cell -- user.org:user:nco_counter:1.0 - nco_counter_1
Adding cell -- ggm:cogen:data16_multi_to_ram:1.0 - data16_multi_to_ram_1
Adding cell -- ggm:cogen:add_const:1.0 - add_const_2
Adding cell -- ggm:cogen:shifterReal:1.0 - shifterReal_3
Adding cell -- ggm:cogen:shifterReal:1.0 - shifterReal_4
Adding cell -- ggm:cogen:expanderReal:1.0 - expanderReal_0
Adding cell -- ggm:cogen:dupplReal_1_to_2:1.0 - dupplReal_1_to_2_2
Adding cell -- ggm:cogen:add_const:1.0 - add_const_3
Adding cell -- ggm:cogen:add_const:1.0 - add_const_4
Adding cell -- ggm:cogen:moyenneurReal:1.0 - moyenneurReal_3
Adding cell -- ggm:cogen:dupplReal_1_to_2:1.0 - dupplReal_1_to_2_3
Adding cell -- ggm:cogen:add_const:1.0 - add_const_5
Adding cell -- ggm:cogen:add_const:1.0 - add_const_6
Adding cell -- ggm:cogen:add_const:1.0 - add_const_7
Adding cell -- user.org:user:red_pitaya_pidv2:1.0 - red_pitaya_pidv2_0
Adding cell -- ggm:cogen:shifterReal:1.0 - shifterReal_5
Adding cell -- ggm:cogen:data32Real_multi_to_ram:1.0 - data32Real_multi_to_ram_0
Adding cell -- ggm:cogen:limiteur:1.0 - limiteur_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <test_pound> from BD file </home/pyb/git/pyb/fpga/redpitaya/test_pound/test_pound.srcs/sources_1/bd/test_pound/test_pound.bd>
startgroup
set_property -dict [list CONFIG.nb_accum {1024} CONFIG.shift {10}] [get_bd_cells moyenneurReal_0]
endgroup
startgroup
set_property -dict [list CONFIG.nb_accum {64} CONFIG.shift {6}] [get_bd_cells moyenneurReal_3]
endgroup
startgroup
set_property -dict [list CONFIG.PSR {2}] [get_bd_cells red_pitaya_pidv2_0]
endgroup
save_bd_design
Wrote  : </home/pyb/git/pyb/fpga/redpitaya/test_pound/test_pound.srcs/sources_1/bd/test_pound/test_pound.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/moyenneurReal_1/data_i
/moyenneurReal_1/data_en_i
/moyenneurReal_1/data_clk_i
/moyenneurReal_1/data_rst_i
/shifterReal_3/data_i
/shifterReal_3/data_en_i
/shifterReal_3/data_clk_i
/shifterReal_3/data_rst_i
/shifterReal_4/data_i
/shifterReal_4/data_en_i
/shifterReal_4/data_clk_i
/shifterReal_4/data_rst_i
/dupplReal_1_to_2_2/data_en_i
/dupplReal_1_to_2_2/data_clk_i
/dupplReal_1_to_2_2/data_rst_i
/dupplReal_1_to_2_2/data_i
/shifterReal_5/data_i
/shifterReal_5/data_en_i
/shifterReal_5/data_clk_i
/shifterReal_5/data_rst_i

WARNING: [BD 41-235] Width mismatch when connecting pin: '/data32Real_multi_to_ram_0/data2_i'(32) to net 'moyenneurReal_0_data_out_DATA'(33) - Only lower order bits will be connected.
Verilog Output written to : /home/pyb/git/pyb/fpga/redpitaya/test_pound/test_pound.srcs/sources_1/bd/test_pound/hdl/test_pound.v
Verilog Output written to : /home/pyb/git/pyb/fpga/redpitaya/test_pound/test_pound.srcs/sources_1/bd/test_pound/hdl/test_pound_wrapper.v
Wrote  : </home/pyb/git/pyb/fpga/redpitaya/test_pound/test_pound.srcs/sources_1/bd/test_pound/test_pound.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_125M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block redpitaya_adc_dac_clk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ltc2145_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ad9767_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fir16RealbitsOneInTwoMult_v1_0_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block shifterReal_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mixer_sin_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block shifterReal_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dupplReal_1_to_2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dupplReal_1_to_2_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block moyenneurReal_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block moyenneurReal_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block moyenneurReal_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block data16_multi_to_ram_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block nco_counter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block nco_counter_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block shifterReal_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block shifterReal_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block expanderReal_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dupplReal_1_to_2_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block moyenneurReal_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dupplReal_1_to_2_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block red_pitaya_pidv2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block shifterReal_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block data32Real_multi_to_ram_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block limiteur_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/pyb/git/pyb/fpga/redpitaya/test_pound/test_pound.srcs/sources_1/bd/test_pound/hw_handoff/test_pound.hwh
Generated Block Design Tcl file /home/pyb/git/pyb/fpga/redpitaya/test_pound/test_pound.srcs/sources_1/bd/test_pound/hw_handoff/test_pound_bd.tcl
Generated Hardware Definition File /home/pyb/git/pyb/fpga/redpitaya/test_pound/test_pound.srcs/sources_1/bd/test_pound/hdl/test_pound.hwdef
[Fri Dec 16 11:01:50 2016] Launched synth_1...
Run output will be captured here: /home/pyb/git/pyb/fpga/redpitaya/test_pound/test_pound.runs/synth_1/runme.log
[Fri Dec 16 11:01:50 2016] Launched impl_1...
Run output will be captured here: /home/pyb/git/pyb/fpga/redpitaya/test_pound/test_pound.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 6225.512 ; gain = 162.102 ; free physical = 998 ; free virtual = 3176
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pyb/git/oimp/fpga_ip'.
report_ip_status -name ip_status
export_ip_user_files -of_objects [get_ips  test_pound_red_pitaya_pidv2_0_0] -no_script -reset -quiet
upgrade_ip -vlnv user.org:user:red_pitaya_pidv2:1.0 [get_ips  test_pound_red_pitaya_pidv2_0_0] -log ip_upgrade.log
Upgrading '/home/pyb/git/pyb/fpga/redpitaya/test_pound/test_pound.srcs/sources_1/bd/test_pound/test_pound.bd'
INFO: [IP_Flow 19-1972] Upgraded test_pound_red_pitaya_pidv2_0_0 from red_pitaya_pidv2_v1_0 1.0 to red_pitaya_pidv2_v1_0 1.0
Wrote  : </home/pyb/git/pyb/fpga/redpitaya/test_pound/test_pound.srcs/sources_1/bd/test_pound/test_pound.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/pyb/git/pyb/fpga/redpitaya/test_pound/ip_upgrade.log'.
generate_target all [get_files  /home/pyb/git/pyb/fpga/redpitaya/test_pound/test_pound.srcs/sources_1/bd/test_pound/test_pound.bd]
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/moyenneurReal_1/data_i
/moyenneurReal_1/data_en_i
/moyenneurReal_1/data_clk_i
/moyenneurReal_1/data_rst_i
/shifterReal_3/data_i
/shifterReal_3/data_en_i
/shifterReal_3/data_clk_i
/shifterReal_3/data_rst_i
/shifterReal_4/data_i
/shifterReal_4/data_en_i
/shifterReal_4/data_clk_i
/shifterReal_4/data_rst_i
/dupplReal_1_to_2_2/data_en_i
/dupplReal_1_to_2_2/data_clk_i
/dupplReal_1_to_2_2/data_rst_i
/dupplReal_1_to_2_2/data_i
/shifterReal_5/data_i
/shifterReal_5/data_en_i
/shifterReal_5/data_clk_i
/shifterReal_5/data_rst_i

WARNING: [BD 41-235] Width mismatch when connecting pin: '/data32Real_multi_to_ram_0/data2_i'(32) to net 'moyenneurReal_0_data_out_DATA'(33) - Only lower order bits will be connected.
Verilog Output written to : /home/pyb/git/pyb/fpga/redpitaya/test_pound/test_pound.srcs/sources_1/bd/test_pound/hdl/test_pound.v
Verilog Output written to : /home/pyb/git/pyb/fpga/redpitaya/test_pound/test_pound.srcs/sources_1/bd/test_pound/hdl/test_pound_wrapper.v
Wrote  : </home/pyb/git/pyb/fpga/redpitaya/test_pound/test_pound.srcs/sources_1/bd/test_pound/test_pound.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_125M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block redpitaya_adc_dac_clk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ltc2145_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ad9767_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fir16RealbitsOneInTwoMult_v1_0_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block shifterReal_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mixer_sin_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block shifterReal_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dupplReal_1_to_2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dupplReal_1_to_2_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block moyenneurReal_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block moyenneurReal_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block moyenneurReal_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block data16_multi_to_ram_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block nco_counter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block nco_counter_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block shifterReal_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block shifterReal_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block expanderReal_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dupplReal_1_to_2_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block moyenneurReal_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dupplReal_1_to_2_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block red_pitaya_pidv2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block shifterReal_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block data32Real_multi_to_ram_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block limiteur_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/pyb/git/pyb/fpga/redpitaya/test_pound/test_pound.srcs/sources_1/bd/test_pound/hw_handoff/test_pound.hwh
Generated Block Design Tcl file /home/pyb/git/pyb/fpga/redpitaya/test_pound/test_pound.srcs/sources_1/bd/test_pound/hw_handoff/test_pound_bd.tcl
Generated Hardware Definition File /home/pyb/git/pyb/fpga/redpitaya/test_pound/test_pound.srcs/sources_1/bd/test_pound/hdl/test_pound.hwdef
generate_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 6269.316 ; gain = 21.805 ; free physical = 1098 ; free virtual = 3356
export_ip_user_files -of_objects [get_files /home/pyb/git/pyb/fpga/redpitaya/test_pound/test_pound.srcs/sources_1/bd/test_pound/test_pound.bd] -no_script -force -quiet
export_simulation -of_objects [get_files /home/pyb/git/pyb/fpga/redpitaya/test_pound/test_pound.srcs/sources_1/bd/test_pound/test_pound.bd] -directory /home/pyb/git/pyb/fpga/redpitaya/test_pound/test_pound.ip_user_files/sim_scripts -ip_user_files_dir /home/pyb/git/pyb/fpga/redpitaya/test_pound/test_pound.ip_user_files -ipstatic_source_dir /home/pyb/git/pyb/fpga/redpitaya/test_pound/test_pound.ip_user_files/ipstatic -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Dec 16 11:16:56 2016] Launched synth_1...
Run output will be captured here: /home/pyb/git/pyb/fpga/redpitaya/test_pound/test_pound.runs/synth_1/runme.log
[Fri Dec 16 11:16:56 2016] Launched impl_1...
Run output will be captured here: /home/pyb/git/pyb/fpga/redpitaya/test_pound/test_pound.runs/impl_1/runme.log
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pyb/git/oimp/fpga_ip'.
report_ip_status -name ip_status
export_ip_user_files -of_objects [get_ips  test_pound_red_pitaya_pidv2_0_0] -no_script -reset -quiet
upgrade_ip -vlnv user.org:user:red_pitaya_pidv2:1.0 [get_ips  test_pound_red_pitaya_pidv2_0_0] -log ip_upgrade.log
Upgrading '/home/pyb/git/pyb/fpga/redpitaya/test_pound/test_pound.srcs/sources_1/bd/test_pound/test_pound.bd'
INFO: [IP_Flow 19-1972] Upgraded test_pound_red_pitaya_pidv2_0_0 from red_pitaya_pidv2_v1_0 1.0 to red_pitaya_pidv2_v1_0 1.0
Wrote  : </home/pyb/git/pyb/fpga/redpitaya/test_pound/test_pound.srcs/sources_1/bd/test_pound/test_pound.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/pyb/git/pyb/fpga/redpitaya/test_pound/ip_upgrade.log'.
generate_target all [get_files  /home/pyb/git/pyb/fpga/redpitaya/test_pound/test_pound.srcs/sources_1/bd/test_pound/test_pound.bd]
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/moyenneurReal_1/data_i
/moyenneurReal_1/data_en_i
/moyenneurReal_1/data_clk_i
/moyenneurReal_1/data_rst_i
/shifterReal_3/data_i
/shifterReal_3/data_en_i
/shifterReal_3/data_clk_i
/shifterReal_3/data_rst_i
/shifterReal_4/data_i
/shifterReal_4/data_en_i
/shifterReal_4/data_clk_i
/shifterReal_4/data_rst_i
/dupplReal_1_to_2_2/data_en_i
/dupplReal_1_to_2_2/data_clk_i
/dupplReal_1_to_2_2/data_rst_i
/dupplReal_1_to_2_2/data_i
/shifterReal_5/data_i
/shifterReal_5/data_en_i
/shifterReal_5/data_clk_i
/shifterReal_5/data_rst_i

WARNING: [BD 41-235] Width mismatch when connecting pin: '/data32Real_multi_to_ram_0/data2_i'(32) to net 'moyenneurReal_0_data_out_DATA'(33) - Only lower order bits will be connected.
Verilog Output written to : /home/pyb/git/pyb/fpga/redpitaya/test_pound/test_pound.srcs/sources_1/bd/test_pound/hdl/test_pound.v
Verilog Output written to : /home/pyb/git/pyb/fpga/redpitaya/test_pound/test_pound.srcs/sources_1/bd/test_pound/hdl/test_pound_wrapper.v
Wrote  : </home/pyb/git/pyb/fpga/redpitaya/test_pound/test_pound.srcs/sources_1/bd/test_pound/test_pound.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_125M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block redpitaya_adc_dac_clk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ltc2145_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ad9767_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fir16RealbitsOneInTwoMult_v1_0_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block shifterReal_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mixer_sin_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block shifterReal_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dupplReal_1_to_2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dupplReal_1_to_2_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block moyenneurReal_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block moyenneurReal_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block moyenneurReal_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block data16_multi_to_ram_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block nco_counter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block nco_counter_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block shifterReal_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block shifterReal_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block expanderReal_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dupplReal_1_to_2_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block moyenneurReal_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dupplReal_1_to_2_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block red_pitaya_pidv2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block shifterReal_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block data32Real_multi_to_ram_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block limiteur_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/pyb/git/pyb/fpga/redpitaya/test_pound/test_pound.srcs/sources_1/bd/test_pound/hw_handoff/test_pound.hwh
Generated Block Design Tcl file /home/pyb/git/pyb/fpga/redpitaya/test_pound/test_pound.srcs/sources_1/bd/test_pound/hw_handoff/test_pound_bd.tcl
Generated Hardware Definition File /home/pyb/git/pyb/fpga/redpitaya/test_pound/test_pound.srcs/sources_1/bd/test_pound/hdl/test_pound.hwdef
generate_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 6296.613 ; gain = 12.000 ; free physical = 1179 ; free virtual = 3368
export_ip_user_files -of_objects [get_files /home/pyb/git/pyb/fpga/redpitaya/test_pound/test_pound.srcs/sources_1/bd/test_pound/test_pound.bd] -no_script -force -quiet
export_simulation -of_objects [get_files /home/pyb/git/pyb/fpga/redpitaya/test_pound/test_pound.srcs/sources_1/bd/test_pound/test_pound.bd] -directory /home/pyb/git/pyb/fpga/redpitaya/test_pound/test_pound.ip_user_files/sim_scripts -ip_user_files_dir /home/pyb/git/pyb/fpga/redpitaya/test_pound/test_pound.ip_user_files -ipstatic_source_dir /home/pyb/git/pyb/fpga/redpitaya/test_pound/test_pound.ip_user_files/ipstatic -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Dec 16 11:20:13 2016] Launched synth_1...
Run output will be captured here: /home/pyb/git/pyb/fpga/redpitaya/test_pound/test_pound.runs/synth_1/runme.log
[Fri Dec 16 11:20:13 2016] Launched impl_1...
Run output will be captured here: /home/pyb/git/pyb/fpga/redpitaya/test_pound/test_pound.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec 16 11:24:24 2016...
