Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Jul 19 16:59:50 2017
| Host         : DESKTOP-VK82MLB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file IIR1stOrder_test_timing_summary_routed.rpt -rpx IIR1stOrder_test_timing_summary_routed.rpx
| Design       : IIR1stOrder_test
| Device       : 7k160t-fbg676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 40 register/latch pins with no clock driven by root clock pin: ADC1/LTC2195_SPI_inst/spi_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 103 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 2 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 6 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -10.074     -522.126                     71                  407       -1.414       -2.826                      2                  407       -0.350       -0.350                       1                   407  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                              ------------         ----------      --------------
clk                                                {0.000 5.000}        10.000          100.000         
  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {0.000 5.000}        10.000          100.000         
  AD9783_inst1/spi_data_reg_n_0_[10]               {0.000 5.000}        10.000          100.000         
  AD9783_inst1/spi_data_reg_n_0_[15]               {0.000 5.000}        10.000          100.000         
  AD9783_inst1/spi_trigger_reg_n_0                 {0.000 5.000}        10.000          100.000         
  MMCME2_BASE_inst_n_2                             {0.000 2.500}        5.000           200.000         
    DCI1_out_p                                     {0.000 2.500}        5.000           200.000         
  clkDLYi                                          {0.625 3.125}        5.000           200.000         
    CLK_out_p                                      {3.125 5.625}        5.000           200.000         
  clkFB                                            {0.000 5.000}        10.000          100.000         
  clkFB_1                                          {0.000 5.000}        10.000          100.000         
  clkPS_int                                        {0.000 5.000}        10.000          100.000         
  clk_div_int                                      {1.250 6.250}        10.000          100.000         
  clk_int                                          {0.000 0.625}        1.250           800.000         
  rstLEDclk/clk__0                                 {0.000 5.000}        10.000          100.000         
    rst_in                                         {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                      6.881        0.000                      0                  122        0.117        0.000                      0                  122        3.000        0.000                       0                   115  
  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0        5.102        0.000                      0                   83        0.136        0.000                      0                   83        4.220        0.000                       0                    49  
  AD9783_inst1/spi_data_reg_n_0_[10]                                                                                                                                                                 4.600        0.000                       0                    12  
  AD9783_inst1/spi_data_reg_n_0_[15]                                                                                                                                                                 4.600        0.000                       0                     4  
  AD9783_inst1/spi_trigger_reg_n_0                                                                                                                                                                   4.600        0.000                       0                    41  
  MMCME2_BASE_inst_n_2                                                                                                                                                                               3.400        0.000                       0                    19  
  clkDLYi                                                                                                                                                                                            3.400        0.000                       0                     3  
  clkFB                                                                                                                                                                                              8.751        0.000                       0                     2  
  clkFB_1                                                                                                                                                                                            8.751        0.000                       0                     2  
  clkPS_int                                                                                                                                                                                          8.400        0.000                       0                     3  
  clk_div_int                                            7.538        0.000                      0                    7        0.209        0.000                      0                    7        4.600        0.000                       0                     9  
  clk_int                                                                                                                                                                                           -0.350       -0.350                       1                     8  
  rstLEDclk/clk__0                                       5.878        0.000                      0                   61        0.152        0.000                      0                   61        4.650        0.000                       0                    33  
    rst_in                                                                                                                                                                                           0.000        0.000                       0                   164  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                       To Clock                                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                       --------                                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  clk                                                    2.212        0.000                      0                    6        2.878        0.000                      0                    6  
AD9783_inst1/spi_trigger_reg_n_0                 clk                                                    1.283        0.000                      0                    1        1.398        0.000                      0                    1  
clk_div_int                                      clk                                                    2.447        0.000                      0                   11        2.870        0.000                      0                   11  
rstLEDclk/clk__0                                 clk                                                    3.952        0.000                      0                    1        0.133        0.000                      0                    1  
rst_in                                           clk                                                   -0.068       -0.271                      4                    8        1.510        0.000                      0                    8  
AD9783_inst1/spi_data_reg_n_0_[10]               AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0        1.957        0.000                      0                    6        2.406        0.000                      0                    6  
AD9783_inst1/spi_data_reg_n_0_[15]               AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0        3.183        0.000                      0                    1        2.336        0.000                      0                    1  
AD9783_inst1/spi_trigger_reg_n_0                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0       -0.211       -0.211                      1                   61        0.530        0.000                      0                   61  
rst_in                                           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0      -10.074     -511.102                     61                   61        0.684        0.000                      0                   61  
clk                                              clk_div_int                                            1.852        0.000                      0                    1        4.574        0.000                      0                    1  
rst_in                                           clk_div_int                                           -0.032       -0.032                      1                    7        2.552        0.000                      0                    7  
rst_in                                           rstLEDclk/clk__0                                       2.629        0.000                      0                    1        0.700        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                       From Clock                                       To Clock                                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                       ----------                                       --------                                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                AD9783_inst1/spi_data_reg_n_0_[10]               AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0        5.019        0.000                      0                    8        0.889        0.000                      0                    8  
**async_default**                                AD9783_inst1/spi_data_reg_n_0_[15]               AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0        4.783        0.000                      0                    2        1.001        0.000                      0                    2  
**async_default**                                AD9783_inst1/spi_trigger_reg_n_0                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0        2.848        0.000                      0                   30        1.849        0.000                      0                   30  
**async_default**                                clk                                              AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0        4.513        0.000                      0                   10        0.351        0.000                      0                   10  
**async_default**                                rst_in                                           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0        2.295        0.000                      0                   43        0.138        0.000                      0                   43  
**async_default**                                AD9783_inst1/spi_data_reg_n_0_[10]               AD9783_inst1/spi_data_reg_n_0_[10]                    -1.653       -3.265                      2                    2        8.136        0.000                      0                    2  
**async_default**                                AD9783_inst1/spi_trigger_reg_n_0                 AD9783_inst1/spi_data_reg_n_0_[10]                     8.094        0.000                      0                    2        0.332        0.000                      0                    2  
**async_default**                                rst_in                                           AD9783_inst1/spi_data_reg_n_0_[10]                     4.268        0.000                      0                    2        1.919        0.000                      0                    2  
**async_default**                                AD9783_inst1/spi_data_reg_n_0_[15]               AD9783_inst1/spi_data_reg_n_0_[15]                    -1.521       -1.521                      1                    1        7.943        0.000                      0                    1  
**async_default**                                AD9783_inst1/spi_trigger_reg_n_0                 AD9783_inst1/spi_data_reg_n_0_[15]                     6.769        0.000                      0                    1        0.884        0.000                      0                    1  
**async_default**                                rst_in                                           AD9783_inst1/spi_data_reg_n_0_[15]                     5.345        0.000                      0                    1        1.384        0.000                      0                    1  
**async_default**                                AD9783_inst1/spi_data_reg_n_0_[10]               AD9783_inst1/spi_trigger_reg_n_0                      -1.816       -3.591                      2                    2        7.940        0.000                      0                    2  
**async_default**                                AD9783_inst1/spi_data_reg_n_0_[15]               AD9783_inst1/spi_trigger_reg_n_0                      -0.274       -0.274                      1                    1        6.826        0.000                      0                    1  
**async_default**                                AD9783_inst1/spi_trigger_reg_n_0                 AD9783_inst1/spi_trigger_reg_n_0                       6.449        0.000                      0                    5        0.237        0.000                      0                    5  
**async_default**                                clk                                              AD9783_inst1/spi_trigger_reg_n_0                      -3.089       -5.609                      2                    2        8.114        0.000                      0                    2  
**async_default**                                rst_in                                           AD9783_inst1/spi_trigger_reg_n_0                       4.270        0.000                      0                    6        0.509        0.000                      0                    6  
**async_default**                                rst_in                                           clk                                                    0.027        0.000                      0                   65        6.454        0.000                      0                   65  
**async_default**                                rst_in                                           clkPS_int                                              1.948        0.000                      0                    1        0.595        0.000                      0                    1  
**async_default**                                AD9783_inst1/spi_data_reg_n_0_[10]               rst_in                                                 8.751        0.000                      0                    2       -1.414       -2.826                      2                    2  
**async_default**                                AD9783_inst1/spi_data_reg_n_0_[15]               rst_in                                                 6.595        0.000                      0                    1        0.910        0.000                      0                    1  
**async_default**                                AD9783_inst1/spi_trigger_reg_n_0                 rst_in                                                 4.317        0.000                      0                    5       -0.613       -1.224                      2                    5  
**async_default**                                clk                                              rst_in                                                 5.357        0.000                      0                    5        0.469        0.000                      0                    5  
**async_default**                                rst_in                                           rst_in                                                 0.965        0.000                      0                   10        1.441        0.000                      0                   10  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        6.881ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.881ns  (required time - arrival time)
  Source:                 AD9783_inst1/FSM_onehot_state_f_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.249ns  (logic 0.541ns (16.654%)  route 2.708ns (83.346%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.406ns = ( 14.406 - 10.000 ) 
    Source Clock Delay      (SCD):    4.529ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.651     4.529    AD9783_inst1/CLK
    SLICE_X12Y50         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDCE (Prop_fdce_C_Q)         0.282     4.811 f  AD9783_inst1/FSM_onehot_state_f_reg[3]/Q
                         net (fo=7, routed)           1.387     6.197    AD9783_inst1/FSM_onehot_state_f_reg_n_0_[3]
    SLICE_X13Y51         LUT6 (Prop_lut6_I3_O)        0.153     6.350 r  AD9783_inst1/FSM_onehot_state_f[8]_i_3/O
                         net (fo=2, routed)           0.475     6.825    AD9783_inst1/FSM_onehot_state_f[8]_i_3_n_0
    SLICE_X12Y50         LUT3 (Prop_lut3_I0_O)        0.053     6.878 r  AD9783_inst1/FSM_onehot_state_f[14]_i_2/O
                         net (fo=6, routed)           0.846     7.724    AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f_reg[8]
    SLICE_X12Y49         LUT6 (Prop_lut6_I5_O)        0.053     7.777 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[12]_i_1__0/O
                         net (fo=1, routed)           0.000     7.777    AD9783_inst1/AD_9783_SPI_inst_n_5
    SLICE_X12Y49         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.733    14.406    AD9783_inst1/CLK
    SLICE_X12Y49         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[12]/C
                         clock pessimism              0.216    14.623    
                         clock uncertainty           -0.035    14.587    
    SLICE_X12Y49         FDCE (Setup_fdce_C_D)        0.071    14.658    AD9783_inst1/FSM_onehot_state_f_reg[12]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -7.777    
  -------------------------------------------------------------------
                         slack                                  6.881    

Slack (MET) :             6.885ns  (required time - arrival time)
  Source:                 AD9783_inst1/FSM_onehot_state_f_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.246ns  (logic 0.541ns (16.669%)  route 2.705ns (83.331%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.406ns = ( 14.406 - 10.000 ) 
    Source Clock Delay      (SCD):    4.529ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.651     4.529    AD9783_inst1/CLK
    SLICE_X12Y50         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDCE (Prop_fdce_C_Q)         0.282     4.811 f  AD9783_inst1/FSM_onehot_state_f_reg[3]/Q
                         net (fo=7, routed)           1.387     6.197    AD9783_inst1/FSM_onehot_state_f_reg_n_0_[3]
    SLICE_X13Y51         LUT6 (Prop_lut6_I3_O)        0.153     6.350 r  AD9783_inst1/FSM_onehot_state_f[8]_i_3/O
                         net (fo=2, routed)           0.475     6.825    AD9783_inst1/FSM_onehot_state_f[8]_i_3_n_0
    SLICE_X12Y50         LUT3 (Prop_lut3_I0_O)        0.053     6.878 r  AD9783_inst1/FSM_onehot_state_f[14]_i_2/O
                         net (fo=6, routed)           0.843     7.721    AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f_reg[8]
    SLICE_X12Y49         LUT6 (Prop_lut6_I5_O)        0.053     7.774 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[13]_i_1__0/O
                         net (fo=1, routed)           0.000     7.774    AD9783_inst1/AD_9783_SPI_inst_n_4
    SLICE_X12Y49         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.733    14.406    AD9783_inst1/CLK
    SLICE_X12Y49         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[13]/C
                         clock pessimism              0.216    14.623    
                         clock uncertainty           -0.035    14.587    
    SLICE_X12Y49         FDCE (Setup_fdce_C_D)        0.072    14.659    AD9783_inst1/FSM_onehot_state_f_reg[13]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -7.774    
  -------------------------------------------------------------------
                         slack                                  6.885    

Slack (MET) :             7.033ns  (required time - arrival time)
  Source:                 AD9783_inst1/FSM_onehot_state_f_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.939ns  (logic 0.541ns (18.410%)  route 2.398ns (81.590%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.212ns = ( 14.212 - 10.000 ) 
    Source Clock Delay      (SCD):    4.529ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.651     4.529    AD9783_inst1/CLK
    SLICE_X12Y50         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDCE (Prop_fdce_C_Q)         0.282     4.811 f  AD9783_inst1/FSM_onehot_state_f_reg[3]/Q
                         net (fo=7, routed)           1.387     6.197    AD9783_inst1/FSM_onehot_state_f_reg_n_0_[3]
    SLICE_X13Y51         LUT6 (Prop_lut6_I3_O)        0.153     6.350 r  AD9783_inst1/FSM_onehot_state_f[8]_i_3/O
                         net (fo=2, routed)           0.475     6.825    AD9783_inst1/FSM_onehot_state_f[8]_i_3_n_0
    SLICE_X12Y50         LUT3 (Prop_lut3_I0_O)        0.053     6.878 r  AD9783_inst1/FSM_onehot_state_f[14]_i_2/O
                         net (fo=6, routed)           0.536     7.414    AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f_reg[8]
    SLICE_X11Y50         LUT3 (Prop_lut3_I2_O)        0.053     7.467 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[10]_i_1__0/O
                         net (fo=1, routed)           0.000     7.467    AD9783_inst1/AD_9783_SPI_inst_n_6
    SLICE_X11Y50         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.539    14.212    AD9783_inst1/CLK
    SLICE_X11Y50         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[10]/C
                         clock pessimism              0.288    14.501    
                         clock uncertainty           -0.035    14.465    
    SLICE_X11Y50         FDCE (Setup_fdce_C_D)        0.035    14.500    AD9783_inst1/FSM_onehot_state_f_reg[10]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                          -7.467    
  -------------------------------------------------------------------
                         slack                                  7.033    

Slack (MET) :             7.049ns  (required time - arrival time)
  Source:                 AD9783_inst1/FSM_onehot_state_f_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.951ns  (logic 0.553ns (18.742%)  route 2.398ns (81.258%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.212ns = ( 14.212 - 10.000 ) 
    Source Clock Delay      (SCD):    4.529ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.651     4.529    AD9783_inst1/CLK
    SLICE_X12Y50         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDCE (Prop_fdce_C_Q)         0.282     4.811 f  AD9783_inst1/FSM_onehot_state_f_reg[3]/Q
                         net (fo=7, routed)           1.387     6.197    AD9783_inst1/FSM_onehot_state_f_reg_n_0_[3]
    SLICE_X13Y51         LUT6 (Prop_lut6_I3_O)        0.153     6.350 r  AD9783_inst1/FSM_onehot_state_f[8]_i_3/O
                         net (fo=2, routed)           0.475     6.825    AD9783_inst1/FSM_onehot_state_f[8]_i_3_n_0
    SLICE_X12Y50         LUT3 (Prop_lut3_I0_O)        0.053     6.878 r  AD9783_inst1/FSM_onehot_state_f[14]_i_2/O
                         net (fo=6, routed)           0.536     7.414    AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f_reg[8]
    SLICE_X11Y50         LUT3 (Prop_lut3_I2_O)        0.065     7.479 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[9]_i_1__0/O
                         net (fo=1, routed)           0.000     7.479    AD9783_inst1/AD_9783_SPI_inst_n_7
    SLICE_X11Y50         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.539    14.212    AD9783_inst1/CLK
    SLICE_X11Y50         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[9]/C
                         clock pessimism              0.288    14.501    
                         clock uncertainty           -0.035    14.465    
    SLICE_X11Y50         FDCE (Setup_fdce_C_D)        0.063    14.528    AD9783_inst1/FSM_onehot_state_f_reg[9]
  -------------------------------------------------------------------
                         required time                         14.528    
                         arrival time                          -7.479    
  -------------------------------------------------------------------
                         slack                                  7.049    

Slack (MET) :             7.141ns  (required time - arrival time)
  Source:                 AD9783_inst1/FSM_onehot_state_f_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.989ns  (logic 0.541ns (18.103%)  route 2.448ns (81.897%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.406ns = ( 14.406 - 10.000 ) 
    Source Clock Delay      (SCD):    4.529ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.651     4.529    AD9783_inst1/CLK
    SLICE_X12Y50         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDCE (Prop_fdce_C_Q)         0.282     4.811 f  AD9783_inst1/FSM_onehot_state_f_reg[3]/Q
                         net (fo=7, routed)           1.387     6.197    AD9783_inst1/FSM_onehot_state_f_reg_n_0_[3]
    SLICE_X13Y51         LUT6 (Prop_lut6_I3_O)        0.153     6.350 r  AD9783_inst1/FSM_onehot_state_f[8]_i_3/O
                         net (fo=2, routed)           0.475     6.825    AD9783_inst1/FSM_onehot_state_f[8]_i_3_n_0
    SLICE_X12Y50         LUT3 (Prop_lut3_I0_O)        0.053     6.878 r  AD9783_inst1/FSM_onehot_state_f[14]_i_2/O
                         net (fo=6, routed)           0.586     7.464    AD9783_inst1/FSM_onehot_state_f[14]_i_2_n_0
    SLICE_X14Y49         LUT3 (Prop_lut3_I2_O)        0.053     7.517 r  AD9783_inst1/FSM_onehot_state_f[11]_i_1__0/O
                         net (fo=1, routed)           0.000     7.517    AD9783_inst1/FSM_onehot_state_f[11]_i_1__0_n_0
    SLICE_X14Y49         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.733    14.406    AD9783_inst1/CLK
    SLICE_X14Y49         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[11]/C
                         clock pessimism              0.216    14.623    
                         clock uncertainty           -0.035    14.587    
    SLICE_X14Y49         FDCE (Setup_fdce_C_D)        0.071    14.658    AD9783_inst1/FSM_onehot_state_f_reg[11]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -7.517    
  -------------------------------------------------------------------
                         slack                                  7.141    

Slack (MET) :             7.326ns  (required time - arrival time)
  Source:                 AD9783_inst1/FSM_onehot_state_f_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.767ns  (logic 0.541ns (19.551%)  route 2.226ns (80.449%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.406ns = ( 14.406 - 10.000 ) 
    Source Clock Delay      (SCD):    4.529ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.651     4.529    AD9783_inst1/CLK
    SLICE_X12Y50         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDCE (Prop_fdce_C_Q)         0.282     4.811 f  AD9783_inst1/FSM_onehot_state_f_reg[3]/Q
                         net (fo=7, routed)           1.387     6.197    AD9783_inst1/FSM_onehot_state_f_reg_n_0_[3]
    SLICE_X13Y51         LUT6 (Prop_lut6_I3_O)        0.153     6.350 r  AD9783_inst1/FSM_onehot_state_f[8]_i_3/O
                         net (fo=2, routed)           0.475     6.825    AD9783_inst1/FSM_onehot_state_f[8]_i_3_n_0
    SLICE_X12Y50         LUT3 (Prop_lut3_I0_O)        0.053     6.878 r  AD9783_inst1/FSM_onehot_state_f[14]_i_2/O
                         net (fo=6, routed)           0.365     7.243    AD9783_inst1/FSM_onehot_state_f[14]_i_2_n_0
    SLICE_X13Y49         LUT6 (Prop_lut6_I5_O)        0.053     7.296 r  AD9783_inst1/FSM_onehot_state_f[14]_i_1/O
                         net (fo=1, routed)           0.000     7.296    AD9783_inst1/FSM_onehot_state_f[14]_i_1_n_0
    SLICE_X13Y49         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.733    14.406    AD9783_inst1/CLK
    SLICE_X13Y49         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[14]/C
                         clock pessimism              0.216    14.623    
                         clock uncertainty           -0.035    14.587    
    SLICE_X13Y49         FDCE (Setup_fdce_C_D)        0.035    14.622    AD9783_inst1/FSM_onehot_state_f_reg[14]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                          -7.296    
  -------------------------------------------------------------------
                         slack                                  7.326    

Slack (MET) :             7.345ns  (required time - arrival time)
  Source:                 rstLEDclk/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.654ns  (logic 0.556ns (20.949%)  route 2.098ns (79.051%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.955ns = ( 13.955 - 10.000 ) 
    Source Clock Delay      (SCD):    4.271ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.393     4.271    rstLEDclk/CLK
    SLICE_X52Y144        FDRE                                         r  rstLEDclk/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y144        FDRE (Prop_fdre_C_Q)         0.269     4.540 r  rstLEDclk/counter_reg[3]/Q
                         net (fo=2, routed)           0.558     5.097    rstLEDclk/counter[3]
    SLICE_X52Y144        LUT4 (Prop_lut4_I3_O)        0.064     5.161 r  rstLEDclk/counter[26]_i_9/O
                         net (fo=1, routed)           0.665     5.826    rstLEDclk/counter[26]_i_9_n_0
    SLICE_X52Y147        LUT6 (Prop_lut6_I5_O)        0.170     5.996 r  rstLEDclk/counter[26]_i_2/O
                         net (fo=27, routed)          0.875     6.872    rstLEDclk/counter[26]_i_2_n_0
    SLICE_X52Y144        LUT5 (Prop_lut5_I3_O)        0.053     6.925 r  rstLEDclk/counter[1]_i_1__0/O
                         net (fo=1, routed)           0.000     6.925    rstLEDclk/counter[1]_i_1__0_n_0
    SLICE_X52Y144        FDRE                                         r  rstLEDclk/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.282    13.955    rstLEDclk/CLK
    SLICE_X52Y144        FDRE                                         r  rstLEDclk/counter_reg[1]/C
                         clock pessimism              0.315    14.271    
                         clock uncertainty           -0.035    14.235    
    SLICE_X52Y144        FDRE (Setup_fdre_C_D)        0.034    14.269    rstLEDclk/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.269    
                         arrival time                          -6.925    
  -------------------------------------------------------------------
                         slack                                  7.345    

Slack (MET) :             7.345ns  (required time - arrival time)
  Source:                 rstLEDclk/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.660ns  (logic 0.556ns (20.905%)  route 2.104ns (79.095%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.953ns = ( 13.953 - 10.000 ) 
    Source Clock Delay      (SCD):    4.271ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.393     4.271    rstLEDclk/CLK
    SLICE_X52Y144        FDRE                                         r  rstLEDclk/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y144        FDRE (Prop_fdre_C_Q)         0.269     4.540 r  rstLEDclk/counter_reg[3]/Q
                         net (fo=2, routed)           0.558     5.097    rstLEDclk/counter[3]
    SLICE_X52Y144        LUT4 (Prop_lut4_I3_O)        0.064     5.161 r  rstLEDclk/counter[26]_i_9/O
                         net (fo=1, routed)           0.665     5.826    rstLEDclk/counter[26]_i_9_n_0
    SLICE_X52Y147        LUT6 (Prop_lut6_I5_O)        0.170     5.996 r  rstLEDclk/counter[26]_i_2/O
                         net (fo=27, routed)          0.881     6.877    rstLEDclk/counter[26]_i_2_n_0
    SLICE_X54Y144        LUT5 (Prop_lut5_I3_O)        0.053     6.930 r  rstLEDclk/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     6.930    rstLEDclk/counter[4]_i_1_n_0
    SLICE_X54Y144        FDRE                                         r  rstLEDclk/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.280    13.953    rstLEDclk/CLK
    SLICE_X54Y144        FDRE                                         r  rstLEDclk/counter_reg[4]/C
                         clock pessimism              0.286    14.240    
                         clock uncertainty           -0.035    14.204    
    SLICE_X54Y144        FDRE (Setup_fdre_C_D)        0.071    14.275    rstLEDclk/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.275    
                         arrival time                          -6.930    
  -------------------------------------------------------------------
                         slack                                  7.345    

Slack (MET) :             7.435ns  (required time - arrival time)
  Source:                 rstLEDclk/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.542ns  (logic 0.556ns (21.872%)  route 1.986ns (78.128%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.955ns = ( 13.955 - 10.000 ) 
    Source Clock Delay      (SCD):    4.271ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.393     4.271    rstLEDclk/CLK
    SLICE_X52Y144        FDRE                                         r  rstLEDclk/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y144        FDRE (Prop_fdre_C_Q)         0.269     4.540 r  rstLEDclk/counter_reg[3]/Q
                         net (fo=2, routed)           0.558     5.097    rstLEDclk/counter[3]
    SLICE_X52Y144        LUT4 (Prop_lut4_I3_O)        0.064     5.161 r  rstLEDclk/counter[26]_i_9/O
                         net (fo=1, routed)           0.665     5.826    rstLEDclk/counter[26]_i_9_n_0
    SLICE_X52Y147        LUT6 (Prop_lut6_I5_O)        0.170     5.996 r  rstLEDclk/counter[26]_i_2/O
                         net (fo=27, routed)          0.763     6.760    rstLEDclk/counter[26]_i_2_n_0
    SLICE_X52Y145        LUT5 (Prop_lut5_I3_O)        0.053     6.813 r  rstLEDclk/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     6.813    rstLEDclk/counter[6]_i_1_n_0
    SLICE_X52Y145        FDRE                                         r  rstLEDclk/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.282    13.955    rstLEDclk/CLK
    SLICE_X52Y145        FDRE                                         r  rstLEDclk/counter_reg[6]/C
                         clock pessimism              0.293    14.249    
                         clock uncertainty           -0.035    14.213    
    SLICE_X52Y145        FDRE (Setup_fdre_C_D)        0.034    14.247    rstLEDclk/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.247    
                         arrival time                          -6.813    
  -------------------------------------------------------------------
                         slack                                  7.435    

Slack (MET) :             7.453ns  (required time - arrival time)
  Source:                 rstLEDclk/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.525ns  (logic 0.556ns (22.018%)  route 1.969ns (77.982%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.956ns = ( 13.956 - 10.000 ) 
    Source Clock Delay      (SCD):    4.271ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.393     4.271    rstLEDclk/CLK
    SLICE_X52Y144        FDRE                                         r  rstLEDclk/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y144        FDRE (Prop_fdre_C_Q)         0.269     4.540 r  rstLEDclk/counter_reg[3]/Q
                         net (fo=2, routed)           0.558     5.097    rstLEDclk/counter[3]
    SLICE_X52Y144        LUT4 (Prop_lut4_I3_O)        0.064     5.161 r  rstLEDclk/counter[26]_i_9/O
                         net (fo=1, routed)           0.665     5.826    rstLEDclk/counter[26]_i_9_n_0
    SLICE_X52Y147        LUT6 (Prop_lut6_I5_O)        0.170     5.996 r  rstLEDclk/counter[26]_i_2/O
                         net (fo=27, routed)          0.746     6.743    rstLEDclk/counter[26]_i_2_n_0
    SLICE_X52Y149        LUT5 (Prop_lut5_I3_O)        0.053     6.796 r  rstLEDclk/counter[24]_i_1/O
                         net (fo=1, routed)           0.000     6.796    rstLEDclk/counter[24]_i_1_n_0
    SLICE_X52Y149        FDRE                                         r  rstLEDclk/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.283    13.956    rstLEDclk/CLK
    SLICE_X52Y149        FDRE                                         r  rstLEDclk/counter_reg[24]/C
                         clock pessimism              0.293    14.250    
                         clock uncertainty           -0.035    14.214    
    SLICE_X52Y149        FDRE (Setup_fdre_C_D)        0.035    14.249    rstLEDclk/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.249    
                         arrival time                          -6.796    
  -------------------------------------------------------------------
                         slack                                  7.453    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 ADC1/counter_f_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/counter_f_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.128ns (59.463%)  route 0.087ns (40.537%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.174ns
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.685     1.786    ADC1/CLK
    SLICE_X17Y46         FDPE                                         r  ADC1/counter_f_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDPE (Prop_fdpe_C_Q)         0.100     1.886 r  ADC1/counter_f_reg[3]/Q
                         net (fo=7, routed)           0.087     1.973    ADC1/counter_f_reg__0[3]
    SLICE_X16Y46         LUT5 (Prop_lut5_I2_O)        0.028     2.001 r  ADC1/counter_f[6]_i_1/O
                         net (fo=1, routed)           0.000     2.001    ADC1/counter0[6]
    SLICE_X16Y46         FDPE                                         r  ADC1/counter_f_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.925     2.174    ADC1/CLK
    SLICE_X16Y46         FDPE                                         r  ADC1/counter_f_reg[6]/C
                         clock pessimism             -0.376     1.797    
    SLICE_X16Y46         FDPE (Hold_fdpe_C_D)         0.087     1.884    ADC1/counter_f_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 AD9783_inst1/FSM_onehot_state_f_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.146ns (41.545%)  route 0.205ns (58.455%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.686     1.787    AD9783_inst1/CLK
    SLICE_X12Y49         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDCE (Prop_fdce_C_Q)         0.118     1.905 f  AD9783_inst1/FSM_onehot_state_f_reg[8]/Q
                         net (fo=11, routed)          0.205     2.111    AD9783_inst1/FSM_onehot_state_f_reg_n_0_[8]
    SLICE_X12Y51         LUT6 (Prop_lut6_I2_O)        0.028     2.139 r  AD9783_inst1/FSM_onehot_state_f[6]_i_1__0/O
                         net (fo=1, routed)           0.000     2.139    AD9783_inst1/FSM_onehot_state_f[6]_i_1__0_n_0
    SLICE_X12Y51         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.854     2.103    AD9783_inst1/CLK
    SLICE_X12Y51         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[6]/C
                         clock pessimism             -0.175     1.927    
    SLICE_X12Y51         FDCE (Hold_fdce_C_D)         0.087     2.014    AD9783_inst1/FSM_onehot_state_f_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.014    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 AD9783_inst1/FSM_onehot_state_f_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.128ns (28.542%)  route 0.320ns (71.458%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.175ns
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.635     1.736    AD9783_inst1/CLK
    SLICE_X11Y50         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y50         FDCE (Prop_fdce_C_Q)         0.100     1.836 f  AD9783_inst1/FSM_onehot_state_f_reg[10]/Q
                         net (fo=7, routed)           0.320     2.157    AD9783_inst1/FSM_onehot_state_f_reg_n_0_[10]
    SLICE_X13Y49         LUT6 (Prop_lut6_I1_O)        0.028     2.185 r  AD9783_inst1/FSM_onehot_state_f[14]_i_1/O
                         net (fo=1, routed)           0.000     2.185    AD9783_inst1/FSM_onehot_state_f[14]_i_1_n_0
    SLICE_X13Y49         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.926     2.175    AD9783_inst1/CLK
    SLICE_X13Y49         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[14]/C
                         clock pessimism             -0.175     1.999    
    SLICE_X13Y49         FDCE (Hold_fdce_C_D)         0.060     2.059    AD9783_inst1/FSM_onehot_state_f_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.059    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 AD9783_inst1/FSM_onehot_state_f_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.130ns (55.780%)  route 0.103ns (44.220%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.634     1.735    AD9783_inst1/CLK
    SLICE_X13Y50         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDCE (Prop_fdce_C_Q)         0.100     1.835 f  AD9783_inst1/FSM_onehot_state_f_reg[1]/Q
                         net (fo=7, routed)           0.103     1.938    AD9783_inst1/AD_9783_SPI_inst/out[1]
    SLICE_X12Y50         LUT5 (Prop_lut5_I3_O)        0.030     1.968 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.968    AD9783_inst1/AD_9783_SPI_inst_n_8
    SLICE_X12Y50         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.854     2.103    AD9783_inst1/CLK
    SLICE_X12Y50         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[3]/C
                         clock pessimism             -0.356     1.746    
    SLICE_X12Y50         FDCE (Hold_fdce_C_D)         0.096     1.842    AD9783_inst1/FSM_onehot_state_f_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 AD9783_inst1/FSM_onehot_state_f_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.128ns (55.397%)  route 0.103ns (44.603%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.634     1.735    AD9783_inst1/CLK
    SLICE_X13Y50         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDCE (Prop_fdce_C_Q)         0.100     1.835 r  AD9783_inst1/FSM_onehot_state_f_reg[1]/Q
                         net (fo=7, routed)           0.103     1.938    AD9783_inst1/AD_9783_SPI_inst/out[1]
    SLICE_X12Y50         LUT5 (Prop_lut5_I2_O)        0.028     1.966 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.966    AD9783_inst1/AD_9783_SPI_inst_n_9
    SLICE_X12Y50         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.854     2.103    AD9783_inst1/CLK
    SLICE_X12Y50         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[2]/C
                         clock pessimism             -0.356     1.746    
    SLICE_X12Y50         FDCE (Hold_fdce_C_D)         0.087     1.833    AD9783_inst1/FSM_onehot_state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 AD9783_inst1/FSM_onehot_state_f_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.157ns (32.404%)  route 0.328ns (67.596%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.175ns
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.635     1.736    AD9783_inst1/CLK
    SLICE_X11Y50         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y50         FDCE (Prop_fdce_C_Q)         0.091     1.827 f  AD9783_inst1/FSM_onehot_state_f_reg[9]/Q
                         net (fo=9, routed)           0.328     2.155    AD9783_inst1/FSM_onehot_state_f_reg_n_0_[9]
    SLICE_X14Y49         LUT3 (Prop_lut3_I0_O)        0.066     2.221 r  AD9783_inst1/FSM_onehot_state_f[11]_i_1__0/O
                         net (fo=1, routed)           0.000     2.221    AD9783_inst1/FSM_onehot_state_f[11]_i_1__0_n_0
    SLICE_X14Y49         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.926     2.175    AD9783_inst1/CLK
    SLICE_X14Y49         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[11]/C
                         clock pessimism             -0.175     1.999    
    SLICE_X14Y49         FDCE (Hold_fdce_C_D)         0.087     2.086    AD9783_inst1/FSM_onehot_state_f_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.086    
                         arrival time                           2.221    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 AD9783_inst1/FSM_onehot_state_f_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.128ns (54.922%)  route 0.105ns (45.078%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.634     1.735    AD9783_inst1/CLK
    SLICE_X13Y50         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDCE (Prop_fdce_C_Q)         0.100     1.835 f  AD9783_inst1/FSM_onehot_state_f_reg[1]/Q
                         net (fo=7, routed)           0.105     1.940    AD9783_inst1/FSM_onehot_state_f_reg_n_0_[1]
    SLICE_X12Y50         LUT5 (Prop_lut5_I3_O)        0.028     1.968 r  AD9783_inst1/FSM_onehot_state_f[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.968    AD9783_inst1/FSM_onehot_state_f[4]_i_1__0_n_0
    SLICE_X12Y50         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.854     2.103    AD9783_inst1/CLK
    SLICE_X12Y50         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[4]/C
                         clock pessimism             -0.356     1.746    
    SLICE_X12Y50         FDCE (Hold_fdce_C_D)         0.087     1.833    AD9783_inst1/FSM_onehot_state_f_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 AD9783_inst1/counter_f_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/counter_f_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.132ns (53.107%)  route 0.117ns (46.893%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.175ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.686     1.787    AD9783_inst1/CLK
    SLICE_X13Y48         FDPE                                         r  AD9783_inst1/counter_f_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y48         FDPE (Prop_fdpe_C_Q)         0.100     1.887 r  AD9783_inst1/counter_f_reg[2]/Q
                         net (fo=6, routed)           0.117     2.004    AD9783_inst1/counter_f_reg[2]
    SLICE_X12Y48         LUT5 (Prop_lut5_I2_O)        0.032     2.036 r  AD9783_inst1/counter_f[4]_i_1__0/O
                         net (fo=1, routed)           0.000     2.036    AD9783_inst1/counter0__0[4]
    SLICE_X12Y48         FDPE                                         r  AD9783_inst1/counter_f_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.926     2.175    AD9783_inst1/CLK
    SLICE_X12Y48         FDPE                                         r  AD9783_inst1/counter_f_reg[4]/C
                         clock pessimism             -0.376     1.798    
    SLICE_X12Y48         FDPE (Hold_fdpe_C_D)         0.096     1.894    AD9783_inst1/counter_f_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.130ns (51.503%)  route 0.122ns (48.497%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.174ns
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.685     1.786    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X15Y45         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.100     1.886 r  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[0]/Q
                         net (fo=8, routed)           0.122     2.009    AD9783_inst1/AD_9783_SPI_inst/clk_counter[0]
    SLICE_X14Y45         LUT5 (Prop_lut5_I2_O)        0.030     2.039 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_i_1__0/O
                         net (fo=1, routed)           0.000     2.039    AD9783_inst1/AD_9783_SPI_inst/spi_clk_1
    SLICE_X14Y45         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/C
                         clock pessimism             -0.376     1.797    
    SLICE_X14Y45         FDCE (Hold_fdce_C_D)         0.096     1.893    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 AD9783_inst1/counter_f_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/counter_f_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.340%)  route 0.117ns (47.660%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.175ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.686     1.787    AD9783_inst1/CLK
    SLICE_X13Y48         FDPE                                         r  AD9783_inst1/counter_f_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y48         FDPE (Prop_fdpe_C_Q)         0.100     1.887 r  AD9783_inst1/counter_f_reg[2]/Q
                         net (fo=6, routed)           0.117     2.004    AD9783_inst1/counter_f_reg[2]
    SLICE_X12Y48         LUT4 (Prop_lut4_I3_O)        0.028     2.032 r  AD9783_inst1/counter_f[3]_i_1__0/O
                         net (fo=1, routed)           0.000     2.032    AD9783_inst1/counter0__0[3]
    SLICE_X12Y48         FDPE                                         r  AD9783_inst1/counter_f_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.926     2.175    AD9783_inst1/CLK
    SLICE_X12Y48         FDPE                                         r  AD9783_inst1/counter_f_reg[3]/C
                         clock pessimism             -0.376     1.798    
    SLICE_X12Y48         FDPE (Hold_fdpe_C_D)         0.087     1.885    AD9783_inst1/counter_f_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.147    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            1.600         10.000      8.400      BUFGCTRL_X0Y5    BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ADC1/MMCME2_ADV_inst/CLKIN1
Min Period        n/a     FDCE/C             n/a            0.750         10.000      9.250      SLICE_X14Y45     AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/C
Min Period        n/a     FDCE/C             n/a            0.750         10.000      9.250      SLICE_X12Y50     AD9783_inst1/FSM_onehot_state_f_reg[3]/C
Min Period        n/a     FDCE/C             n/a            0.750         10.000      9.250      SLICE_X11Y50     AD9783_inst1/FSM_onehot_state_f_reg[9]/C
Min Period        n/a     FDPE/C             n/a            0.750         10.000      9.250      SLICE_X12Y48     AD9783_inst1/counter_f_reg[4]/C
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X13Y51     AD9783_inst1/spi_data_reg[15]/C
Min Period        n/a     FDCE/C             n/a            0.750         10.000      9.250      SLICE_X13Y44     ADC1/FSM_onehot_state_f_reg[5]/C
Min Period        n/a     FDCE/C             n/a            0.750         10.000      9.250      SLICE_X13Y44     ADC1/FSM_onehot_state_f_reg[8]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  ADC1/MMCME2_ADV_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ADC1/MMCME2_ADV_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ADC1/MMCME2_ADV_inst/CLKIN1
Low Pulse Width   Fast    FDCE/C             n/a            0.400         5.000       4.600      SLICE_X14Y45     AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         5.000       4.600      SLICE_X11Y50     AD9783_inst1/FSM_onehot_state_f_reg[9]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.400         5.000       4.600      SLICE_X12Y48     AD9783_inst1/counter_f_reg[4]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         5.000       4.600      SLICE_X13Y44     ADC1/FSM_onehot_state_f_reg[5]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         5.000       4.600      SLICE_X13Y44     ADC1/FSM_onehot_state_f_reg[8]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.400         5.000       4.600      SLICE_X16Y46     ADC1/counter_f_reg[2]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ADC1/MMCME2_ADV_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ADC1/MMCME2_ADV_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X0Y6       ADC1/ADC0_out_reg[14]/C
High Pulse Width  Slow    FDPE/C             n/a            0.350         5.000       4.650      SLICE_X16Y46     ADC1/counter_f_reg[0]/C
High Pulse Width  Slow    FDPE/C             n/a            0.350         5.000       4.650      SLICE_X17Y46     ADC1/counter_f_reg[1]/C
High Pulse Width  Slow    FDPE/C             n/a            0.350         5.000       4.650      SLICE_X16Y46     ADC1/counter_f_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X0Y88      ADC1/FR_out_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X0Y88      ADC1/FR_out_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :            0  Failing Endpoints,  Worst Slack        5.102ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.102ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        4.589ns  (logic 0.361ns (7.867%)  route 4.228ns (92.133%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.200ns = ( 20.200 - 10.000 ) 
    Source Clock Delay      (SCD):    11.354ns
    Clock Pessimism Removal (CPR):    1.124ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.846     4.724    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.282     5.006 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.281     9.287    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     9.507 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.847    11.354    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X10Y49         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDPE (Prop_fdpe_C_Q)         0.308    11.662 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/Q
                         net (fo=10, routed)          0.627    12.289    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P_n_0
    SLICE_X9Y48          LUT6 (Prop_lut6_I0_O)        0.053    12.342 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          3.601    15.943    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X9Y45          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.643    18.275    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.469 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.731    20.200    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X9Y45          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/C
                         clock pessimism              1.124    21.324    
                         clock uncertainty           -0.035    21.289    
    SLICE_X9Y45          FDCE (Setup_fdce_C_CE)      -0.244    21.045    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]
  -------------------------------------------------------------------
                         required time                         21.045    
                         arrival time                         -15.943    
  -------------------------------------------------------------------
                         slack                                  5.102    

Slack (MET) :             5.120ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        4.572ns  (logic 0.361ns (7.896%)  route 4.211ns (92.104%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.201ns = ( 20.201 - 10.000 ) 
    Source Clock Delay      (SCD):    11.354ns
    Clock Pessimism Removal (CPR):    1.124ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.846     4.724    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.282     5.006 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.281     9.287    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     9.507 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.847    11.354    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X10Y49         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDPE (Prop_fdpe_C_Q)         0.308    11.662 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/Q
                         net (fo=10, routed)          0.627    12.289    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P_n_0
    SLICE_X9Y48          LUT6 (Prop_lut6_I0_O)        0.053    12.342 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          3.584    15.926    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X9Y47          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.643    18.275    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.469 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.732    20.201    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X9Y47          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/C
                         clock pessimism              1.124    21.325    
                         clock uncertainty           -0.035    21.290    
    SLICE_X9Y47          FDCE (Setup_fdce_C_CE)      -0.244    21.046    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]
  -------------------------------------------------------------------
                         required time                         21.046    
                         arrival time                         -15.926    
  -------------------------------------------------------------------
                         slack                                  5.120    

Slack (MET) :             5.120ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        4.572ns  (logic 0.361ns (7.896%)  route 4.211ns (92.104%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.201ns = ( 20.201 - 10.000 ) 
    Source Clock Delay      (SCD):    11.354ns
    Clock Pessimism Removal (CPR):    1.124ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.846     4.724    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.282     5.006 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.281     9.287    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     9.507 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.847    11.354    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X10Y49         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDPE (Prop_fdpe_C_Q)         0.308    11.662 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/Q
                         net (fo=10, routed)          0.627    12.289    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P_n_0
    SLICE_X9Y48          LUT6 (Prop_lut6_I0_O)        0.053    12.342 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          3.584    15.926    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X9Y47          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.643    18.275    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.469 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.732    20.201    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X9Y47          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/C
                         clock pessimism              1.124    21.325    
                         clock uncertainty           -0.035    21.290    
    SLICE_X9Y47          FDCE (Setup_fdce_C_CE)      -0.244    21.046    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]
  -------------------------------------------------------------------
                         required time                         21.046    
                         arrival time                         -15.926    
  -------------------------------------------------------------------
                         slack                                  5.120    

Slack (MET) :             5.120ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        4.572ns  (logic 0.361ns (7.896%)  route 4.211ns (92.104%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.201ns = ( 20.201 - 10.000 ) 
    Source Clock Delay      (SCD):    11.354ns
    Clock Pessimism Removal (CPR):    1.124ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.846     4.724    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.282     5.006 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.281     9.287    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     9.507 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.847    11.354    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X10Y49         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDPE (Prop_fdpe_C_Q)         0.308    11.662 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/Q
                         net (fo=10, routed)          0.627    12.289    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P_n_0
    SLICE_X9Y48          LUT6 (Prop_lut6_I0_O)        0.053    12.342 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          3.584    15.926    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X9Y47          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.643    18.275    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.469 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.732    20.201    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X9Y47          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/C
                         clock pessimism              1.124    21.325    
                         clock uncertainty           -0.035    21.290    
    SLICE_X9Y47          FDCE (Setup_fdce_C_CE)      -0.244    21.046    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]
  -------------------------------------------------------------------
                         required time                         21.046    
                         arrival time                         -15.926    
  -------------------------------------------------------------------
                         slack                                  5.120    

Slack (MET) :             5.120ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        4.572ns  (logic 0.361ns (7.896%)  route 4.211ns (92.104%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.201ns = ( 20.201 - 10.000 ) 
    Source Clock Delay      (SCD):    11.354ns
    Clock Pessimism Removal (CPR):    1.124ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.846     4.724    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.282     5.006 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.281     9.287    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     9.507 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.847    11.354    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X10Y49         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDPE (Prop_fdpe_C_Q)         0.308    11.662 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/Q
                         net (fo=10, routed)          0.627    12.289    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P_n_0
    SLICE_X9Y48          LUT6 (Prop_lut6_I0_O)        0.053    12.342 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          3.584    15.926    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X9Y47          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.643    18.275    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.469 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.732    20.201    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X9Y47          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/C
                         clock pessimism              1.124    21.325    
                         clock uncertainty           -0.035    21.290    
    SLICE_X9Y47          FDCE (Setup_fdce_C_CE)      -0.244    21.046    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]
  -------------------------------------------------------------------
                         required time                         21.046    
                         arrival time                         -15.926    
  -------------------------------------------------------------------
                         slack                                  5.120    

Slack (MET) :             5.141ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        4.550ns  (logic 0.361ns (7.934%)  route 4.189ns (92.066%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.200ns = ( 20.200 - 10.000 ) 
    Source Clock Delay      (SCD):    11.354ns
    Clock Pessimism Removal (CPR):    1.124ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.846     4.724    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.282     5.006 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.281     9.287    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     9.507 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.847    11.354    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X10Y49         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDPE (Prop_fdpe_C_Q)         0.308    11.662 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/Q
                         net (fo=10, routed)          0.627    12.289    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P_n_0
    SLICE_X9Y48          LUT6 (Prop_lut6_I0_O)        0.053    12.342 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          3.561    15.904    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X9Y46          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.643    18.275    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.469 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.731    20.200    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X9Y46          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/C
                         clock pessimism              1.124    21.324    
                         clock uncertainty           -0.035    21.289    
    SLICE_X9Y46          FDCE (Setup_fdce_C_CE)      -0.244    21.045    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]
  -------------------------------------------------------------------
                         required time                         21.045    
                         arrival time                         -15.904    
  -------------------------------------------------------------------
                         slack                                  5.141    

Slack (MET) :             5.141ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        4.550ns  (logic 0.361ns (7.934%)  route 4.189ns (92.066%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.200ns = ( 20.200 - 10.000 ) 
    Source Clock Delay      (SCD):    11.354ns
    Clock Pessimism Removal (CPR):    1.124ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.846     4.724    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.282     5.006 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.281     9.287    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     9.507 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.847    11.354    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X10Y49         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDPE (Prop_fdpe_C_Q)         0.308    11.662 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/Q
                         net (fo=10, routed)          0.627    12.289    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P_n_0
    SLICE_X9Y48          LUT6 (Prop_lut6_I0_O)        0.053    12.342 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          3.561    15.904    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X9Y46          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.643    18.275    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.469 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.731    20.200    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X9Y46          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/C
                         clock pessimism              1.124    21.324    
                         clock uncertainty           -0.035    21.289    
    SLICE_X9Y46          FDCE (Setup_fdce_C_CE)      -0.244    21.045    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]
  -------------------------------------------------------------------
                         required time                         21.045    
                         arrival time                         -15.904    
  -------------------------------------------------------------------
                         slack                                  5.141    

Slack (MET) :             5.141ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        4.550ns  (logic 0.361ns (7.934%)  route 4.189ns (92.066%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.200ns = ( 20.200 - 10.000 ) 
    Source Clock Delay      (SCD):    11.354ns
    Clock Pessimism Removal (CPR):    1.124ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.846     4.724    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.282     5.006 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.281     9.287    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     9.507 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.847    11.354    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X10Y49         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDPE (Prop_fdpe_C_Q)         0.308    11.662 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/Q
                         net (fo=10, routed)          0.627    12.289    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P_n_0
    SLICE_X9Y48          LUT6 (Prop_lut6_I0_O)        0.053    12.342 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          3.561    15.904    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X9Y46          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.643    18.275    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.469 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.731    20.200    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X9Y46          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/C
                         clock pessimism              1.124    21.324    
                         clock uncertainty           -0.035    21.289    
    SLICE_X9Y46          FDCE (Setup_fdce_C_CE)      -0.244    21.045    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]
  -------------------------------------------------------------------
                         required time                         21.045    
                         arrival time                         -15.904    
  -------------------------------------------------------------------
                         slack                                  5.141    

Slack (MET) :             5.141ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        4.550ns  (logic 0.361ns (7.934%)  route 4.189ns (92.066%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.200ns = ( 20.200 - 10.000 ) 
    Source Clock Delay      (SCD):    11.354ns
    Clock Pessimism Removal (CPR):    1.124ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.846     4.724    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.282     5.006 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.281     9.287    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     9.507 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.847    11.354    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X10Y49         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDPE (Prop_fdpe_C_Q)         0.308    11.662 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/Q
                         net (fo=10, routed)          0.627    12.289    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P_n_0
    SLICE_X9Y48          LUT6 (Prop_lut6_I0_O)        0.053    12.342 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          3.561    15.904    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X9Y46          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.643    18.275    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.469 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.731    20.200    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X9Y46          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/C
                         clock pessimism              1.124    21.324    
                         clock uncertainty           -0.035    21.289    
    SLICE_X9Y46          FDCE (Setup_fdce_C_CE)      -0.244    21.045    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]
  -------------------------------------------------------------------
                         required time                         21.045    
                         arrival time                         -15.904    
  -------------------------------------------------------------------
                         slack                                  5.141    

Slack (MET) :             5.141ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        4.550ns  (logic 0.361ns (7.934%)  route 4.189ns (92.066%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.200ns = ( 20.200 - 10.000 ) 
    Source Clock Delay      (SCD):    11.354ns
    Clock Pessimism Removal (CPR):    1.124ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.846     4.724    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.282     5.006 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.281     9.287    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     9.507 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.847    11.354    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X10Y49         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDPE (Prop_fdpe_C_Q)         0.308    11.662 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/Q
                         net (fo=10, routed)          0.627    12.289    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P_n_0
    SLICE_X9Y48          LUT6 (Prop_lut6_I0_O)        0.053    12.342 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          3.561    15.904    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X9Y46          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.643    18.275    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.469 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.731    20.200    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X9Y46          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/C
                         clock pessimism              1.124    21.324    
                         clock uncertainty           -0.035    21.289    
    SLICE_X9Y46          FDCE (Setup_fdce_C_CE)      -0.244    21.045    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]
  -------------------------------------------------------------------
                         required time                         21.045    
                         arrival time                         -15.904    
  -------------------------------------------------------------------
                         slack                                  5.141    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.146ns (40.195%)  route 0.217ns (59.805%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.640ns
    Source Clock Delay      (SCD):    4.715ns
    Clock Pessimism Removal (CPR):    0.785ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.685     1.786    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.107     1.893 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.072     3.966    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.062     4.028 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.687     4.715    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X10Y49         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDPE (Prop_fdpe_C_Q)         0.118     4.833 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/Q
                         net (fo=10, routed)          0.217     5.050    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P_n_0
    SLICE_X10Y50         LUT6 (Prop_lut6_I3_O)        0.028     5.078 r  AD9783_inst1/AD_9783_SPI_inst/ready_out_i_1/O
                         net (fo=1, routed)           0.000     5.078    AD9783_inst1/AD_9783_SPI_inst/ready_out_i_1_n_0
    SLICE_X10Y50         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.403     4.710    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.785 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.855     5.640    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X10Y50         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                         clock pessimism             -0.785     4.855    
    SLICE_X10Y50         FDCE (Hold_fdce_C_D)         0.087     4.942    AD9783_inst1/AD_9783_SPI_inst/ready_out_reg
  -------------------------------------------------------------------
                         required time                         -4.942    
                         arrival time                           5.078    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.091ns (57.946%)  route 0.066ns (42.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.640ns
    Source Clock Delay      (SCD):    4.663ns
    Clock Pessimism Removal (CPR):    0.966ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.685     1.786    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.107     1.893 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.072     3.966    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.062     4.028 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.635     4.663    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X9Y52          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDCE (Prop_fdce_C_Q)         0.091     4.754 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/Q
                         net (fo=2, routed)           0.066     4.820    AD9783_inst1/AD_9783_SPI_inst/data_out_reg_n_0_[5]
    SLICE_X8Y52          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.403     4.710    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.785 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.855     5.640    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X8Y52          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/C
                         clock pessimism             -0.966     4.674    
    SLICE_X8Y52          FDCE (Hold_fdce_C_D)         0.002     4.676    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C
  -------------------------------------------------------------------
                         required time                         -4.676    
                         arrival time                           4.820    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/D
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.157ns (71.382%)  route 0.063ns (28.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.639ns
    Source Clock Delay      (SCD):    4.662ns
    Clock Pessimism Removal (CPR):    0.977ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.685     1.786    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.107     1.893 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.072     3.966    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.062     4.028 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.634     4.662    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X9Y53          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y53          FDPE (Prop_fdpe_C_Q)         0.091     4.753 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/Q
                         net (fo=2, routed)           0.063     4.816    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P_n_0
    SLICE_X9Y53          LUT3 (Prop_lut3_I0_O)        0.066     4.882 r  AD9783_inst1/AD_9783_SPI_inst/data_out[1]_P_i_1/O
                         net (fo=1, routed)           0.000     4.882    AD9783_inst1/AD_9783_SPI_inst/data_out[1]_P_i_1_n_0
    SLICE_X9Y53          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.403     4.710    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.785 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.854     5.639    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X9Y53          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/C
                         clock pessimism             -0.977     4.662    
    SLICE_X9Y53          FDPE (Hold_fdpe_C_D)         0.060     4.722    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P
  -------------------------------------------------------------------
                         required time                         -4.722    
                         arrival time                           4.882    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/D
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.100ns (47.189%)  route 0.112ns (52.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.639ns
    Source Clock Delay      (SCD):    4.663ns
    Clock Pessimism Removal (CPR):    0.963ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.685     1.786    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.107     1.893 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.072     3.966    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.062     4.028 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.635     4.663    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X9Y52          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDCE (Prop_fdce_C_Q)         0.100     4.763 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/Q
                         net (fo=2, routed)           0.112     4.875    AD9783_inst1/AD_9783_SPI_inst/data_out_reg_n_0_[9]
    SLICE_X9Y53          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.403     4.710    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.785 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.854     5.639    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X9Y53          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/C
                         clock pessimism             -0.963     4.676    
    SLICE_X9Y53          FDPE (Hold_fdpe_C_D)         0.038     4.714    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P
  -------------------------------------------------------------------
                         required time                         -4.714    
                         arrival time                           4.875    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/D
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.100ns (21.223%)  route 0.371ns (78.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.712ns
    Source Clock Delay      (SCD):    4.663ns
    Clock Pessimism Removal (CPR):    0.785ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.685     1.786    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.107     1.893 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.072     3.966    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.062     4.028 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.635     4.663    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X9Y52          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDCE (Prop_fdce_C_Q)         0.100     4.763 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]/Q
                         net (fo=2, routed)           0.371     5.134    AD9783_inst1/AD_9783_SPI_inst/data_out_reg_n_0_[14]
    SLICE_X9Y49          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.403     4.710    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.785 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.927     5.712    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X9Y49          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/C
                         clock pessimism             -0.785     4.927    
    SLICE_X9Y49          FDPE (Hold_fdpe_C_D)         0.040     4.967    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P
  -------------------------------------------------------------------
                         required time                         -4.967    
                         arrival time                           5.134    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/D
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.091ns (45.424%)  route 0.109ns (54.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.640ns
    Source Clock Delay      (SCD):    4.663ns
    Clock Pessimism Removal (CPR):    0.963ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.685     1.786    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.107     1.893 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.072     3.966    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.062     4.028 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.635     4.663    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X9Y52          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDCE (Prop_fdce_C_Q)         0.091     4.754 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/Q
                         net (fo=2, routed)           0.109     4.863    AD9783_inst1/AD_9783_SPI_inst/data_out_reg_n_0_[5]
    SLICE_X8Y51          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.403     4.710    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.785 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.855     5.640    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X8Y51          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/C
                         clock pessimism             -0.963     4.677    
    SLICE_X8Y51          FDPE (Hold_fdpe_C_D)         0.002     4.679    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P
  -------------------------------------------------------------------
                         required time                         -4.679    
                         arrival time                           4.863    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.833%)  route 0.134ns (51.167%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.640ns
    Source Clock Delay      (SCD):    4.663ns
    Clock Pessimism Removal (CPR):    0.963ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.685     1.786    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.107     1.893 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.072     3.966    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.062     4.028 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.635     4.663    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X9Y51          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y51          FDCE (Prop_fdce_C_Q)         0.100     4.763 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/Q
                         net (fo=2, routed)           0.134     4.897    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C_n_0
    SLICE_X9Y52          LUT3 (Prop_lut3_I2_O)        0.028     4.925 r  AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_2/O
                         net (fo=1, routed)           0.000     4.925    AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_2_n_0
    SLICE_X9Y52          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.403     4.710    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.785 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.855     5.640    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X9Y52          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/C
                         clock pessimism             -0.963     4.677    
    SLICE_X9Y52          FDCE (Hold_fdce_C_D)         0.060     4.737    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -4.737    
                         arrival time                           4.925    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.128ns (40.724%)  route 0.186ns (59.276%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.639ns
    Source Clock Delay      (SCD):    4.663ns
    Clock Pessimism Removal (CPR):    0.945ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.685     1.786    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.107     1.893 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.072     3.966    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.062     4.028 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.635     4.663    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X9Y52          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDCE (Prop_fdce_C_Q)         0.100     4.763 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/Q
                         net (fo=2, routed)           0.186     4.949    AD9783_inst1/AD_9783_SPI_inst/data_out_reg_n_0_[9]
    SLICE_X10Y53         LUT3 (Prop_lut3_I0_O)        0.028     4.977 r  AD9783_inst1/AD_9783_SPI_inst/data_out[10]_C_i_1/O
                         net (fo=1, routed)           0.000     4.977    AD9783_inst1/AD_9783_SPI_inst/data_out[10]_C_i_1_n_0
    SLICE_X10Y53         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.403     4.710    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.785 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.854     5.639    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X10Y53         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/C
                         clock pessimism             -0.945     4.694    
    SLICE_X10Y53         FDCE (Hold_fdce_C_D)         0.087     4.781    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C
  -------------------------------------------------------------------
                         required time                         -4.781    
                         arrival time                           4.977    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.146ns (49.887%)  route 0.147ns (50.113%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.639ns
    Source Clock Delay      (SCD):    4.662ns
    Clock Pessimism Removal (CPR):    0.977ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.685     1.786    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.107     1.893 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.072     3.966    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.062     4.028 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.634     4.662    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X8Y53          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y53          FDCE (Prop_fdce_C_Q)         0.118     4.780 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/Q
                         net (fo=2, routed)           0.147     4.926    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C_n_0
    SLICE_X8Y53          LUT5 (Prop_lut5_I4_O)        0.028     4.954 r  AD9783_inst1/AD_9783_SPI_inst/data_out[1]_C_i_1/O
                         net (fo=1, routed)           0.000     4.954    AD9783_inst1/AD_9783_SPI_inst/data_out[1]_C_i_1_n_0
    SLICE_X8Y53          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.403     4.710    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.785 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.854     5.639    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X8Y53          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/C
                         clock pessimism             -0.977     4.662    
    SLICE_X8Y53          FDCE (Hold_fdce_C_D)         0.087     4.749    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C
  -------------------------------------------------------------------
                         required time                         -4.749    
                         arrival time                           4.954    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.146ns (49.397%)  route 0.150ns (50.603%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.712ns
    Source Clock Delay      (SCD):    4.715ns
    Clock Pessimism Removal (CPR):    0.997ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.685     1.786    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.107     1.893 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.072     3.966    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.062     4.028 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.687     4.715    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X8Y49          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDCE (Prop_fdce_C_Q)         0.118     4.833 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/Q
                         net (fo=2, routed)           0.150     4.982    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C_n_0
    SLICE_X8Y49          LUT3 (Prop_lut3_I2_O)        0.028     5.010 r  AD9783_inst1/AD_9783_SPI_inst/data_out[15]_C_i_1/O
                         net (fo=1, routed)           0.000     5.010    AD9783_inst1/AD_9783_SPI_inst/data_out[15]_C_i_1_n_0
    SLICE_X8Y49          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.403     4.710    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.785 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.927     5.712    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X8Y49          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/C
                         clock pessimism             -0.997     4.715    
    SLICE_X8Y49          FDCE (Hold_fdce_C_D)         0.087     4.802    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C
  -------------------------------------------------------------------
                         required time                         -4.802    
                         arrival time                           5.010    
  -------------------------------------------------------------------
                         slack                                  0.209    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.600         10.000      8.400      BUFGCTRL_X0Y6  counter_f_reg[11]_i_3/I
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X9Y47    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X9Y47    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X9Y46    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X9Y46    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X9Y46    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X9Y52    AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c/C
Min Period        n/a     FDPE/C      n/a            0.750         10.000      9.250      SLICE_X9Y53    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/C
Min Period        n/a     FDRE/C      n/a            0.750         10.000      9.250      SLICE_X10Y52   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[13]_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_5/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X9Y52    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/C
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X10Y52   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X10Y52   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/CLK
Low Pulse Width   Fast    FDPE/C      n/a            0.400         5.000       4.600      SLICE_X9Y53    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/C
Low Pulse Width   Slow    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X9Y46    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X9Y46    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X9Y46    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]/C
Low Pulse Width   Fast    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X9Y52    AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c/C
Low Pulse Width   Fast    FDRE/C      n/a            0.400         5.000       4.600      SLICE_X10Y52   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[13]_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_5/C
Low Pulse Width   Fast    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X9Y52    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/C
Low Pulse Width   Fast    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X9Y47    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X10Y52   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X10Y52   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/CLK
High Pulse Width  Slow    FDCE/C      n/a            0.350         5.000       4.650      SLICE_X9Y47    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/C
High Pulse Width  Fast    FDCE/C      n/a            0.350         5.000       4.650      SLICE_X9Y47    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/C
High Pulse Width  Slow    FDCE/C      n/a            0.350         5.000       4.650      SLICE_X9Y47    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/C
High Pulse Width  Fast    FDCE/C      n/a            0.350         5.000       4.650      SLICE_X9Y47    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/C
High Pulse Width  Slow    FDCE/C      n/a            0.350         5.000       4.650      SLICE_X9Y47    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/C
High Pulse Width  Fast    FDCE/C      n/a            0.350         5.000       4.650      SLICE_X9Y47    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/C
High Pulse Width  Slow    FDCE/C      n/a            0.350         5.000       4.650      SLICE_X9Y46    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/C
High Pulse Width  Fast    FDCE/C      n/a            0.350         5.000       4.650      SLICE_X9Y46    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/spi_data_reg_n_0_[10]
  To Clock:  AD9783_inst1/spi_data_reg_n_0_[10]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         AD9783_inst1/spi_data_reg_n_0_[10]
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { AD9783_inst1/spi_data_reg[10]/Q }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X11Y53  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X9Y54   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X9Y54   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X11Y53  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X8Y54   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/CLR
High Pulse Width  Slow    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X11Y53  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X8Y53   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X8Y53   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/CLR
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X9Y53   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/PRE
High Pulse Width  Fast    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X11Y53  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X9Y53   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/PRE
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X8Y53   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/CLR
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X9Y53   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/PRE
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X8Y53   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/CLR



---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/spi_data_reg_n_0_[15]
  To Clock:  AD9783_inst1/spi_data_reg_n_0_[15]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         AD9783_inst1/spi_data_reg_n_0_[15]
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { AD9783_inst1/spi_data_reg[15]/Q }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X8Y48  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X8Y48  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
High Pulse Width  Fast    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X8Y48  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
High Pulse Width  Slow    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X9Y49  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/PRE
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X8Y49  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/CLR
High Pulse Width  Slow    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X8Y48  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X8Y49  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/CLR
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X9Y49  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/PRE



---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/spi_trigger_reg_n_0
  To Clock:  AD9783_inst1/spi_trigger_reg_n_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         AD9783_inst1/spi_trigger_reg_n_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { AD9783_inst1/spi_trigger_reg/Q }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X10Y51  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X11Y51  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X8Y48   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X9Y54   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X11Y52  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X10Y51  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X11Y53  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X11Y52  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X11Y51  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X8Y48   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X8Y54   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X8Y53   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X8Y53   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/CLR
High Pulse Width  Fast    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X11Y53  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X9Y48   AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X9Y48   AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/CLR
High Pulse Width  Slow    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X8Y51   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P/PRE
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X8Y51   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P/PRE
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X9Y51   AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/CLR
High Pulse Width  Fast    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X10Y51  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR



---------------------------------------------------------------------------------------------------
From Clock:  MMCME2_BASE_inst_n_2
  To Clock:  MMCME2_BASE_inst_n_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MMCME2_BASE_inst_n_2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { AD9783_inst1/MMCME2_BASE_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.600         5.000       3.400      BUFGCTRL_X0Y0    AD9783_inst1/BUFG_clkD/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
Min Period  n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y194    AD9783_inst1/pins[0].ODDR_inst/C
Min Period  n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y224    AD9783_inst1/pins[10].ODDR_inst/C
Min Period  n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y222    AD9783_inst1/pins[11].ODDR_inst/C
Min Period  n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y236    AD9783_inst1/pins[12].ODDR_inst/C
Min Period  n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y212    AD9783_inst1/pins[16].ODDR_inst/C
Min Period  n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y196    AD9783_inst1/pins[1].ODDR_inst/C
Min Period  n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y202    AD9783_inst1/pins[2].ODDR_inst/C
Min Period  n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y198    AD9783_inst1/pins[3].ODDR_inst/C
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkDLYi
  To Clock:  clkDLYi

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkDLYi
Waveform(ns):       { 0.625 3.125 }
Period(ns):         5.000
Sources:            { AD9783_inst1/MMCME2_BASE_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.600         5.000       3.400      BUFGCTRL_X0Y3    AD9783_inst1/BUFG_clkDLY/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKOUT1
Min Period  n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y192    AD9783_inst1/ODDR_CLK/C
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkFB
  To Clock:  clkFB

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkFB
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { AD9783_inst1/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkFB_1
  To Clock:  clkFB_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkFB_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC1/MMCME2_ADV_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ADC1/MMCME2_ADV_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ADC1/MMCME2_ADV_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  ADC1/MMCME2_ADV_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  ADC1/MMCME2_ADV_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkPS_int
  To Clock:  clkPS_int

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkPS_int
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC1/MMCME2_ADV_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.600         10.000      8.400      BUFGCTRL_X0Y4    ADC1/BUFG_clkPS/I
Min Period  n/a     ODDR/C              n/a            1.249         10.000      8.751      OLOGIC_X0Y36     ADC1/ODDR_inst/C
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ADC1/MMCME2_ADV_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  ADC1/MMCME2_ADV_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_div_int
  To Clock:  clk_div_int

Setup :            0  Failing Endpoints,  Worst Slack        7.538ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.538ns  (required time - arrival time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[1].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        2.474ns  (logic 0.269ns (10.875%)  route 2.205ns (89.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.757ns = ( 20.007 - 11.250 ) 
    Source Clock Delay      (SCD):    9.122ns = ( 10.372 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=114, routed)         1.965     6.093    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           1.697    10.372    ADC1/clk_div
    SLICE_X0Y68          FDRE                                         r  ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.269    10.641 r  ADC1/bit_slip_reg/Q
                         net (fo=4, routed)           2.205    12.845    ADC1/bit_slip
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC1/pins[1].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=114, routed)         1.833    15.756    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.839 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    18.101    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    18.214 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           1.793    20.007    ADC1/clk_div
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC1/pins[1].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.472    20.480    
                         clock uncertainty           -0.080    20.400    
    ILOGIC_X0Y6          ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.017    20.383    ADC1/pins[1].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         20.383    
                         arrival time                         -12.845    
  -------------------------------------------------------------------
                         slack                                  7.538    

Slack (MET) :             7.807ns  (required time - arrival time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[0].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        2.202ns  (logic 0.269ns (12.217%)  route 1.933ns (87.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.754ns = ( 20.004 - 11.250 ) 
    Source Clock Delay      (SCD):    9.122ns = ( 10.372 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=114, routed)         1.965     6.093    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           1.697    10.372    ADC1/clk_div
    SLICE_X0Y68          FDRE                                         r  ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.269    10.641 r  ADC1/bit_slip_reg/Q
                         net (fo=4, routed)           1.933    12.573    ADC1/bit_slip
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC1/pins[0].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=114, routed)         1.833    15.756    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.839 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    18.101    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    18.214 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           1.790    20.004    ADC1/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC1/pins[0].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.472    20.477    
                         clock uncertainty           -0.080    20.397    
    ILOGIC_X0Y12         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.017    20.380    ADC1/pins[0].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         20.380    
                         arrival time                         -12.573    
  -------------------------------------------------------------------
                         slack                                  7.807    

Slack (MET) :             8.540ns  (required time - arrival time)
  Source:                 ADC1/BS_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/bit_slip_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        1.384ns  (logic 0.322ns (23.266%)  route 1.062ns (76.734%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.554ns = ( 19.804 - 11.250 ) 
    Source Clock Delay      (SCD):    9.130ns = ( 10.380 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.544ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=114, routed)         1.965     6.093    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           1.705    10.380    ADC1/clk_div
    SLICE_X1Y88          FDRE                                         r  ADC1/BS_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.269    10.649 r  ADC1/BS_state_reg/Q
                         net (fo=4, routed)           1.062    11.711    ADC1/state
    SLICE_X0Y68          LUT3 (Prop_lut3_I2_O)        0.053    11.764 r  ADC1/bit_slip_i_1/O
                         net (fo=1, routed)           0.000    11.764    ADC1/bit_slip_i_1_n_0
    SLICE_X0Y68          FDRE                                         r  ADC1/bit_slip_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=114, routed)         1.833    15.756    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.839 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    18.101    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    18.214 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           1.590    19.804    ADC1/clk_div
    SLICE_X0Y68          FDRE                                         r  ADC1/bit_slip_reg/C
                         clock pessimism              0.544    20.349    
                         clock uncertainty           -0.080    20.269    
    SLICE_X0Y68          FDRE (Setup_fdre_C_D)        0.035    20.304    ADC1/bit_slip_reg
  -------------------------------------------------------------------
                         required time                         20.304    
                         arrival time                         -11.764    
  -------------------------------------------------------------------
                         slack                                  8.540    

Slack (MET) :             8.711ns  (required time - arrival time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[4].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        1.177ns  (logic 0.269ns (22.860%)  route 0.908ns (77.140%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.561ns = ( 19.811 - 11.250 ) 
    Source Clock Delay      (SCD):    9.122ns = ( 10.372 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.544ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=114, routed)         1.965     6.093    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           1.697    10.372    ADC1/clk_div
    SLICE_X0Y68          FDRE                                         r  ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.269    10.641 r  ADC1/bit_slip_reg/Q
                         net (fo=4, routed)           0.908    11.548    ADC1/bit_slip
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=114, routed)         1.833    15.756    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.839 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    18.101    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    18.214 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           1.597    19.811    ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.544    20.356    
                         clock uncertainty           -0.080    20.276    
    ILOGIC_X0Y88         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.017    20.259    ADC1/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         20.259    
                         arrival time                         -11.548    
  -------------------------------------------------------------------
                         slack                                  8.711    

Slack (MET) :             9.091ns  (required time - arrival time)
  Source:                 ADC1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/BS_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.865ns  (logic 0.399ns (46.141%)  route 0.466ns (53.859%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.560ns = ( 19.810 - 11.250 ) 
    Source Clock Delay      (SCD):    9.130ns = ( 10.380 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=114, routed)         1.965     6.093    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           1.705    10.380    ADC1/clk_div
    SLICE_X1Y88          FDRE                                         r  ADC1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.246    10.626 r  ADC1/counter_reg[1]/Q
                         net (fo=2, routed)           0.466    11.091    ADC1/counter_reg_n_0_[1]
    SLICE_X1Y88          LUT6 (Prop_lut6_I1_O)        0.153    11.244 r  ADC1/BS_state_i_1/O
                         net (fo=1, routed)           0.000    11.244    ADC1/BS_state_i_1_n_0
    SLICE_X1Y88          FDRE                                         r  ADC1/BS_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=114, routed)         1.833    15.756    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.839 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    18.101    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    18.214 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           1.596    19.810    ADC1/clk_div
    SLICE_X1Y88          FDRE                                         r  ADC1/BS_state_reg/C
                         clock pessimism              0.569    20.380    
                         clock uncertainty           -0.080    20.300    
    SLICE_X1Y88          FDRE (Setup_fdre_C_D)        0.035    20.335    ADC1/BS_state_reg
  -------------------------------------------------------------------
                         required time                         20.335    
                         arrival time                         -11.244    
  -------------------------------------------------------------------
                         slack                                  9.091    

Slack (MET) :             9.103ns  (required time - arrival time)
  Source:                 ADC1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.881ns  (logic 0.414ns (47.006%)  route 0.467ns (52.994%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.560ns = ( 19.810 - 11.250 ) 
    Source Clock Delay      (SCD):    9.130ns = ( 10.380 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=114, routed)         1.965     6.093    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           1.705    10.380    ADC1/clk_div
    SLICE_X1Y88          FDRE                                         r  ADC1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.246    10.626 r  ADC1/counter_reg[1]/Q
                         net (fo=2, routed)           0.467    11.092    ADC1/counter_reg_n_0_[1]
    SLICE_X1Y88          LUT4 (Prop_lut4_I0_O)        0.168    11.260 r  ADC1/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    11.260    ADC1/counter[1]_i_1_n_0
    SLICE_X1Y88          FDRE                                         r  ADC1/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=114, routed)         1.833    15.756    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.839 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    18.101    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    18.214 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           1.596    19.810    ADC1/clk_div
    SLICE_X1Y88          FDRE                                         r  ADC1/counter_reg[1]/C
                         clock pessimism              0.569    20.380    
                         clock uncertainty           -0.080    20.300    
    SLICE_X1Y88          FDRE (Setup_fdre_C_D)        0.063    20.363    ADC1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         20.363    
                         arrival time                         -11.260    
  -------------------------------------------------------------------
                         slack                                  9.103    

Slack (MET) :             9.175ns  (required time - arrival time)
  Source:                 ADC1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.780ns  (logic 0.322ns (41.305%)  route 0.458ns (58.695%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.560ns = ( 19.810 - 11.250 ) 
    Source Clock Delay      (SCD):    9.130ns = ( 10.380 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=114, routed)         1.965     6.093    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           1.705    10.380    ADC1/clk_div
    SLICE_X1Y88          FDRE                                         r  ADC1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.269    10.649 f  ADC1/counter_reg[0]/Q
                         net (fo=3, routed)           0.458    11.106    ADC1/counter_reg_n_0_[0]
    SLICE_X1Y88          LUT3 (Prop_lut3_I0_O)        0.053    11.159 r  ADC1/counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000    11.159    ADC1/counter[0]_i_1__0_n_0
    SLICE_X1Y88          FDRE                                         r  ADC1/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=114, routed)         1.833    15.756    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.839 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    18.101    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    18.214 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           1.596    19.810    ADC1/clk_div
    SLICE_X1Y88          FDRE                                         r  ADC1/counter_reg[0]/C
                         clock pessimism              0.569    20.380    
                         clock uncertainty           -0.080    20.300    
    SLICE_X1Y88          FDRE (Setup_fdre_C_D)        0.034    20.334    ADC1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         20.334    
                         arrival time                         -11.159    
  -------------------------------------------------------------------
                         slack                                  9.175    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 ADC1/BS_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.284ns  (logic 0.130ns (45.807%)  route 0.154ns (54.193%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.157ns = ( 5.407 - 1.250 ) 
    Source Clock Delay      (SCD):    3.468ns = ( 4.718 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=114, routed)         0.697     3.048    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           0.663     4.718    ADC1/clk_div
    SLICE_X1Y88          FDRE                                         r  ADC1/BS_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.100     4.818 f  ADC1/BS_state_reg/Q
                         net (fo=4, routed)           0.154     4.972    ADC1/state
    SLICE_X1Y88          LUT4 (Prop_lut4_I2_O)        0.030     5.002 r  ADC1/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     5.002    ADC1/counter[1]_i_1_n_0
    SLICE_X1Y88          FDRE                                         r  ADC1/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=114, routed)         0.946     3.445    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.498 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     4.494    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     4.524 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           0.883     5.407    ADC1/clk_div
    SLICE_X1Y88          FDRE                                         r  ADC1/counter_reg[1]/C
                         clock pessimism             -0.688     4.718    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.075     4.793    ADC1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.793    
                         arrival time                           5.002    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 ADC1/BS_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/BS_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.280ns  (logic 0.128ns (45.747%)  route 0.152ns (54.253%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.157ns = ( 5.407 - 1.250 ) 
    Source Clock Delay      (SCD):    3.468ns = ( 4.718 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=114, routed)         0.697     3.048    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           0.663     4.718    ADC1/clk_div
    SLICE_X1Y88          FDRE                                         r  ADC1/BS_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.100     4.818 f  ADC1/BS_state_reg/Q
                         net (fo=4, routed)           0.152     4.970    ADC1/state
    SLICE_X1Y88          LUT6 (Prop_lut6_I0_O)        0.028     4.998 r  ADC1/BS_state_i_1/O
                         net (fo=1, routed)           0.000     4.998    ADC1/BS_state_i_1_n_0
    SLICE_X1Y88          FDRE                                         r  ADC1/BS_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=114, routed)         0.946     3.445    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.498 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     4.494    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     4.524 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           0.883     5.407    ADC1/clk_div
    SLICE_X1Y88          FDRE                                         r  ADC1/BS_state_reg/C
                         clock pessimism             -0.688     4.718    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.060     4.778    ADC1/BS_state_reg
  -------------------------------------------------------------------
                         required time                         -4.778    
                         arrival time                           4.998    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 ADC1/BS_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.282ns  (logic 0.128ns (45.423%)  route 0.154ns (54.578%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.157ns = ( 5.407 - 1.250 ) 
    Source Clock Delay      (SCD):    3.468ns = ( 4.718 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=114, routed)         0.697     3.048    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           0.663     4.718    ADC1/clk_div
    SLICE_X1Y88          FDRE                                         r  ADC1/BS_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.100     4.818 f  ADC1/BS_state_reg/Q
                         net (fo=4, routed)           0.154     4.972    ADC1/state
    SLICE_X1Y88          LUT3 (Prop_lut3_I1_O)        0.028     5.000 r  ADC1/counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     5.000    ADC1/counter[0]_i_1__0_n_0
    SLICE_X1Y88          FDRE                                         r  ADC1/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=114, routed)         0.946     3.445    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.498 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     4.494    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     4.524 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           0.883     5.407    ADC1/clk_div
    SLICE_X1Y88          FDRE                                         r  ADC1/counter_reg[0]/C
                         clock pessimism             -0.688     4.718    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.060     4.778    ADC1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.778    
                         arrival time                           5.000    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/bit_slip_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.290ns  (logic 0.128ns (44.154%)  route 0.162ns (55.846%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.150ns = ( 5.400 - 1.250 ) 
    Source Clock Delay      (SCD):    3.463ns = ( 4.713 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.686ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=114, routed)         0.697     3.048    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           0.658     4.713    ADC1/clk_div
    SLICE_X0Y68          FDRE                                         r  ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.100     4.813 r  ADC1/bit_slip_reg/Q
                         net (fo=4, routed)           0.162     4.975    ADC1/bit_slip
    SLICE_X0Y68          LUT3 (Prop_lut3_I0_O)        0.028     5.003 r  ADC1/bit_slip_i_1/O
                         net (fo=1, routed)           0.000     5.003    ADC1/bit_slip_i_1_n_0
    SLICE_X0Y68          FDRE                                         r  ADC1/bit_slip_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=114, routed)         0.946     3.445    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.498 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     4.494    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     4.524 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           0.876     5.400    ADC1/clk_div
    SLICE_X0Y68          FDRE                                         r  ADC1/bit_slip_reg/C
                         clock pessimism             -0.686     4.713    
    SLICE_X0Y68          FDRE (Hold_fdre_C_D)         0.060     4.773    ADC1/bit_slip_reg
  -------------------------------------------------------------------
                         required time                         -4.773    
                         arrival time                           5.003    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[4].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.561ns  (logic 0.100ns (17.834%)  route 0.461ns (82.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.159ns = ( 5.409 - 1.250 ) 
    Source Clock Delay      (SCD):    3.463ns = ( 4.713 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.656ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=114, routed)         0.697     3.048    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           0.658     4.713    ADC1/clk_div
    SLICE_X0Y68          FDRE                                         r  ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.100     4.813 r  ADC1/bit_slip_reg/Q
                         net (fo=4, routed)           0.461     5.274    ADC1/bit_slip
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=114, routed)         0.946     3.445    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.498 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     4.494    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     4.524 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           0.885     5.409    ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.656     4.752    
    ILOGIC_X0Y88         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     4.819    ADC1/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -4.819    
                         arrival time                           5.274    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.735ns  (arrival time - required time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[0].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        1.071ns  (logic 0.100ns (9.339%)  route 0.971ns (90.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.229ns = ( 5.479 - 1.250 ) 
    Source Clock Delay      (SCD):    3.463ns = ( 4.713 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=114, routed)         0.697     3.048    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           0.658     4.713    ADC1/clk_div
    SLICE_X0Y68          FDRE                                         r  ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.100     4.813 r  ADC1/bit_slip_reg/Q
                         net (fo=4, routed)           0.971     5.784    ADC1/bit_slip
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC1/pins[0].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=114, routed)         0.946     3.445    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.498 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     4.494    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     4.524 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           0.955     5.479    ADC1/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC1/pins[0].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.496     4.982    
    ILOGIC_X0Y12         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     5.049    ADC1/pins[0].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -5.049    
                         arrival time                           5.784    
  -------------------------------------------------------------------
                         slack                                  0.735    

Slack (MET) :             0.860ns  (arrival time - required time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[1].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        1.200ns  (logic 0.100ns (8.337%)  route 1.100ns (91.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.233ns = ( 5.483 - 1.250 ) 
    Source Clock Delay      (SCD):    3.463ns = ( 4.713 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=114, routed)         0.697     3.048    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           0.658     4.713    ADC1/clk_div
    SLICE_X0Y68          FDRE                                         r  ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.100     4.813 r  ADC1/bit_slip_reg/Q
                         net (fo=4, routed)           1.100     5.913    ADC1/bit_slip
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC1/pins[1].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=114, routed)         0.946     3.445    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.498 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     4.494    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     4.524 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           0.959     5.483    ADC1/clk_div
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC1/pins[1].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.496     4.986    
    ILOGIC_X0Y6          ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     5.053    ADC1/pins[1].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -5.053    
                         arrival time                           5.913    
  -------------------------------------------------------------------
                         slack                                  0.860    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_div_int
Waveform(ns):       { 1.250 6.250 }
Period(ns):         10.000
Sources:            { ADC1/MMCME2_ADV_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.600         10.000      8.400      BUFGCTRL_X0Y1    ADC1/BUFG_clk_div/I
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y12     ADC1/pins[0].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y6      ADC1/pins[1].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y88     ADC1/pins[4].ISERDESE2_inst/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ADC1/MMCME2_ADV_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X1Y88      ADC1/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.700         10.000      9.300      SLICE_X0Y68      ADC1/bit_slip_reg/C
Min Period        n/a     FDRE/C              n/a            0.700         10.000      9.300      SLICE_X1Y88      ADC1/BS_state_reg/C
Min Period        n/a     FDRE/C              n/a            0.700         10.000      9.300      SLICE_X1Y88      ADC1/counter_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  ADC1/MMCME2_ADV_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X1Y88      ADC1/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X1Y88      ADC1/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y88      ADC1/BS_state_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y88      ADC1/BS_state_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y88      ADC1/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y88      ADC1/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y68      ADC1/bit_slip_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y68      ADC1/bit_slip_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y68      ADC1/bit_slip_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y68      ADC1/bit_slip_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y88      ADC1/BS_state_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y88      ADC1/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y88      ADC1/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y88      ADC1/BS_state_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y88      ADC1/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y88      ADC1/counter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_int
  To Clock:  clk_int

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            1  Failing Endpoint ,  Worst Slack       -0.350ns,  Total Violation       -0.350ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_int
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { ADC1/MMCME2_ADV_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.600         1.250       -0.350     BUFGCTRL_X0Y2    ADC1/BUFG_clk/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         1.250       0.001      MMCME2_ADV_X1Y0  ADC1/MMCME2_ADV_inst/CLKOUT1
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         1.250       0.001      ILOGIC_X0Y12     ADC1/pins[0].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249         1.250       0.001      ILOGIC_X0Y12     ADC1/pins[0].ISERDESE2_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         1.250       0.001      ILOGIC_X0Y6      ADC1/pins[1].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249         1.250       0.001      ILOGIC_X0Y6      ADC1/pins[1].ISERDESE2_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         1.250       0.001      ILOGIC_X0Y88     ADC1/pins[4].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249         1.250       0.001      ILOGIC_X0Y88     ADC1/pins[4].ISERDESE2_inst/CLKB
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       1.250       212.110    MMCME2_ADV_X1Y0  ADC1/MMCME2_ADV_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  rstLEDclk/clk__0
  To Clock:  rstLEDclk/clk__0

Setup :            0  Failing Endpoints,  Worst Slack        5.878ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.878ns  (required time - arrival time)
  Source:                 counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        3.546ns  (logic 0.481ns (13.563%)  route 3.065ns (86.437%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.702ns = ( 16.702 - 10.000 ) 
    Source Clock Delay      (SCD):    7.526ns
    Clock Pessimism Removal (CPR):    0.528ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.391     4.269    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.983     5.560    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.680 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.846     7.526    DIVclk_BUFG
    SLICE_X19Y49         FDRE                                         r  counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDRE (Prop_fdre_C_Q)         0.269     7.795 f  counter_reg[27]/Q
                         net (fo=2, routed)           0.471     8.266    counter_reg__1[27]
    SLICE_X18Y49         LUT6 (Prop_lut6_I1_O)        0.053     8.319 r  counter[0]_i_14/O
                         net (fo=7, routed)           0.489     8.808    counter[0]_i_14_n_0
    SLICE_X18Y47         LUT6 (Prop_lut6_I4_O)        0.053     8.861 r  counter[0]_i_13/O
                         net (fo=2, routed)           0.555     9.416    counter[0]_i_13_n_0
    SLICE_X17Y45         LUT6 (Prop_lut6_I3_O)        0.053     9.469 r  counter[0]_i_4/O
                         net (fo=2, routed)           0.683    10.151    counter[0]_i_4_n_0
    SLICE_X18Y45         LUT6 (Prop_lut6_I1_O)        0.053    10.204 r  counter[0]_i_1__1/O
                         net (fo=30, routed)          0.868    11.072    counter[0]_i_1__1_n_0
    SLICE_X19Y50         FDRE                                         r  counter_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.280    13.953    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.849    15.051    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.164 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.538    16.702    DIVclk_BUFG
    SLICE_X19Y50         FDRE                                         r  counter_reg[28]/C
                         clock pessimism              0.528    17.230    
                         clock uncertainty           -0.035    17.195    
    SLICE_X19Y50         FDRE (Setup_fdre_C_CE)      -0.244    16.951    counter_reg[28]
  -------------------------------------------------------------------
                         required time                         16.951    
                         arrival time                         -11.072    
  -------------------------------------------------------------------
                         slack                                  5.878    

Slack (MET) :             5.878ns  (required time - arrival time)
  Source:                 counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        3.546ns  (logic 0.481ns (13.563%)  route 3.065ns (86.437%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.702ns = ( 16.702 - 10.000 ) 
    Source Clock Delay      (SCD):    7.526ns
    Clock Pessimism Removal (CPR):    0.528ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.391     4.269    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.983     5.560    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.680 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.846     7.526    DIVclk_BUFG
    SLICE_X19Y49         FDRE                                         r  counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDRE (Prop_fdre_C_Q)         0.269     7.795 f  counter_reg[27]/Q
                         net (fo=2, routed)           0.471     8.266    counter_reg__1[27]
    SLICE_X18Y49         LUT6 (Prop_lut6_I1_O)        0.053     8.319 r  counter[0]_i_14/O
                         net (fo=7, routed)           0.489     8.808    counter[0]_i_14_n_0
    SLICE_X18Y47         LUT6 (Prop_lut6_I4_O)        0.053     8.861 r  counter[0]_i_13/O
                         net (fo=2, routed)           0.555     9.416    counter[0]_i_13_n_0
    SLICE_X17Y45         LUT6 (Prop_lut6_I3_O)        0.053     9.469 r  counter[0]_i_4/O
                         net (fo=2, routed)           0.683    10.151    counter[0]_i_4_n_0
    SLICE_X18Y45         LUT6 (Prop_lut6_I1_O)        0.053    10.204 r  counter[0]_i_1__1/O
                         net (fo=30, routed)          0.868    11.072    counter[0]_i_1__1_n_0
    SLICE_X19Y50         FDRE                                         r  counter_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.280    13.953    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.849    15.051    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.164 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.538    16.702    DIVclk_BUFG
    SLICE_X19Y50         FDRE                                         r  counter_reg[29]/C
                         clock pessimism              0.528    17.230    
                         clock uncertainty           -0.035    17.195    
    SLICE_X19Y50         FDRE (Setup_fdre_C_CE)      -0.244    16.951    counter_reg[29]
  -------------------------------------------------------------------
                         required time                         16.951    
                         arrival time                         -11.072    
  -------------------------------------------------------------------
                         slack                                  5.878    

Slack (MET) :             6.055ns  (required time - arrival time)
  Source:                 counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        3.760ns  (logic 0.481ns (12.794%)  route 3.279ns (87.206%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.896ns = ( 16.896 - 10.000 ) 
    Source Clock Delay      (SCD):    7.330ns
    Clock Pessimism Removal (CPR):    0.528ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.391     4.269    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.983     5.560    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.680 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.650     7.330    DIVclk_BUFG
    SLICE_X19Y50         FDRE                                         r  counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y50         FDRE (Prop_fdre_C_Q)         0.269     7.599 f  counter_reg[29]/Q
                         net (fo=2, routed)           0.696     8.295    counter_reg__1[29]
    SLICE_X18Y49         LUT6 (Prop_lut6_I3_O)        0.053     8.348 r  counter[0]_i_14/O
                         net (fo=7, routed)           0.489     8.837    counter[0]_i_14_n_0
    SLICE_X18Y47         LUT6 (Prop_lut6_I4_O)        0.053     8.890 r  counter[0]_i_13/O
                         net (fo=2, routed)           0.555     9.445    counter[0]_i_13_n_0
    SLICE_X17Y45         LUT6 (Prop_lut6_I3_O)        0.053     9.498 r  counter[0]_i_4/O
                         net (fo=2, routed)           0.683    10.181    counter[0]_i_4_n_0
    SLICE_X18Y45         LUT6 (Prop_lut6_I1_O)        0.053    10.234 r  counter[0]_i_1__1/O
                         net (fo=30, routed)          0.856    11.090    counter[0]_i_1__1_n_0
    SLICE_X19Y49         FDRE                                         r  counter_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.280    13.953    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.849    15.051    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.164 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.732    16.896    DIVclk_BUFG
    SLICE_X19Y49         FDRE                                         r  counter_reg[24]/C
                         clock pessimism              0.528    17.424    
                         clock uncertainty           -0.035    17.389    
    SLICE_X19Y49         FDRE (Setup_fdre_C_CE)      -0.244    17.145    counter_reg[24]
  -------------------------------------------------------------------
                         required time                         17.145    
                         arrival time                         -11.090    
  -------------------------------------------------------------------
                         slack                                  6.055    

Slack (MET) :             6.055ns  (required time - arrival time)
  Source:                 counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        3.760ns  (logic 0.481ns (12.794%)  route 3.279ns (87.206%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.896ns = ( 16.896 - 10.000 ) 
    Source Clock Delay      (SCD):    7.330ns
    Clock Pessimism Removal (CPR):    0.528ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.391     4.269    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.983     5.560    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.680 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.650     7.330    DIVclk_BUFG
    SLICE_X19Y50         FDRE                                         r  counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y50         FDRE (Prop_fdre_C_Q)         0.269     7.599 f  counter_reg[29]/Q
                         net (fo=2, routed)           0.696     8.295    counter_reg__1[29]
    SLICE_X18Y49         LUT6 (Prop_lut6_I3_O)        0.053     8.348 r  counter[0]_i_14/O
                         net (fo=7, routed)           0.489     8.837    counter[0]_i_14_n_0
    SLICE_X18Y47         LUT6 (Prop_lut6_I4_O)        0.053     8.890 r  counter[0]_i_13/O
                         net (fo=2, routed)           0.555     9.445    counter[0]_i_13_n_0
    SLICE_X17Y45         LUT6 (Prop_lut6_I3_O)        0.053     9.498 r  counter[0]_i_4/O
                         net (fo=2, routed)           0.683    10.181    counter[0]_i_4_n_0
    SLICE_X18Y45         LUT6 (Prop_lut6_I1_O)        0.053    10.234 r  counter[0]_i_1__1/O
                         net (fo=30, routed)          0.856    11.090    counter[0]_i_1__1_n_0
    SLICE_X19Y49         FDRE                                         r  counter_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.280    13.953    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.849    15.051    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.164 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.732    16.896    DIVclk_BUFG
    SLICE_X19Y49         FDRE                                         r  counter_reg[25]/C
                         clock pessimism              0.528    17.424    
                         clock uncertainty           -0.035    17.389    
    SLICE_X19Y49         FDRE (Setup_fdre_C_CE)      -0.244    17.145    counter_reg[25]
  -------------------------------------------------------------------
                         required time                         17.145    
                         arrival time                         -11.090    
  -------------------------------------------------------------------
                         slack                                  6.055    

Slack (MET) :             6.055ns  (required time - arrival time)
  Source:                 counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        3.760ns  (logic 0.481ns (12.794%)  route 3.279ns (87.206%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.896ns = ( 16.896 - 10.000 ) 
    Source Clock Delay      (SCD):    7.330ns
    Clock Pessimism Removal (CPR):    0.528ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.391     4.269    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.983     5.560    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.680 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.650     7.330    DIVclk_BUFG
    SLICE_X19Y50         FDRE                                         r  counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y50         FDRE (Prop_fdre_C_Q)         0.269     7.599 f  counter_reg[29]/Q
                         net (fo=2, routed)           0.696     8.295    counter_reg__1[29]
    SLICE_X18Y49         LUT6 (Prop_lut6_I3_O)        0.053     8.348 r  counter[0]_i_14/O
                         net (fo=7, routed)           0.489     8.837    counter[0]_i_14_n_0
    SLICE_X18Y47         LUT6 (Prop_lut6_I4_O)        0.053     8.890 r  counter[0]_i_13/O
                         net (fo=2, routed)           0.555     9.445    counter[0]_i_13_n_0
    SLICE_X17Y45         LUT6 (Prop_lut6_I3_O)        0.053     9.498 r  counter[0]_i_4/O
                         net (fo=2, routed)           0.683    10.181    counter[0]_i_4_n_0
    SLICE_X18Y45         LUT6 (Prop_lut6_I1_O)        0.053    10.234 r  counter[0]_i_1__1/O
                         net (fo=30, routed)          0.856    11.090    counter[0]_i_1__1_n_0
    SLICE_X19Y49         FDRE                                         r  counter_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.280    13.953    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.849    15.051    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.164 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.732    16.896    DIVclk_BUFG
    SLICE_X19Y49         FDRE                                         r  counter_reg[26]/C
                         clock pessimism              0.528    17.424    
                         clock uncertainty           -0.035    17.389    
    SLICE_X19Y49         FDRE (Setup_fdre_C_CE)      -0.244    17.145    counter_reg[26]
  -------------------------------------------------------------------
                         required time                         17.145    
                         arrival time                         -11.090    
  -------------------------------------------------------------------
                         slack                                  6.055    

Slack (MET) :             6.055ns  (required time - arrival time)
  Source:                 counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        3.760ns  (logic 0.481ns (12.794%)  route 3.279ns (87.206%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.896ns = ( 16.896 - 10.000 ) 
    Source Clock Delay      (SCD):    7.330ns
    Clock Pessimism Removal (CPR):    0.528ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.391     4.269    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.983     5.560    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.680 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.650     7.330    DIVclk_BUFG
    SLICE_X19Y50         FDRE                                         r  counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y50         FDRE (Prop_fdre_C_Q)         0.269     7.599 f  counter_reg[29]/Q
                         net (fo=2, routed)           0.696     8.295    counter_reg__1[29]
    SLICE_X18Y49         LUT6 (Prop_lut6_I3_O)        0.053     8.348 r  counter[0]_i_14/O
                         net (fo=7, routed)           0.489     8.837    counter[0]_i_14_n_0
    SLICE_X18Y47         LUT6 (Prop_lut6_I4_O)        0.053     8.890 r  counter[0]_i_13/O
                         net (fo=2, routed)           0.555     9.445    counter[0]_i_13_n_0
    SLICE_X17Y45         LUT6 (Prop_lut6_I3_O)        0.053     9.498 r  counter[0]_i_4/O
                         net (fo=2, routed)           0.683    10.181    counter[0]_i_4_n_0
    SLICE_X18Y45         LUT6 (Prop_lut6_I1_O)        0.053    10.234 r  counter[0]_i_1__1/O
                         net (fo=30, routed)          0.856    11.090    counter[0]_i_1__1_n_0
    SLICE_X19Y49         FDRE                                         r  counter_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.280    13.953    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.849    15.051    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.164 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.732    16.896    DIVclk_BUFG
    SLICE_X19Y49         FDRE                                         r  counter_reg[27]/C
                         clock pessimism              0.528    17.424    
                         clock uncertainty           -0.035    17.389    
    SLICE_X19Y49         FDRE (Setup_fdre_C_CE)      -0.244    17.145    counter_reg[27]
  -------------------------------------------------------------------
                         required time                         17.145    
                         arrival time                         -11.090    
  -------------------------------------------------------------------
                         slack                                  6.055    

Slack (MET) :             6.158ns  (required time - arrival time)
  Source:                 counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        3.656ns  (logic 0.481ns (13.155%)  route 3.175ns (86.845%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.896ns = ( 16.896 - 10.000 ) 
    Source Clock Delay      (SCD):    7.330ns
    Clock Pessimism Removal (CPR):    0.528ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.391     4.269    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.983     5.560    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.680 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.650     7.330    DIVclk_BUFG
    SLICE_X19Y50         FDRE                                         r  counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y50         FDRE (Prop_fdre_C_Q)         0.269     7.599 f  counter_reg[29]/Q
                         net (fo=2, routed)           0.696     8.295    counter_reg__1[29]
    SLICE_X18Y49         LUT6 (Prop_lut6_I3_O)        0.053     8.348 r  counter[0]_i_14/O
                         net (fo=7, routed)           0.489     8.837    counter[0]_i_14_n_0
    SLICE_X18Y47         LUT6 (Prop_lut6_I4_O)        0.053     8.890 r  counter[0]_i_13/O
                         net (fo=2, routed)           0.555     9.445    counter[0]_i_13_n_0
    SLICE_X17Y45         LUT6 (Prop_lut6_I3_O)        0.053     9.498 r  counter[0]_i_4/O
                         net (fo=2, routed)           0.683    10.181    counter[0]_i_4_n_0
    SLICE_X18Y45         LUT6 (Prop_lut6_I1_O)        0.053    10.234 r  counter[0]_i_1__1/O
                         net (fo=30, routed)          0.753    10.986    counter[0]_i_1__1_n_0
    SLICE_X19Y48         FDRE                                         r  counter_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.280    13.953    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.849    15.051    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.164 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.732    16.896    DIVclk_BUFG
    SLICE_X19Y48         FDRE                                         r  counter_reg[20]/C
                         clock pessimism              0.528    17.424    
                         clock uncertainty           -0.035    17.389    
    SLICE_X19Y48         FDRE (Setup_fdre_C_CE)      -0.244    17.145    counter_reg[20]
  -------------------------------------------------------------------
                         required time                         17.145    
                         arrival time                         -10.986    
  -------------------------------------------------------------------
                         slack                                  6.158    

Slack (MET) :             6.158ns  (required time - arrival time)
  Source:                 counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        3.656ns  (logic 0.481ns (13.155%)  route 3.175ns (86.845%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.896ns = ( 16.896 - 10.000 ) 
    Source Clock Delay      (SCD):    7.330ns
    Clock Pessimism Removal (CPR):    0.528ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.391     4.269    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.983     5.560    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.680 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.650     7.330    DIVclk_BUFG
    SLICE_X19Y50         FDRE                                         r  counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y50         FDRE (Prop_fdre_C_Q)         0.269     7.599 f  counter_reg[29]/Q
                         net (fo=2, routed)           0.696     8.295    counter_reg__1[29]
    SLICE_X18Y49         LUT6 (Prop_lut6_I3_O)        0.053     8.348 r  counter[0]_i_14/O
                         net (fo=7, routed)           0.489     8.837    counter[0]_i_14_n_0
    SLICE_X18Y47         LUT6 (Prop_lut6_I4_O)        0.053     8.890 r  counter[0]_i_13/O
                         net (fo=2, routed)           0.555     9.445    counter[0]_i_13_n_0
    SLICE_X17Y45         LUT6 (Prop_lut6_I3_O)        0.053     9.498 r  counter[0]_i_4/O
                         net (fo=2, routed)           0.683    10.181    counter[0]_i_4_n_0
    SLICE_X18Y45         LUT6 (Prop_lut6_I1_O)        0.053    10.234 r  counter[0]_i_1__1/O
                         net (fo=30, routed)          0.753    10.986    counter[0]_i_1__1_n_0
    SLICE_X19Y48         FDRE                                         r  counter_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.280    13.953    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.849    15.051    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.164 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.732    16.896    DIVclk_BUFG
    SLICE_X19Y48         FDRE                                         r  counter_reg[21]/C
                         clock pessimism              0.528    17.424    
                         clock uncertainty           -0.035    17.389    
    SLICE_X19Y48         FDRE (Setup_fdre_C_CE)      -0.244    17.145    counter_reg[21]
  -------------------------------------------------------------------
                         required time                         17.145    
                         arrival time                         -10.986    
  -------------------------------------------------------------------
                         slack                                  6.158    

Slack (MET) :             6.158ns  (required time - arrival time)
  Source:                 counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        3.656ns  (logic 0.481ns (13.155%)  route 3.175ns (86.845%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.896ns = ( 16.896 - 10.000 ) 
    Source Clock Delay      (SCD):    7.330ns
    Clock Pessimism Removal (CPR):    0.528ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.391     4.269    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.983     5.560    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.680 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.650     7.330    DIVclk_BUFG
    SLICE_X19Y50         FDRE                                         r  counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y50         FDRE (Prop_fdre_C_Q)         0.269     7.599 f  counter_reg[29]/Q
                         net (fo=2, routed)           0.696     8.295    counter_reg__1[29]
    SLICE_X18Y49         LUT6 (Prop_lut6_I3_O)        0.053     8.348 r  counter[0]_i_14/O
                         net (fo=7, routed)           0.489     8.837    counter[0]_i_14_n_0
    SLICE_X18Y47         LUT6 (Prop_lut6_I4_O)        0.053     8.890 r  counter[0]_i_13/O
                         net (fo=2, routed)           0.555     9.445    counter[0]_i_13_n_0
    SLICE_X17Y45         LUT6 (Prop_lut6_I3_O)        0.053     9.498 r  counter[0]_i_4/O
                         net (fo=2, routed)           0.683    10.181    counter[0]_i_4_n_0
    SLICE_X18Y45         LUT6 (Prop_lut6_I1_O)        0.053    10.234 r  counter[0]_i_1__1/O
                         net (fo=30, routed)          0.753    10.986    counter[0]_i_1__1_n_0
    SLICE_X19Y48         FDRE                                         r  counter_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.280    13.953    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.849    15.051    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.164 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.732    16.896    DIVclk_BUFG
    SLICE_X19Y48         FDRE                                         r  counter_reg[22]/C
                         clock pessimism              0.528    17.424    
                         clock uncertainty           -0.035    17.389    
    SLICE_X19Y48         FDRE (Setup_fdre_C_CE)      -0.244    17.145    counter_reg[22]
  -------------------------------------------------------------------
                         required time                         17.145    
                         arrival time                         -10.986    
  -------------------------------------------------------------------
                         slack                                  6.158    

Slack (MET) :             6.158ns  (required time - arrival time)
  Source:                 counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        3.656ns  (logic 0.481ns (13.155%)  route 3.175ns (86.845%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.896ns = ( 16.896 - 10.000 ) 
    Source Clock Delay      (SCD):    7.330ns
    Clock Pessimism Removal (CPR):    0.528ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.391     4.269    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.983     5.560    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.680 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.650     7.330    DIVclk_BUFG
    SLICE_X19Y50         FDRE                                         r  counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y50         FDRE (Prop_fdre_C_Q)         0.269     7.599 f  counter_reg[29]/Q
                         net (fo=2, routed)           0.696     8.295    counter_reg__1[29]
    SLICE_X18Y49         LUT6 (Prop_lut6_I3_O)        0.053     8.348 r  counter[0]_i_14/O
                         net (fo=7, routed)           0.489     8.837    counter[0]_i_14_n_0
    SLICE_X18Y47         LUT6 (Prop_lut6_I4_O)        0.053     8.890 r  counter[0]_i_13/O
                         net (fo=2, routed)           0.555     9.445    counter[0]_i_13_n_0
    SLICE_X17Y45         LUT6 (Prop_lut6_I3_O)        0.053     9.498 r  counter[0]_i_4/O
                         net (fo=2, routed)           0.683    10.181    counter[0]_i_4_n_0
    SLICE_X18Y45         LUT6 (Prop_lut6_I1_O)        0.053    10.234 r  counter[0]_i_1__1/O
                         net (fo=30, routed)          0.753    10.986    counter[0]_i_1__1_n_0
    SLICE_X19Y48         FDRE                                         r  counter_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.280    13.953    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.849    15.051    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.164 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.732    16.896    DIVclk_BUFG
    SLICE_X19Y48         FDRE                                         r  counter_reg[23]/C
                         clock pessimism              0.528    17.424    
                         clock uncertainty           -0.035    17.389    
    SLICE_X19Y48         FDRE (Setup_fdre_C_CE)      -0.244    17.145    counter_reg[23]
  -------------------------------------------------------------------
                         required time                         17.145    
                         arrival time                         -10.986    
  -------------------------------------------------------------------
                         slack                                  6.158    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.253ns (69.733%)  route 0.110ns (30.267%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.504ns
    Source Clock Delay      (SCD):    2.887ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.541     1.642    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.414     2.175    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.201 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.686     2.887    DIVclk_BUFG
    SLICE_X19Y49         FDRE                                         r  counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDRE (Prop_fdre_C_Q)         0.100     2.987 r  counter_reg[27]/Q
                         net (fo=2, routed)           0.109     3.096    counter_reg__1[27]
    SLICE_X19Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     3.208 r  counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.209    counter_reg[24]_i_1_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     3.250 r  counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.250    counter_reg[28]_i_1_n_7
    SLICE_X19Y50         FDRE                                         r  counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.740     1.989    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.484     2.620    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.650 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.854     3.504    DIVclk_BUFG
    SLICE_X19Y50         FDRE                                         r  counter_reg[28]/C
                         clock pessimism             -0.477     3.027    
    SLICE_X19Y50         FDRE (Hold_fdre_C_D)         0.071     3.098    counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -3.098    
                         arrival time                           3.250    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.272ns (71.239%)  route 0.110ns (28.761%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.504ns
    Source Clock Delay      (SCD):    2.887ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.541     1.642    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.414     2.175    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.201 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.686     2.887    DIVclk_BUFG
    SLICE_X19Y49         FDRE                                         r  counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDRE (Prop_fdre_C_Q)         0.100     2.987 r  counter_reg[27]/Q
                         net (fo=2, routed)           0.109     3.096    counter_reg__1[27]
    SLICE_X19Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     3.208 r  counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.209    counter_reg[24]_i_1_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     3.269 r  counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.269    counter_reg[28]_i_1_n_6
    SLICE_X19Y50         FDRE                                         r  counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.740     1.989    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.484     2.620    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.650 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.854     3.504    DIVclk_BUFG
    SLICE_X19Y50         FDRE                                         r  counter_reg[29]/C
                         clock pessimism             -0.477     3.027    
    SLICE_X19Y50         FDRE (Hold_fdre_C_D)         0.071     3.098    counter_reg[29]
  -------------------------------------------------------------------
                         required time                         -3.098    
                         arrival time                           3.269    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.177ns (61.862%)  route 0.109ns (38.138%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.576ns
    Source Clock Delay      (SCD):    2.887ns
    Clock Pessimism Removal (CPR):    0.689ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.541     1.642    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.414     2.175    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.201 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.686     2.887    DIVclk_BUFG
    SLICE_X19Y49         FDRE                                         r  counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDRE (Prop_fdre_C_Q)         0.100     2.987 r  counter_reg[27]/Q
                         net (fo=2, routed)           0.109     3.096    counter_reg__1[27]
    SLICE_X19Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     3.173 r  counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.173    counter_reg[24]_i_1_n_4
    SLICE_X19Y49         FDRE                                         r  counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.740     1.989    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.484     2.620    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.650 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.926     3.576    DIVclk_BUFG
    SLICE_X19Y49         FDRE                                         r  counter_reg[27]/C
                         clock pessimism             -0.689     2.887    
    SLICE_X19Y49         FDRE (Hold_fdre_C_D)         0.071     2.958    counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.958    
                         arrival time                           3.173    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.177ns (61.862%)  route 0.109ns (38.138%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.575ns
    Source Clock Delay      (SCD):    2.886ns
    Clock Pessimism Removal (CPR):    0.689ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.541     1.642    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.414     2.175    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.201 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.685     2.886    DIVclk_BUFG
    SLICE_X19Y43         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y43         FDRE (Prop_fdre_C_Q)         0.100     2.986 r  counter_reg[3]/Q
                         net (fo=2, routed)           0.109     3.095    counter_reg__1[3]
    SLICE_X19Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     3.172 r  counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     3.172    counter_reg[0]_i_2_n_4
    SLICE_X19Y43         FDRE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.740     1.989    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.484     2.620    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.650 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.925     3.575    DIVclk_BUFG
    SLICE_X19Y43         FDRE                                         r  counter_reg[3]/C
                         clock pessimism             -0.689     2.886    
    SLICE_X19Y43         FDRE (Hold_fdre_C_D)         0.071     2.957    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.957    
                         arrival time                           3.172    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.177ns (61.707%)  route 0.110ns (38.293%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.576ns
    Source Clock Delay      (SCD):    2.887ns
    Clock Pessimism Removal (CPR):    0.689ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.541     1.642    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.414     2.175    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.201 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.686     2.887    DIVclk_BUFG
    SLICE_X19Y48         FDRE                                         r  counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y48         FDRE (Prop_fdre_C_Q)         0.100     2.987 r  counter_reg[23]/Q
                         net (fo=4, routed)           0.110     3.097    counter_reg__1[23]
    SLICE_X19Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     3.174 r  counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.174    counter_reg[20]_i_1_n_4
    SLICE_X19Y48         FDRE                                         r  counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.740     1.989    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.484     2.620    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.650 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.926     3.576    DIVclk_BUFG
    SLICE_X19Y48         FDRE                                         r  counter_reg[23]/C
                         clock pessimism             -0.689     2.887    
    SLICE_X19Y48         FDRE (Hold_fdre_C_D)         0.071     2.958    counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.958    
                         arrival time                           3.174    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.183ns (62.646%)  route 0.109ns (37.354%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.576ns
    Source Clock Delay      (SCD):    2.887ns
    Clock Pessimism Removal (CPR):    0.689ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.541     1.642    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.414     2.175    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.201 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.686     2.887    DIVclk_BUFG
    SLICE_X19Y49         FDRE                                         r  counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDRE (Prop_fdre_C_Q)         0.100     2.987 r  counter_reg[24]/Q
                         net (fo=2, routed)           0.109     3.096    counter_reg__1[24]
    SLICE_X19Y49         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     3.179 r  counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.179    counter_reg[24]_i_1_n_7
    SLICE_X19Y49         FDRE                                         r  counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.740     1.989    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.484     2.620    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.650 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.926     3.576    DIVclk_BUFG
    SLICE_X19Y49         FDRE                                         r  counter_reg[24]/C
                         clock pessimism             -0.689     2.887    
    SLICE_X19Y49         FDRE (Hold_fdre_C_D)         0.071     2.958    counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.958    
                         arrival time                           3.179    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.183ns (62.387%)  route 0.110ns (37.613%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.575ns
    Source Clock Delay      (SCD):    2.886ns
    Clock Pessimism Removal (CPR):    0.689ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.541     1.642    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.414     2.175    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.201 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.685     2.886    DIVclk_BUFG
    SLICE_X19Y44         FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y44         FDRE (Prop_fdre_C_Q)         0.100     2.986 r  counter_reg[4]/Q
                         net (fo=2, routed)           0.110     3.096    counter_reg__1[4]
    SLICE_X19Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     3.179 r  counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.179    counter_reg[4]_i_1_n_7
    SLICE_X19Y44         FDRE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.740     1.989    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.484     2.620    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.650 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.925     3.575    DIVclk_BUFG
    SLICE_X19Y44         FDRE                                         r  counter_reg[4]/C
                         clock pessimism             -0.689     2.886    
    SLICE_X19Y44         FDRE (Hold_fdre_C_D)         0.071     2.957    counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.957    
                         arrival time                           3.179    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.179ns (60.840%)  route 0.115ns (39.160%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.576ns
    Source Clock Delay      (SCD):    2.887ns
    Clock Pessimism Removal (CPR):    0.689ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.541     1.642    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.414     2.175    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.201 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.686     2.887    DIVclk_BUFG
    SLICE_X19Y49         FDRE                                         r  counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDRE (Prop_fdre_C_Q)         0.100     2.987 r  counter_reg[26]/Q
                         net (fo=2, routed)           0.115     3.102    counter_reg__1[26]
    SLICE_X19Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.079     3.181 r  counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.181    counter_reg[24]_i_1_n_5
    SLICE_X19Y49         FDRE                                         r  counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.740     1.989    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.484     2.620    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.650 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.926     3.576    DIVclk_BUFG
    SLICE_X19Y49         FDRE                                         r  counter_reg[26]/C
                         clock pessimism             -0.689     2.887    
    SLICE_X19Y49         FDRE (Hold_fdre_C_D)         0.071     2.958    counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.958    
                         arrival time                           3.181    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.179ns (60.840%)  route 0.115ns (39.160%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.575ns
    Source Clock Delay      (SCD):    2.886ns
    Clock Pessimism Removal (CPR):    0.689ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.541     1.642    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.414     2.175    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.201 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.685     2.886    DIVclk_BUFG
    SLICE_X19Y43         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y43         FDRE (Prop_fdre_C_Q)         0.100     2.986 r  counter_reg[2]/Q
                         net (fo=2, routed)           0.115     3.101    counter_reg__1[2]
    SLICE_X19Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.079     3.180 r  counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     3.180    counter_reg[0]_i_2_n_5
    SLICE_X19Y43         FDRE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.740     1.989    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.484     2.620    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.650 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.925     3.575    DIVclk_BUFG
    SLICE_X19Y43         FDRE                                         r  counter_reg[2]/C
                         clock pessimism             -0.689     2.886    
    SLICE_X19Y43         FDRE (Hold_fdre_C_D)         0.071     2.957    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.957    
                         arrival time                           3.180    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.177ns (60.118%)  route 0.117ns (39.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.576ns
    Source Clock Delay      (SCD):    2.887ns
    Clock Pessimism Removal (CPR):    0.689ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.541     1.642    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.414     2.175    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.201 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.686     2.887    DIVclk_BUFG
    SLICE_X19Y47         FDRE                                         r  counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y47         FDRE (Prop_fdre_C_Q)         0.100     2.987 r  counter_reg[19]/Q
                         net (fo=4, routed)           0.117     3.104    counter_reg__1[19]
    SLICE_X19Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     3.181 r  counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.181    counter_reg[16]_i_1_n_4
    SLICE_X19Y47         FDRE                                         r  counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.740     1.989    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.484     2.620    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.650 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.926     3.576    DIVclk_BUFG
    SLICE_X19Y47         FDRE                                         r  counter_reg[19]/C
                         clock pessimism             -0.689     2.887    
    SLICE_X19Y47         FDRE (Hold_fdre_C_D)         0.071     2.958    counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.958    
                         arrival time                           3.181    
  -------------------------------------------------------------------
                         slack                                  0.223    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rstLEDclk/clk__0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { rstLEDclk/div_clk_reg/Q }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.600         10.000      8.400      BUFGCTRL_X0Y8  DIVclk_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X19Y47   counter_reg[17]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X19Y47   counter_reg[18]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X19Y47   counter_reg[19]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X19Y43   counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X19Y48   counter_reg[20]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X19Y48   counter_reg[21]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X19Y48   counter_reg[22]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X19Y48   counter_reg[23]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X19Y49   counter_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X19Y47   counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X19Y47   counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X19Y47   counter_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X19Y48   counter_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X19Y48   counter_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X19Y48   counter_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X19Y48   counter_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X19Y49   counter_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X19Y49   counter_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X19Y49   counter_reg[26]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X19Y47   counter_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X19Y47   counter_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X19Y47   counter_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X19Y43   counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X19Y48   counter_reg[20]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X19Y48   counter_reg[21]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X19Y48   counter_reg[22]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X19Y48   counter_reg[23]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X19Y49   counter_reg[24]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X19Y49   counter_reg[25]/C



---------------------------------------------------------------------------------------------------
From Clock:  rst_in
  To Clock:  rst_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rst_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { rst_in_reg/Q }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Low Pulse Width   Slow    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X11Y51     AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
Low Pulse Width   Slow    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X10Y51     AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
Low Pulse Width   Fast    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X15Y40     ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
Low Pulse Width   Fast    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X19Y40     ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
Low Pulse Width   Fast    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X11Y52     AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
Low Pulse Width   Fast    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X11Y53     AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
Low Pulse Width   Fast    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X8Y48      AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
Low Pulse Width   Fast    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X9Y54      AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
Low Pulse Width   Slow    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X11Y52     AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
Low Pulse Width   Slow    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X15Y40     ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
High Pulse Width  Slow    MMCME2_ADV/RST  n/a            5.000         5.000       0.000      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/RST
High Pulse Width  Fast    MMCME2_ADV/RST  n/a            5.000         5.000       0.000      MMCME2_ADV_X0Y2  AD9783_inst1/MMCME2_BASE_inst/RST
High Pulse Width  Slow    MMCME2_ADV/RST  n/a            5.000         5.000       0.000      MMCME2_ADV_X1Y0  ADC1/MMCME2_ADV_inst/RST
High Pulse Width  Fast    MMCME2_ADV/RST  n/a            5.000         5.000       0.000      MMCME2_ADV_X1Y0  ADC1/MMCME2_ADV_inst/RST
High Pulse Width  Slow    ODDR/R          n/a            0.625         5.000       4.375      OLOGIC_X0Y36     ADC1/ODDR_inst/R
High Pulse Width  Fast    ODDR/R          n/a            0.625         5.000       4.375      OLOGIC_X0Y36     ADC1/ODDR_inst/R
High Pulse Width  Slow    LDCE/CLR        n/a            0.400         5.000       4.600      SLICE_X10Y51     AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
High Pulse Width  Fast    FDPE/PRE        n/a            0.400         5.000       4.600      SLICE_X8Y50      AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/PRE
High Pulse Width  Slow    FDCE/CLR        n/a            0.400         5.000       4.600      SLICE_X9Y52      AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/CLR
High Pulse Width  Slow    FDCE/CLR        n/a            0.400         5.000       4.600      SLICE_X9Y52      AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c/CLR



---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.212ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.878ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.212ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.361ns (33.346%)  route 0.722ns (66.654%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -6.741ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.212ns = ( 14.212 - 10.000 ) 
    Source Clock Delay      (SCD):    11.158ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.846     4.724    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.282     5.006 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.281     9.287    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     9.507 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.651    11.158    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X10Y50         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDCE (Prop_fdce_C_Q)         0.308    11.466 f  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.722    12.187    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X12Y50         LUT5 (Prop_lut5_I4_O)        0.053    12.240 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[2]_i_1__0/O
                         net (fo=1, routed)           0.000    12.240    AD9783_inst1/AD_9783_SPI_inst_n_9
    SLICE_X12Y50         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.539    14.212    AD9783_inst1/CLK
    SLICE_X12Y50         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[2]/C
                         clock pessimism              0.204    14.417    
                         clock uncertainty           -0.035    14.381    
    SLICE_X12Y50         FDCE (Setup_fdce_C_D)        0.071    14.452    AD9783_inst1/FSM_onehot_state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         14.452    
                         arrival time                         -12.240    
  -------------------------------------------------------------------
                         slack                                  2.212    

Slack (MET) :             2.220ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        1.096ns  (logic 0.374ns (34.137%)  route 0.722ns (65.863%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -6.741ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.212ns = ( 14.212 - 10.000 ) 
    Source Clock Delay      (SCD):    11.158ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.846     4.724    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.282     5.006 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.281     9.287    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     9.507 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.651    11.158    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X10Y50         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDCE (Prop_fdce_C_Q)         0.308    11.466 r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.722    12.187    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X12Y50         LUT5 (Prop_lut5_I0_O)        0.066    12.253 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[3]_i_1__0/O
                         net (fo=1, routed)           0.000    12.253    AD9783_inst1/AD_9783_SPI_inst_n_8
    SLICE_X12Y50         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.539    14.212    AD9783_inst1/CLK
    SLICE_X12Y50         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[3]/C
                         clock pessimism              0.204    14.417    
                         clock uncertainty           -0.035    14.381    
    SLICE_X12Y50         FDCE (Setup_fdce_C_D)        0.092    14.473    AD9783_inst1/FSM_onehot_state_f_reg[3]
  -------------------------------------------------------------------
                         required time                         14.473    
                         arrival time                         -12.253    
  -------------------------------------------------------------------
                         slack                                  2.220    

Slack (MET) :             2.683ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.361ns (62.776%)  route 0.214ns (37.224%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.741ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.212ns = ( 14.212 - 10.000 ) 
    Source Clock Delay      (SCD):    11.158ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.846     4.724    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.282     5.006 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.281     9.287    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     9.507 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.651    11.158    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X10Y50         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDCE (Prop_fdce_C_Q)         0.308    11.466 r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.214    11.680    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X11Y50         LUT3 (Prop_lut3_I1_O)        0.053    11.733 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[10]_i_1__0/O
                         net (fo=1, routed)           0.000    11.733    AD9783_inst1/AD_9783_SPI_inst_n_6
    SLICE_X11Y50         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.539    14.212    AD9783_inst1/CLK
    SLICE_X11Y50         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[10]/C
                         clock pessimism              0.204    14.417    
                         clock uncertainty           -0.035    14.381    
    SLICE_X11Y50         FDCE (Setup_fdce_C_D)        0.035    14.416    AD9783_inst1/FSM_onehot_state_f_reg[10]
  -------------------------------------------------------------------
                         required time                         14.416    
                         arrival time                         -11.733    
  -------------------------------------------------------------------
                         slack                                  2.683    

Slack (MET) :             2.708ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.364ns (62.969%)  route 0.214ns (37.031%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -6.741ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.212ns = ( 14.212 - 10.000 ) 
    Source Clock Delay      (SCD):    11.158ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.846     4.724    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.282     5.006 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.281     9.287    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     9.507 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.651    11.158    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X10Y50         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDCE (Prop_fdce_C_Q)         0.308    11.466 f  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.214    11.680    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X11Y50         LUT3 (Prop_lut3_I0_O)        0.056    11.736 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[9]_i_1__0/O
                         net (fo=1, routed)           0.000    11.736    AD9783_inst1/AD_9783_SPI_inst_n_7
    SLICE_X11Y50         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.539    14.212    AD9783_inst1/CLK
    SLICE_X11Y50         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[9]/C
                         clock pessimism              0.204    14.417    
                         clock uncertainty           -0.035    14.381    
    SLICE_X11Y50         FDCE (Setup_fdce_C_D)        0.063    14.444    AD9783_inst1/FSM_onehot_state_f_reg[9]
  -------------------------------------------------------------------
                         required time                         14.444    
                         arrival time                         -11.736    
  -------------------------------------------------------------------
                         slack                                  2.708    

Slack (MET) :             2.747ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.361ns (48.670%)  route 0.381ns (51.330%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -6.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.406ns = ( 14.406 - 10.000 ) 
    Source Clock Delay      (SCD):    11.158ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.846     4.724    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.282     5.006 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.281     9.287    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     9.507 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.651    11.158    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X10Y50         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDCE (Prop_fdce_C_Q)         0.308    11.466 f  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.381    11.847    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X12Y49         LUT6 (Prop_lut6_I4_O)        0.053    11.900 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[12]_i_1__0/O
                         net (fo=1, routed)           0.000    11.900    AD9783_inst1/AD_9783_SPI_inst_n_5
    SLICE_X12Y49         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.733    14.406    AD9783_inst1/CLK
    SLICE_X12Y49         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[12]/C
                         clock pessimism              0.204    14.611    
                         clock uncertainty           -0.035    14.575    
    SLICE_X12Y49         FDCE (Setup_fdce_C_D)        0.071    14.646    AD9783_inst1/FSM_onehot_state_f_reg[12]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                         -11.900    
  -------------------------------------------------------------------
                         slack                                  2.747    

Slack (MET) :             2.750ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.361ns (48.802%)  route 0.379ns (51.198%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -6.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.406ns = ( 14.406 - 10.000 ) 
    Source Clock Delay      (SCD):    11.158ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.846     4.724    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.282     5.006 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.281     9.287    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     9.507 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.651    11.158    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X10Y50         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDCE (Prop_fdce_C_Q)         0.308    11.466 r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.379    11.845    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X12Y49         LUT6 (Prop_lut6_I4_O)        0.053    11.898 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[13]_i_1__0/O
                         net (fo=1, routed)           0.000    11.898    AD9783_inst1/AD_9783_SPI_inst_n_4
    SLICE_X12Y49         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.733    14.406    AD9783_inst1/CLK
    SLICE_X12Y49         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[13]/C
                         clock pessimism              0.204    14.611    
                         clock uncertainty           -0.035    14.575    
    SLICE_X12Y49         FDCE (Setup_fdce_C_D)        0.072    14.647    AD9783_inst1/FSM_onehot_state_f_reg[13]
  -------------------------------------------------------------------
                         required time                         14.647    
                         arrival time                         -11.898    
  -------------------------------------------------------------------
                         slack                                  2.750    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.878ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.146ns (44.279%)  route 0.184ns (55.721%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.175ns
    Source Clock Delay      (SCD):    4.663ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.685     1.786    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.107     1.893 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.072     3.966    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.062     4.028 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.635     4.663    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X10Y50         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDCE (Prop_fdce_C_Q)         0.118     4.781 r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.184     4.964    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X12Y49         LUT6 (Prop_lut6_I4_O)        0.028     4.992 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[13]_i_1__0/O
                         net (fo=1, routed)           0.000     4.992    AD9783_inst1/AD_9783_SPI_inst_n_4
    SLICE_X12Y49         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.926     2.175    AD9783_inst1/CLK
    SLICE_X12Y49         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[13]/C
                         clock pessimism             -0.147     2.027    
    SLICE_X12Y49         FDCE (Hold_fdce_C_D)         0.087     2.114    AD9783_inst1/FSM_onehot_state_f_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           4.992    
  -------------------------------------------------------------------
                         slack                                  2.878    

Slack (MET) :             2.878ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.148ns (59.905%)  route 0.099ns (40.095%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.706ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    4.663ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.685     1.786    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.107     1.893 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.072     3.966    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.062     4.028 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.635     4.663    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X10Y50         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDCE (Prop_fdce_C_Q)         0.118     4.781 f  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.099     4.880    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X11Y50         LUT3 (Prop_lut3_I0_O)        0.030     4.910 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[9]_i_1__0/O
                         net (fo=1, routed)           0.000     4.910    AD9783_inst1/AD_9783_SPI_inst_n_7
    SLICE_X11Y50         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.855     2.104    AD9783_inst1/CLK
    SLICE_X11Y50         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[9]/C
                         clock pessimism             -0.147     1.956    
    SLICE_X11Y50         FDCE (Hold_fdce_C_D)         0.075     2.031    AD9783_inst1/FSM_onehot_state_f_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.031    
                         arrival time                           4.910    
  -------------------------------------------------------------------
                         slack                                  2.878    

Slack (MET) :             2.879ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.146ns (44.145%)  route 0.185ns (55.855%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.175ns
    Source Clock Delay      (SCD):    4.663ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.685     1.786    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.107     1.893 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.072     3.966    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.062     4.028 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.635     4.663    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X10Y50         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDCE (Prop_fdce_C_Q)         0.118     4.781 f  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.185     4.965    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X12Y49         LUT6 (Prop_lut6_I4_O)        0.028     4.993 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[12]_i_1__0/O
                         net (fo=1, routed)           0.000     4.993    AD9783_inst1/AD_9783_SPI_inst_n_5
    SLICE_X12Y49         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.926     2.175    AD9783_inst1/CLK
    SLICE_X12Y49         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[12]/C
                         clock pessimism             -0.147     2.027    
    SLICE_X12Y49         FDCE (Hold_fdce_C_D)         0.087     2.114    AD9783_inst1/FSM_onehot_state_f_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           4.993    
  -------------------------------------------------------------------
                         slack                                  2.879    

Slack (MET) :             2.891ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.146ns (59.578%)  route 0.099ns (40.423%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.706ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    4.663ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.685     1.786    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.107     1.893 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.072     3.966    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.062     4.028 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.635     4.663    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X10Y50         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDCE (Prop_fdce_C_Q)         0.118     4.781 r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.099     4.880    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X11Y50         LUT3 (Prop_lut3_I1_O)        0.028     4.908 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[10]_i_1__0/O
                         net (fo=1, routed)           0.000     4.908    AD9783_inst1/AD_9783_SPI_inst_n_6
    SLICE_X11Y50         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.855     2.104    AD9783_inst1/CLK
    SLICE_X11Y50         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[10]/C
                         clock pessimism             -0.147     1.956    
    SLICE_X11Y50         FDCE (Hold_fdce_C_D)         0.060     2.016    AD9783_inst1/FSM_onehot_state_f_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.016    
                         arrival time                           4.908    
  -------------------------------------------------------------------
                         slack                                  2.891    

Slack (MET) :             3.076ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.144ns (30.995%)  route 0.321ns (69.005%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.707ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    4.663ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.685     1.786    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.107     1.893 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.072     3.966    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.062     4.028 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.635     4.663    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X10Y50         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDCE (Prop_fdce_C_Q)         0.118     4.781 r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.321     5.101    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X12Y50         LUT5 (Prop_lut5_I0_O)        0.026     5.127 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[3]_i_1__0/O
                         net (fo=1, routed)           0.000     5.127    AD9783_inst1/AD_9783_SPI_inst_n_8
    SLICE_X12Y50         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.854     2.103    AD9783_inst1/CLK
    SLICE_X12Y50         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[3]/C
                         clock pessimism             -0.147     1.955    
    SLICE_X12Y50         FDCE (Hold_fdce_C_D)         0.096     2.051    AD9783_inst1/FSM_onehot_state_f_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.051    
                         arrival time                           5.127    
  -------------------------------------------------------------------
                         slack                                  3.076    

Slack (MET) :             3.087ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.146ns (31.291%)  route 0.321ns (68.709%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.707ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    4.663ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.685     1.786    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.107     1.893 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.072     3.966    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.062     4.028 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.635     4.663    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X10Y50         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDCE (Prop_fdce_C_Q)         0.118     4.781 f  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.321     5.101    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X12Y50         LUT5 (Prop_lut5_I4_O)        0.028     5.129 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[2]_i_1__0/O
                         net (fo=1, routed)           0.000     5.129    AD9783_inst1/AD_9783_SPI_inst_n_9
    SLICE_X12Y50         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.854     2.103    AD9783_inst1/CLK
    SLICE_X12Y50         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[2]/C
                         clock pessimism             -0.147     1.955    
    SLICE_X12Y50         FDCE (Hold_fdce_C_D)         0.087     2.042    AD9783_inst1/FSM_onehot_state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.042    
                         arrival time                           5.129    
  -------------------------------------------------------------------
                         slack                                  3.087    





---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/spi_trigger_reg_n_0
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.283ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.398ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.283ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/spi_trigger_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.332ns  (logic 0.053ns (1.590%)  route 3.279ns (98.410%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.406ns = ( 14.406 - 10.000 ) 
    Source Clock Delay      (SCD):    4.994ns = ( 9.994 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.847     9.725    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.269     9.994 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          3.279    13.273    AD9783_inst1/spi_trigger_reg_n_0
    SLICE_X13Y49         LUT6 (Prop_lut6_I5_O)        0.053    13.326 f  AD9783_inst1/spi_trigger_i_1__0/O
                         net (fo=1, routed)           0.000    13.326    AD9783_inst1/spi_trigger_i_1__0_n_0
    SLICE_X13Y49         FDCE                                         f  AD9783_inst1/spi_trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.733    14.406    AD9783_inst1/CLK
    SLICE_X13Y49         FDCE                                         r  AD9783_inst1/spi_trigger_reg/C
                         clock pessimism              0.204    14.611    
                         clock uncertainty           -0.035    14.575    
    SLICE_X13Y49         FDCE (Setup_fdce_C_D)        0.034    14.609    AD9783_inst1/spi_trigger_reg
  -------------------------------------------------------------------
                         required time                         14.609    
                         arrival time                         -13.326    
  -------------------------------------------------------------------
                         slack                                  1.283    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.398ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/spi_trigger_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        1.598ns  (logic 0.028ns (1.752%)  route 1.570ns (98.248%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.175ns
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.686     1.787    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.100     1.887 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.570     3.458    AD9783_inst1/spi_trigger_reg_n_0
    SLICE_X13Y49         LUT6 (Prop_lut6_I5_O)        0.028     3.486 r  AD9783_inst1/spi_trigger_i_1__0/O
                         net (fo=1, routed)           0.000     3.486    AD9783_inst1/spi_trigger_i_1__0_n_0
    SLICE_X13Y49         FDCE                                         r  AD9783_inst1/spi_trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.926     2.175    AD9783_inst1/CLK
    SLICE_X13Y49         FDCE                                         r  AD9783_inst1/spi_trigger_reg/C
                         clock pessimism             -0.147     2.027    
    SLICE_X13Y49         FDCE (Hold_fdce_C_D)         0.060     2.087    AD9783_inst1/spi_trigger_reg
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           3.486    
  -------------------------------------------------------------------
                         slack                                  1.398    





---------------------------------------------------------------------------------------------------
From Clock:  clk_div_int
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.447ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.447ns  (required time - arrival time)
  Source:                 ADC1/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/FR_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        1.433ns  (logic 0.573ns (39.998%)  route 0.860ns (60.002%))
  Logic Levels:           0  
  Clock Path Skew:        -4.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.269ns = ( 14.269 - 10.000 ) 
    Source Clock Delay      (SCD):    9.131ns = ( 10.381 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=114, routed)         1.965     6.093    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           1.706    10.381    ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.573    10.954 r  ADC1/pins[4].ISERDESE2_inst/Q8
                         net (fo=1, routed)           0.860    11.813    ADC1/p_0_out
    SLICE_X0Y88          FDRE                                         r  ADC1/FR_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.596    14.269    ADC1/CLK
    SLICE_X0Y88          FDRE                                         r  ADC1/FR_out_reg[0]/C
                         clock pessimism              0.204    14.474    
                         clock uncertainty           -0.194    14.280    
    SLICE_X0Y88          FDRE (Setup_fdre_C_D)       -0.020    14.260    ADC1/FR_out_reg[0]
  -------------------------------------------------------------------
                         required time                         14.260    
                         arrival time                         -11.813    
  -------------------------------------------------------------------
                         slack                                  2.447    

Slack (MET) :             2.629ns  (required time - arrival time)
  Source:                 ADC1/pins[0].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC0_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        1.223ns  (logic 0.573ns (46.856%)  route 0.650ns (53.144%))
  Logic Levels:           0  
  Clock Path Skew:        -4.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.462ns = ( 14.462 - 10.000 ) 
    Source Clock Delay      (SCD):    9.326ns = ( 10.576 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=114, routed)         1.965     6.093    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           1.901    10.576    ADC1/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC1/pins[0].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y12         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.573    11.149 r  ADC1/pins[0].ISERDESE2_inst/Q8
                         net (fo=1, routed)           0.650    11.798    ADC1/p_32_out
    SLICE_X0Y12          FDRE                                         r  ADC1/ADC0_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.789    14.462    ADC1/CLK
    SLICE_X0Y12          FDRE                                         r  ADC1/ADC0_out_reg[15]/C
                         clock pessimism              0.204    14.667    
                         clock uncertainty           -0.194    14.473    
    SLICE_X0Y12          FDRE (Setup_fdre_C_D)       -0.045    14.428    ADC1/ADC0_out_reg[15]
  -------------------------------------------------------------------
                         required time                         14.428    
                         arrival time                         -11.798    
  -------------------------------------------------------------------
                         slack                                  2.629    

Slack (MET) :             2.658ns  (required time - arrival time)
  Source:                 ADC1/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/FR_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        1.224ns  (logic 0.573ns (46.818%)  route 0.651ns (53.182%))
  Logic Levels:           0  
  Clock Path Skew:        -4.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.269ns = ( 14.269 - 10.000 ) 
    Source Clock Delay      (SCD):    9.131ns = ( 10.381 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=114, routed)         1.965     6.093    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           1.706    10.381    ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.573    10.954 r  ADC1/pins[4].ISERDESE2_inst/Q2
                         net (fo=1, routed)           0.651    11.604    ADC1/p_6_out
    SLICE_X0Y88          FDRE                                         r  ADC1/FR_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.596    14.269    ADC1/CLK
    SLICE_X0Y88          FDRE                                         r  ADC1/FR_out_reg[6]/C
                         clock pessimism              0.204    14.474    
                         clock uncertainty           -0.194    14.280    
    SLICE_X0Y88          FDRE (Setup_fdre_C_D)       -0.017    14.263    ADC1/FR_out_reg[6]
  -------------------------------------------------------------------
                         required time                         14.263    
                         arrival time                         -11.604    
  -------------------------------------------------------------------
                         slack                                  2.658    

Slack (MET) :             2.672ns  (required time - arrival time)
  Source:                 ADC1/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/FR_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        1.207ns  (logic 0.573ns (47.477%)  route 0.634ns (52.523%))
  Logic Levels:           0  
  Clock Path Skew:        -4.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.269ns = ( 14.269 - 10.000 ) 
    Source Clock Delay      (SCD):    9.131ns = ( 10.381 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=114, routed)         1.965     6.093    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           1.706    10.381    ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.573    10.954 r  ADC1/pins[4].ISERDESE2_inst/Q4
                         net (fo=1, routed)           0.634    11.587    ADC1/p_4_out
    SLICE_X0Y88          FDRE                                         r  ADC1/FR_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.596    14.269    ADC1/CLK
    SLICE_X0Y88          FDRE                                         r  ADC1/FR_out_reg[4]/C
                         clock pessimism              0.204    14.474    
                         clock uncertainty           -0.194    14.280    
    SLICE_X0Y88          FDRE (Setup_fdre_C_D)       -0.020    14.260    ADC1/FR_out_reg[4]
  -------------------------------------------------------------------
                         required time                         14.260    
                         arrival time                         -11.587    
  -------------------------------------------------------------------
                         slack                                  2.672    

Slack (MET) :             2.692ns  (required time - arrival time)
  Source:                 ADC1/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/FR_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        1.189ns  (logic 0.573ns (48.201%)  route 0.616ns (51.799%))
  Logic Levels:           0  
  Clock Path Skew:        -4.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.269ns = ( 14.269 - 10.000 ) 
    Source Clock Delay      (SCD):    9.131ns = ( 10.381 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=114, routed)         1.965     6.093    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           1.706    10.381    ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.573    10.954 r  ADC1/pins[4].ISERDESE2_inst/Q6
                         net (fo=1, routed)           0.616    11.569    ADC1/p_2_out
    SLICE_X0Y88          FDRE                                         r  ADC1/FR_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.596    14.269    ADC1/CLK
    SLICE_X0Y88          FDRE                                         r  ADC1/FR_out_reg[2]/C
                         clock pessimism              0.204    14.474    
                         clock uncertainty           -0.194    14.280    
    SLICE_X0Y88          FDRE (Setup_fdre_C_D)       -0.018    14.262    ADC1/FR_out_reg[2]
  -------------------------------------------------------------------
                         required time                         14.262    
                         arrival time                         -11.569    
  -------------------------------------------------------------------
                         slack                                  2.692    

Slack (MET) :             2.715ns  (required time - arrival time)
  Source:                 ADC1/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/FR_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        1.163ns  (logic 0.573ns (49.282%)  route 0.590ns (50.718%))
  Logic Levels:           0  
  Clock Path Skew:        -4.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.269ns = ( 14.269 - 10.000 ) 
    Source Clock Delay      (SCD):    9.131ns = ( 10.381 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=114, routed)         1.965     6.093    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           1.706    10.381    ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.573    10.954 r  ADC1/pins[4].ISERDESE2_inst/Q7
                         net (fo=1, routed)           0.590    11.543    ADC1/p_1_out
    SLICE_X0Y88          FDRE                                         r  ADC1/FR_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.596    14.269    ADC1/CLK
    SLICE_X0Y88          FDRE                                         r  ADC1/FR_out_reg[1]/C
                         clock pessimism              0.204    14.474    
                         clock uncertainty           -0.194    14.280    
    SLICE_X0Y88          FDRE (Setup_fdre_C_D)       -0.022    14.258    ADC1/FR_out_reg[1]
  -------------------------------------------------------------------
                         required time                         14.258    
                         arrival time                         -11.543    
  -------------------------------------------------------------------
                         slack                                  2.715    

Slack (MET) :             2.765ns  (required time - arrival time)
  Source:                 ADC1/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/FR_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        1.116ns  (logic 0.573ns (51.347%)  route 0.543ns (48.653%))
  Logic Levels:           0  
  Clock Path Skew:        -4.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.269ns = ( 14.269 - 10.000 ) 
    Source Clock Delay      (SCD):    9.131ns = ( 10.381 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=114, routed)         1.965     6.093    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           1.706    10.381    ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.573    10.954 r  ADC1/pins[4].ISERDESE2_inst/Q1
                         net (fo=1, routed)           0.543    11.496    ADC1/p_7_out
    SLICE_X0Y88          FDRE                                         r  ADC1/FR_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.596    14.269    ADC1/CLK
    SLICE_X0Y88          FDRE                                         r  ADC1/FR_out_reg[7]/C
                         clock pessimism              0.204    14.474    
                         clock uncertainty           -0.194    14.280    
    SLICE_X0Y88          FDRE (Setup_fdre_C_D)       -0.018    14.262    ADC1/FR_out_reg[7]
  -------------------------------------------------------------------
                         required time                         14.262    
                         arrival time                         -11.496    
  -------------------------------------------------------------------
                         slack                                  2.765    

Slack (MET) :             2.771ns  (required time - arrival time)
  Source:                 ADC1/pins[0].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC0_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        1.093ns  (logic 0.573ns (52.448%)  route 0.520ns (47.552%))
  Logic Levels:           0  
  Clock Path Skew:        -4.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.462ns = ( 14.462 - 10.000 ) 
    Source Clock Delay      (SCD):    9.326ns = ( 10.576 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=114, routed)         1.965     6.093    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           1.901    10.576    ADC1/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC1/pins[0].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y12         ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.573    11.149 r  ADC1/pins[0].ISERDESE2_inst/Q7
                         net (fo=1, routed)           0.520    11.668    ADC1/p_33_out
    SLICE_X0Y12          FDRE                                         r  ADC1/ADC0_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.789    14.462    ADC1/CLK
    SLICE_X0Y12          FDRE                                         r  ADC1/ADC0_out_reg[13]/C
                         clock pessimism              0.204    14.667    
                         clock uncertainty           -0.194    14.473    
    SLICE_X0Y12          FDRE (Setup_fdre_C_D)       -0.034    14.439    ADC1/ADC0_out_reg[13]
  -------------------------------------------------------------------
                         required time                         14.439    
                         arrival time                         -11.668    
  -------------------------------------------------------------------
                         slack                                  2.771    

Slack (MET) :             2.795ns  (required time - arrival time)
  Source:                 ADC1/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/FR_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        1.086ns  (logic 0.573ns (52.749%)  route 0.513ns (47.251%))
  Logic Levels:           0  
  Clock Path Skew:        -4.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.269ns = ( 14.269 - 10.000 ) 
    Source Clock Delay      (SCD):    9.131ns = ( 10.381 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=114, routed)         1.965     6.093    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           1.706    10.381    ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.573    10.954 r  ADC1/pins[4].ISERDESE2_inst/Q5
                         net (fo=1, routed)           0.513    11.467    ADC1/p_3_out
    SLICE_X0Y88          FDRE                                         r  ADC1/FR_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.596    14.269    ADC1/CLK
    SLICE_X0Y88          FDRE                                         r  ADC1/FR_out_reg[3]/C
                         clock pessimism              0.204    14.474    
                         clock uncertainty           -0.194    14.280    
    SLICE_X0Y88          FDRE (Setup_fdre_C_D)       -0.018    14.262    ADC1/FR_out_reg[3]
  -------------------------------------------------------------------
                         required time                         14.262    
                         arrival time                         -11.467    
  -------------------------------------------------------------------
                         slack                                  2.795    

Slack (MET) :             2.863ns  (required time - arrival time)
  Source:                 ADC1/pins[1].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC0_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.999ns  (logic 0.573ns (57.369%)  route 0.426ns (42.631%))
  Logic Levels:           0  
  Clock Path Skew:        -4.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.465ns = ( 14.465 - 10.000 ) 
    Source Clock Delay      (SCD):    9.330ns = ( 10.580 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=114, routed)         1.965     6.093    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           1.905    10.580    ADC1/clk_div
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC1/pins[1].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y6          ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.573    11.153 r  ADC1/pins[1].ISERDESE2_inst/Q8
                         net (fo=1, routed)           0.426    11.578    ADC1/p_24_out
    SLICE_X0Y6           FDRE                                         r  ADC1/ADC0_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.792    14.465    ADC1/CLK
    SLICE_X0Y6           FDRE                                         r  ADC1/ADC0_out_reg[14]/C
                         clock pessimism              0.204    14.670    
                         clock uncertainty           -0.194    14.476    
    SLICE_X0Y6           FDRE (Setup_fdre_C_D)       -0.034    14.442    ADC1/ADC0_out_reg[14]
  -------------------------------------------------------------------
                         required time                         14.442    
                         arrival time                         -11.578    
  -------------------------------------------------------------------
                         slack                                  2.863    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.870ns  (arrival time - required time)
  Source:                 ADC1/pins[1].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC0_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.388ns  (logic 0.193ns (49.769%)  route 0.195ns (50.231%))
  Logic Levels:           0  
  Clock Path Skew:        -1.466ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    3.524ns = ( 4.774 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=114, routed)         0.697     3.048    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           0.719     4.774    ADC1/clk_div
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC1/pins[1].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y6          ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.193     4.967 r  ADC1/pins[1].ISERDESE2_inst/Q8
                         net (fo=1, routed)           0.195     5.162    ADC1/p_24_out
    SLICE_X0Y6           FDRE                                         r  ADC1/ADC0_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.957     2.206    ADC1/CLK
    SLICE_X0Y6           FDRE                                         r  ADC1/ADC0_out_reg[14]/C
                         clock pessimism             -0.147     2.058    
                         clock uncertainty            0.194     2.252    
    SLICE_X0Y6           FDRE (Hold_fdre_C_D)         0.040     2.292    ADC1/ADC0_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.292    
                         arrival time                           5.162    
  -------------------------------------------------------------------
                         slack                                  2.870    

Slack (MET) :             2.883ns  (arrival time - required time)
  Source:                 ADC1/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/FR_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.384ns  (logic 0.193ns (50.212%)  route 0.191ns (49.788%))
  Logic Levels:           0  
  Clock Path Skew:        -1.486ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    3.470ns = ( 4.720 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=114, routed)         0.697     3.048    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           0.665     4.720    ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.193     4.913 r  ADC1/pins[4].ISERDESE2_inst/Q3
                         net (fo=1, routed)           0.191     5.105    ADC1/p_5_out
    SLICE_X0Y88          FDRE                                         r  ADC1/FR_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.883     2.132    ADC1/CLK
    SLICE_X0Y88          FDRE                                         r  ADC1/FR_out_reg[5]/C
                         clock pessimism             -0.147     1.984    
                         clock uncertainty            0.194     2.178    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.044     2.222    ADC1/FR_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.222    
                         arrival time                           5.105    
  -------------------------------------------------------------------
                         slack                                  2.883    

Slack (MET) :             2.911ns  (arrival time - required time)
  Source:                 ADC1/pins[0].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC0_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.428ns  (logic 0.193ns (45.144%)  route 0.235ns (54.856%))
  Logic Levels:           0  
  Clock Path Skew:        -1.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.202ns
    Source Clock Delay      (SCD):    3.521ns = ( 4.771 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=114, routed)         0.697     3.048    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           0.716     4.771    ADC1/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC1/pins[0].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y12         ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.193     4.964 r  ADC1/pins[0].ISERDESE2_inst/Q7
                         net (fo=1, routed)           0.235     5.199    ADC1/p_33_out
    SLICE_X0Y12          FDRE                                         r  ADC1/ADC0_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.953     2.202    ADC1/CLK
    SLICE_X0Y12          FDRE                                         r  ADC1/ADC0_out_reg[13]/C
                         clock pessimism             -0.147     2.054    
                         clock uncertainty            0.194     2.248    
    SLICE_X0Y12          FDRE (Hold_fdre_C_D)         0.040     2.288    ADC1/ADC0_out_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.288    
                         arrival time                           5.199    
  -------------------------------------------------------------------
                         slack                                  2.911    

Slack (MET) :             2.921ns  (arrival time - required time)
  Source:                 ADC1/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/FR_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.428ns  (logic 0.193ns (45.099%)  route 0.235ns (54.901%))
  Logic Levels:           0  
  Clock Path Skew:        -1.486ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    3.470ns = ( 4.720 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=114, routed)         0.697     3.048    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           0.665     4.720    ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.193     4.913 r  ADC1/pins[4].ISERDESE2_inst/Q1
                         net (fo=1, routed)           0.235     5.148    ADC1/p_7_out
    SLICE_X0Y88          FDRE                                         r  ADC1/FR_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.883     2.132    ADC1/CLK
    SLICE_X0Y88          FDRE                                         r  ADC1/FR_out_reg[7]/C
                         clock pessimism             -0.147     1.984    
                         clock uncertainty            0.194     2.178    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.049     2.227    ADC1/FR_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.227    
                         arrival time                           5.148    
  -------------------------------------------------------------------
                         slack                                  2.921    

Slack (MET) :             2.937ns  (arrival time - required time)
  Source:                 ADC1/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/FR_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.427ns  (logic 0.193ns (45.171%)  route 0.234ns (54.829%))
  Logic Levels:           0  
  Clock Path Skew:        -1.486ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    3.470ns = ( 4.720 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=114, routed)         0.697     3.048    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           0.665     4.720    ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.193     4.913 r  ADC1/pins[4].ISERDESE2_inst/Q5
                         net (fo=1, routed)           0.234     5.147    ADC1/p_3_out
    SLICE_X0Y88          FDRE                                         r  ADC1/FR_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.883     2.132    ADC1/CLK
    SLICE_X0Y88          FDRE                                         r  ADC1/FR_out_reg[3]/C
                         clock pessimism             -0.147     1.984    
                         clock uncertainty            0.194     2.178    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.033     2.211    ADC1/FR_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.211    
                         arrival time                           5.147    
  -------------------------------------------------------------------
                         slack                                  2.937    

Slack (MET) :             2.959ns  (arrival time - required time)
  Source:                 ADC1/pins[0].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC0_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.474ns  (logic 0.193ns (40.727%)  route 0.281ns (59.273%))
  Logic Levels:           0  
  Clock Path Skew:        -1.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.202ns
    Source Clock Delay      (SCD):    3.521ns = ( 4.771 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=114, routed)         0.697     3.048    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           0.716     4.771    ADC1/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC1/pins[0].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y12         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.193     4.964 r  ADC1/pins[0].ISERDESE2_inst/Q8
                         net (fo=1, routed)           0.281     5.245    ADC1/p_32_out
    SLICE_X0Y12          FDRE                                         r  ADC1/ADC0_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.953     2.202    ADC1/CLK
    SLICE_X0Y12          FDRE                                         r  ADC1/ADC0_out_reg[15]/C
                         clock pessimism             -0.147     2.054    
                         clock uncertainty            0.194     2.248    
    SLICE_X0Y12          FDRE (Hold_fdre_C_D)         0.038     2.286    ADC1/ADC0_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.286    
                         arrival time                           5.245    
  -------------------------------------------------------------------
                         slack                                  2.959    

Slack (MET) :             2.965ns  (arrival time - required time)
  Source:                 ADC1/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/FR_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.459ns  (logic 0.193ns (42.076%)  route 0.266ns (57.924%))
  Logic Levels:           0  
  Clock Path Skew:        -1.486ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    3.470ns = ( 4.720 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=114, routed)         0.697     3.048    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           0.665     4.720    ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.193     4.913 r  ADC1/pins[4].ISERDESE2_inst/Q7
                         net (fo=1, routed)           0.266     5.179    ADC1/p_1_out
    SLICE_X0Y88          FDRE                                         r  ADC1/FR_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.883     2.132    ADC1/CLK
    SLICE_X0Y88          FDRE                                         r  ADC1/FR_out_reg[1]/C
                         clock pessimism             -0.147     1.984    
                         clock uncertainty            0.194     2.178    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.036     2.214    ADC1/FR_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.214    
                         arrival time                           5.179    
  -------------------------------------------------------------------
                         slack                                  2.965    

Slack (MET) :             2.971ns  (arrival time - required time)
  Source:                 ADC1/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/FR_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.476ns  (logic 0.193ns (40.556%)  route 0.283ns (59.444%))
  Logic Levels:           0  
  Clock Path Skew:        -1.486ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    3.470ns = ( 4.720 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=114, routed)         0.697     3.048    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           0.665     4.720    ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.193     4.913 r  ADC1/pins[4].ISERDESE2_inst/Q4
                         net (fo=1, routed)           0.283     5.196    ADC1/p_4_out
    SLICE_X0Y88          FDRE                                         r  ADC1/FR_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.883     2.132    ADC1/CLK
    SLICE_X0Y88          FDRE                                         r  ADC1/FR_out_reg[4]/C
                         clock pessimism             -0.147     1.984    
                         clock uncertainty            0.194     2.178    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.047     2.225    ADC1/FR_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.225    
                         arrival time                           5.196    
  -------------------------------------------------------------------
                         slack                                  2.971    

Slack (MET) :             2.975ns  (arrival time - required time)
  Source:                 ADC1/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/FR_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.480ns  (logic 0.193ns (40.218%)  route 0.287ns (59.782%))
  Logic Levels:           0  
  Clock Path Skew:        -1.486ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    3.470ns = ( 4.720 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=114, routed)         0.697     3.048    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           0.665     4.720    ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.193     4.913 r  ADC1/pins[4].ISERDESE2_inst/Q2
                         net (fo=1, routed)           0.287     5.200    ADC1/p_6_out
    SLICE_X0Y88          FDRE                                         r  ADC1/FR_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.883     2.132    ADC1/CLK
    SLICE_X0Y88          FDRE                                         r  ADC1/FR_out_reg[6]/C
                         clock pessimism             -0.147     1.984    
                         clock uncertainty            0.194     2.178    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.047     2.225    ADC1/FR_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.225    
                         arrival time                           5.200    
  -------------------------------------------------------------------
                         slack                                  2.975    

Slack (MET) :             2.981ns  (arrival time - required time)
  Source:                 ADC1/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/FR_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.472ns  (logic 0.193ns (40.909%)  route 0.279ns (59.091%))
  Logic Levels:           0  
  Clock Path Skew:        -1.486ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    3.470ns = ( 4.720 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=114, routed)         0.697     3.048    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           0.665     4.720    ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.193     4.913 r  ADC1/pins[4].ISERDESE2_inst/Q6
                         net (fo=1, routed)           0.279     5.192    ADC1/p_2_out
    SLICE_X0Y88          FDRE                                         r  ADC1/FR_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.883     2.132    ADC1/CLK
    SLICE_X0Y88          FDRE                                         r  ADC1/FR_out_reg[2]/C
                         clock pessimism             -0.147     1.984    
                         clock uncertainty            0.194     2.178    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.033     2.211    ADC1/FR_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.211    
                         arrival time                           5.192    
  -------------------------------------------------------------------
                         slack                                  2.981    





---------------------------------------------------------------------------------------------------
From Clock:  rstLEDclk/clk__0
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.952ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.952ns  (required time - arrival time)
  Source:                 rstLEDclk/div_clk_reg/Q
                            (clock source 'rstLEDclk/clk__0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/div_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rstLEDclk/clk__0 fall@5.000ns)
  Data Path Delay:        0.665ns  (logic 0.053ns (7.973%)  route 0.612ns (92.027%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.953ns = ( 13.953 - 10.000 ) 
    Source Clock Delay      (SCD):    4.577ns = ( 9.577 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.391     9.269    rstLEDclk/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 f  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.612    10.188    rstLEDclk/DIVclk
    SLICE_X54Y146        LUT5 (Prop_lut5_I4_O)        0.053    10.241 f  rstLEDclk/div_clk_i_1/O
                         net (fo=1, routed)           0.000    10.241    rstLEDclk/div_clk_i_1_n_0
    SLICE_X54Y146        FDRE                                         f  rstLEDclk/div_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.280    13.953    rstLEDclk/CLK
    SLICE_X54Y146        FDRE                                         r  rstLEDclk/div_clk_reg/C
                         clock pessimism              0.204    14.158    
                         clock uncertainty           -0.035    14.122    
    SLICE_X54Y146        FDRE (Setup_fdre_C_D)        0.071    14.193    rstLEDclk/div_clk_reg
  -------------------------------------------------------------------
                         required time                         14.193    
                         arrival time                         -10.241    
  -------------------------------------------------------------------
                         slack                                  3.952    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 rstLEDclk/div_clk_reg/Q
                            (clock source 'rstLEDclk/clk__0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/div_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.028ns (9.310%)  route 0.273ns (90.689%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.541     1.642    rstLEDclk/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.273     2.033    rstLEDclk/DIVclk
    SLICE_X54Y146        LUT5 (Prop_lut5_I4_O)        0.028     2.061 r  rstLEDclk/div_clk_i_1/O
                         net (fo=1, routed)           0.000     2.061    rstLEDclk/div_clk_i_1_n_0
    SLICE_X54Y146        FDRE                                         r  rstLEDclk/div_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.740     1.989    rstLEDclk/CLK
    SLICE_X54Y146        FDRE                                         r  rstLEDclk/div_clk_reg/C
                         clock pessimism             -0.147     1.841    
    SLICE_X54Y146        FDRE (Hold_fdre_C_D)         0.087     1.928    rstLEDclk/div_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.133    





---------------------------------------------------------------------------------------------------
From Clock:  rst_in
  To Clock:  clk

Setup :            4  Failing Endpoints,  Worst Slack       -0.068ns,  Total Violation       -0.271ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.510ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.068ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/spi_data_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.352ns  (logic 0.053ns (3.920%)  route 1.299ns (96.080%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -3.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.212ns = ( 14.212 - 10.000 ) 
    Source Clock Delay      (SCD):    7.853ns = ( 12.853 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.391     9.269    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.983    10.560    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.680 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.904    12.584    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.269    12.853 f  rst_in_reg/Q
                         net (fo=127, routed)         0.869    13.722    AD9783_inst1/rst_in
    SLICE_X13Y51         LUT5 (Prop_lut5_I4_O)        0.053    13.775 r  AD9783_inst1/spi_data[15]_i_1/O
                         net (fo=4, routed)           0.430    14.205    AD9783_inst1/spi_data[15]_i_1_n_0
    SLICE_X13Y51         FDRE                                         r  AD9783_inst1/spi_data_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.539    14.212    AD9783_inst1/CLK
    SLICE_X13Y51         FDRE                                         r  AD9783_inst1/spi_data_reg[10]/C
                         clock pessimism              0.204    14.417    
                         clock uncertainty           -0.035    14.381    
    SLICE_X13Y51         FDRE (Setup_fdre_C_CE)      -0.244    14.137    AD9783_inst1/spi_data_reg[10]
  -------------------------------------------------------------------
                         required time                         14.137    
                         arrival time                         -14.205    
  -------------------------------------------------------------------
                         slack                                 -0.068    

Slack (VIOLATED) :        -0.068ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/spi_data_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.352ns  (logic 0.053ns (3.920%)  route 1.299ns (96.080%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -3.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.212ns = ( 14.212 - 10.000 ) 
    Source Clock Delay      (SCD):    7.853ns = ( 12.853 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.391     9.269    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.983    10.560    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.680 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.904    12.584    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.269    12.853 f  rst_in_reg/Q
                         net (fo=127, routed)         0.869    13.722    AD9783_inst1/rst_in
    SLICE_X13Y51         LUT5 (Prop_lut5_I4_O)        0.053    13.775 r  AD9783_inst1/spi_data[15]_i_1/O
                         net (fo=4, routed)           0.430    14.205    AD9783_inst1/spi_data[15]_i_1_n_0
    SLICE_X13Y51         FDRE                                         r  AD9783_inst1/spi_data_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.539    14.212    AD9783_inst1/CLK
    SLICE_X13Y51         FDRE                                         r  AD9783_inst1/spi_data_reg[15]/C
                         clock pessimism              0.204    14.417    
                         clock uncertainty           -0.035    14.381    
    SLICE_X13Y51         FDRE (Setup_fdre_C_CE)      -0.244    14.137    AD9783_inst1/spi_data_reg[15]
  -------------------------------------------------------------------
                         required time                         14.137    
                         arrival time                         -14.205    
  -------------------------------------------------------------------
                         slack                                 -0.068    

Slack (VIOLATED) :        -0.068ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/spi_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.352ns  (logic 0.053ns (3.920%)  route 1.299ns (96.080%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -3.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.212ns = ( 14.212 - 10.000 ) 
    Source Clock Delay      (SCD):    7.853ns = ( 12.853 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.391     9.269    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.983    10.560    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.680 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.904    12.584    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.269    12.853 f  rst_in_reg/Q
                         net (fo=127, routed)         0.869    13.722    AD9783_inst1/rst_in
    SLICE_X13Y51         LUT5 (Prop_lut5_I4_O)        0.053    13.775 r  AD9783_inst1/spi_data[15]_i_1/O
                         net (fo=4, routed)           0.430    14.205    AD9783_inst1/spi_data[15]_i_1_n_0
    SLICE_X13Y51         FDRE                                         r  AD9783_inst1/spi_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.539    14.212    AD9783_inst1/CLK
    SLICE_X13Y51         FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
                         clock pessimism              0.204    14.417    
                         clock uncertainty           -0.035    14.381    
    SLICE_X13Y51         FDRE (Setup_fdre_C_CE)      -0.244    14.137    AD9783_inst1/spi_data_reg[7]
  -------------------------------------------------------------------
                         required time                         14.137    
                         arrival time                         -14.205    
  -------------------------------------------------------------------
                         slack                                 -0.068    

Slack (VIOLATED) :        -0.068ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/spi_data_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.352ns  (logic 0.053ns (3.920%)  route 1.299ns (96.080%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -3.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.212ns = ( 14.212 - 10.000 ) 
    Source Clock Delay      (SCD):    7.853ns = ( 12.853 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.391     9.269    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.983    10.560    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.680 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.904    12.584    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.269    12.853 f  rst_in_reg/Q
                         net (fo=127, routed)         0.869    13.722    AD9783_inst1/rst_in
    SLICE_X13Y51         LUT5 (Prop_lut5_I4_O)        0.053    13.775 r  AD9783_inst1/spi_data[15]_i_1/O
                         net (fo=4, routed)           0.430    14.205    AD9783_inst1/spi_data[15]_i_1_n_0
    SLICE_X13Y51         FDRE                                         r  AD9783_inst1/spi_data_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.539    14.212    AD9783_inst1/CLK
    SLICE_X13Y51         FDRE                                         r  AD9783_inst1/spi_data_reg[8]/C
                         clock pessimism              0.204    14.417    
                         clock uncertainty           -0.035    14.381    
    SLICE_X13Y51         FDRE (Setup_fdre_C_CE)      -0.244    14.137    AD9783_inst1/spi_data_reg[8]
  -------------------------------------------------------------------
                         required time                         14.137    
                         arrival time                         -14.205    
  -------------------------------------------------------------------
                         slack                                 -0.068    

Slack (MET) :             0.160ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/rst_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.149ns  (logic 0.053ns (4.611%)  route 1.096ns (95.389%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.212ns = ( 14.212 - 10.000 ) 
    Source Clock Delay      (SCD):    7.853ns = ( 12.853 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.391     9.269    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.983    10.560    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.680 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.904    12.584    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.269    12.853 f  rst_in_reg/Q
                         net (fo=127, routed)         0.852    13.705    AD9783_inst1/rst_in
    SLICE_X12Y51         LUT3 (Prop_lut3_I2_O)        0.053    13.758 r  AD9783_inst1/rst_out_i_1/O
                         net (fo=1, routed)           0.245    14.002    AD9783_inst1/rst_out1_out
    SLICE_X12Y52         FDRE                                         r  AD9783_inst1/rst_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.539    14.212    AD9783_inst1/CLK
    SLICE_X12Y52         FDRE                                         r  AD9783_inst1/rst_out_reg/C
                         clock pessimism              0.204    14.417    
                         clock uncertainty           -0.035    14.381    
    SLICE_X12Y52         FDRE (Setup_fdre_C_CE)      -0.219    14.162    AD9783_inst1/rst_out_reg
  -------------------------------------------------------------------
                         required time                         14.162    
                         arrival time                         -14.002    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.557ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/spi_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.198ns  (logic 0.053ns (4.424%)  route 1.145ns (95.576%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 14.405 - 10.000 ) 
    Source Clock Delay      (SCD):    7.853ns = ( 12.853 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.391     9.269    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.983    10.560    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.680 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.904    12.584    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.269    12.853 f  rst_in_reg/Q
                         net (fo=127, routed)         1.145    13.998    ADC1/rst_in
    SLICE_X13Y43         LUT6 (Prop_lut6_I4_O)        0.053    14.051 r  ADC1/spi_data[9]_i_1/O
                         net (fo=1, routed)           0.000    14.051    ADC1/spi_data[9]_i_1_n_0
    SLICE_X13Y43         FDRE                                         r  ADC1/spi_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.732    14.405    ADC1/CLK
    SLICE_X13Y43         FDRE                                         r  ADC1/spi_data_reg[9]/C
                         clock pessimism              0.204    14.610    
                         clock uncertainty           -0.035    14.574    
    SLICE_X13Y43         FDRE (Setup_fdre_C_D)        0.034    14.608    ADC1/spi_data_reg[9]
  -------------------------------------------------------------------
                         required time                         14.608    
                         arrival time                         -14.051    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.558ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/spi_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.198ns  (logic 0.053ns (4.424%)  route 1.145ns (95.576%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 14.405 - 10.000 ) 
    Source Clock Delay      (SCD):    7.853ns = ( 12.853 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.391     9.269    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.983    10.560    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.680 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.904    12.584    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.269    12.853 f  rst_in_reg/Q
                         net (fo=127, routed)         1.145    13.998    ADC1/rst_in
    SLICE_X13Y43         LUT6 (Prop_lut6_I4_O)        0.053    14.051 r  ADC1/spi_data[8]_i_1/O
                         net (fo=1, routed)           0.000    14.051    ADC1/spi_data[8]_i_1_n_0
    SLICE_X13Y43         FDRE                                         r  ADC1/spi_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.732    14.405    ADC1/CLK
    SLICE_X13Y43         FDRE                                         r  ADC1/spi_data_reg[8]/C
                         clock pessimism              0.204    14.610    
                         clock uncertainty           -0.035    14.574    
    SLICE_X13Y43         FDRE (Setup_fdre_C_D)        0.035    14.609    ADC1/spi_data_reg[8]
  -------------------------------------------------------------------
                         required time                         14.609    
                         arrival time                         -14.051    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.577ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/spi_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.179ns  (logic 0.053ns (4.495%)  route 1.126ns (95.505%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 14.405 - 10.000 ) 
    Source Clock Delay      (SCD):    7.853ns = ( 12.853 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.391     9.269    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.983    10.560    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.680 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.904    12.584    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.269    12.853 f  rst_in_reg/Q
                         net (fo=127, routed)         1.126    13.979    ADC1/rst_in
    SLICE_X13Y43         LUT6 (Prop_lut6_I4_O)        0.053    14.032 r  ADC1/spi_data[7]_i_1/O
                         net (fo=1, routed)           0.000    14.032    ADC1/spi_data[7]_i_1_n_0
    SLICE_X13Y43         FDRE                                         r  ADC1/spi_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.732    14.405    ADC1/CLK
    SLICE_X13Y43         FDRE                                         r  ADC1/spi_data_reg[7]/C
                         clock pessimism              0.204    14.610    
                         clock uncertainty           -0.035    14.574    
    SLICE_X13Y43         FDRE (Setup_fdre_C_D)        0.035    14.609    ADC1/spi_data_reg[7]
  -------------------------------------------------------------------
                         required time                         14.609    
                         arrival time                         -14.032    
  -------------------------------------------------------------------
                         slack                                  0.577    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.510ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/spi_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.028ns (4.835%)  route 0.551ns (95.165%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.174ns
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.541     1.642    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.414     2.175    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.201 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.717     2.918    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.100     3.018 r  rst_in_reg/Q
                         net (fo=127, routed)         0.551     3.569    ADC1/rst_in
    SLICE_X13Y43         LUT6 (Prop_lut6_I4_O)        0.028     3.597 r  ADC1/spi_data[7]_i_1/O
                         net (fo=1, routed)           0.000     3.597    ADC1/spi_data[7]_i_1_n_0
    SLICE_X13Y43         FDRE                                         r  ADC1/spi_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.925     2.174    ADC1/CLK
    SLICE_X13Y43         FDRE                                         r  ADC1/spi_data_reg[7]/C
                         clock pessimism             -0.147     2.026    
    SLICE_X13Y43         FDRE (Hold_fdre_C_D)         0.061     2.087    ADC1/spi_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           3.597    
  -------------------------------------------------------------------
                         slack                                  1.510    

Slack (MET) :             1.510ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/spi_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.028ns (4.836%)  route 0.551ns (95.164%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.174ns
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.541     1.642    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.414     2.175    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.201 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.717     2.918    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.100     3.018 r  rst_in_reg/Q
                         net (fo=127, routed)         0.551     3.569    ADC1/rst_in
    SLICE_X13Y43         LUT6 (Prop_lut6_I4_O)        0.028     3.597 r  ADC1/spi_data[8]_i_1/O
                         net (fo=1, routed)           0.000     3.597    ADC1/spi_data[8]_i_1_n_0
    SLICE_X13Y43         FDRE                                         r  ADC1/spi_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.925     2.174    ADC1/CLK
    SLICE_X13Y43         FDRE                                         r  ADC1/spi_data_reg[8]/C
                         clock pessimism             -0.147     2.026    
    SLICE_X13Y43         FDRE (Hold_fdre_C_D)         0.060     2.086    ADC1/spi_data_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.086    
                         arrival time                           3.597    
  -------------------------------------------------------------------
                         slack                                  1.510    

Slack (MET) :             1.511ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/spi_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.028ns (4.828%)  route 0.552ns (95.172%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.174ns
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.541     1.642    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.414     2.175    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.201 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.717     2.918    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.100     3.018 r  rst_in_reg/Q
                         net (fo=127, routed)         0.552     3.570    ADC1/rst_in
    SLICE_X13Y43         LUT6 (Prop_lut6_I4_O)        0.028     3.598 r  ADC1/spi_data[9]_i_1/O
                         net (fo=1, routed)           0.000     3.598    ADC1/spi_data[9]_i_1_n_0
    SLICE_X13Y43         FDRE                                         r  ADC1/spi_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.925     2.174    ADC1/CLK
    SLICE_X13Y43         FDRE                                         r  ADC1/spi_data_reg[9]/C
                         clock pessimism             -0.147     2.026    
    SLICE_X13Y43         FDRE (Hold_fdre_C_D)         0.060     2.086    ADC1/spi_data_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.086    
                         arrival time                           3.598    
  -------------------------------------------------------------------
                         slack                                  1.511    

Slack (MET) :             1.581ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/rst_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.028ns (5.105%)  route 0.520ns (94.895%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.541     1.642    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.414     2.175    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.201 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.717     2.918    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.100     3.018 r  rst_in_reg/Q
                         net (fo=127, routed)         0.420     3.438    AD9783_inst1/rst_in
    SLICE_X12Y51         LUT3 (Prop_lut3_I2_O)        0.028     3.466 f  AD9783_inst1/rst_out_i_1/O
                         net (fo=1, routed)           0.101     3.566    AD9783_inst1/rst_out1_out
    SLICE_X12Y52         FDRE                                         f  AD9783_inst1/rst_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.854     2.103    AD9783_inst1/CLK
    SLICE_X12Y52         FDRE                                         r  AD9783_inst1/rst_out_reg/C
                         clock pessimism             -0.147     1.955    
    SLICE_X12Y52         FDRE (Hold_fdre_C_CE)        0.030     1.985    AD9783_inst1/rst_out_reg
  -------------------------------------------------------------------
                         required time                         -1.985    
                         arrival time                           3.566    
  -------------------------------------------------------------------
                         slack                                  1.581    

Slack (MET) :             1.675ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/spi_data_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.028ns (4.495%)  route 0.595ns (95.505%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.541     1.642    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.414     2.175    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.201 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.717     2.918    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.100     3.018 r  rst_in_reg/Q
                         net (fo=127, routed)         0.433     3.451    AD9783_inst1/rst_in
    SLICE_X13Y51         LUT5 (Prop_lut5_I4_O)        0.028     3.479 f  AD9783_inst1/spi_data[15]_i_1/O
                         net (fo=4, routed)           0.162     3.641    AD9783_inst1/spi_data[15]_i_1_n_0
    SLICE_X13Y51         FDRE                                         f  AD9783_inst1/spi_data_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.854     2.103    AD9783_inst1/CLK
    SLICE_X13Y51         FDRE                                         r  AD9783_inst1/spi_data_reg[10]/C
                         clock pessimism             -0.147     1.955    
    SLICE_X13Y51         FDRE (Hold_fdre_C_CE)        0.010     1.965    AD9783_inst1/spi_data_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.965    
                         arrival time                           3.641    
  -------------------------------------------------------------------
                         slack                                  1.675    

Slack (MET) :             1.675ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/spi_data_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.028ns (4.495%)  route 0.595ns (95.505%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.541     1.642    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.414     2.175    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.201 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.717     2.918    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.100     3.018 r  rst_in_reg/Q
                         net (fo=127, routed)         0.433     3.451    AD9783_inst1/rst_in
    SLICE_X13Y51         LUT5 (Prop_lut5_I4_O)        0.028     3.479 f  AD9783_inst1/spi_data[15]_i_1/O
                         net (fo=4, routed)           0.162     3.641    AD9783_inst1/spi_data[15]_i_1_n_0
    SLICE_X13Y51         FDRE                                         f  AD9783_inst1/spi_data_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.854     2.103    AD9783_inst1/CLK
    SLICE_X13Y51         FDRE                                         r  AD9783_inst1/spi_data_reg[15]/C
                         clock pessimism             -0.147     1.955    
    SLICE_X13Y51         FDRE (Hold_fdre_C_CE)        0.010     1.965    AD9783_inst1/spi_data_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.965    
                         arrival time                           3.641    
  -------------------------------------------------------------------
                         slack                                  1.675    

Slack (MET) :             1.675ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/spi_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.028ns (4.495%)  route 0.595ns (95.505%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.541     1.642    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.414     2.175    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.201 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.717     2.918    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.100     3.018 r  rst_in_reg/Q
                         net (fo=127, routed)         0.433     3.451    AD9783_inst1/rst_in
    SLICE_X13Y51         LUT5 (Prop_lut5_I4_O)        0.028     3.479 f  AD9783_inst1/spi_data[15]_i_1/O
                         net (fo=4, routed)           0.162     3.641    AD9783_inst1/spi_data[15]_i_1_n_0
    SLICE_X13Y51         FDRE                                         f  AD9783_inst1/spi_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.854     2.103    AD9783_inst1/CLK
    SLICE_X13Y51         FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
                         clock pessimism             -0.147     1.955    
    SLICE_X13Y51         FDRE (Hold_fdre_C_CE)        0.010     1.965    AD9783_inst1/spi_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.965    
                         arrival time                           3.641    
  -------------------------------------------------------------------
                         slack                                  1.675    

Slack (MET) :             1.675ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/spi_data_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.028ns (4.495%)  route 0.595ns (95.505%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.541     1.642    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.414     2.175    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.201 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.717     2.918    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.100     3.018 r  rst_in_reg/Q
                         net (fo=127, routed)         0.433     3.451    AD9783_inst1/rst_in
    SLICE_X13Y51         LUT5 (Prop_lut5_I4_O)        0.028     3.479 f  AD9783_inst1/spi_data[15]_i_1/O
                         net (fo=4, routed)           0.162     3.641    AD9783_inst1/spi_data[15]_i_1_n_0
    SLICE_X13Y51         FDRE                                         f  AD9783_inst1/spi_data_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.854     2.103    AD9783_inst1/CLK
    SLICE_X13Y51         FDRE                                         r  AD9783_inst1/spi_data_reg[8]/C
                         clock pessimism             -0.147     1.955    
    SLICE_X13Y51         FDRE (Hold_fdre_C_CE)        0.010     1.965    AD9783_inst1/spi_data_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.965    
                         arrival time                           3.641    
  -------------------------------------------------------------------
                         slack                                  1.675    





---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/spi_data_reg_n_0_[10]
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :            0  Failing Endpoints,  Worst Slack        1.957ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.406ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.957ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        12.268ns  (logic 0.402ns (3.277%)  route 11.866ns (96.723%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        4.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.006ns = ( 20.006 - 10.000 ) 
    Source Clock Delay      (SCD):    6.023ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.651     4.529    AD9783_inst1/CLK
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.269     4.798 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.674     5.472    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X10Y52         LUT3 (Prop_lut3_I0_O)        0.053     5.525 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.498     6.023    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y54          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y54          LDCE (EnToQ_ldce_G_Q)        0.349     6.372 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)          11.866    18.238    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X8Y53          LUT5 (Prop_lut5_I1_O)        0.053    18.291 r  AD9783_inst1/AD_9783_SPI_inst/data_out[1]_C_i_1/O
                         net (fo=1, routed)           0.000    18.291    AD9783_inst1/AD_9783_SPI_inst/data_out[1]_C_i_1_n_0
    SLICE_X8Y53          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.643    18.275    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.469 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.537    20.006    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X8Y53          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/C
                         clock pessimism              0.204    20.210    
                         clock uncertainty           -0.035    20.175    
    SLICE_X8Y53          FDCE (Setup_fdce_C_D)        0.073    20.248    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C
  -------------------------------------------------------------------
                         required time                         20.248    
                         arrival time                         -18.291    
  -------------------------------------------------------------------
                         slack                                  1.957    

Slack (MET) :             1.975ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/D
                            (rising edge-triggered cell SRL16E clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        12.158ns  (logic 0.405ns (3.331%)  route 11.753ns (96.669%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.008ns = ( 20.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.903ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.651     4.529    AD9783_inst1/CLK
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.269     4.798 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.674     5.472    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X10Y52         LUT3 (Prop_lut3_I0_O)        0.053     5.525 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.378     5.903    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X11Y53         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y53         LDCE (EnToQ_ldce_G_Q)        0.349     6.252 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/Q
                         net (fo=1, routed)          11.407    17.658    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_n_0
    SLICE_X10Y53         LUT3 (Prop_lut3_I1_O)        0.056    17.714 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4_i_1/O
                         net (fo=1, routed)           0.347    18.061    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4_i_1_n_0
    SLICE_X10Y52         SRL16E                                       r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.643    18.275    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.469 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.539    20.008    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X10Y52         SRL16E                                       r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/CLK
                         clock pessimism              0.204    20.212    
                         clock uncertainty           -0.035    20.177    
    SLICE_X10Y52         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.141    20.036    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4
  -------------------------------------------------------------------
                         required time                         20.036    
                         arrival time                         -18.061    
  -------------------------------------------------------------------
                         slack                                  1.975    

Slack (MET) :             2.151ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/D
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        11.874ns  (logic 0.417ns (3.512%)  route 11.457ns (96.488%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.007ns = ( 20.007 - 10.000 ) 
    Source Clock Delay      (SCD):    6.023ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.651     4.529    AD9783_inst1/CLK
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.269     4.798 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.674     5.472    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X10Y52         LUT3 (Prop_lut3_I0_O)        0.053     5.525 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.498     6.023    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y54          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y54          LDCE (EnToQ_ldce_G_Q)        0.349     6.372 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)          11.003    17.374    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X8Y53          LUT3 (Prop_lut3_I1_O)        0.068    17.442 r  AD9783_inst1/AD_9783_SPI_inst/data_out[2]_C_i_1/O
                         net (fo=2, routed)           0.454    17.897    AD9783_inst1/AD_9783_SPI_inst/data_out[2]_C_i_1_n_0
    SLICE_X8Y51          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.643    18.275    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.469 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.538    20.007    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X8Y51          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/C
                         clock pessimism              0.204    20.211    
                         clock uncertainty           -0.035    20.176    
    SLICE_X8Y51          FDPE (Setup_fdpe_C_D)       -0.128    20.048    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P
  -------------------------------------------------------------------
                         required time                         20.048    
                         arrival time                         -17.897    
  -------------------------------------------------------------------
                         slack                                  2.151    

Slack (MET) :             2.250ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        11.775ns  (logic 0.417ns (3.541%)  route 11.358ns (96.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.007ns = ( 20.007 - 10.000 ) 
    Source Clock Delay      (SCD):    6.023ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.651     4.529    AD9783_inst1/CLK
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.269     4.798 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.674     5.472    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X10Y52         LUT3 (Prop_lut3_I0_O)        0.053     5.525 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.498     6.023    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y54          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y54          LDCE (EnToQ_ldce_G_Q)        0.349     6.372 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)          11.003    17.374    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X8Y53          LUT3 (Prop_lut3_I1_O)        0.068    17.442 r  AD9783_inst1/AD_9783_SPI_inst/data_out[2]_C_i_1/O
                         net (fo=2, routed)           0.355    17.798    AD9783_inst1/AD_9783_SPI_inst/data_out[2]_C_i_1_n_0
    SLICE_X8Y52          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.643    18.275    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.469 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.538    20.007    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X8Y52          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/C
                         clock pessimism              0.204    20.211    
                         clock uncertainty           -0.035    20.176    
    SLICE_X8Y52          FDCE (Setup_fdce_C_D)       -0.128    20.048    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C
  -------------------------------------------------------------------
                         required time                         20.048    
                         arrival time                         -17.798    
  -------------------------------------------------------------------
                         slack                                  2.250    

Slack (MET) :             2.349ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        11.784ns  (logic 0.402ns (3.411%)  route 11.382ns (96.589%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.007ns = ( 20.007 - 10.000 ) 
    Source Clock Delay      (SCD):    6.023ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.651     4.529    AD9783_inst1/CLK
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.269     4.798 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.674     5.472    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X10Y52         LUT3 (Prop_lut3_I0_O)        0.053     5.525 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.498     6.023    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y54          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y54          LDCE (EnToQ_ldce_G_Q)        0.349     6.372 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)          11.003    17.374    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X8Y53          LUT3 (Prop_lut3_I1_O)        0.053    17.427 r  AD9783_inst1/AD_9783_SPI_inst/data_out[5]_i_1/O
                         net (fo=1, routed)           0.379    17.807    AD9783_inst1/AD_9783_SPI_inst/data_out[5]_i_1_n_0
    SLICE_X9Y52          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.643    18.275    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.469 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.538    20.007    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X9Y52          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/C
                         clock pessimism              0.204    20.211    
                         clock uncertainty           -0.035    20.176    
    SLICE_X9Y52          FDCE (Setup_fdce_C_D)       -0.020    20.156    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         20.156    
                         arrival time                         -17.807    
  -------------------------------------------------------------------
                         slack                                  2.349    

Slack (MET) :             2.514ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/D
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        11.673ns  (logic 0.402ns (3.444%)  route 11.271ns (96.556%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.006ns = ( 20.006 - 10.000 ) 
    Source Clock Delay      (SCD):    6.023ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.651     4.529    AD9783_inst1/CLK
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.269     4.798 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.674     5.472    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X10Y52         LUT3 (Prop_lut3_I0_O)        0.053     5.525 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.498     6.023    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y54          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y54          LDCE (EnToQ_ldce_G_Q)        0.349     6.372 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)          11.271    17.643    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X9Y53          LUT3 (Prop_lut3_I1_O)        0.053    17.696 r  AD9783_inst1/AD_9783_SPI_inst/data_out[1]_P_i_1/O
                         net (fo=1, routed)           0.000    17.696    AD9783_inst1/AD_9783_SPI_inst/data_out[1]_P_i_1_n_0
    SLICE_X9Y53          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.643    18.275    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.469 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.537    20.006    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X9Y53          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/C
                         clock pessimism              0.204    20.210    
                         clock uncertainty           -0.035    20.175    
    SLICE_X9Y53          FDPE (Setup_fdpe_C_D)        0.035    20.210    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P
  -------------------------------------------------------------------
                         required time                         20.210    
                         arrival time                         -17.696    
  -------------------------------------------------------------------
                         slack                                  2.514    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.406ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/D
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        5.576ns  (logic 0.156ns (2.798%)  route 5.420ns (97.202%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.639ns
    Source Clock Delay      (SCD):    2.381ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.634     1.735    AD9783_inst1/CLK
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.100     1.835 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.293     2.129    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X10Y52         LUT3 (Prop_lut3_I0_O)        0.028     2.157 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.225     2.381    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y54          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y54          LDCE (EnToQ_ldce_G_Q)        0.128     2.509 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)           5.420     7.930    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X9Y53          LUT3 (Prop_lut3_I1_O)        0.028     7.958 r  AD9783_inst1/AD_9783_SPI_inst/data_out[1]_P_i_1/O
                         net (fo=1, routed)           0.000     7.958    AD9783_inst1/AD_9783_SPI_inst/data_out[1]_P_i_1_n_0
    SLICE_X9Y53          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.403     4.710    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.785 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.854     5.639    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X9Y53          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/C
                         clock pessimism             -0.147     5.492    
    SLICE_X9Y53          FDPE (Hold_fdpe_C_D)         0.060     5.552    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P
  -------------------------------------------------------------------
                         required time                         -5.552    
                         arrival time                           7.958    
  -------------------------------------------------------------------
                         slack                                  2.406    

Slack (MET) :             2.460ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        5.618ns  (logic 0.156ns (2.777%)  route 5.462ns (97.223%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.640ns
    Source Clock Delay      (SCD):    2.381ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.634     1.735    AD9783_inst1/CLK
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.100     1.835 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.293     2.129    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X10Y52         LUT3 (Prop_lut3_I0_O)        0.028     2.157 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.225     2.381    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y54          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y54          LDCE (EnToQ_ldce_G_Q)        0.128     2.509 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)           5.301     7.810    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X8Y53          LUT3 (Prop_lut3_I1_O)        0.028     7.838 r  AD9783_inst1/AD_9783_SPI_inst/data_out[5]_i_1/O
                         net (fo=1, routed)           0.161     7.999    AD9783_inst1/AD_9783_SPI_inst/data_out[5]_i_1_n_0
    SLICE_X9Y52          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.403     4.710    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.785 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.855     5.640    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X9Y52          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/C
                         clock pessimism             -0.147     5.493    
    SLICE_X9Y52          FDCE (Hold_fdce_C_D)         0.047     5.540    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.540    
                         arrival time                           7.999    
  -------------------------------------------------------------------
                         slack                                  2.460    

Slack (MET) :             2.502ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/D
                            (rising edge-triggered cell SRL16E clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        5.732ns  (logic 0.158ns (2.756%)  route 5.574ns (97.244%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.640ns
    Source Clock Delay      (SCD):    2.324ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.634     1.735    AD9783_inst1/CLK
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.100     1.835 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.293     2.129    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X10Y52         LUT3 (Prop_lut3_I0_O)        0.028     2.157 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.168     2.324    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X11Y53         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y53         LDCE (EnToQ_ldce_G_Q)        0.128     2.452 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/Q
                         net (fo=1, routed)           5.431     7.883    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_n_0
    SLICE_X10Y53         LUT3 (Prop_lut3_I1_O)        0.030     7.913 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4_i_1/O
                         net (fo=1, routed)           0.144     8.057    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4_i_1_n_0
    SLICE_X10Y52         SRL16E                                       r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.403     4.710    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.785 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.855     5.640    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X10Y52         SRL16E                                       r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/CLK
                         clock pessimism             -0.147     5.493    
    SLICE_X10Y52         SRL16E (Hold_srl16e_CLK_D)
                                                      0.062     5.555    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4
  -------------------------------------------------------------------
                         required time                         -5.555    
                         arrival time                           8.057    
  -------------------------------------------------------------------
                         slack                                  2.502    

Slack (MET) :             2.508ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        5.613ns  (logic 0.160ns (2.851%)  route 5.453ns (97.149%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.640ns
    Source Clock Delay      (SCD):    2.381ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.634     1.735    AD9783_inst1/CLK
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.100     1.835 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.293     2.129    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X10Y52         LUT3 (Prop_lut3_I0_O)        0.028     2.157 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.225     2.381    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y54          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y54          LDCE (EnToQ_ldce_G_Q)        0.128     2.509 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)           5.301     7.810    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X8Y53          LUT3 (Prop_lut3_I1_O)        0.032     7.842 r  AD9783_inst1/AD_9783_SPI_inst/data_out[2]_C_i_1/O
                         net (fo=2, routed)           0.152     7.994    AD9783_inst1/AD_9783_SPI_inst/data_out[2]_C_i_1_n_0
    SLICE_X8Y52          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.403     4.710    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.785 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.855     5.640    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X8Y52          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/C
                         clock pessimism             -0.147     5.493    
    SLICE_X8Y52          FDCE (Hold_fdce_C_D)        -0.006     5.487    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C
  -------------------------------------------------------------------
                         required time                         -5.487    
                         arrival time                           7.994    
  -------------------------------------------------------------------
                         slack                                  2.508    

Slack (MET) :             2.551ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/D
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        5.656ns  (logic 0.160ns (2.829%)  route 5.496ns (97.171%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.640ns
    Source Clock Delay      (SCD):    2.381ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.634     1.735    AD9783_inst1/CLK
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.100     1.835 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.293     2.129    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X10Y52         LUT3 (Prop_lut3_I0_O)        0.028     2.157 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.225     2.381    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y54          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y54          LDCE (EnToQ_ldce_G_Q)        0.128     2.509 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)           5.301     7.810    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X8Y53          LUT3 (Prop_lut3_I1_O)        0.032     7.842 r  AD9783_inst1/AD_9783_SPI_inst/data_out[2]_C_i_1/O
                         net (fo=2, routed)           0.195     8.038    AD9783_inst1/AD_9783_SPI_inst/data_out[2]_C_i_1_n_0
    SLICE_X8Y51          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.403     4.710    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.785 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.855     5.640    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X8Y51          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/C
                         clock pessimism             -0.147     5.493    
    SLICE_X8Y51          FDPE (Hold_fdpe_C_D)        -0.006     5.487    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P
  -------------------------------------------------------------------
                         required time                         -5.487    
                         arrival time                           8.038    
  -------------------------------------------------------------------
                         slack                                  2.551    

Slack (MET) :             2.705ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        5.902ns  (logic 0.156ns (2.643%)  route 5.746ns (97.357%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.639ns
    Source Clock Delay      (SCD):    2.381ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.634     1.735    AD9783_inst1/CLK
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.100     1.835 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.293     2.129    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X10Y52         LUT3 (Prop_lut3_I0_O)        0.028     2.157 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.225     2.381    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y54          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y54          LDCE (EnToQ_ldce_G_Q)        0.128     2.509 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/Q
                         net (fo=4, routed)           5.746     8.256    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC_n_0
    SLICE_X8Y53          LUT5 (Prop_lut5_I1_O)        0.028     8.284 r  AD9783_inst1/AD_9783_SPI_inst/data_out[1]_C_i_1/O
                         net (fo=1, routed)           0.000     8.284    AD9783_inst1/AD_9783_SPI_inst/data_out[1]_C_i_1_n_0
    SLICE_X8Y53          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.403     4.710    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.785 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.854     5.639    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X8Y53          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/C
                         clock pessimism             -0.147     5.492    
    SLICE_X8Y53          FDCE (Hold_fdce_C_D)         0.087     5.579    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C
  -------------------------------------------------------------------
                         required time                         -5.579    
                         arrival time                           8.284    
  -------------------------------------------------------------------
                         slack                                  2.705    





---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/spi_data_reg_n_0_[15]
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :            0  Failing Endpoints,  Worst Slack        3.183ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.336ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.183ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[15]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/D
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@0.000ns)
  Data Path Delay:        10.563ns  (logic 0.453ns (4.288%)  route 10.110ns (95.711%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.007ns = ( 20.007 - 10.000 ) 
    Source Clock Delay      (SCD):    6.278ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.651     4.529    AD9783_inst1/CLK
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.246     4.775 r  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           0.838     5.612    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X8Y48          LUT3 (Prop_lut3_I0_O)        0.158     5.770 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.508     6.278    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X8Y48          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y48          LDCE (EnToQ_ldce_G_Q)        0.389     6.667 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/Q
                         net (fo=1, routed)           9.639    16.306    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_n_0
    SLICE_X9Y49          LUT5 (Prop_lut5_I1_O)        0.064    16.370 r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_2/O
                         net (fo=1, routed)           0.471    16.841    AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_2_n_0
    SLICE_X9Y50          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.643    18.275    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.469 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.538    20.007    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X9Y50          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/C
                         clock pessimism              0.204    20.211    
                         clock uncertainty           -0.035    20.176    
    SLICE_X9Y50          FDRE (Setup_fdre_C_D)       -0.151    20.025    AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg
  -------------------------------------------------------------------
                         required time                         20.025    
                         arrival time                         -16.841    
  -------------------------------------------------------------------
                         slack                                  3.183    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.336ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_data_reg_n_0_[15]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/D
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@0.000ns)
  Data Path Delay:        5.332ns  (logic 0.174ns (3.263%)  route 5.158ns (96.737%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.640ns
    Source Clock Delay      (SCD):    2.496ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.634     1.735    AD9783_inst1/CLK
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.091     1.826 r  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           0.380     2.206    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X8Y48          LUT3 (Prop_lut3_I0_O)        0.066     2.272 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.224     2.496    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X8Y48          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y48          LDCE (EnToQ_ldce_G_Q)        0.143     2.639 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/Q
                         net (fo=1, routed)           4.955     7.594    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_n_0
    SLICE_X9Y49          LUT5 (Prop_lut5_I1_O)        0.031     7.625 r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_2/O
                         net (fo=1, routed)           0.203     7.828    AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_2_n_0
    SLICE_X9Y50          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.403     4.710    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.785 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.855     5.640    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X9Y50          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/C
                         clock pessimism             -0.147     5.493    
    SLICE_X9Y50          FDRE (Hold_fdre_C_D)        -0.001     5.492    AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg
  -------------------------------------------------------------------
                         required time                         -5.492    
                         arrival time                           7.828    
  -------------------------------------------------------------------
                         slack                                  2.336    





---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/spi_trigger_reg_n_0
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :            1  Failing Endpoint ,  Worst Slack       -0.211ns,  Total Violation       -0.211ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.530ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.211ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        14.391ns  (logic 0.402ns (2.793%)  route 13.989ns (97.207%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        4.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.007ns = ( 20.007 - 10.000 ) 
    Source Clock Delay      (SCD):    6.030ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.847     4.725    AD9783_inst1/CLK
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.269     4.994 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.433     5.426    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y52         LUT3 (Prop_lut3_I1_O)        0.053     5.479 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.551     6.030    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X11Y52         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y52         LDCE (EnToQ_ldce_G_Q)        0.349     6.379 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/Q
                         net (fo=6, routed)          13.989    20.368    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_n_0
    SLICE_X9Y51          LUT5 (Prop_lut5_I1_O)        0.053    20.421 r  AD9783_inst1/AD_9783_SPI_inst/data_out[8]_C_i_1__0/O
                         net (fo=1, routed)           0.000    20.421    AD9783_inst1/AD_9783_SPI_inst/data_out[8]_C_i_1__0_n_0
    SLICE_X9Y51          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.643    18.275    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.469 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.538    20.007    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X9Y51          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism              0.204    20.211    
                         clock uncertainty           -0.035    20.176    
    SLICE_X9Y51          FDCE (Setup_fdce_C_D)        0.035    20.211    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         20.211    
                         arrival time                         -20.421    
  -------------------------------------------------------------------
                         slack                                 -0.211    

Slack (MET) :             0.924ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                            (positive level-sensitive latch clocked by AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/D
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        13.088ns  (logic 0.405ns (3.094%)  route 12.683ns (96.906%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.007ns = ( 20.007 - 10.000 ) 
    Source Clock Delay      (SCD):    6.030ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.847     4.725    AD9783_inst1/CLK
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.269     4.994 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.433     5.426    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y52         LUT3 (Prop_lut3_I1_O)        0.053     5.479 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.551     6.030    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X11Y52         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y52         LDCE (EnToQ_ldce_G_Q)        0.349     6.379 r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/Q
                         net (fo=6, routed)          11.863    18.242    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_n_0
    SLICE_X8Y52          LUT3 (Prop_lut3_I1_O)        0.056    18.298 r  AD9783_inst1/AD_9783_SPI_inst/data_out[3]_C_i_1/O
                         net (fo=2, routed)           0.820    19.118    AD9783_inst1/AD_9783_SPI_inst/data_out[3]_C_i_1_n_0
    SLICE_X8Y51          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.643    18.275    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.469 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.538    20.007    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X8Y51          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/C
                         clock pessimism              0.204    20.211    
                         clock uncertainty           -0.035    20.176    
    SLICE_X8Y51          FDPE (Setup_fdpe_C_D)       -0.133    20.043    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P
  -------------------------------------------------------------------
                         required time                         20.043    
                         arrival time                         -19.118    
  -------------------------------------------------------------------
                         slack                                  0.924    

Slack (MET) :             0.926ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        9.205ns  (logic 0.053ns (0.576%)  route 9.152ns (99.424%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        5.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.200ns = ( 20.200 - 10.000 ) 
    Source Clock Delay      (SCD):    4.994ns = ( 9.994 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.847     9.725    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.269     9.994 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          5.551    15.545    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X9Y48          LUT6 (Prop_lut6_I5_O)        0.053    15.598 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          3.601    19.198    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X9Y45          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.643    18.275    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.469 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.731    20.200    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X9Y45          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/C
                         clock pessimism              0.204    20.404    
                         clock uncertainty           -0.035    20.369    
    SLICE_X9Y45          FDCE (Setup_fdce_C_CE)      -0.244    20.125    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]
  -------------------------------------------------------------------
                         required time                         20.125    
                         arrival time                         -19.198    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             0.944ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        9.188ns  (logic 0.053ns (0.577%)  route 9.135ns (99.423%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        5.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.201ns = ( 20.201 - 10.000 ) 
    Source Clock Delay      (SCD):    4.994ns = ( 9.994 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.847     9.725    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.269     9.994 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          5.551    15.545    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X9Y48          LUT6 (Prop_lut6_I5_O)        0.053    15.598 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          3.584    19.181    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X9Y47          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.643    18.275    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.469 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.732    20.201    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X9Y47          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/C
                         clock pessimism              0.204    20.405    
                         clock uncertainty           -0.035    20.370    
    SLICE_X9Y47          FDCE (Setup_fdce_C_CE)      -0.244    20.126    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]
  -------------------------------------------------------------------
                         required time                         20.126    
                         arrival time                         -19.181    
  -------------------------------------------------------------------
                         slack                                  0.944    

Slack (MET) :             0.944ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        9.188ns  (logic 0.053ns (0.577%)  route 9.135ns (99.423%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        5.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.201ns = ( 20.201 - 10.000 ) 
    Source Clock Delay      (SCD):    4.994ns = ( 9.994 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.847     9.725    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.269     9.994 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          5.551    15.545    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X9Y48          LUT6 (Prop_lut6_I5_O)        0.053    15.598 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          3.584    19.181    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X9Y47          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.643    18.275    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.469 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.732    20.201    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X9Y47          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/C
                         clock pessimism              0.204    20.405    
                         clock uncertainty           -0.035    20.370    
    SLICE_X9Y47          FDCE (Setup_fdce_C_CE)      -0.244    20.126    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]
  -------------------------------------------------------------------
                         required time                         20.126    
                         arrival time                         -19.181    
  -------------------------------------------------------------------
                         slack                                  0.944    

Slack (MET) :             0.944ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        9.188ns  (logic 0.053ns (0.577%)  route 9.135ns (99.423%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        5.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.201ns = ( 20.201 - 10.000 ) 
    Source Clock Delay      (SCD):    4.994ns = ( 9.994 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.847     9.725    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.269     9.994 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          5.551    15.545    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X9Y48          LUT6 (Prop_lut6_I5_O)        0.053    15.598 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          3.584    19.181    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X9Y47          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.643    18.275    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.469 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.732    20.201    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X9Y47          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/C
                         clock pessimism              0.204    20.405    
                         clock uncertainty           -0.035    20.370    
    SLICE_X9Y47          FDCE (Setup_fdce_C_CE)      -0.244    20.126    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]
  -------------------------------------------------------------------
                         required time                         20.126    
                         arrival time                         -19.181    
  -------------------------------------------------------------------
                         slack                                  0.944    

Slack (MET) :             0.944ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        9.188ns  (logic 0.053ns (0.577%)  route 9.135ns (99.423%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        5.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.201ns = ( 20.201 - 10.000 ) 
    Source Clock Delay      (SCD):    4.994ns = ( 9.994 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.847     9.725    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.269     9.994 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          5.551    15.545    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X9Y48          LUT6 (Prop_lut6_I5_O)        0.053    15.598 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          3.584    19.181    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X9Y47          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.643    18.275    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.469 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.732    20.201    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X9Y47          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/C
                         clock pessimism              0.204    20.405    
                         clock uncertainty           -0.035    20.370    
    SLICE_X9Y47          FDCE (Setup_fdce_C_CE)      -0.244    20.126    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]
  -------------------------------------------------------------------
                         required time                         20.126    
                         arrival time                         -19.181    
  -------------------------------------------------------------------
                         slack                                  0.944    

Slack (MET) :             0.965ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        9.166ns  (logic 0.053ns (0.578%)  route 9.113ns (99.422%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        5.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.200ns = ( 20.200 - 10.000 ) 
    Source Clock Delay      (SCD):    4.994ns = ( 9.994 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.847     9.725    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.269     9.994 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          5.551    15.545    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X9Y48          LUT6 (Prop_lut6_I5_O)        0.053    15.598 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          3.561    19.159    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X9Y46          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.643    18.275    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.469 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.731    20.200    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X9Y46          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/C
                         clock pessimism              0.204    20.404    
                         clock uncertainty           -0.035    20.369    
    SLICE_X9Y46          FDCE (Setup_fdce_C_CE)      -0.244    20.125    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]
  -------------------------------------------------------------------
                         required time                         20.125    
                         arrival time                         -19.159    
  -------------------------------------------------------------------
                         slack                                  0.965    

Slack (MET) :             0.965ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        9.166ns  (logic 0.053ns (0.578%)  route 9.113ns (99.422%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        5.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.200ns = ( 20.200 - 10.000 ) 
    Source Clock Delay      (SCD):    4.994ns = ( 9.994 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.847     9.725    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.269     9.994 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          5.551    15.545    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X9Y48          LUT6 (Prop_lut6_I5_O)        0.053    15.598 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          3.561    19.159    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X9Y46          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.643    18.275    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.469 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.731    20.200    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X9Y46          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/C
                         clock pessimism              0.204    20.404    
                         clock uncertainty           -0.035    20.369    
    SLICE_X9Y46          FDCE (Setup_fdce_C_CE)      -0.244    20.125    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]
  -------------------------------------------------------------------
                         required time                         20.125    
                         arrival time                         -19.159    
  -------------------------------------------------------------------
                         slack                                  0.965    

Slack (MET) :             0.965ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        9.166ns  (logic 0.053ns (0.578%)  route 9.113ns (99.422%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        5.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.200ns = ( 20.200 - 10.000 ) 
    Source Clock Delay      (SCD):    4.994ns = ( 9.994 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.847     9.725    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.269     9.994 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          5.551    15.545    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X9Y48          LUT6 (Prop_lut6_I5_O)        0.053    15.598 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          3.561    19.159    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X9Y46          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.643    18.275    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.469 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.731    20.200    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X9Y46          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/C
                         clock pessimism              0.204    20.404    
                         clock uncertainty           -0.035    20.369    
    SLICE_X9Y46          FDCE (Setup_fdce_C_CE)      -0.244    20.125    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]
  -------------------------------------------------------------------
                         required time                         20.125    
                         arrival time                         -19.159    
  -------------------------------------------------------------------
                         slack                                  0.965    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        4.237ns  (logic 0.028ns (0.661%)  route 4.209ns (99.339%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.676ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.711ns
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.686     1.787    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.100     1.887 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          2.562     4.449    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X9Y48          LUT6 (Prop_lut6_I5_O)        0.028     4.477 f  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          1.646     6.124    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X8Y46          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.403     4.710    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.785 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.926     5.711    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X8Y46          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/C
                         clock pessimism             -0.147     5.564    
    SLICE_X8Y46          FDCE (Hold_fdce_C_CE)        0.030     5.594    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.594    
                         arrival time                           6.124    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        4.217ns  (logic 0.028ns (0.664%)  route 4.189ns (99.336%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.676ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.711ns
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.686     1.787    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.100     1.887 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          2.562     4.449    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X9Y48          LUT6 (Prop_lut6_I5_O)        0.028     4.477 f  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          1.626     6.104    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X9Y46          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.403     4.710    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.785 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.926     5.711    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X9Y46          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/C
                         clock pessimism             -0.147     5.564    
    SLICE_X9Y46          FDCE (Hold_fdce_C_CE)        0.010     5.574    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.574    
                         arrival time                           6.104    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        4.217ns  (logic 0.028ns (0.664%)  route 4.189ns (99.336%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.676ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.711ns
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.686     1.787    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.100     1.887 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          2.562     4.449    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X9Y48          LUT6 (Prop_lut6_I5_O)        0.028     4.477 f  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          1.626     6.104    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X9Y46          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.403     4.710    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.785 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.926     5.711    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X9Y46          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/C
                         clock pessimism             -0.147     5.564    
    SLICE_X9Y46          FDCE (Hold_fdce_C_CE)        0.010     5.574    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.574    
                         arrival time                           6.104    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        4.217ns  (logic 0.028ns (0.664%)  route 4.189ns (99.336%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.676ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.711ns
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.686     1.787    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.100     1.887 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          2.562     4.449    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X9Y48          LUT6 (Prop_lut6_I5_O)        0.028     4.477 f  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          1.626     6.104    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X9Y46          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.403     4.710    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.785 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.926     5.711    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X9Y46          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/C
                         clock pessimism             -0.147     5.564    
    SLICE_X9Y46          FDCE (Hold_fdce_C_CE)        0.010     5.574    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]
  -------------------------------------------------------------------
                         required time                         -5.574    
                         arrival time                           6.104    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        4.217ns  (logic 0.028ns (0.664%)  route 4.189ns (99.336%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.676ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.711ns
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.686     1.787    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.100     1.887 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          2.562     4.449    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X9Y48          LUT6 (Prop_lut6_I5_O)        0.028     4.477 f  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          1.626     6.104    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X9Y46          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.403     4.710    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.785 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.926     5.711    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X9Y46          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/C
                         clock pessimism             -0.147     5.564    
    SLICE_X9Y46          FDCE (Hold_fdce_C_CE)        0.010     5.574    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.574    
                         arrival time                           6.104    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        4.217ns  (logic 0.028ns (0.664%)  route 4.189ns (99.336%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.676ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.711ns
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.686     1.787    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.100     1.887 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          2.562     4.449    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X9Y48          LUT6 (Prop_lut6_I5_O)        0.028     4.477 f  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          1.626     6.104    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X9Y46          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.403     4.710    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.785 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.926     5.711    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X9Y46          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/C
                         clock pessimism             -0.147     5.564    
    SLICE_X9Y46          FDCE (Hold_fdce_C_CE)        0.010     5.574    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]
  -------------------------------------------------------------------
                         required time                         -5.574    
                         arrival time                           6.104    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        4.217ns  (logic 0.028ns (0.664%)  route 4.189ns (99.336%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.676ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.711ns
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.686     1.787    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.100     1.887 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          2.562     4.449    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X9Y48          LUT6 (Prop_lut6_I5_O)        0.028     4.477 f  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          1.626     6.104    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X9Y46          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.403     4.710    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.785 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.926     5.711    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X9Y46          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]/C
                         clock pessimism             -0.147     5.564    
    SLICE_X9Y46          FDCE (Hold_fdce_C_CE)        0.010     5.574    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]
  -------------------------------------------------------------------
                         required time                         -5.574    
                         arrival time                           6.104    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        4.238ns  (logic 0.028ns (0.661%)  route 4.210ns (99.339%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.677ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.712ns
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.686     1.787    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.100     1.887 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          2.562     4.449    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X9Y48          LUT6 (Prop_lut6_I5_O)        0.028     4.477 f  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          1.648     6.125    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X9Y47          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.403     4.710    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.785 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.927     5.712    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X9Y47          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/C
                         clock pessimism             -0.147     5.565    
    SLICE_X9Y47          FDCE (Hold_fdce_C_CE)        0.010     5.575    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]
  -------------------------------------------------------------------
                         required time                         -5.575    
                         arrival time                           6.125    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        4.238ns  (logic 0.028ns (0.661%)  route 4.210ns (99.339%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.677ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.712ns
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.686     1.787    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.100     1.887 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          2.562     4.449    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X9Y48          LUT6 (Prop_lut6_I5_O)        0.028     4.477 f  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          1.648     6.125    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X9Y47          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.403     4.710    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.785 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.927     5.712    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X9Y47          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/C
                         clock pessimism             -0.147     5.565    
    SLICE_X9Y47          FDCE (Hold_fdce_C_CE)        0.010     5.575    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]
  -------------------------------------------------------------------
                         required time                         -5.575    
                         arrival time                           6.125    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        4.238ns  (logic 0.028ns (0.661%)  route 4.210ns (99.339%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.677ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.712ns
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.686     1.787    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.100     1.887 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          2.562     4.449    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X9Y48          LUT6 (Prop_lut6_I5_O)        0.028     4.477 f  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          1.648     6.125    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X9Y47          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.403     4.710    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.785 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.927     5.712    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X9Y47          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/C
                         clock pessimism             -0.147     5.565    
    SLICE_X9Y47          FDCE (Hold_fdce_C_CE)        0.010     5.575    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.575    
                         arrival time                           6.125    
  -------------------------------------------------------------------
                         slack                                  0.550    





---------------------------------------------------------------------------------------------------
From Clock:  rst_in
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :           61  Failing Endpoints,  Worst Slack      -10.074ns,  Total Violation     -511.102ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.684ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.074ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        12.807ns  (logic 0.686ns (5.356%)  route 12.121ns (94.644%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -2.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.201ns = ( 20.201 - 10.000 ) 
    Source Clock Delay      (SCD):    12.671ns = ( 17.671 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.391     9.269    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.983    10.560    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.680 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.904    12.584    DIVclk_BUFG
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.269    12.853 f  rst_in_reg/Q
                         net (fo=127, routed)         4.165    17.018    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y51         LUT2 (Prop_lut2_I1_O)        0.053    17.071 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.600    17.671    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X11Y51         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         LDCE (EnToQ_ldce_G_Q)        0.349    18.020 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)         11.068    29.088    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X9Y49          LUT3 (Prop_lut3_I1_O)        0.062    29.150 r  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_6__0/O
                         net (fo=1, routed)           0.455    29.604    AD9783_inst1/AD_9783_SPI_inst/state[0]
    SLICE_X9Y47          LUT6 (Prop_lut6_I4_O)        0.169    29.773 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_4__0/O
                         net (fo=1, routed)           0.243    30.017    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_4__0_n_0
    SLICE_X9Y47          LUT6 (Prop_lut6_I0_O)        0.053    30.070 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_3__0/O
                         net (fo=2, routed)           0.356    30.425    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_3__0_n_0
    SLICE_X9Y48          LUT6 (Prop_lut6_I5_O)        0.053    30.478 r  AD9783_inst1/AD_9783_SPI_inst/state_f[1]_i_1__0/O
                         net (fo=1, routed)           0.000    30.478    AD9783_inst1/AD_9783_SPI_inst/state_f[1]_i_1__0_n_0
    SLICE_X9Y48          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.643    18.275    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.469 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.732    20.201    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X9Y48          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
                         clock pessimism              0.204    20.405    
                         clock uncertainty           -0.035    20.370    
    SLICE_X9Y48          FDCE (Setup_fdce_C_D)        0.035    20.405    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         20.405    
                         arrival time                         -30.478    
  -------------------------------------------------------------------
                         slack                                -10.074    

Slack (VIOLATED) :        -10.072ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        12.804ns  (logic 0.686ns (5.358%)  route 12.118ns (94.642%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -2.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.201ns = ( 20.201 - 10.000 ) 
    Source Clock Delay      (SCD):    12.671ns = ( 17.671 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.391     9.269    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.983    10.560    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.680 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.904    12.584    DIVclk_BUFG
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.269    12.853 f  rst_in_reg/Q
                         net (fo=127, routed)         4.165    17.018    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y51         LUT2 (Prop_lut2_I1_O)        0.053    17.071 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.600    17.671    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X11Y51         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         LDCE (EnToQ_ldce_G_Q)        0.349    18.020 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)         11.068    29.088    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X9Y49          LUT3 (Prop_lut3_I1_O)        0.062    29.150 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_6__0/O
                         net (fo=1, routed)           0.455    29.604    AD9783_inst1/AD_9783_SPI_inst/state[0]
    SLICE_X9Y47          LUT6 (Prop_lut6_I4_O)        0.169    29.773 r  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_4__0/O
                         net (fo=1, routed)           0.243    30.017    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_4__0_n_0
    SLICE_X9Y47          LUT6 (Prop_lut6_I0_O)        0.053    30.070 r  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_3__0/O
                         net (fo=2, routed)           0.353    30.422    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_3__0_n_0
    SLICE_X9Y48          LUT6 (Prop_lut6_I5_O)        0.053    30.475 r  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_1__0/O
                         net (fo=1, routed)           0.000    30.475    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_1__0_n_0
    SLICE_X9Y48          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.643    18.275    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.469 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.732    20.201    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X9Y48          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/C
                         clock pessimism              0.204    20.405    
                         clock uncertainty           -0.035    20.370    
    SLICE_X9Y48          FDCE (Setup_fdce_C_D)        0.034    20.404    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         20.404    
                         arrival time                         -30.475    
  -------------------------------------------------------------------
                         slack                                -10.072    

Slack (VIOLATED) :        -9.975ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        12.235ns  (logic 0.402ns (3.286%)  route 11.833ns (96.714%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.007ns = ( 20.007 - 10.000 ) 
    Source Clock Delay      (SCD):    12.671ns = ( 17.671 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.391     9.269    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.983    10.560    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.680 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.904    12.584    DIVclk_BUFG
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.269    12.853 f  rst_in_reg/Q
                         net (fo=127, routed)         4.165    17.018    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y51         LUT2 (Prop_lut2_I1_O)        0.053    17.071 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.600    17.671    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X11Y51         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         LDCE (EnToQ_ldce_G_Q)        0.349    18.020 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)         10.952    28.972    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X10Y50         LUT5 (Prop_lut5_I3_O)        0.053    29.025 r  AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1/O
                         net (fo=28, routed)          0.881    29.906    AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1_n_0
    SLICE_X9Y52          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.643    18.275    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.469 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.538    20.007    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X9Y52          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]/C
                         clock pessimism              0.204    20.211    
                         clock uncertainty           -0.035    20.176    
    SLICE_X9Y52          FDCE (Setup_fdce_C_CE)      -0.244    19.932    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]
  -------------------------------------------------------------------
                         required time                         19.932    
                         arrival time                         -29.906    
  -------------------------------------------------------------------
                         slack                                 -9.975    

Slack (VIOLATED) :        -9.975ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        12.235ns  (logic 0.402ns (3.286%)  route 11.833ns (96.714%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.007ns = ( 20.007 - 10.000 ) 
    Source Clock Delay      (SCD):    12.671ns = ( 17.671 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.391     9.269    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.983    10.560    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.680 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.904    12.584    DIVclk_BUFG
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.269    12.853 f  rst_in_reg/Q
                         net (fo=127, routed)         4.165    17.018    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y51         LUT2 (Prop_lut2_I1_O)        0.053    17.071 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.600    17.671    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X11Y51         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         LDCE (EnToQ_ldce_G_Q)        0.349    18.020 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)         10.952    28.972    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X10Y50         LUT5 (Prop_lut5_I3_O)        0.053    29.025 r  AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1/O
                         net (fo=28, routed)          0.881    29.906    AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1_n_0
    SLICE_X9Y52          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.643    18.275    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.469 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.538    20.007    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X9Y52          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]/C
                         clock pessimism              0.204    20.211    
                         clock uncertainty           -0.035    20.176    
    SLICE_X9Y52          FDCE (Setup_fdce_C_CE)      -0.244    19.932    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         19.932    
                         arrival time                         -29.906    
  -------------------------------------------------------------------
                         slack                                 -9.975    

Slack (VIOLATED) :        -9.975ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        12.235ns  (logic 0.402ns (3.286%)  route 11.833ns (96.714%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.007ns = ( 20.007 - 10.000 ) 
    Source Clock Delay      (SCD):    12.671ns = ( 17.671 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.391     9.269    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.983    10.560    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.680 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.904    12.584    DIVclk_BUFG
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.269    12.853 f  rst_in_reg/Q
                         net (fo=127, routed)         4.165    17.018    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y51         LUT2 (Prop_lut2_I1_O)        0.053    17.071 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.600    17.671    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X11Y51         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         LDCE (EnToQ_ldce_G_Q)        0.349    18.020 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)         10.952    28.972    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X10Y50         LUT5 (Prop_lut5_I3_O)        0.053    29.025 r  AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1/O
                         net (fo=28, routed)          0.881    29.906    AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1_n_0
    SLICE_X9Y52          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.643    18.275    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.469 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.538    20.007    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X9Y52          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/C
                         clock pessimism              0.204    20.211    
                         clock uncertainty           -0.035    20.176    
    SLICE_X9Y52          FDCE (Setup_fdce_C_CE)      -0.244    19.932    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]
  -------------------------------------------------------------------
                         required time                         19.932    
                         arrival time                         -29.906    
  -------------------------------------------------------------------
                         slack                                 -9.975    

Slack (VIOLATED) :        -9.975ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        12.235ns  (logic 0.402ns (3.286%)  route 11.833ns (96.714%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.007ns = ( 20.007 - 10.000 ) 
    Source Clock Delay      (SCD):    12.671ns = ( 17.671 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.391     9.269    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.983    10.560    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.680 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.904    12.584    DIVclk_BUFG
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.269    12.853 f  rst_in_reg/Q
                         net (fo=127, routed)         4.165    17.018    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y51         LUT2 (Prop_lut2_I1_O)        0.053    17.071 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.600    17.671    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X11Y51         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         LDCE (EnToQ_ldce_G_Q)        0.349    18.020 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)         10.952    28.972    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X10Y50         LUT5 (Prop_lut5_I3_O)        0.053    29.025 r  AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1/O
                         net (fo=28, routed)          0.881    29.906    AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1_n_0
    SLICE_X9Y52          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.643    18.275    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.469 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.538    20.007    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X9Y52          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c/C
                         clock pessimism              0.204    20.211    
                         clock uncertainty           -0.035    20.176    
    SLICE_X9Y52          FDCE (Setup_fdce_C_CE)      -0.244    19.932    AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c
  -------------------------------------------------------------------
                         required time                         19.932    
                         arrival time                         -29.906    
  -------------------------------------------------------------------
                         slack                                 -9.975    

Slack (VIOLATED) :        -9.975ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_4/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        12.235ns  (logic 0.402ns (3.286%)  route 11.833ns (96.714%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.007ns = ( 20.007 - 10.000 ) 
    Source Clock Delay      (SCD):    12.671ns = ( 17.671 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.391     9.269    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.983    10.560    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.680 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.904    12.584    DIVclk_BUFG
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.269    12.853 f  rst_in_reg/Q
                         net (fo=127, routed)         4.165    17.018    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y51         LUT2 (Prop_lut2_I1_O)        0.053    17.071 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.600    17.671    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X11Y51         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         LDCE (EnToQ_ldce_G_Q)        0.349    18.020 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)         10.952    28.972    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X10Y50         LUT5 (Prop_lut5_I3_O)        0.053    29.025 r  AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1/O
                         net (fo=28, routed)          0.881    29.906    AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1_n_0
    SLICE_X9Y52          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_4/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.643    18.275    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.469 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.538    20.007    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X9Y52          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_4/C
                         clock pessimism              0.204    20.211    
                         clock uncertainty           -0.035    20.176    
    SLICE_X9Y52          FDCE (Setup_fdce_C_CE)      -0.244    19.932    AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_4
  -------------------------------------------------------------------
                         required time                         19.932    
                         arrival time                         -29.906    
  -------------------------------------------------------------------
                         slack                                 -9.975    

Slack (VIOLATED) :        -9.975ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_5/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        12.235ns  (logic 0.402ns (3.286%)  route 11.833ns (96.714%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.007ns = ( 20.007 - 10.000 ) 
    Source Clock Delay      (SCD):    12.671ns = ( 17.671 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.391     9.269    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.983    10.560    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.680 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.904    12.584    DIVclk_BUFG
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.269    12.853 f  rst_in_reg/Q
                         net (fo=127, routed)         4.165    17.018    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y51         LUT2 (Prop_lut2_I1_O)        0.053    17.071 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.600    17.671    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X11Y51         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         LDCE (EnToQ_ldce_G_Q)        0.349    18.020 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)         10.952    28.972    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X10Y50         LUT5 (Prop_lut5_I3_O)        0.053    29.025 r  AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1/O
                         net (fo=28, routed)          0.881    29.906    AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1_n_0
    SLICE_X9Y52          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_5/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.643    18.275    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.469 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.538    20.007    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X9Y52          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_5/C
                         clock pessimism              0.204    20.211    
                         clock uncertainty           -0.035    20.176    
    SLICE_X9Y52          FDCE (Setup_fdce_C_CE)      -0.244    19.932    AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_5
  -------------------------------------------------------------------
                         required time                         19.932    
                         arrival time                         -29.906    
  -------------------------------------------------------------------
                         slack                                 -9.975    

Slack (VIOLATED) :        -9.958ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        12.533ns  (logic 0.455ns (3.630%)  route 12.078ns (96.370%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -2.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.007ns = ( 20.007 - 10.000 ) 
    Source Clock Delay      (SCD):    12.671ns = ( 17.671 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.391     9.269    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.983    10.560    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.680 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.904    12.584    DIVclk_BUFG
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.269    12.853 f  rst_in_reg/Q
                         net (fo=127, routed)         4.165    17.018    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y51         LUT2 (Prop_lut2_I1_O)        0.053    17.071 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.600    17.671    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X11Y51         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         LDCE (EnToQ_ldce_G_Q)        0.349    18.020 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)         10.952    28.972    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X10Y50         LUT5 (Prop_lut5_I3_O)        0.053    29.025 r  AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1/O
                         net (fo=28, routed)          1.126    30.151    AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1_n_0
    SLICE_X10Y53         LUT3 (Prop_lut3_I1_O)        0.053    30.204 r  AD9783_inst1/AD_9783_SPI_inst/data_out[10]_C_i_1/O
                         net (fo=1, routed)           0.000    30.204    AD9783_inst1/AD_9783_SPI_inst/data_out[10]_C_i_1_n_0
    SLICE_X10Y53         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.643    18.275    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.469 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.538    20.007    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X10Y53         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/C
                         clock pessimism              0.204    20.211    
                         clock uncertainty           -0.035    20.176    
    SLICE_X10Y53         FDCE (Setup_fdce_C_D)        0.071    20.247    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C
  -------------------------------------------------------------------
                         required time                         20.247    
                         arrival time                         -30.204    
  -------------------------------------------------------------------
                         slack                                 -9.958    

Slack (VIOLATED) :        -9.895ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        12.179ns  (logic 0.402ns (3.301%)  route 11.777ns (96.699%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.006ns = ( 20.006 - 10.000 ) 
    Source Clock Delay      (SCD):    12.671ns = ( 17.671 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.391     9.269    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.983    10.560    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.680 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.904    12.584    DIVclk_BUFG
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.269    12.853 f  rst_in_reg/Q
                         net (fo=127, routed)         4.165    17.018    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y51         LUT2 (Prop_lut2_I1_O)        0.053    17.071 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.600    17.671    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X11Y51         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         LDCE (EnToQ_ldce_G_Q)        0.349    18.020 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)         10.952    28.972    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X10Y50         LUT5 (Prop_lut5_I3_O)        0.053    29.025 r  AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1/O
                         net (fo=28, routed)          0.825    29.850    AD9783_inst1/AD_9783_SPI_inst/data_out[9]_i_1_n_0
    SLICE_X8Y54          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.643    18.275    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.469 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.537    20.006    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X8Y54          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/C
                         clock pessimism              0.204    20.210    
                         clock uncertainty           -0.035    20.175    
    SLICE_X8Y54          FDCE (Setup_fdce_C_CE)      -0.219    19.956    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C
  -------------------------------------------------------------------
                         required time                         19.956    
                         arrival time                         -29.850    
  -------------------------------------------------------------------
                         slack                                 -9.895    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.684ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        3.199ns  (logic 0.056ns (1.750%)  route 3.143ns (98.250%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.505ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.670ns
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.541     1.642    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.414     2.175    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.201 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.717     2.918    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.100     3.018 r  rst_in_reg/Q
                         net (fo=127, routed)         0.893     3.911    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X9Y49          LUT2 (Prop_lut2_I0_O)        0.028     3.939 r  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=12, routed)          1.102     5.041    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X9Y50          LUT6 (Prop_lut6_I5_O)        0.028     5.069 f  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_i_1__0/O
                         net (fo=1, routed)           1.148     6.217    AD9783_inst1/AD_9783_SPI_inst/spi_scs_out4_out
    SLICE_X7Y51          FDRE                                         f  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.403     4.710    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.785 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.885     5.670    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X7Y51          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/C
                         clock pessimism             -0.147     5.523    
    SLICE_X7Y51          FDRE (Hold_fdre_C_CE)        0.010     5.533    AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg
  -------------------------------------------------------------------
                         required time                         -5.533    
                         arrival time                           6.217    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.725ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        3.239ns  (logic 0.056ns (1.729%)  route 3.183ns (98.271%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.505ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.670ns
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.541     1.642    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.414     2.175    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.201 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.717     2.918    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.100     3.018 r  rst_in_reg/Q
                         net (fo=127, routed)         0.893     3.911    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X9Y49          LUT2 (Prop_lut2_I0_O)        0.028     3.939 r  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=12, routed)          1.099     5.038    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X9Y50          LUT6 (Prop_lut6_I0_O)        0.028     5.066 f  AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_i_1__0/O
                         net (fo=1, routed)           1.191     6.257    AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_i_1__0_n_0
    SLICE_X7Y50          FDRE                                         f  AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.403     4.710    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.785 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.885     5.670    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X7Y50          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg/C
                         clock pessimism             -0.147     5.523    
    SLICE_X7Y50          FDRE (Hold_fdre_C_CE)        0.010     5.533    AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg
  -------------------------------------------------------------------
                         required time                         -5.533    
                         arrival time                           6.257    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.767ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        3.252ns  (logic 0.056ns (1.722%)  route 3.196ns (98.278%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.475ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.640ns
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.541     1.642    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.414     2.175    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.201 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.717     2.918    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.100     3.018 r  rst_in_reg/Q
                         net (fo=127, routed)         0.893     3.911    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X9Y49          LUT2 (Prop_lut2_I0_O)        0.028     3.939 r  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=12, routed)          1.149     5.088    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X9Y50          LUT6 (Prop_lut6_I0_O)        0.028     5.116 f  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_1__0/O
                         net (fo=1, routed)           1.154     6.270    AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_i_1__0_n_0
    SLICE_X9Y50          FDRE                                         f  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.403     4.710    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.785 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.855     5.640    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X9Y50          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/C
                         clock pessimism             -0.147     5.493    
    SLICE_X9Y50          FDRE (Hold_fdre_C_CE)        0.010     5.503    AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg
  -------------------------------------------------------------------
                         required time                         -5.503    
                         arrival time                           6.270    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             8.552ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        3.774ns  (logic 0.156ns (4.133%)  route 3.618ns (95.867%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.711ns
    Source Clock Delay      (SCD):    5.407ns = ( 10.407 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.541     6.642    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.414     7.175    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.201 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.717     7.918    DIVclk_BUFG
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.100     8.018 f  rst_in_reg/Q
                         net (fo=127, routed)         2.091    10.109    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y51         LUT2 (Prop_lut2_I1_O)        0.028    10.137 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.270    10.407    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X11Y51         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         LDCE (EnToQ_ldce_G_Q)        0.128    10.535 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          1.972    12.507    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X9Y48          LUT6 (Prop_lut6_I1_O)        0.028    12.535 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          1.646    14.181    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X8Y46          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.403     4.710    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.785 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.926     5.711    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X8Y46          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/C
                         clock pessimism             -0.147     5.564    
                         clock uncertainty            0.035     5.599    
    SLICE_X8Y46          FDCE (Hold_fdce_C_CE)        0.030     5.629    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.629    
                         arrival time                          14.181    
  -------------------------------------------------------------------
                         slack                                  8.552    

Slack (MET) :             8.552ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        3.754ns  (logic 0.156ns (4.155%)  route 3.598ns (95.845%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.711ns
    Source Clock Delay      (SCD):    5.407ns = ( 10.407 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.541     6.642    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.414     7.175    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.201 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.717     7.918    DIVclk_BUFG
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.100     8.018 f  rst_in_reg/Q
                         net (fo=127, routed)         2.091    10.109    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y51         LUT2 (Prop_lut2_I1_O)        0.028    10.137 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.270    10.407    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X11Y51         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         LDCE (EnToQ_ldce_G_Q)        0.128    10.535 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          1.972    12.507    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X9Y48          LUT6 (Prop_lut6_I1_O)        0.028    12.535 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          1.626    14.161    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X9Y46          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.403     4.710    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.785 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.926     5.711    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X9Y46          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/C
                         clock pessimism             -0.147     5.564    
                         clock uncertainty            0.035     5.599    
    SLICE_X9Y46          FDCE (Hold_fdce_C_CE)        0.010     5.609    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.609    
                         arrival time                          14.161    
  -------------------------------------------------------------------
                         slack                                  8.552    

Slack (MET) :             8.552ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        3.754ns  (logic 0.156ns (4.155%)  route 3.598ns (95.845%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.711ns
    Source Clock Delay      (SCD):    5.407ns = ( 10.407 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.541     6.642    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.414     7.175    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.201 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.717     7.918    DIVclk_BUFG
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.100     8.018 f  rst_in_reg/Q
                         net (fo=127, routed)         2.091    10.109    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y51         LUT2 (Prop_lut2_I1_O)        0.028    10.137 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.270    10.407    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X11Y51         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         LDCE (EnToQ_ldce_G_Q)        0.128    10.535 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          1.972    12.507    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X9Y48          LUT6 (Prop_lut6_I1_O)        0.028    12.535 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          1.626    14.161    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X9Y46          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.403     4.710    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.785 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.926     5.711    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X9Y46          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/C
                         clock pessimism             -0.147     5.564    
                         clock uncertainty            0.035     5.599    
    SLICE_X9Y46          FDCE (Hold_fdce_C_CE)        0.010     5.609    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.609    
                         arrival time                          14.161    
  -------------------------------------------------------------------
                         slack                                  8.552    

Slack (MET) :             8.552ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        3.754ns  (logic 0.156ns (4.155%)  route 3.598ns (95.845%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.711ns
    Source Clock Delay      (SCD):    5.407ns = ( 10.407 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.541     6.642    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.414     7.175    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.201 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.717     7.918    DIVclk_BUFG
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.100     8.018 f  rst_in_reg/Q
                         net (fo=127, routed)         2.091    10.109    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y51         LUT2 (Prop_lut2_I1_O)        0.028    10.137 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.270    10.407    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X11Y51         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         LDCE (EnToQ_ldce_G_Q)        0.128    10.535 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          1.972    12.507    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X9Y48          LUT6 (Prop_lut6_I1_O)        0.028    12.535 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          1.626    14.161    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X9Y46          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.403     4.710    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.785 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.926     5.711    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X9Y46          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/C
                         clock pessimism             -0.147     5.564    
                         clock uncertainty            0.035     5.599    
    SLICE_X9Y46          FDCE (Hold_fdce_C_CE)        0.010     5.609    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]
  -------------------------------------------------------------------
                         required time                         -5.609    
                         arrival time                          14.161    
  -------------------------------------------------------------------
                         slack                                  8.552    

Slack (MET) :             8.552ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        3.754ns  (logic 0.156ns (4.155%)  route 3.598ns (95.845%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.711ns
    Source Clock Delay      (SCD):    5.407ns = ( 10.407 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.541     6.642    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.414     7.175    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.201 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.717     7.918    DIVclk_BUFG
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.100     8.018 f  rst_in_reg/Q
                         net (fo=127, routed)         2.091    10.109    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y51         LUT2 (Prop_lut2_I1_O)        0.028    10.137 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.270    10.407    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X11Y51         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         LDCE (EnToQ_ldce_G_Q)        0.128    10.535 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          1.972    12.507    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X9Y48          LUT6 (Prop_lut6_I1_O)        0.028    12.535 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          1.626    14.161    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X9Y46          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.403     4.710    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.785 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.926     5.711    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X9Y46          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/C
                         clock pessimism             -0.147     5.564    
                         clock uncertainty            0.035     5.599    
    SLICE_X9Y46          FDCE (Hold_fdce_C_CE)        0.010     5.609    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.609    
                         arrival time                          14.161    
  -------------------------------------------------------------------
                         slack                                  8.552    

Slack (MET) :             8.552ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        3.754ns  (logic 0.156ns (4.155%)  route 3.598ns (95.845%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.711ns
    Source Clock Delay      (SCD):    5.407ns = ( 10.407 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.541     6.642    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.414     7.175    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.201 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.717     7.918    DIVclk_BUFG
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.100     8.018 f  rst_in_reg/Q
                         net (fo=127, routed)         2.091    10.109    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y51         LUT2 (Prop_lut2_I1_O)        0.028    10.137 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.270    10.407    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X11Y51         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         LDCE (EnToQ_ldce_G_Q)        0.128    10.535 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          1.972    12.507    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X9Y48          LUT6 (Prop_lut6_I1_O)        0.028    12.535 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          1.626    14.161    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X9Y46          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.403     4.710    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.785 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.926     5.711    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X9Y46          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/C
                         clock pessimism             -0.147     5.564    
                         clock uncertainty            0.035     5.599    
    SLICE_X9Y46          FDCE (Hold_fdce_C_CE)        0.010     5.609    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]
  -------------------------------------------------------------------
                         required time                         -5.609    
                         arrival time                          14.161    
  -------------------------------------------------------------------
                         slack                                  8.552    

Slack (MET) :             8.552ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        3.754ns  (logic 0.156ns (4.155%)  route 3.598ns (95.845%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.711ns
    Source Clock Delay      (SCD):    5.407ns = ( 10.407 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.541     6.642    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.414     7.175    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.201 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.717     7.918    DIVclk_BUFG
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.100     8.018 f  rst_in_reg/Q
                         net (fo=127, routed)         2.091    10.109    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y51         LUT2 (Prop_lut2_I1_O)        0.028    10.137 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.270    10.407    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X11Y51         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         LDCE (EnToQ_ldce_G_Q)        0.128    10.535 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          1.972    12.507    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X9Y48          LUT6 (Prop_lut6_I1_O)        0.028    12.535 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          1.626    14.161    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X9Y46          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.403     4.710    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.785 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.926     5.711    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X9Y46          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]/C
                         clock pessimism             -0.147     5.564    
                         clock uncertainty            0.035     5.599    
    SLICE_X9Y46          FDCE (Hold_fdce_C_CE)        0.010     5.609    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]
  -------------------------------------------------------------------
                         required time                         -5.609    
                         arrival time                          14.161    
  -------------------------------------------------------------------
                         slack                                  8.552    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk_div_int

Setup :            0  Failing Endpoints,  Worst Slack        1.852ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.574ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.852ns  (required time - arrival time)
  Source:                 ADC1/FR_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/BS_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - clk rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.230ns (31.986%)  route 0.489ns (68.014%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.468ns = ( 4.718 - 1.250 ) 
    Source Clock Delay      (SCD):    2.132ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.883     2.132    ADC1/CLK
    SLICE_X0Y88          FDRE                                         r  ADC1/FR_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.113     2.245 r  ADC1/FR_out_reg[4]/Q
                         net (fo=1, routed)           0.286     2.530    ADC1/FR_out_reg_n_0_[4]
    SLICE_X0Y88          LUT4 (Prop_lut4_I3_O)        0.082     2.612 r  ADC1/BS_state_i_2/O
                         net (fo=1, routed)           0.203     2.816    ADC1/BS_state_i_2_n_0
    SLICE_X1Y88          LUT6 (Prop_lut6_I3_O)        0.035     2.851 r  ADC1/BS_state_i_1/O
                         net (fo=1, routed)           0.000     2.851    ADC1/BS_state_i_1_n_0
    SLICE_X1Y88          FDRE                                         r  ADC1/BS_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=114, routed)         0.697     3.048    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           0.663     4.718    ADC1/clk_div
    SLICE_X1Y88          FDRE                                         r  ADC1/BS_state_reg/C
                         clock pessimism              0.147     4.866    
                         clock uncertainty           -0.194     4.672    
    SLICE_X1Y88          FDRE (Setup_fdre_C_D)        0.031     4.703    ADC1/BS_state_reg
  -------------------------------------------------------------------
                         required time                          4.703    
                         arrival time                          -2.851    
  -------------------------------------------------------------------
                         slack                                  1.852    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.574ns  (arrival time - required time)
  Source:                 ADC1/FR_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/BS_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -8.750ns  (clk_div_int rise@1.250ns - clk rise@10.000ns)
  Data Path Delay:        0.890ns  (logic 0.363ns (40.808%)  route 0.527ns (59.192%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        4.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.130ns = ( 10.380 - 1.250 ) 
    Source Clock Delay      (SCD):    4.269ns = ( 14.269 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.596    14.269    ADC1/CLK
    SLICE_X0Y88          FDRE                                         r  ADC1/FR_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.197    14.466 f  ADC1/FR_out_reg[7]/Q
                         net (fo=1, routed)           0.249    14.716    ADC1/FR_out_reg_n_0_[7]
    SLICE_X0Y88          LUT4 (Prop_lut4_I3_O)        0.124    14.840 r  ADC1/BS_state_i_3/O
                         net (fo=1, routed)           0.277    15.117    ADC1/BS_state_i_3_n_0
    SLICE_X1Y88          LUT6 (Prop_lut6_I4_O)        0.042    15.159 r  ADC1/BS_state_i_1/O
                         net (fo=1, routed)           0.000    15.159    ADC1/BS_state_i_1_n_0
    SLICE_X1Y88          FDRE                                         r  ADC1/BS_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=114, routed)         1.965     6.093    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           1.705    10.380    ADC1/clk_div
    SLICE_X1Y88          FDRE                                         r  ADC1/BS_state_reg/C
                         clock pessimism             -0.204    10.175    
                         clock uncertainty            0.194    10.369    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.216    10.585    ADC1/BS_state_reg
  -------------------------------------------------------------------
                         required time                        -10.585    
                         arrival time                          15.159    
  -------------------------------------------------------------------
                         slack                                  4.574    





---------------------------------------------------------------------------------------------------
From Clock:  rst_in
  To Clock:  clk_div_int

Setup :            1  Failing Endpoint ,  Worst Slack       -0.032ns,  Total Violation       -0.032ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.552ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.032ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[4].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - rst_in rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.000ns (0.000%)  route 0.729ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.470ns = ( 4.720 - 1.250 ) 
    Source Clock Delay      (SCD):    3.731ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.740     1.989    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.484     2.620    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.650 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.957     3.607    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.124     3.731 r  rst_in_reg/Q
                         net (fo=127, routed)         0.729     4.460    ADC1/rst_in
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=114, routed)         0.697     3.048    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           0.665     4.720    ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.147     4.868    
                         clock uncertainty           -0.194     4.674    
    ILOGIC_X0Y88         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.245     4.429    ADC1/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                          4.429    
                         arrival time                          -4.460    
  -------------------------------------------------------------------
                         slack                                 -0.032    

Slack (MET) :             0.043ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[1].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - rst_in rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.000ns (0.000%)  route 0.709ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.524ns = ( 4.774 - 1.250 ) 
    Source Clock Delay      (SCD):    3.731ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.740     1.989    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.484     2.620    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.650 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.957     3.607    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.124     3.731 r  rst_in_reg/Q
                         net (fo=127, routed)         0.709     4.440    ADC1/rst_in
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC1/pins[1].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=114, routed)         0.697     3.048    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           0.719     4.774    ADC1/clk_div
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC1/pins[1].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.147     4.922    
                         clock uncertainty           -0.194     4.728    
    ILOGIC_X0Y6          ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.245     4.483    ADC1/pins[1].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                          4.483    
                         arrival time                          -4.440    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.130ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[0].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - rst_in rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.000ns (0.000%)  route 0.618ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.521ns = ( 4.771 - 1.250 ) 
    Source Clock Delay      (SCD):    3.731ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.740     1.989    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.484     2.620    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.650 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.957     3.607    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.124     3.731 r  rst_in_reg/Q
                         net (fo=127, routed)         0.618     4.349    ADC1/rst_in
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC1/pins[0].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=114, routed)         0.697     3.048    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           0.716     4.771    ADC1/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC1/pins[0].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.147     4.919    
                         clock uncertainty           -0.194     4.725    
    ILOGIC_X0Y12         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.245     4.480    ADC1/pins[0].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                          4.480    
                         arrival time                          -4.349    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.240ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - rst_in rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.035ns (4.781%)  route 0.697ns (95.219%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.468ns = ( 4.718 - 1.250 ) 
    Source Clock Delay      (SCD):    3.731ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.740     1.989    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.484     2.620    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.650 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.957     3.607    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.124     3.731 r  rst_in_reg/Q
                         net (fo=127, routed)         0.697     4.428    ADC1/rst_in
    SLICE_X1Y88          LUT3 (Prop_lut3_I2_O)        0.035     4.463 f  ADC1/counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     4.463    ADC1/counter[0]_i_1__0_n_0
    SLICE_X1Y88          FDRE                                         f  ADC1/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=114, routed)         0.697     3.048    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           0.663     4.718    ADC1/clk_div
    SLICE_X1Y88          FDRE                                         r  ADC1/counter_reg[0]/C
                         clock pessimism              0.147     4.866    
                         clock uncertainty           -0.194     4.672    
    SLICE_X1Y88          FDRE (Setup_fdre_C_D)        0.031     4.703    ADC1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          4.703    
                         arrival time                          -4.463    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.252ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - rst_in rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.041ns (5.555%)  route 0.697ns (94.445%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.468ns = ( 4.718 - 1.250 ) 
    Source Clock Delay      (SCD):    3.731ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.740     1.989    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.484     2.620    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.650 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.957     3.607    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.124     3.731 r  rst_in_reg/Q
                         net (fo=127, routed)         0.697     4.428    ADC1/rst_in
    SLICE_X1Y88          LUT4 (Prop_lut4_I3_O)        0.041     4.469 f  ADC1/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     4.469    ADC1/counter[1]_i_1_n_0
    SLICE_X1Y88          FDRE                                         f  ADC1/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=114, routed)         0.697     3.048    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           0.663     4.718    ADC1/clk_div
    SLICE_X1Y88          FDRE                                         r  ADC1/counter_reg[1]/C
                         clock pessimism              0.147     4.866    
                         clock uncertainty           -0.194     4.672    
    SLICE_X1Y88          FDRE (Setup_fdre_C_D)        0.049     4.721    ADC1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          4.721    
                         arrival time                          -4.469    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/bit_slip_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - rst_in rise@0.000ns)
  Data Path Delay:        0.712ns  (logic 0.035ns (4.912%)  route 0.677ns (95.088%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.463ns = ( 4.713 - 1.250 ) 
    Source Clock Delay      (SCD):    3.731ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.740     1.989    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.484     2.620    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.650 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.957     3.607    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.124     3.731 r  rst_in_reg/Q
                         net (fo=127, routed)         0.677     4.408    ADC1/rst_in
    SLICE_X0Y68          LUT3 (Prop_lut3_I1_O)        0.035     4.443 r  ADC1/bit_slip_i_1/O
                         net (fo=1, routed)           0.000     4.443    ADC1/bit_slip_i_1_n_0
    SLICE_X0Y68          FDRE                                         r  ADC1/bit_slip_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=114, routed)         0.697     3.048    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           0.658     4.713    ADC1/clk_div
    SLICE_X0Y68          FDRE                                         r  ADC1/bit_slip_reg/C
                         clock pessimism              0.147     4.861    
                         clock uncertainty           -0.194     4.667    
    SLICE_X0Y68          FDRE (Setup_fdre_C_D)        0.031     4.698    ADC1/bit_slip_reg
  -------------------------------------------------------------------
                         required time                          4.698    
                         arrival time                          -4.443    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.334ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/BS_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - rst_in rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.035ns (5.491%)  route 0.602ns (94.509%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.468ns = ( 4.718 - 1.250 ) 
    Source Clock Delay      (SCD):    3.731ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.740     1.989    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.484     2.620    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.650 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.957     3.607    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.124     3.731 r  rst_in_reg/Q
                         net (fo=127, routed)         0.602     4.333    ADC1/rst_in
    SLICE_X1Y88          LUT6 (Prop_lut6_I5_O)        0.035     4.368 f  ADC1/BS_state_i_1/O
                         net (fo=1, routed)           0.000     4.368    ADC1/BS_state_i_1_n_0
    SLICE_X1Y88          FDRE                                         f  ADC1/BS_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=114, routed)         0.697     3.048    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           0.663     4.718    ADC1/clk_div
    SLICE_X1Y88          FDRE                                         r  ADC1/BS_state_reg/C
                         clock pessimism              0.147     4.866    
                         clock uncertainty           -0.194     4.672    
    SLICE_X1Y88          FDRE (Setup_fdre_C_D)        0.031     4.703    ADC1/BS_state_reg
  -------------------------------------------------------------------
                         required time                          4.703    
                         arrival time                          -4.368    
  -------------------------------------------------------------------
                         slack                                  0.334    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.552ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/BS_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.750ns  (clk_div_int rise@1.250ns - rst_in fall@5.000ns)
  Data Path Delay:        0.965ns  (logic 0.042ns (4.351%)  route 0.923ns (95.649%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.130ns = ( 10.380 - 1.250 ) 
    Source Clock Delay      (SCD):    7.172ns = ( 12.172 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.280     8.953    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.849    10.051    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    10.164 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.792    11.956    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.216    12.172 f  rst_in_reg/Q
                         net (fo=127, routed)         0.923    13.095    ADC1/rst_in
    SLICE_X1Y88          LUT6 (Prop_lut6_I5_O)        0.042    13.137 r  ADC1/BS_state_i_1/O
                         net (fo=1, routed)           0.000    13.137    ADC1/BS_state_i_1_n_0
    SLICE_X1Y88          FDRE                                         r  ADC1/BS_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=114, routed)         1.965     6.093    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           1.705    10.380    ADC1/clk_div
    SLICE_X1Y88          FDRE                                         r  ADC1/BS_state_reg/C
                         clock pessimism             -0.204    10.175    
                         clock uncertainty            0.194    10.369    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.216    10.585    ADC1/BS_state_reg
  -------------------------------------------------------------------
                         required time                        -10.585    
                         arrival time                          13.137    
  -------------------------------------------------------------------
                         slack                                  2.552    

Slack (MET) :             2.658ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/bit_slip_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.750ns  (clk_div_int rise@1.250ns - rst_in fall@5.000ns)
  Data Path Delay:        1.063ns  (logic 0.042ns (3.949%)  route 1.021ns (96.051%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.746ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.122ns = ( 10.372 - 1.250 ) 
    Source Clock Delay      (SCD):    7.172ns = ( 12.172 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.280     8.953    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.849    10.051    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    10.164 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.792    11.956    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.216    12.172 f  rst_in_reg/Q
                         net (fo=127, routed)         1.021    13.193    ADC1/rst_in
    SLICE_X0Y68          LUT3 (Prop_lut3_I1_O)        0.042    13.235 r  ADC1/bit_slip_i_1/O
                         net (fo=1, routed)           0.000    13.235    ADC1/bit_slip_i_1_n_0
    SLICE_X0Y68          FDRE                                         r  ADC1/bit_slip_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=114, routed)         1.965     6.093    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           1.697    10.372    ADC1/clk_div
    SLICE_X0Y68          FDRE                                         r  ADC1/bit_slip_reg/C
                         clock pessimism             -0.204    10.167    
                         clock uncertainty            0.194    10.361    
    SLICE_X0Y68          FDRE (Hold_fdre_C_D)         0.216    10.577    ADC1/bit_slip_reg
  -------------------------------------------------------------------
                         required time                        -10.577    
                         arrival time                          13.235    
  -------------------------------------------------------------------
                         slack                                  2.658    

Slack (MET) :             2.721ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.750ns  (clk_div_int rise@1.250ns - rst_in fall@5.000ns)
  Data Path Delay:        1.143ns  (logic 0.050ns (4.374%)  route 1.093ns (95.626%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.130ns = ( 10.380 - 1.250 ) 
    Source Clock Delay      (SCD):    7.172ns = ( 12.172 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.280     8.953    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.849    10.051    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    10.164 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.792    11.956    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.216    12.172 f  rst_in_reg/Q
                         net (fo=127, routed)         1.093    13.265    ADC1/rst_in
    SLICE_X1Y88          LUT4 (Prop_lut4_I3_O)        0.050    13.315 r  ADC1/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    13.315    ADC1/counter[1]_i_1_n_0
    SLICE_X1Y88          FDRE                                         r  ADC1/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=114, routed)         1.965     6.093    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           1.705    10.380    ADC1/clk_div
    SLICE_X1Y88          FDRE                                         r  ADC1/counter_reg[1]/C
                         clock pessimism             -0.204    10.175    
                         clock uncertainty            0.194    10.369    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.225    10.594    ADC1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        -10.594    
                         arrival time                          13.315    
  -------------------------------------------------------------------
                         slack                                  2.721    

Slack (MET) :             2.723ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.750ns  (clk_div_int rise@1.250ns - rst_in fall@5.000ns)
  Data Path Delay:        1.135ns  (logic 0.042ns (3.700%)  route 1.093ns (96.300%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.130ns = ( 10.380 - 1.250 ) 
    Source Clock Delay      (SCD):    7.172ns = ( 12.172 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.280     8.953    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.849    10.051    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    10.164 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.792    11.956    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.216    12.172 f  rst_in_reg/Q
                         net (fo=127, routed)         1.093    13.265    ADC1/rst_in
    SLICE_X1Y88          LUT3 (Prop_lut3_I2_O)        0.042    13.307 r  ADC1/counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000    13.307    ADC1/counter[0]_i_1__0_n_0
    SLICE_X1Y88          FDRE                                         r  ADC1/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=114, routed)         1.965     6.093    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           1.705    10.380    ADC1/clk_div
    SLICE_X1Y88          FDRE                                         r  ADC1/counter_reg[0]/C
                         clock pessimism             -0.204    10.175    
                         clock uncertainty            0.194    10.369    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.215    10.584    ADC1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        -10.584    
                         arrival time                          13.307    
  -------------------------------------------------------------------
                         slack                                  2.723    

Slack (MET) :             2.732ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[0].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.750ns  (clk_div_int rise@1.250ns - rst_in fall@5.000ns)
  Data Path Delay:        0.949ns  (logic 0.000ns (0.000%)  route 0.949ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.326ns = ( 10.576 - 1.250 ) 
    Source Clock Delay      (SCD):    7.172ns = ( 12.172 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.280     8.953    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.849    10.051    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    10.164 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.792    11.956    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.216    12.172 f  rst_in_reg/Q
                         net (fo=127, routed)         0.949    13.121    ADC1/rst_in
    ILOGIC_X0Y12         ISERDESE2                                    f  ADC1/pins[0].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=114, routed)         1.965     6.093    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           1.901    10.576    ADC1/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC1/pins[0].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.204    10.371    
                         clock uncertainty            0.194    10.565    
    ILOGIC_X0Y12         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.176    10.389    ADC1/pins[0].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                        -10.389    
                         arrival time                          13.121    
  -------------------------------------------------------------------
                         slack                                  2.732    

Slack (MET) :             2.858ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[1].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.750ns  (clk_div_int rise@1.250ns - rst_in fall@5.000ns)
  Data Path Delay:        1.079ns  (logic 0.000ns (0.000%)  route 1.079ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.330ns = ( 10.580 - 1.250 ) 
    Source Clock Delay      (SCD):    7.172ns = ( 12.172 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.280     8.953    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.849    10.051    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    10.164 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.792    11.956    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.216    12.172 f  rst_in_reg/Q
                         net (fo=127, routed)         1.079    13.251    ADC1/rst_in
    ILOGIC_X0Y6          ISERDESE2                                    f  ADC1/pins[1].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=114, routed)         1.965     6.093    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           1.905    10.580    ADC1/clk_div
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC1/pins[1].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.204    10.375    
                         clock uncertainty            0.194    10.569    
    ILOGIC_X0Y6          ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.176    10.393    ADC1/pins[1].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                        -10.393    
                         arrival time                          13.251    
  -------------------------------------------------------------------
                         slack                                  2.858    

Slack (MET) :             3.117ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[4].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.750ns  (clk_div_int rise@1.250ns - rst_in fall@5.000ns)
  Data Path Delay:        1.139ns  (logic 0.000ns (0.000%)  route 1.139ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.755ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.131ns = ( 10.381 - 1.250 ) 
    Source Clock Delay      (SCD):    7.172ns = ( 12.172 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.280     8.953    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.849    10.051    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    10.164 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.792    11.956    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.216    12.172 f  rst_in_reg/Q
                         net (fo=127, routed)         1.139    13.311    ADC1/rst_in
    ILOGIC_X0Y88         ISERDESE2                                    f  ADC1/pins[4].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=114, routed)         1.965     6.093    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC1/clk_div_int
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC1/BUFG_clk_div/O
                         net (fo=7, routed)           1.706    10.381    ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.204    10.176    
                         clock uncertainty            0.194    10.370    
    ILOGIC_X0Y88         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.176    10.194    ADC1/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                        -10.194    
                         arrival time                          13.311    
  -------------------------------------------------------------------
                         slack                                  3.117    





---------------------------------------------------------------------------------------------------
From Clock:  rst_in
  To Clock:  rstLEDclk/clk__0

Setup :            0  Failing Endpoints,  Worst Slack        2.629ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.700ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.629ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_led_reg/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (rstLEDclk/clk__0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.602ns  (logic 0.053ns (3.308%)  route 1.549ns (96.692%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.768ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.569ns = ( 16.569 - 10.000 ) 
    Source Clock Delay      (SCD):    7.853ns = ( 12.853 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.391     9.269    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.983    10.560    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.680 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.904    12.584    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.269    12.853 f  rst_in_reg/Q
                         net (fo=127, routed)         1.549    14.402    rst_in
    SLICE_X0Y102         LUT1 (Prop_lut1_I0_O)        0.053    14.455 r  rst_led_i_1/O
                         net (fo=1, routed)           0.000    14.455    p_0_in
    SLICE_X0Y102         FDRE                                         r  rst_led_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.280    13.953    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.849    15.051    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.164 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.405    16.569    DIVclk_BUFG
    SLICE_X0Y102         FDRE                                         r  rst_led_reg/C
                         clock pessimism              0.516    17.085    
                         clock uncertainty           -0.035    17.050    
    SLICE_X0Y102         FDRE (Setup_fdre_C_D)        0.035    17.085    rst_led_reg
  -------------------------------------------------------------------
                         required time                         17.085    
                         arrival time                         -14.455    
  -------------------------------------------------------------------
                         slack                                  2.629    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.700ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_led_reg/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.028ns (3.698%)  route 0.729ns (96.302%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.464ns
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.449ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.541     1.642    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.414     2.175    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.201 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.717     2.918    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.100     3.018 r  rst_in_reg/Q
                         net (fo=127, routed)         0.729     3.747    rst_in
    SLICE_X0Y102         LUT1 (Prop_lut1_I0_O)        0.028     3.775 f  rst_led_i_1/O
                         net (fo=1, routed)           0.000     3.775    p_0_in
    SLICE_X0Y102         FDRE                                         f  rst_led_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.740     1.989    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.484     2.620    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.650 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.814     3.464    DIVclk_BUFG
    SLICE_X0Y102         FDRE                                         r  rst_led_reg/C
                         clock pessimism             -0.449     3.015    
    SLICE_X0Y102         FDRE (Hold_fdre_C_D)         0.060     3.075    rst_led_reg
  -------------------------------------------------------------------
                         required time                         -3.075    
                         arrival time                           3.775    
  -------------------------------------------------------------------
                         slack                                  0.700    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_data_reg_n_0_[10]
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :            0  Failing Endpoints,  Worst Slack        5.019ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.889ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.019ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns)
  Data Path Delay:        2.433ns  (logic 0.035ns (1.438%)  route 2.398ns (98.562%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.582ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.662ns = ( 14.662 - 10.000 ) 
    Source Clock Delay      (SCD):    2.227ns = ( 7.227 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.854     7.103    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.124     7.227 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.360     7.587    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X10Y52         LUT3 (Prop_lut3_I0_O)        0.035     7.622 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           2.038     9.660    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y53          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.685    11.786    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.107    11.893 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.072    13.966    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.062    14.028 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.634    14.662    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X9Y53          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/C
                         clock pessimism              0.147    14.809    
                         clock uncertainty           -0.035    14.774    
    SLICE_X9Y53          FDPE (Recov_fdpe_C_PRE)     -0.095    14.679    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P
  -------------------------------------------------------------------
                         required time                         14.679    
                         arrival time                          -9.660    
  -------------------------------------------------------------------
                         slack                                  5.019    

Slack (MET) :             5.019ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns)
  Data Path Delay:        2.433ns  (logic 0.035ns (1.438%)  route 2.398ns (98.562%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.582ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.662ns = ( 14.662 - 10.000 ) 
    Source Clock Delay      (SCD):    2.227ns = ( 7.227 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.854     7.103    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.124     7.227 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.360     7.587    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X10Y52         LUT3 (Prop_lut3_I0_O)        0.035     7.622 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           2.038     9.660    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y53          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.685    11.786    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.107    11.893 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.072    13.966    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.062    14.028 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.634    14.662    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X9Y53          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/C
                         clock pessimism              0.147    14.809    
                         clock uncertainty           -0.035    14.774    
    SLICE_X9Y53          FDPE (Recov_fdpe_C_PRE)     -0.095    14.679    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P
  -------------------------------------------------------------------
                         required time                         14.679    
                         arrival time                          -9.660    
  -------------------------------------------------------------------
                         slack                                  5.019    

Slack (MET) :             5.019ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns)
  Data Path Delay:        2.433ns  (logic 0.035ns (1.438%)  route 2.398ns (98.562%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.582ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.662ns = ( 14.662 - 10.000 ) 
    Source Clock Delay      (SCD):    2.227ns = ( 7.227 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.854     7.103    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.124     7.227 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.360     7.587    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X10Y52         LUT3 (Prop_lut3_I0_O)        0.035     7.622 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           2.038     9.660    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y53          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.685    11.786    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.107    11.893 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.072    13.966    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.062    14.028 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.634    14.662    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X9Y53          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/C
                         clock pessimism              0.147    14.809    
                         clock uncertainty           -0.035    14.774    
    SLICE_X9Y53          FDPE (Recov_fdpe_C_PRE)     -0.095    14.679    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P
  -------------------------------------------------------------------
                         required time                         14.679    
                         arrival time                          -9.660    
  -------------------------------------------------------------------
                         slack                                  5.019    

Slack (MET) :             5.019ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns)
  Data Path Delay:        2.433ns  (logic 0.035ns (1.438%)  route 2.398ns (98.562%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.582ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.662ns = ( 14.662 - 10.000 ) 
    Source Clock Delay      (SCD):    2.227ns = ( 7.227 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.854     7.103    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.124     7.227 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.360     7.587    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X10Y52         LUT3 (Prop_lut3_I0_O)        0.035     7.622 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           2.038     9.660    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y53          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.685    11.786    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.107    11.893 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.072    13.966    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.062    14.028 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.634    14.662    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X9Y53          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/C
                         clock pessimism              0.147    14.809    
                         clock uncertainty           -0.035    14.774    
    SLICE_X9Y53          FDPE (Recov_fdpe_C_PRE)     -0.095    14.679    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P
  -------------------------------------------------------------------
                         required time                         14.679    
                         arrival time                          -9.660    
  -------------------------------------------------------------------
                         slack                                  5.019    

Slack (MET) :             6.209ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        8.977ns  (logic 0.053ns (0.590%)  route 8.924ns (99.410%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.007ns = ( 20.007 - 10.000 ) 
    Source Clock Delay      (SCD):    4.798ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.651     4.529    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.269     4.798 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           5.534    10.331    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X10Y52         LUT3 (Prop_lut3_I1_O)        0.053    10.384 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           3.391    13.775    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X10Y53         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.643    18.275    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.469 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.538    20.007    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X10Y53         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/C
                         clock pessimism              0.204    20.211    
                         clock uncertainty           -0.035    20.176    
    SLICE_X10Y53         FDCE (Recov_fdce_C_CLR)     -0.192    19.984    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C
  -------------------------------------------------------------------
                         required time                         19.984    
                         arrival time                         -13.775    
  -------------------------------------------------------------------
                         slack                                  6.209    

Slack (MET) :             6.429ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        8.756ns  (logic 0.053ns (0.605%)  route 8.703ns (99.395%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.006ns = ( 20.006 - 10.000 ) 
    Source Clock Delay      (SCD):    4.798ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.651     4.529    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.269     4.798 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           5.534    10.331    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X10Y52         LUT3 (Prop_lut3_I1_O)        0.053    10.384 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           3.170    13.554    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X8Y53          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.643    18.275    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.469 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.537    20.006    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X8Y53          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/C
                         clock pessimism              0.204    20.210    
                         clock uncertainty           -0.035    20.175    
    SLICE_X8Y53          FDCE (Recov_fdce_C_CLR)     -0.192    19.983    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C
  -------------------------------------------------------------------
                         required time                         19.983    
                         arrival time                         -13.554    
  -------------------------------------------------------------------
                         slack                                  6.429    

Slack (MET) :             6.429ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        8.756ns  (logic 0.053ns (0.605%)  route 8.703ns (99.395%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.006ns = ( 20.006 - 10.000 ) 
    Source Clock Delay      (SCD):    4.798ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.651     4.529    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.269     4.798 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           5.534    10.331    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X10Y52         LUT3 (Prop_lut3_I1_O)        0.053    10.384 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           3.170    13.554    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X8Y53          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.643    18.275    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.469 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.537    20.006    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X8Y53          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/C
                         clock pessimism              0.204    20.210    
                         clock uncertainty           -0.035    20.175    
    SLICE_X8Y53          FDCE (Recov_fdce_C_CLR)     -0.192    19.983    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C
  -------------------------------------------------------------------
                         required time                         19.983    
                         arrival time                         -13.554    
  -------------------------------------------------------------------
                         slack                                  6.429    

Slack (MET) :             6.442ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        8.744ns  (logic 0.053ns (0.606%)  route 8.691ns (99.394%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.006ns = ( 20.006 - 10.000 ) 
    Source Clock Delay      (SCD):    4.798ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.651     4.529    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.269     4.798 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           5.534    10.331    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X10Y52         LUT3 (Prop_lut3_I1_O)        0.053    10.384 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           3.157    13.541    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X8Y54          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.643    18.275    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.469 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.537    20.006    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X8Y54          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/C
                         clock pessimism              0.204    20.210    
                         clock uncertainty           -0.035    20.175    
    SLICE_X8Y54          FDCE (Recov_fdce_C_CLR)     -0.192    19.983    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C
  -------------------------------------------------------------------
                         required time                         19.983    
                         arrival time                         -13.541    
  -------------------------------------------------------------------
                         slack                                  6.442    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.889ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        4.496ns  (logic 0.028ns (0.623%)  route 4.468ns (99.377%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.639ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.634     1.735    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.100     1.835 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           2.856     4.691    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X10Y52         LUT3 (Prop_lut3_I1_O)        0.028     4.719 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.612     6.331    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X8Y54          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.403     4.710    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.785 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.854     5.639    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X8Y54          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/C
                         clock pessimism             -0.147     5.492    
    SLICE_X8Y54          FDCE (Remov_fdce_C_CLR)     -0.050     5.442    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C
  -------------------------------------------------------------------
                         required time                         -5.442    
                         arrival time                           6.331    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             0.900ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        4.506ns  (logic 0.028ns (0.621%)  route 4.478ns (99.379%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.639ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.634     1.735    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.100     1.835 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           2.856     4.691    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X10Y52         LUT3 (Prop_lut3_I1_O)        0.028     4.719 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.623     6.341    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X8Y53          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.403     4.710    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.785 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.854     5.639    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X8Y53          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/C
                         clock pessimism             -0.147     5.492    
    SLICE_X8Y53          FDCE (Remov_fdce_C_CLR)     -0.050     5.442    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C
  -------------------------------------------------------------------
                         required time                         -5.442    
                         arrival time                           6.341    
  -------------------------------------------------------------------
                         slack                                  0.900    

Slack (MET) :             0.900ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        4.506ns  (logic 0.028ns (0.621%)  route 4.478ns (99.379%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.639ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.634     1.735    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.100     1.835 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           2.856     4.691    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X10Y52         LUT3 (Prop_lut3_I1_O)        0.028     4.719 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.623     6.341    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X8Y53          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.403     4.710    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.785 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.854     5.639    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X8Y53          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/C
                         clock pessimism             -0.147     5.492    
    SLICE_X8Y53          FDCE (Remov_fdce_C_CLR)     -0.050     5.442    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C
  -------------------------------------------------------------------
                         required time                         -5.442    
                         arrival time                           6.341    
  -------------------------------------------------------------------
                         slack                                  0.900    

Slack (MET) :             0.998ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        4.604ns  (logic 0.028ns (0.608%)  route 4.576ns (99.392%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.639ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.634     1.735    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.100     1.835 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           2.856     4.691    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X10Y52         LUT3 (Prop_lut3_I1_O)        0.028     4.719 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.721     6.439    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X10Y53         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.403     4.710    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.785 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.854     5.639    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X10Y53         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/C
                         clock pessimism             -0.147     5.492    
    SLICE_X10Y53         FDCE (Remov_fdce_C_CLR)     -0.050     5.442    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C
  -------------------------------------------------------------------
                         required time                         -5.442    
                         arrival time                           6.439    
  -------------------------------------------------------------------
                         slack                                  0.998    

Slack (MET) :             2.174ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns)
  Data Path Delay:        3.577ns  (logic 0.042ns (1.174%)  route 3.535ns (98.826%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.523ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.156ns
    Source Clock Delay      (SCD):    4.428ns = ( 9.428 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.539     9.212    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.216     9.428 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.555     9.984    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X10Y52         LUT3 (Prop_lut3_I0_O)        0.042    10.026 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           2.980    13.006    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y53          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.846     4.724    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.282     5.006 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.281     9.287    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     9.507 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.649    11.156    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X9Y53          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/C
                         clock pessimism             -0.204    10.952    
                         clock uncertainty            0.035    10.987    
    SLICE_X9Y53          FDPE (Remov_fdpe_C_PRE)     -0.155    10.832    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P
  -------------------------------------------------------------------
                         required time                        -10.832    
                         arrival time                          13.006    
  -------------------------------------------------------------------
                         slack                                  2.174    

Slack (MET) :             2.174ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns)
  Data Path Delay:        3.577ns  (logic 0.042ns (1.174%)  route 3.535ns (98.826%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.523ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.156ns
    Source Clock Delay      (SCD):    4.428ns = ( 9.428 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.539     9.212    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.216     9.428 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.555     9.984    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X10Y52         LUT3 (Prop_lut3_I0_O)        0.042    10.026 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           2.980    13.006    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y53          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.846     4.724    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.282     5.006 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.281     9.287    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     9.507 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.649    11.156    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X9Y53          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/C
                         clock pessimism             -0.204    10.952    
                         clock uncertainty            0.035    10.987    
    SLICE_X9Y53          FDPE (Remov_fdpe_C_PRE)     -0.155    10.832    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P
  -------------------------------------------------------------------
                         required time                        -10.832    
                         arrival time                          13.006    
  -------------------------------------------------------------------
                         slack                                  2.174    

Slack (MET) :             2.174ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns)
  Data Path Delay:        3.577ns  (logic 0.042ns (1.174%)  route 3.535ns (98.826%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.523ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.156ns
    Source Clock Delay      (SCD):    4.428ns = ( 9.428 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.539     9.212    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.216     9.428 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.555     9.984    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X10Y52         LUT3 (Prop_lut3_I0_O)        0.042    10.026 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           2.980    13.006    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y53          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.846     4.724    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.282     5.006 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.281     9.287    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     9.507 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.649    11.156    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X9Y53          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/C
                         clock pessimism             -0.204    10.952    
                         clock uncertainty            0.035    10.987    
    SLICE_X9Y53          FDPE (Remov_fdpe_C_PRE)     -0.155    10.832    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P
  -------------------------------------------------------------------
                         required time                        -10.832    
                         arrival time                          13.006    
  -------------------------------------------------------------------
                         slack                                  2.174    

Slack (MET) :             2.174ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns)
  Data Path Delay:        3.577ns  (logic 0.042ns (1.174%)  route 3.535ns (98.826%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.523ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.156ns
    Source Clock Delay      (SCD):    4.428ns = ( 9.428 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.539     9.212    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.216     9.428 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.555     9.984    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X10Y52         LUT3 (Prop_lut3_I0_O)        0.042    10.026 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           2.980    13.006    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y53          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.846     4.724    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.282     5.006 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.281     9.287    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     9.507 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.649    11.156    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X9Y53          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/C
                         clock pessimism             -0.204    10.952    
                         clock uncertainty            0.035    10.987    
    SLICE_X9Y53          FDPE (Remov_fdpe_C_PRE)     -0.155    10.832    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P
  -------------------------------------------------------------------
                         required time                        -10.832    
                         arrival time                          13.006    
  -------------------------------------------------------------------
                         slack                                  2.174    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_data_reg_n_0_[15]
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :            0  Failing Endpoints,  Worst Slack        4.783ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.001ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.783ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[15] fall@5.000ns)
  Data Path Delay:        2.733ns  (logic 0.082ns (3.000%)  route 2.651ns (97.000%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.715ns = ( 14.715 - 10.000 ) 
    Source Clock Delay      (SCD):    2.216ns = ( 7.216 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.854     7.103    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.113     7.216 f  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           0.455     7.670    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X8Y48          LUT3 (Prop_lut3_I0_O)        0.082     7.752 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           2.196     9.949    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X9Y49          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.685    11.786    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.107    11.893 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.072    13.966    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.062    14.028 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.687    14.715    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X9Y49          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/C
                         clock pessimism              0.147    14.862    
                         clock uncertainty           -0.035    14.827    
    SLICE_X9Y49          FDPE (Recov_fdpe_C_PRE)     -0.095    14.732    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P
  -------------------------------------------------------------------
                         required time                         14.732    
                         arrival time                          -9.949    
  -------------------------------------------------------------------
                         slack                                  4.783    

Slack (MET) :             6.174ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@0.000ns)
  Data Path Delay:        9.229ns  (logic 0.158ns (1.712%)  route 9.071ns (98.288%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.630ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.201ns = ( 20.201 - 10.000 ) 
    Source Clock Delay      (SCD):    4.775ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.651     4.529    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.246     4.775 r  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           5.922    10.696    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X8Y48          LUT3 (Prop_lut3_I1_O)        0.158    10.854 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           3.149    14.004    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X8Y49          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.643    18.275    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.469 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.732    20.201    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X8Y49          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/C
                         clock pessimism              0.204    20.405    
                         clock uncertainty           -0.035    20.370    
    SLICE_X8Y49          FDCE (Recov_fdce_C_CLR)     -0.192    20.178    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C
  -------------------------------------------------------------------
                         required time                         20.178    
                         arrival time                         -14.004    
  -------------------------------------------------------------------
                         slack                                  6.174    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.001ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@0.000ns)
  Data Path Delay:        4.689ns  (logic 0.066ns (1.408%)  route 4.623ns (98.592%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.738ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.712ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.634     1.735    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.091     1.826 r  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           2.967     4.793    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X8Y48          LUT3 (Prop_lut3_I1_O)        0.066     4.859 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           1.656     6.515    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X8Y49          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.403     4.710    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.785 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.927     5.712    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X8Y49          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/C
                         clock pessimism             -0.147     5.565    
    SLICE_X8Y49          FDCE (Remov_fdce_C_CLR)     -0.050     5.515    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C
  -------------------------------------------------------------------
                         required time                         -5.515    
                         arrival time                           6.515    
  -------------------------------------------------------------------
                         slack                                  1.001    

Slack (MET) :             2.484ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[15] fall@5.000ns)
  Data Path Delay:        4.104ns  (logic 0.126ns (3.070%)  route 3.978ns (96.930%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.353ns
    Source Clock Delay      (SCD):    4.409ns = ( 9.409 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.539     9.212    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.197     9.409 f  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           0.692    10.101    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X8Y48          LUT3 (Prop_lut3_I0_O)        0.126    10.227 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           3.286    13.513    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X9Y49          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.846     4.724    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.282     5.006 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.281     9.287    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     9.507 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.846    11.353    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X9Y49          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/C
                         clock pessimism             -0.204    11.149    
                         clock uncertainty            0.035    11.184    
    SLICE_X9Y49          FDPE (Remov_fdpe_C_PRE)     -0.155    11.029    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P
  -------------------------------------------------------------------
                         required time                        -11.029    
                         arrival time                          13.513    
  -------------------------------------------------------------------
                         slack                                  2.484    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_trigger_reg_n_0
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :            0  Failing Endpoints,  Worst Slack        2.848ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.849ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.848ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        7.106ns  (logic 0.053ns (0.746%)  route 7.053ns (99.254%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.007ns = ( 20.007 - 10.000 ) 
    Source Clock Delay      (SCD):    4.994ns = ( 9.994 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.847     9.725    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.269     9.994 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.722    10.715    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y51         LUT3 (Prop_lut3_I1_O)        0.053    10.768 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           6.332    17.100    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X8Y50          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.643    18.275    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.469 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.538    20.007    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X8Y50          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/C
                         clock pessimism              0.204    20.211    
                         clock uncertainty           -0.035    20.176    
    SLICE_X8Y50          FDPE (Recov_fdpe_C_PRE)     -0.228    19.948    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P
  -------------------------------------------------------------------
                         required time                         19.948    
                         arrival time                         -17.100    
  -------------------------------------------------------------------
                         slack                                  2.848    

Slack (MET) :             3.044ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        6.910ns  (logic 0.053ns (0.767%)  route 6.857ns (99.233%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.007ns = ( 20.007 - 10.000 ) 
    Source Clock Delay      (SCD):    4.994ns = ( 9.994 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.847     9.725    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.269     9.994 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.433    10.426    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y52         LUT3 (Prop_lut3_I1_O)        0.053    10.479 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           6.425    16.904    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X8Y51          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.643    18.275    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.469 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.538    20.007    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X8Y51          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/C
                         clock pessimism              0.204    20.211    
                         clock uncertainty           -0.035    20.176    
    SLICE_X8Y51          FDPE (Recov_fdpe_C_PRE)     -0.228    19.948    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P
  -------------------------------------------------------------------
                         required time                         19.948    
                         arrival time                         -16.904    
  -------------------------------------------------------------------
                         slack                                  3.044    

Slack (MET) :             3.044ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        6.910ns  (logic 0.053ns (0.767%)  route 6.857ns (99.233%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.007ns = ( 20.007 - 10.000 ) 
    Source Clock Delay      (SCD):    4.994ns = ( 9.994 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.847     9.725    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.269     9.994 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.433    10.426    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y52         LUT3 (Prop_lut3_I1_O)        0.053    10.479 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           6.425    16.904    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X8Y51          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.643    18.275    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.469 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.538    20.007    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X8Y51          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/C
                         clock pessimism              0.204    20.211    
                         clock uncertainty           -0.035    20.176    
    SLICE_X8Y51          FDPE (Recov_fdpe_C_PRE)     -0.228    19.948    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P
  -------------------------------------------------------------------
                         required time                         19.948    
                         arrival time                         -16.904    
  -------------------------------------------------------------------
                         slack                                  3.044    

Slack (MET) :             3.044ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        6.910ns  (logic 0.053ns (0.767%)  route 6.857ns (99.233%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.007ns = ( 20.007 - 10.000 ) 
    Source Clock Delay      (SCD):    4.994ns = ( 9.994 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.847     9.725    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.269     9.994 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.433    10.426    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y52         LUT3 (Prop_lut3_I1_O)        0.053    10.479 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           6.425    16.904    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X8Y51          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.643    18.275    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.469 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.538    20.007    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X8Y51          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/C
                         clock pessimism              0.204    20.211    
                         clock uncertainty           -0.035    20.176    
    SLICE_X8Y51          FDPE (Recov_fdpe_C_PRE)     -0.228    19.948    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P
  -------------------------------------------------------------------
                         required time                         19.948    
                         arrival time                         -16.904    
  -------------------------------------------------------------------
                         slack                                  3.044    

Slack (MET) :             3.044ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        6.910ns  (logic 0.053ns (0.767%)  route 6.857ns (99.233%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.007ns = ( 20.007 - 10.000 ) 
    Source Clock Delay      (SCD):    4.994ns = ( 9.994 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.847     9.725    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.269     9.994 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.433    10.426    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y52         LUT3 (Prop_lut3_I1_O)        0.053    10.479 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           6.425    16.904    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X8Y51          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.643    18.275    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.469 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.538    20.007    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X8Y51          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P/C
                         clock pessimism              0.204    20.211    
                         clock uncertainty           -0.035    20.176    
    SLICE_X8Y51          FDPE (Recov_fdpe_C_PRE)     -0.228    19.948    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P
  -------------------------------------------------------------------
                         required time                         19.948    
                         arrival time                         -16.904    
  -------------------------------------------------------------------
                         slack                                  3.044    

Slack (MET) :             3.873ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        6.286ns  (logic 0.053ns (0.843%)  route 6.233ns (99.157%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.201ns = ( 20.201 - 10.000 ) 
    Source Clock Delay      (SCD):    4.994ns = ( 9.994 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.847     9.725    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.269     9.994 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          2.355    12.348    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X8Y48          LUT3 (Prop_lut3_I1_O)        0.053    12.401 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           3.878    16.280    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X9Y49          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.643    18.275    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.469 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.732    20.201    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X9Y49          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/C
                         clock pessimism              0.204    20.405    
                         clock uncertainty           -0.035    20.370    
    SLICE_X9Y49          FDPE (Recov_fdpe_C_PRE)     -0.217    20.153    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P
  -------------------------------------------------------------------
                         required time                         20.153    
                         arrival time                         -16.280    
  -------------------------------------------------------------------
                         slack                                  3.873    

Slack (MET) :             4.232ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.217ns  (logic 0.035ns (1.088%)  route 3.182ns (98.912%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.715ns = ( 14.715 - 10.000 ) 
    Source Clock Delay      (SCD):    2.299ns = ( 7.299 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.926     7.175    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.124     7.299 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.294     8.592    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X8Y48          LUT3 (Prop_lut3_I2_O)        0.035     8.627 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           1.888    10.516    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X8Y49          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.685    11.786    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.107    11.893 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.072    13.966    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.062    14.028 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.687    14.715    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X8Y49          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/C
                         clock pessimism              0.147    14.862    
                         clock uncertainty           -0.035    14.827    
    SLICE_X8Y49          FDCE (Recov_fdce_C_CLR)     -0.079    14.748    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C
  -------------------------------------------------------------------
                         required time                         14.748    
                         arrival time                         -10.516    
  -------------------------------------------------------------------
                         slack                                  4.232    

Slack (MET) :             4.288ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.109ns  (logic 0.035ns (1.126%)  route 3.074ns (98.874%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.663ns = ( 14.663 - 10.000 ) 
    Source Clock Delay      (SCD):    2.299ns = ( 7.299 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.926     7.175    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.124     7.299 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.179     8.477    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X11Y52         LUT3 (Prop_lut3_I2_O)        0.035     8.512 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           1.895    10.407    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X8Y52          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.685    11.786    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.107    11.893 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.072    13.966    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.062    14.028 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.635    14.663    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X8Y52          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/C
                         clock pessimism              0.147    14.810    
                         clock uncertainty           -0.035    14.775    
    SLICE_X8Y52          FDCE (Recov_fdce_C_CLR)     -0.079    14.696    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C
  -------------------------------------------------------------------
                         required time                         14.696    
                         arrival time                         -10.407    
  -------------------------------------------------------------------
                         slack                                  4.288    

Slack (MET) :             4.288ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.109ns  (logic 0.035ns (1.126%)  route 3.074ns (98.874%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.663ns = ( 14.663 - 10.000 ) 
    Source Clock Delay      (SCD):    2.299ns = ( 7.299 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.926     7.175    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.124     7.299 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.179     8.477    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X11Y52         LUT3 (Prop_lut3_I2_O)        0.035     8.512 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           1.895    10.407    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X8Y52          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.685    11.786    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.107    11.893 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.072    13.966    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.062    14.028 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.635    14.663    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X8Y52          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/C
                         clock pessimism              0.147    14.810    
                         clock uncertainty           -0.035    14.775    
    SLICE_X8Y52          FDCE (Recov_fdce_C_CLR)     -0.079    14.696    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C
  -------------------------------------------------------------------
                         required time                         14.696    
                         arrival time                         -10.407    
  -------------------------------------------------------------------
                         slack                                  4.288    

Slack (MET) :             4.288ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.109ns  (logic 0.035ns (1.126%)  route 3.074ns (98.874%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.663ns = ( 14.663 - 10.000 ) 
    Source Clock Delay      (SCD):    2.299ns = ( 7.299 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.926     7.175    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.124     7.299 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.179     8.477    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X11Y52         LUT3 (Prop_lut3_I2_O)        0.035     8.512 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           1.895    10.407    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X8Y52          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.685    11.786    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.107    11.893 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.072    13.966    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.062    14.028 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.635    14.663    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X8Y52          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/C
                         clock pessimism              0.147    14.810    
                         clock uncertainty           -0.035    14.775    
    SLICE_X8Y52          FDCE (Recov_fdce_C_CLR)     -0.079    14.696    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C
  -------------------------------------------------------------------
                         required time                         14.696    
                         arrival time                         -10.407    
  -------------------------------------------------------------------
                         slack                                  4.288    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.849ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.099ns  (logic 0.042ns (1.355%)  route 3.057ns (98.645%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.156ns
    Source Clock Delay      (SCD):    4.622ns = ( 9.622 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.733     9.406    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.216     9.622 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.363     9.985    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y52         LUT3 (Prop_lut3_I2_O)        0.042    10.027 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           2.694    12.721    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X8Y54          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.846     4.724    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.282     5.006 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.281     9.287    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     9.507 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.649    11.156    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X8Y54          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/C
                         clock pessimism             -0.204    10.952    
                         clock uncertainty            0.035    10.987    
    SLICE_X8Y54          FDCE (Remov_fdce_C_CLR)     -0.115    10.872    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C
  -------------------------------------------------------------------
                         required time                        -10.872    
                         arrival time                          12.721    
  -------------------------------------------------------------------
                         slack                                  1.849    

Slack (MET) :             1.859ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.109ns  (logic 0.042ns (1.351%)  route 3.067ns (98.649%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.156ns
    Source Clock Delay      (SCD):    4.622ns = ( 9.622 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.733     9.406    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.216     9.622 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.363     9.985    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y52         LUT3 (Prop_lut3_I2_O)        0.042    10.027 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           2.705    12.731    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X8Y53          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.846     4.724    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.282     5.006 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.281     9.287    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     9.507 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.649    11.156    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X8Y53          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/C
                         clock pessimism             -0.204    10.952    
                         clock uncertainty            0.035    10.987    
    SLICE_X8Y53          FDCE (Remov_fdce_C_CLR)     -0.115    10.872    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C
  -------------------------------------------------------------------
                         required time                        -10.872    
                         arrival time                          12.731    
  -------------------------------------------------------------------
                         slack                                  1.859    

Slack (MET) :             1.859ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.109ns  (logic 0.042ns (1.351%)  route 3.067ns (98.649%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.156ns
    Source Clock Delay      (SCD):    4.622ns = ( 9.622 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.733     9.406    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.216     9.622 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.363     9.985    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y52         LUT3 (Prop_lut3_I2_O)        0.042    10.027 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           2.705    12.731    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X8Y53          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.846     4.724    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.282     5.006 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.281     9.287    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     9.507 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.649    11.156    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X8Y53          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/C
                         clock pessimism             -0.204    10.952    
                         clock uncertainty            0.035    10.987    
    SLICE_X8Y53          FDCE (Remov_fdce_C_CLR)     -0.115    10.872    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C
  -------------------------------------------------------------------
                         required time                        -10.872    
                         arrival time                          12.731    
  -------------------------------------------------------------------
                         slack                                  1.859    

Slack (MET) :             2.044ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.295ns  (logic 0.042ns (1.275%)  route 3.253ns (98.725%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.157ns
    Source Clock Delay      (SCD):    4.622ns = ( 9.622 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.733     9.406    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.216     9.622 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.363     9.985    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y52         LUT3 (Prop_lut3_I2_O)        0.042    10.027 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           2.891    12.917    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X10Y53         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.846     4.724    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.282     5.006 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.281     9.287    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     9.507 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.650    11.157    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X10Y53         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/C
                         clock pessimism             -0.204    10.953    
                         clock uncertainty            0.035    10.988    
    SLICE_X10Y53         FDCE (Remov_fdce_C_CLR)     -0.115    10.873    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C
  -------------------------------------------------------------------
                         required time                        -10.873    
                         arrival time                          12.917    
  -------------------------------------------------------------------
                         slack                                  2.044    

Slack (MET) :             2.176ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.385ns  (logic 0.042ns (1.241%)  route 3.343ns (98.759%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.156ns
    Source Clock Delay      (SCD):    4.622ns = ( 9.622 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.733     9.406    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.216     9.622 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.364     9.986    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y52         LUT3 (Prop_lut3_I1_O)        0.042    10.028 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           2.980    13.008    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y53          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.846     4.724    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.282     5.006 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.281     9.287    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     9.507 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.649    11.156    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X9Y53          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/C
                         clock pessimism             -0.204    10.952    
                         clock uncertainty            0.035    10.987    
    SLICE_X9Y53          FDPE (Remov_fdpe_C_PRE)     -0.155    10.832    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P
  -------------------------------------------------------------------
                         required time                        -10.832    
                         arrival time                          13.008    
  -------------------------------------------------------------------
                         slack                                  2.176    

Slack (MET) :             2.176ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.385ns  (logic 0.042ns (1.241%)  route 3.343ns (98.759%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.156ns
    Source Clock Delay      (SCD):    4.622ns = ( 9.622 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.733     9.406    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.216     9.622 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.364     9.986    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y52         LUT3 (Prop_lut3_I1_O)        0.042    10.028 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           2.980    13.008    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y53          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.846     4.724    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.282     5.006 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.281     9.287    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     9.507 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.649    11.156    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X9Y53          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/C
                         clock pessimism             -0.204    10.952    
                         clock uncertainty            0.035    10.987    
    SLICE_X9Y53          FDPE (Remov_fdpe_C_PRE)     -0.155    10.832    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P
  -------------------------------------------------------------------
                         required time                        -10.832    
                         arrival time                          13.008    
  -------------------------------------------------------------------
                         slack                                  2.176    

Slack (MET) :             2.176ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.385ns  (logic 0.042ns (1.241%)  route 3.343ns (98.759%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.156ns
    Source Clock Delay      (SCD):    4.622ns = ( 9.622 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.733     9.406    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.216     9.622 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.364     9.986    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y52         LUT3 (Prop_lut3_I1_O)        0.042    10.028 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           2.980    13.008    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y53          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.846     4.724    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.282     5.006 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.281     9.287    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     9.507 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.649    11.156    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X9Y53          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/C
                         clock pessimism             -0.204    10.952    
                         clock uncertainty            0.035    10.987    
    SLICE_X9Y53          FDPE (Remov_fdpe_C_PRE)     -0.155    10.832    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P
  -------------------------------------------------------------------
                         required time                        -10.832    
                         arrival time                          13.008    
  -------------------------------------------------------------------
                         slack                                  2.176    

Slack (MET) :             2.176ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.385ns  (logic 0.042ns (1.241%)  route 3.343ns (98.759%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.156ns
    Source Clock Delay      (SCD):    4.622ns = ( 9.622 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.733     9.406    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.216     9.622 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.364     9.986    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y52         LUT3 (Prop_lut3_I1_O)        0.042    10.028 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           2.980    13.008    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y53          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.846     4.724    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.282     5.006 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.281     9.287    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     9.507 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.649    11.156    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X9Y53          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/C
                         clock pessimism             -0.204    10.952    
                         clock uncertainty            0.035    10.987    
    SLICE_X9Y53          FDPE (Remov_fdpe_C_PRE)     -0.155    10.832    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P
  -------------------------------------------------------------------
                         required time                        -10.832    
                         arrival time                          13.008    
  -------------------------------------------------------------------
                         slack                                  2.176    

Slack (MET) :             2.359ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.576ns  (logic 0.042ns (1.174%)  route 3.534ns (98.826%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.157ns
    Source Clock Delay      (SCD):    4.622ns = ( 9.622 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.733     9.406    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.216     9.622 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.704    10.326    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y51         LUT3 (Prop_lut3_I2_O)        0.042    10.368 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           2.831    13.198    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X9Y51          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.846     4.724    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.282     5.006 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.281     9.287    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     9.507 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.650    11.157    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X9Y51          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism             -0.204    10.953    
                         clock uncertainty            0.035    10.988    
    SLICE_X9Y51          FDCE (Remov_fdce_C_CLR)     -0.149    10.839    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                        -10.839    
                         arrival time                          13.198    
  -------------------------------------------------------------------
                         slack                                  2.359    

Slack (MET) :             2.450ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.863ns  (logic 0.042ns (1.087%)  route 3.821ns (98.913%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        6.526ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.353ns
    Source Clock Delay      (SCD):    4.622ns = ( 9.622 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.733     9.406    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.216     9.622 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          3.499    13.121    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X9Y49          LUT2 (Prop_lut2_I1_O)        0.042    13.163 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=12, routed)          0.322    13.485    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X9Y48          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.846     4.724    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.282     5.006 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           4.281     9.287    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.220     9.507 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.846    11.353    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X9Y48          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
                         clock pessimism             -0.204    11.149    
                         clock uncertainty            0.035    11.184    
    SLICE_X9Y48          FDCE (Remov_fdce_C_CLR)     -0.149    11.035    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]
  -------------------------------------------------------------------
                         required time                        -11.035    
                         arrival time                          13.485    
  -------------------------------------------------------------------
                         slack                                  2.450    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :            0  Failing Endpoints,  Worst Slack        4.513ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.351ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.513ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.879ns  (logic 0.322ns (2.960%)  route 10.557ns (97.040%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.682ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.007ns = ( 20.007 - 10.000 ) 
    Source Clock Delay      (SCD):    4.529ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.651     4.529    AD9783_inst1/CLK
    SLICE_X13Y51         FDRE                                         r  AD9783_inst1/spi_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.269     4.798 r  AD9783_inst1/spi_data_reg[8]/Q
                         net (fo=2, routed)           7.172    11.969    AD9783_inst1/AD_9783_SPI_inst/Q[1]
    SLICE_X10Y51         LUT3 (Prop_lut3_I1_O)        0.053    12.022 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           3.386    15.408    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X9Y51          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.643    18.275    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.469 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.538    20.007    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X9Y51          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism              0.204    20.211    
                         clock uncertainty           -0.035    20.176    
    SLICE_X9Y51          FDCE (Recov_fdce_C_CLR)     -0.255    19.921    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         19.921    
                         arrival time                         -15.408    
  -------------------------------------------------------------------
                         slack                                  4.513    

Slack (MET) :             5.694ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.761ns  (logic 0.322ns (3.299%)  route 9.439ns (96.701%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.682ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.007ns = ( 20.007 - 10.000 ) 
    Source Clock Delay      (SCD):    4.529ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.651     4.529    AD9783_inst1/CLK
    SLICE_X13Y51         FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.269     4.798 r  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           6.164    10.961    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X11Y52         LUT3 (Prop_lut3_I1_O)        0.053    11.014 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           3.275    14.289    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X8Y52          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.643    18.275    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.469 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.538    20.007    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X8Y52          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/C
                         clock pessimism              0.204    20.211    
                         clock uncertainty           -0.035    20.176    
    SLICE_X8Y52          FDCE (Recov_fdce_C_CLR)     -0.192    19.984    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C
  -------------------------------------------------------------------
                         required time                         19.984    
                         arrival time                         -14.289    
  -------------------------------------------------------------------
                         slack                                  5.694    

Slack (MET) :             5.694ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.761ns  (logic 0.322ns (3.299%)  route 9.439ns (96.701%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.682ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.007ns = ( 20.007 - 10.000 ) 
    Source Clock Delay      (SCD):    4.529ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.651     4.529    AD9783_inst1/CLK
    SLICE_X13Y51         FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.269     4.798 r  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           6.164    10.961    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X11Y52         LUT3 (Prop_lut3_I1_O)        0.053    11.014 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           3.275    14.289    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X8Y52          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.643    18.275    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.469 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.538    20.007    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X8Y52          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/C
                         clock pessimism              0.204    20.211    
                         clock uncertainty           -0.035    20.176    
    SLICE_X8Y52          FDCE (Recov_fdce_C_CLR)     -0.192    19.984    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C
  -------------------------------------------------------------------
                         required time                         19.984    
                         arrival time                         -14.289    
  -------------------------------------------------------------------
                         slack                                  5.694    

Slack (MET) :             5.694ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.761ns  (logic 0.322ns (3.299%)  route 9.439ns (96.701%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.682ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.007ns = ( 20.007 - 10.000 ) 
    Source Clock Delay      (SCD):    4.529ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.651     4.529    AD9783_inst1/CLK
    SLICE_X13Y51         FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.269     4.798 r  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           6.164    10.961    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X11Y52         LUT3 (Prop_lut3_I1_O)        0.053    11.014 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           3.275    14.289    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X8Y52          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.643    18.275    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.469 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.538    20.007    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X8Y52          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/C
                         clock pessimism              0.204    20.211    
                         clock uncertainty           -0.035    20.176    
    SLICE_X8Y52          FDCE (Recov_fdce_C_CLR)     -0.192    19.984    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C
  -------------------------------------------------------------------
                         required time                         19.984    
                         arrival time                         -14.289    
  -------------------------------------------------------------------
                         slack                                  5.694    

Slack (MET) :             5.694ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.761ns  (logic 0.322ns (3.299%)  route 9.439ns (96.701%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.682ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.007ns = ( 20.007 - 10.000 ) 
    Source Clock Delay      (SCD):    4.529ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.651     4.529    AD9783_inst1/CLK
    SLICE_X13Y51         FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.269     4.798 r  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           6.164    10.961    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X11Y52         LUT3 (Prop_lut3_I1_O)        0.053    11.014 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           3.275    14.289    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X8Y52          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.643    18.275    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.469 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.538    20.007    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X8Y52          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C/C
                         clock pessimism              0.204    20.211    
                         clock uncertainty           -0.035    20.176    
    SLICE_X8Y52          FDCE (Recov_fdce_C_CLR)     -0.192    19.984    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C
  -------------------------------------------------------------------
                         required time                         19.984    
                         arrival time                         -14.289    
  -------------------------------------------------------------------
                         slack                                  5.694    

Slack (MET) :             5.858ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.561ns  (logic 0.322ns (3.368%)  route 9.239ns (96.632%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.682ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.007ns = ( 20.007 - 10.000 ) 
    Source Clock Delay      (SCD):    4.529ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.651     4.529    AD9783_inst1/CLK
    SLICE_X13Y51         FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.269     4.798 f  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           2.814     7.612    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X10Y52         LUT3 (Prop_lut3_I0_O)        0.053     7.665 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           6.425    14.090    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X8Y51          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.643    18.275    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.469 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.538    20.007    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X8Y51          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/C
                         clock pessimism              0.204    20.211    
                         clock uncertainty           -0.035    20.176    
    SLICE_X8Y51          FDPE (Recov_fdpe_C_PRE)     -0.228    19.948    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P
  -------------------------------------------------------------------
                         required time                         19.948    
                         arrival time                         -14.090    
  -------------------------------------------------------------------
                         slack                                  5.858    

Slack (MET) :             5.858ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.561ns  (logic 0.322ns (3.368%)  route 9.239ns (96.632%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.682ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.007ns = ( 20.007 - 10.000 ) 
    Source Clock Delay      (SCD):    4.529ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.651     4.529    AD9783_inst1/CLK
    SLICE_X13Y51         FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.269     4.798 f  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           2.814     7.612    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X10Y52         LUT3 (Prop_lut3_I0_O)        0.053     7.665 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           6.425    14.090    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X8Y51          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.643    18.275    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.469 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.538    20.007    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X8Y51          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/C
                         clock pessimism              0.204    20.211    
                         clock uncertainty           -0.035    20.176    
    SLICE_X8Y51          FDPE (Recov_fdpe_C_PRE)     -0.228    19.948    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P
  -------------------------------------------------------------------
                         required time                         19.948    
                         arrival time                         -14.090    
  -------------------------------------------------------------------
                         slack                                  5.858    

Slack (MET) :             5.858ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.561ns  (logic 0.322ns (3.368%)  route 9.239ns (96.632%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.682ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.007ns = ( 20.007 - 10.000 ) 
    Source Clock Delay      (SCD):    4.529ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.651     4.529    AD9783_inst1/CLK
    SLICE_X13Y51         FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.269     4.798 f  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           2.814     7.612    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X10Y52         LUT3 (Prop_lut3_I0_O)        0.053     7.665 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           6.425    14.090    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X8Y51          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.643    18.275    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.469 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.538    20.007    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X8Y51          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/C
                         clock pessimism              0.204    20.211    
                         clock uncertainty           -0.035    20.176    
    SLICE_X8Y51          FDPE (Recov_fdpe_C_PRE)     -0.228    19.948    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P
  -------------------------------------------------------------------
                         required time                         19.948    
                         arrival time                         -14.090    
  -------------------------------------------------------------------
                         slack                                  5.858    

Slack (MET) :             5.858ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.561ns  (logic 0.322ns (3.368%)  route 9.239ns (96.632%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.682ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.007ns = ( 20.007 - 10.000 ) 
    Source Clock Delay      (SCD):    4.529ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.651     4.529    AD9783_inst1/CLK
    SLICE_X13Y51         FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.269     4.798 f  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           2.814     7.612    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X10Y52         LUT3 (Prop_lut3_I0_O)        0.053     7.665 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           6.425    14.090    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X8Y51          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.643    18.275    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.469 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.538    20.007    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X8Y51          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P/C
                         clock pessimism              0.204    20.211    
                         clock uncertainty           -0.035    20.176    
    SLICE_X8Y51          FDPE (Recov_fdpe_C_PRE)     -0.228    19.948    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P
  -------------------------------------------------------------------
                         required time                         19.948    
                         arrival time                         -14.090    
  -------------------------------------------------------------------
                         slack                                  5.858    

Slack (MET) :             6.631ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.788ns  (logic 0.322ns (3.664%)  route 8.466ns (96.336%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.682ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.007ns = ( 20.007 - 10.000 ) 
    Source Clock Delay      (SCD):    4.529ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.651     4.529    AD9783_inst1/CLK
    SLICE_X13Y51         FDRE                                         r  AD9783_inst1/spi_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.269     4.798 f  AD9783_inst1/spi_data_reg[8]/Q
                         net (fo=2, routed)           2.134     6.931    AD9783_inst1/AD_9783_SPI_inst/Q[1]
    SLICE_X10Y51         LUT3 (Prop_lut3_I0_O)        0.053     6.984 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           6.332    13.316    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X8Y50          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.643    18.275    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.469 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.538    20.007    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X8Y50          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/C
                         clock pessimism              0.204    20.211    
                         clock uncertainty           -0.035    20.176    
    SLICE_X8Y50          FDPE (Recov_fdpe_C_PRE)     -0.228    19.948    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P
  -------------------------------------------------------------------
                         required time                         19.948    
                         arrival time                         -13.316    
  -------------------------------------------------------------------
                         slack                                  6.631    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.057ns  (logic 0.128ns (3.155%)  route 3.929ns (96.845%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.757ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.640ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.634     1.735    AD9783_inst1/CLK
    SLICE_X13Y51         FDRE                                         r  AD9783_inst1/spi_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.100     1.835 f  AD9783_inst1/spi_data_reg[8]/Q
                         net (fo=2, routed)           0.997     2.832    AD9783_inst1/AD_9783_SPI_inst/Q[1]
    SLICE_X10Y51         LUT3 (Prop_lut3_I0_O)        0.028     2.860 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           2.932     5.792    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X8Y50          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.403     4.710    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.785 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.855     5.640    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X8Y50          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/C
                         clock pessimism             -0.147     5.493    
    SLICE_X8Y50          FDPE (Remov_fdpe_C_PRE)     -0.052     5.441    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P
  -------------------------------------------------------------------
                         required time                         -5.441    
                         arrival time                           5.792    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.702ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.407ns  (logic 0.128ns (2.904%)  route 4.279ns (97.096%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.757ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.640ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.634     1.735    AD9783_inst1/CLK
    SLICE_X13Y51         FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.100     1.835 f  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           1.369     3.205    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X10Y52         LUT3 (Prop_lut3_I0_O)        0.028     3.233 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           2.910     6.142    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X8Y51          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.403     4.710    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.785 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.855     5.640    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X8Y51          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/C
                         clock pessimism             -0.147     5.493    
    SLICE_X8Y51          FDPE (Remov_fdpe_C_PRE)     -0.052     5.441    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P
  -------------------------------------------------------------------
                         required time                         -5.441    
                         arrival time                           6.142    
  -------------------------------------------------------------------
                         slack                                  0.702    

Slack (MET) :             0.702ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.407ns  (logic 0.128ns (2.904%)  route 4.279ns (97.096%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.757ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.640ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.634     1.735    AD9783_inst1/CLK
    SLICE_X13Y51         FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.100     1.835 f  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           1.369     3.205    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X10Y52         LUT3 (Prop_lut3_I0_O)        0.028     3.233 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           2.910     6.142    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X8Y51          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.403     4.710    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.785 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.855     5.640    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X8Y51          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/C
                         clock pessimism             -0.147     5.493    
    SLICE_X8Y51          FDPE (Remov_fdpe_C_PRE)     -0.052     5.441    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P
  -------------------------------------------------------------------
                         required time                         -5.441    
                         arrival time                           6.142    
  -------------------------------------------------------------------
                         slack                                  0.702    

Slack (MET) :             0.702ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.407ns  (logic 0.128ns (2.904%)  route 4.279ns (97.096%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.757ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.640ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.634     1.735    AD9783_inst1/CLK
    SLICE_X13Y51         FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.100     1.835 f  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           1.369     3.205    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X10Y52         LUT3 (Prop_lut3_I0_O)        0.028     3.233 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           2.910     6.142    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X8Y51          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.403     4.710    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.785 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.855     5.640    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X8Y51          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/C
                         clock pessimism             -0.147     5.493    
    SLICE_X8Y51          FDPE (Remov_fdpe_C_PRE)     -0.052     5.441    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P
  -------------------------------------------------------------------
                         required time                         -5.441    
                         arrival time                           6.142    
  -------------------------------------------------------------------
                         slack                                  0.702    

Slack (MET) :             0.702ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.407ns  (logic 0.128ns (2.904%)  route 4.279ns (97.096%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.757ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.640ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.634     1.735    AD9783_inst1/CLK
    SLICE_X13Y51         FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.100     1.835 f  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           1.369     3.205    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X10Y52         LUT3 (Prop_lut3_I0_O)        0.028     3.233 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           2.910     6.142    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X8Y51          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.403     4.710    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.785 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.855     5.640    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X8Y51          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P/C
                         clock pessimism             -0.147     5.493    
    SLICE_X8Y51          FDPE (Remov_fdpe_C_PRE)     -0.052     5.441    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P
  -------------------------------------------------------------------
                         required time                         -5.441    
                         arrival time                           6.142    
  -------------------------------------------------------------------
                         slack                                  0.702    

Slack (MET) :             1.061ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.769ns  (logic 0.128ns (2.684%)  route 4.641ns (97.316%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.757ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.640ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.634     1.735    AD9783_inst1/CLK
    SLICE_X13Y51         FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.100     1.835 r  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           2.996     4.831    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X11Y52         LUT3 (Prop_lut3_I1_O)        0.028     4.859 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           1.645     6.504    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X8Y52          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.403     4.710    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.785 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.855     5.640    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X8Y52          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/C
                         clock pessimism             -0.147     5.493    
    SLICE_X8Y52          FDCE (Remov_fdce_C_CLR)     -0.050     5.443    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C
  -------------------------------------------------------------------
                         required time                         -5.443    
                         arrival time                           6.504    
  -------------------------------------------------------------------
                         slack                                  1.061    

Slack (MET) :             1.061ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.769ns  (logic 0.128ns (2.684%)  route 4.641ns (97.316%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.757ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.640ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.634     1.735    AD9783_inst1/CLK
    SLICE_X13Y51         FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.100     1.835 r  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           2.996     4.831    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X11Y52         LUT3 (Prop_lut3_I1_O)        0.028     4.859 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           1.645     6.504    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X8Y52          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.403     4.710    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.785 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.855     5.640    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X8Y52          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/C
                         clock pessimism             -0.147     5.493    
    SLICE_X8Y52          FDCE (Remov_fdce_C_CLR)     -0.050     5.443    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C
  -------------------------------------------------------------------
                         required time                         -5.443    
                         arrival time                           6.504    
  -------------------------------------------------------------------
                         slack                                  1.061    

Slack (MET) :             1.061ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.769ns  (logic 0.128ns (2.684%)  route 4.641ns (97.316%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.757ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.640ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.634     1.735    AD9783_inst1/CLK
    SLICE_X13Y51         FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.100     1.835 r  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           2.996     4.831    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X11Y52         LUT3 (Prop_lut3_I1_O)        0.028     4.859 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           1.645     6.504    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X8Y52          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.403     4.710    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.785 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.855     5.640    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X8Y52          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/C
                         clock pessimism             -0.147     5.493    
    SLICE_X8Y52          FDCE (Remov_fdce_C_CLR)     -0.050     5.443    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C
  -------------------------------------------------------------------
                         required time                         -5.443    
                         arrival time                           6.504    
  -------------------------------------------------------------------
                         slack                                  1.061    

Slack (MET) :             1.061ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.769ns  (logic 0.128ns (2.684%)  route 4.641ns (97.316%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.757ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.640ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.634     1.735    AD9783_inst1/CLK
    SLICE_X13Y51         FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.100     1.835 r  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           2.996     4.831    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X11Y52         LUT3 (Prop_lut3_I1_O)        0.028     4.859 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           1.645     6.504    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X8Y52          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.403     4.710    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.785 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.855     5.640    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X8Y52          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C/C
                         clock pessimism             -0.147     5.493    
    SLICE_X8Y52          FDCE (Remov_fdce_C_CLR)     -0.050     5.443    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C
  -------------------------------------------------------------------
                         required time                         -5.443    
                         arrival time                           6.504    
  -------------------------------------------------------------------
                         slack                                  1.061    

Slack (MET) :             1.603ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.291ns  (logic 0.128ns (2.419%)  route 5.163ns (97.581%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.757ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.640ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.634     1.735    AD9783_inst1/CLK
    SLICE_X13Y51         FDRE                                         r  AD9783_inst1/spi_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.100     1.835 r  AD9783_inst1/spi_data_reg[8]/Q
                         net (fo=2, routed)           3.545     5.380    AD9783_inst1/AD_9783_SPI_inst/Q[1]
    SLICE_X10Y51         LUT3 (Prop_lut3_I1_O)        0.028     5.408 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           1.619     7.026    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X9Y51          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.403     4.710    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.785 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.855     5.640    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X9Y51          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism             -0.147     5.493    
    SLICE_X9Y51          FDCE (Remov_fdce_C_CLR)     -0.069     5.424    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         -5.424    
                         arrival time                           7.026    
  -------------------------------------------------------------------
                         slack                                  1.603    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :            0  Failing Endpoints,  Worst Slack        2.295ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.295ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.836ns  (logic 0.053ns (1.096%)  route 4.783ns (98.904%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.007ns = ( 20.007 - 10.000 ) 
    Source Clock Delay      (SCD):    7.853ns = ( 12.853 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.391     9.269    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.983    10.560    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.680 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.904    12.584    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.269    12.853 f  rst_in_reg/Q
                         net (fo=127, routed)         1.392    14.245    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y52         LUT3 (Prop_lut3_I0_O)        0.053    14.298 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           3.391    17.689    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X10Y53         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.643    18.275    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.469 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.538    20.007    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X10Y53         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/C
                         clock pessimism              0.204    20.211    
                         clock uncertainty           -0.035    20.176    
    SLICE_X10Y53         FDCE (Recov_fdce_C_CLR)     -0.192    19.984    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C
  -------------------------------------------------------------------
                         required time                         19.984    
                         arrival time                         -17.689    
  -------------------------------------------------------------------
                         slack                                  2.295    

Slack (MET) :             2.515ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.615ns  (logic 0.053ns (1.148%)  route 4.562ns (98.851%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.006ns = ( 20.006 - 10.000 ) 
    Source Clock Delay      (SCD):    7.853ns = ( 12.853 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.391     9.269    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.983    10.560    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.680 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.904    12.584    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.269    12.853 f  rst_in_reg/Q
                         net (fo=127, routed)         1.392    14.245    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y52         LUT3 (Prop_lut3_I0_O)        0.053    14.298 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           3.170    17.468    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X8Y53          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.643    18.275    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.469 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.537    20.006    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X8Y53          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/C
                         clock pessimism              0.204    20.210    
                         clock uncertainty           -0.035    20.175    
    SLICE_X8Y53          FDCE (Recov_fdce_C_CLR)     -0.192    19.983    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C
  -------------------------------------------------------------------
                         required time                         19.983    
                         arrival time                         -17.468    
  -------------------------------------------------------------------
                         slack                                  2.515    

Slack (MET) :             2.515ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.615ns  (logic 0.053ns (1.148%)  route 4.562ns (98.851%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.006ns = ( 20.006 - 10.000 ) 
    Source Clock Delay      (SCD):    7.853ns = ( 12.853 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.391     9.269    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.983    10.560    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.680 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.904    12.584    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.269    12.853 f  rst_in_reg/Q
                         net (fo=127, routed)         1.392    14.245    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y52         LUT3 (Prop_lut3_I0_O)        0.053    14.298 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           3.170    17.468    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X8Y53          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.643    18.275    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.469 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.537    20.006    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X8Y53          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C/C
                         clock pessimism              0.204    20.210    
                         clock uncertainty           -0.035    20.175    
    SLICE_X8Y53          FDCE (Recov_fdce_C_CLR)     -0.192    19.983    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_C
  -------------------------------------------------------------------
                         required time                         19.983    
                         arrival time                         -17.468    
  -------------------------------------------------------------------
                         slack                                  2.515    

Slack (MET) :             2.528ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.602ns  (logic 0.053ns (1.152%)  route 4.549ns (98.848%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.006ns = ( 20.006 - 10.000 ) 
    Source Clock Delay      (SCD):    7.853ns = ( 12.853 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.391     9.269    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.983    10.560    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.680 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.904    12.584    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.269    12.853 f  rst_in_reg/Q
                         net (fo=127, routed)         1.392    14.245    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y52         LUT3 (Prop_lut3_I0_O)        0.053    14.298 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           3.157    17.455    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X8Y54          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.643    18.275    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.469 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.537    20.006    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X8Y54          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C/C
                         clock pessimism              0.204    20.210    
                         clock uncertainty           -0.035    20.175    
    SLICE_X8Y54          FDCE (Recov_fdce_C_CLR)     -0.192    19.983    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_C
  -------------------------------------------------------------------
                         required time                         19.983    
                         arrival time                         -17.455    
  -------------------------------------------------------------------
                         slack                                  2.528    

Slack (MET) :             2.546ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.521ns  (logic 0.053ns (1.172%)  route 4.468ns (98.828%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.007ns = ( 20.007 - 10.000 ) 
    Source Clock Delay      (SCD):    7.853ns = ( 12.853 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.391     9.269    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.983    10.560    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.680 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.904    12.584    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.269    12.853 f  rst_in_reg/Q
                         net (fo=127, routed)         1.083    13.936    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y51         LUT3 (Prop_lut3_I0_O)        0.053    13.989 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           3.386    17.374    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X9Y51          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.643    18.275    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.469 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.538    20.007    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X9Y51          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism              0.204    20.211    
                         clock uncertainty           -0.035    20.176    
    SLICE_X9Y51          FDCE (Recov_fdce_C_CLR)     -0.255    19.921    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         19.921    
                         arrival time                         -17.374    
  -------------------------------------------------------------------
                         slack                                  2.546    

Slack (MET) :             2.763ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.368ns  (logic 0.053ns (1.213%)  route 4.315ns (98.787%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.007ns = ( 20.007 - 10.000 ) 
    Source Clock Delay      (SCD):    7.853ns = ( 12.853 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.391     9.269    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.983    10.560    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.680 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.904    12.584    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.269    12.853 f  rst_in_reg/Q
                         net (fo=127, routed)         1.040    13.893    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y52         LUT3 (Prop_lut3_I0_O)        0.053    13.946 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           3.275    17.221    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X8Y52          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.643    18.275    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.469 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.538    20.007    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X8Y52          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C/C
                         clock pessimism              0.204    20.211    
                         clock uncertainty           -0.035    20.176    
    SLICE_X8Y52          FDCE (Recov_fdce_C_CLR)     -0.192    19.984    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_C
  -------------------------------------------------------------------
                         required time                         19.984    
                         arrival time                         -17.221    
  -------------------------------------------------------------------
                         slack                                  2.763    

Slack (MET) :             2.763ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.368ns  (logic 0.053ns (1.213%)  route 4.315ns (98.787%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.007ns = ( 20.007 - 10.000 ) 
    Source Clock Delay      (SCD):    7.853ns = ( 12.853 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.391     9.269    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.983    10.560    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.680 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.904    12.584    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.269    12.853 f  rst_in_reg/Q
                         net (fo=127, routed)         1.040    13.893    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y52         LUT3 (Prop_lut3_I0_O)        0.053    13.946 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           3.275    17.221    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X8Y52          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.643    18.275    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.469 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.538    20.007    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X8Y52          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C/C
                         clock pessimism              0.204    20.211    
                         clock uncertainty           -0.035    20.176    
    SLICE_X8Y52          FDCE (Recov_fdce_C_CLR)     -0.192    19.984    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_C
  -------------------------------------------------------------------
                         required time                         19.984    
                         arrival time                         -17.221    
  -------------------------------------------------------------------
                         slack                                  2.763    

Slack (MET) :             2.763ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.368ns  (logic 0.053ns (1.213%)  route 4.315ns (98.787%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.007ns = ( 20.007 - 10.000 ) 
    Source Clock Delay      (SCD):    7.853ns = ( 12.853 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.391     9.269    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.983    10.560    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.680 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.904    12.584    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.269    12.853 f  rst_in_reg/Q
                         net (fo=127, routed)         1.040    13.893    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y52         LUT3 (Prop_lut3_I0_O)        0.053    13.946 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           3.275    17.221    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X8Y52          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.643    18.275    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.469 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.538    20.007    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X8Y52          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C/C
                         clock pessimism              0.204    20.211    
                         clock uncertainty           -0.035    20.176    
    SLICE_X8Y52          FDCE (Recov_fdce_C_CLR)     -0.192    19.984    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_C
  -------------------------------------------------------------------
                         required time                         19.984    
                         arrival time                         -17.221    
  -------------------------------------------------------------------
                         slack                                  2.763    

Slack (MET) :             2.763ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.368ns  (logic 0.053ns (1.213%)  route 4.315ns (98.787%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.007ns = ( 20.007 - 10.000 ) 
    Source Clock Delay      (SCD):    7.853ns = ( 12.853 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.391     9.269    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.983    10.560    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.680 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.904    12.584    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.269    12.853 f  rst_in_reg/Q
                         net (fo=127, routed)         1.040    13.893    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y52         LUT3 (Prop_lut3_I0_O)        0.053    13.946 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           3.275    17.221    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X8Y52          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.643    18.275    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.469 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.538    20.007    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X8Y52          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C/C
                         clock pessimism              0.204    20.211    
                         clock uncertainty           -0.035    20.176    
    SLICE_X8Y52          FDCE (Recov_fdce_C_CLR)     -0.192    19.984    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_C
  -------------------------------------------------------------------
                         required time                         19.984    
                         arrival time                         -17.221    
  -------------------------------------------------------------------
                         slack                                  2.763    

Slack (MET) :             3.200ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.124ns  (logic 0.053ns (1.285%)  route 4.071ns (98.715%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.201ns = ( 20.201 - 10.000 ) 
    Source Clock Delay      (SCD):    7.853ns = ( 12.853 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.391     9.269    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.983    10.560    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.680 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.904    12.584    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.269    12.853 f  rst_in_reg/Q
                         net (fo=127, routed)         0.922    13.775    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X8Y48          LUT3 (Prop_lut3_I0_O)        0.053    13.828 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           3.149    16.977    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X8Y49          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.732    14.405    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.226    14.631 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           3.643    18.275    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.194    18.469 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          1.732    20.201    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X8Y49          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/C
                         clock pessimism              0.204    20.405    
                         clock uncertainty           -0.035    20.370    
    SLICE_X8Y49          FDCE (Recov_fdce_C_CLR)     -0.192    20.178    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C
  -------------------------------------------------------------------
                         required time                         20.178    
                         arrival time                         -16.977    
  -------------------------------------------------------------------
                         slack                                  3.200    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        2.613ns  (logic 0.028ns (1.071%)  route 2.585ns (98.929%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.547ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.712ns
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.541     1.642    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.414     2.175    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.201 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.717     2.918    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.100     3.018 r  rst_in_reg/Q
                         net (fo=127, routed)         0.690     3.708    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X8Y48          LUT3 (Prop_lut3_I2_O)        0.028     3.736 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           1.895     5.631    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X9Y49          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.403     4.710    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.785 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.927     5.712    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X9Y49          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/C
                         clock pessimism             -0.147     5.565    
    SLICE_X9Y49          FDPE (Remov_fdpe_C_PRE)     -0.072     5.493    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P
  -------------------------------------------------------------------
                         required time                         -5.493    
                         arrival time                           5.631    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             1.144ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        3.567ns  (logic 0.028ns (0.785%)  route 3.539ns (99.215%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.475ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.640ns
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.541     1.642    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.414     2.175    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.201 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.717     2.918    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.100     3.018 r  rst_in_reg/Q
                         net (fo=127, routed)         0.629     3.646    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y52         LUT3 (Prop_lut3_I2_O)        0.028     3.674 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           2.910     6.584    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X8Y51          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.403     4.710    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.785 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.855     5.640    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X8Y51          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P/C
                         clock pessimism             -0.147     5.493    
    SLICE_X8Y51          FDPE (Remov_fdpe_C_PRE)     -0.052     5.441    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[2]_P
  -------------------------------------------------------------------
                         required time                         -5.441    
                         arrival time                           6.584    
  -------------------------------------------------------------------
                         slack                                  1.144    

Slack (MET) :             1.144ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        3.567ns  (logic 0.028ns (0.785%)  route 3.539ns (99.215%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.475ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.640ns
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.541     1.642    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.414     2.175    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.201 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.717     2.918    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.100     3.018 r  rst_in_reg/Q
                         net (fo=127, routed)         0.629     3.646    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y52         LUT3 (Prop_lut3_I2_O)        0.028     3.674 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           2.910     6.584    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X8Y51          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.403     4.710    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.785 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.855     5.640    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X8Y51          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P/C
                         clock pessimism             -0.147     5.493    
    SLICE_X8Y51          FDPE (Remov_fdpe_C_PRE)     -0.052     5.441    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[3]_P
  -------------------------------------------------------------------
                         required time                         -5.441    
                         arrival time                           6.584    
  -------------------------------------------------------------------
                         slack                                  1.144    

Slack (MET) :             1.144ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        3.567ns  (logic 0.028ns (0.785%)  route 3.539ns (99.215%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.475ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.640ns
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.541     1.642    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.414     2.175    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.201 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.717     2.918    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.100     3.018 r  rst_in_reg/Q
                         net (fo=127, routed)         0.629     3.646    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y52         LUT3 (Prop_lut3_I2_O)        0.028     3.674 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           2.910     6.584    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X8Y51          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.403     4.710    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.785 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.855     5.640    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X8Y51          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P/C
                         clock pessimism             -0.147     5.493    
    SLICE_X8Y51          FDPE (Remov_fdpe_C_PRE)     -0.052     5.441    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_P
  -------------------------------------------------------------------
                         required time                         -5.441    
                         arrival time                           6.584    
  -------------------------------------------------------------------
                         slack                                  1.144    

Slack (MET) :             1.144ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        3.567ns  (logic 0.028ns (0.785%)  route 3.539ns (99.215%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.475ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.640ns
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.541     1.642    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.414     2.175    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.201 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.717     2.918    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.100     3.018 r  rst_in_reg/Q
                         net (fo=127, routed)         0.629     3.646    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y52         LUT3 (Prop_lut3_I2_O)        0.028     3.674 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           2.910     6.584    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X8Y51          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.403     4.710    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.785 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.855     5.640    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X8Y51          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P/C
                         clock pessimism             -0.147     5.493    
    SLICE_X8Y51          FDPE (Remov_fdpe_C_PRE)     -0.052     5.441    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_P
  -------------------------------------------------------------------
                         required time                         -5.441    
                         arrival time                           6.584    
  -------------------------------------------------------------------
                         slack                                  1.144    

Slack (MET) :             1.371ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        3.794ns  (logic 0.028ns (0.738%)  route 3.766ns (99.262%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.475ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.640ns
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.541     1.642    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.414     2.175    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.201 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.717     2.918    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.100     3.018 r  rst_in_reg/Q
                         net (fo=127, routed)         0.834     3.852    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y51         LUT3 (Prop_lut3_I2_O)        0.028     3.880 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           2.932     6.812    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X8Y50          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.403     4.710    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.785 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.855     5.640    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X8Y50          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/C
                         clock pessimism             -0.147     5.493    
    SLICE_X8Y50          FDPE (Remov_fdpe_C_PRE)     -0.052     5.441    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P
  -------------------------------------------------------------------
                         required time                         -5.441    
                         arrival time                           6.812    
  -------------------------------------------------------------------
                         slack                                  1.371    

Slack (MET) :             1.452ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        3.854ns  (logic 0.028ns (0.727%)  route 3.826ns (99.273%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.639ns
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.541     1.642    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.414     2.175    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.201 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.717     2.918    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.100     3.018 r  rst_in_reg/Q
                         net (fo=127, routed)         2.051     5.069    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y52         LUT3 (Prop_lut3_I2_O)        0.028     5.097 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           1.775     6.872    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y53          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.403     4.710    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.785 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.854     5.639    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X9Y53          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P/C
                         clock pessimism             -0.147     5.492    
    SLICE_X9Y53          FDPE (Remov_fdpe_C_PRE)     -0.072     5.420    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -5.420    
                         arrival time                           6.872    
  -------------------------------------------------------------------
                         slack                                  1.452    

Slack (MET) :             1.452ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        3.854ns  (logic 0.028ns (0.727%)  route 3.826ns (99.273%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.639ns
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.541     1.642    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.414     2.175    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.201 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.717     2.918    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.100     3.018 r  rst_in_reg/Q
                         net (fo=127, routed)         2.051     5.069    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y52         LUT3 (Prop_lut3_I2_O)        0.028     5.097 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           1.775     6.872    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y53          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.403     4.710    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.785 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.854     5.639    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X9Y53          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/C
                         clock pessimism             -0.147     5.492    
    SLICE_X9Y53          FDPE (Remov_fdpe_C_PRE)     -0.072     5.420    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P
  -------------------------------------------------------------------
                         required time                         -5.420    
                         arrival time                           6.872    
  -------------------------------------------------------------------
                         slack                                  1.452    

Slack (MET) :             1.452ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        3.854ns  (logic 0.028ns (0.727%)  route 3.826ns (99.273%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.639ns
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.541     1.642    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.414     2.175    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.201 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.717     2.918    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.100     3.018 r  rst_in_reg/Q
                         net (fo=127, routed)         2.051     5.069    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y52         LUT3 (Prop_lut3_I2_O)        0.028     5.097 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           1.775     6.872    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y53          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.403     4.710    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.785 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.854     5.639    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X9Y53          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/C
                         clock pessimism             -0.147     5.492    
    SLICE_X9Y53          FDPE (Remov_fdpe_C_PRE)     -0.072     5.420    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P
  -------------------------------------------------------------------
                         required time                         -5.420    
                         arrival time                           6.872    
  -------------------------------------------------------------------
                         slack                                  1.452    

Slack (MET) :             1.452ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        3.854ns  (logic 0.028ns (0.727%)  route 3.826ns (99.273%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.639ns
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.541     1.642    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.414     2.175    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.201 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.717     2.918    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.100     3.018 r  rst_in_reg/Q
                         net (fo=127, routed)         2.051     5.069    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y52         LUT3 (Prop_lut3_I2_O)        0.028     5.097 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           1.775     6.872    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y53          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.133     2.307 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=1, routed)           2.403     4.710    AD9783_inst1_n_36
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.075     4.785 r  counter_f_reg[11]_i_3/O
                         net (fo=48, routed)          0.854     5.639    AD9783_inst1/AD_9783_SPI_inst/spi_clk
    SLICE_X9Y53          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P/C
                         clock pessimism             -0.147     5.492    
    SLICE_X9Y53          FDPE (Remov_fdpe_C_PRE)     -0.072     5.420    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_P
  -------------------------------------------------------------------
                         required time                         -5.420    
                         arrival time                           6.872    
  -------------------------------------------------------------------
                         slack                                  1.452    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_data_reg_n_0_[10]
  To Clock:  AD9783_inst1/spi_data_reg_n_0_[10]

Setup :            2  Failing Endpoints,  Worst Slack       -1.653ns,  Total Violation       -3.265ns
Hold  :            0  Failing Endpoints,  Worst Slack        8.136ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.653ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        7.384ns  (logic 0.053ns (0.718%)  route 7.331ns (99.282%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.449ns = ( 10.449 - 5.000 ) 
    Source Clock Delay      (SCD):    4.798ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.651     4.529    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.269     4.798 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           5.534    10.331    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X10Y52         LUT3 (Prop_lut3_I1_O)        0.053    10.384 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.798    12.182    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X9Y54          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.539     9.212    AD9783_inst1/CLK
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.216     9.428 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.555     9.984    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X10Y52         LUT3 (Prop_lut3_I0_O)        0.042    10.026 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.424    10.449    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y54          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism              0.369    10.819    
                         clock uncertainty           -0.035    10.783    
    SLICE_X9Y54          LDCE (Recov_ldce_G_CLR)     -0.255    10.528    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         10.528    
                         arrival time                         -12.182    
  -------------------------------------------------------------------
                         slack                                 -1.653    

Slack (VIOLATED) :        -1.612ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        7.241ns  (logic 0.053ns (0.732%)  route 7.188ns (99.268%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.348ns = ( 10.348 - 5.000 ) 
    Source Clock Delay      (SCD):    4.798ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.651     4.529    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.269     4.798 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           5.534    10.331    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X10Y52         LUT3 (Prop_lut3_I1_O)        0.053    10.384 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.655    12.039    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X11Y53         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.539     9.212    AD9783_inst1/CLK
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.216     9.428 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.555     9.984    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X10Y52         LUT3 (Prop_lut3_I0_O)        0.042    10.026 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.323    10.348    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X11Y53         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism              0.369    10.718    
                         clock uncertainty           -0.035    10.682    
    SLICE_X11Y53         LDCE (Recov_ldce_G_CLR)     -0.255    10.427    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         10.427    
                         arrival time                         -12.039    
  -------------------------------------------------------------------
                         slack                                 -1.612    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.136ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@10.000ns)
  Data Path Delay:        3.764ns  (logic 0.028ns (0.744%)  route 3.736ns (99.256%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.662ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.889ns = ( 7.889 - 5.000 ) 
    Source Clock Delay      (SCD):    1.835ns = ( 11.835 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.634    11.735    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.100    11.835 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           2.856    14.691    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X10Y52         LUT3 (Prop_lut3_I1_O)        0.028    14.719 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.881    15.599    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X9Y54          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.854     7.103    AD9783_inst1/CLK
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.124     7.227 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.360     7.587    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X10Y52         LUT3 (Prop_lut3_I0_O)        0.035     7.622 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.267     7.889    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y54          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism             -0.391     7.497    
                         clock uncertainty            0.035     7.533    
    SLICE_X9Y54          LDCE (Remov_ldce_G_CLR)     -0.069     7.464    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         -7.464    
                         arrival time                          15.599    
  -------------------------------------------------------------------
                         slack                                  8.136    

Slack (MET) :             8.155ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@10.000ns)
  Data Path Delay:        3.714ns  (logic 0.028ns (0.754%)  route 3.686ns (99.246%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.593ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 7.820 - 5.000 ) 
    Source Clock Delay      (SCD):    1.835ns = ( 11.835 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.634    11.735    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.100    11.835 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           2.856    14.691    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X10Y52         LUT3 (Prop_lut3_I1_O)        0.028    14.719 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.831    15.550    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X11Y53         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.854     7.103    AD9783_inst1/CLK
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.124     7.227 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.360     7.587    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X10Y52         LUT3 (Prop_lut3_I0_O)        0.035     7.622 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.198     7.820    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X11Y53         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism             -0.391     7.428    
                         clock uncertainty            0.035     7.464    
    SLICE_X11Y53         LDCE (Remov_ldce_G_CLR)     -0.069     7.395    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         -7.395    
                         arrival time                          15.550    
  -------------------------------------------------------------------
                         slack                                  8.155    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_trigger_reg_n_0
  To Clock:  AD9783_inst1/spi_data_reg_n_0_[10]

Setup :            0  Failing Endpoints,  Worst Slack        8.094ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.332ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.094ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@15.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.276ns  (logic 0.053ns (2.328%)  route 2.223ns (97.672%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.449ns = ( 20.449 - 15.000 ) 
    Source Clock Delay      (SCD):    4.994ns = ( 9.994 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.847     9.725    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.269     9.994 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.426    10.419    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y52         LUT3 (Prop_lut3_I2_O)        0.053    10.472 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.798    12.270    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X9Y54          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.539    19.212    AD9783_inst1/CLK
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.216    19.428 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.555    19.984    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X10Y52         LUT3 (Prop_lut3_I0_O)        0.042    20.026 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.424    20.449    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y54          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism              0.204    20.654    
                         clock uncertainty           -0.035    20.618    
    SLICE_X9Y54          LDCE (Recov_ldce_G_CLR)     -0.255    20.363    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         20.363    
                         arrival time                         -12.270    
  -------------------------------------------------------------------
                         slack                                  8.094    

Slack (MET) :             8.135ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@15.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.133ns  (logic 0.053ns (2.484%)  route 2.080ns (97.516%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.348ns = ( 20.348 - 15.000 ) 
    Source Clock Delay      (SCD):    4.994ns = ( 9.994 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.847     9.725    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.269     9.994 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.426    10.419    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y52         LUT3 (Prop_lut3_I2_O)        0.053    10.472 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.655    12.127    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X11Y53         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.539    19.212    AD9783_inst1/CLK
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.216    19.428 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.555    19.984    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X10Y52         LUT3 (Prop_lut3_I0_O)        0.042    20.026 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.323    20.348    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X11Y53         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism              0.204    20.553    
                         clock uncertainty           -0.035    20.517    
    SLICE_X11Y53         LDCE (Recov_ldce_G_CLR)     -0.255    20.262    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         20.262    
                         arrival time                         -12.127    
  -------------------------------------------------------------------
                         slack                                  8.135    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.117ns  (logic 0.028ns (2.506%)  route 1.089ns (97.494%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.889ns = ( 7.889 - 5.000 ) 
    Source Clock Delay      (SCD):    1.887ns = ( 6.887 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.686     6.787    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.100     6.887 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.209     7.096    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y52         LUT3 (Prop_lut3_I2_O)        0.028     7.124 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.881     8.004    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X9Y54          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.854     7.103    AD9783_inst1/CLK
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.124     7.227 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.360     7.587    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X10Y52         LUT3 (Prop_lut3_I0_O)        0.035     7.622 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.267     7.889    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y54          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism             -0.147     7.741    
    SLICE_X9Y54          LDCE (Remov_ldce_G_CLR)     -0.069     7.672    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         -7.672    
                         arrival time                           8.004    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.067ns  (logic 0.028ns (2.623%)  route 1.039ns (97.377%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.785ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 7.820 - 5.000 ) 
    Source Clock Delay      (SCD):    1.887ns = ( 6.887 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.686     6.787    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.100     6.887 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.209     7.096    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y52         LUT3 (Prop_lut3_I2_O)        0.028     7.124 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.831     7.955    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X11Y53         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.854     7.103    AD9783_inst1/CLK
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.124     7.227 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.360     7.587    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X10Y52         LUT3 (Prop_lut3_I0_O)        0.035     7.622 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.198     7.820    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X11Y53         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism             -0.147     7.672    
    SLICE_X11Y53         LDCE (Remov_ldce_G_CLR)     -0.069     7.603    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         -7.603    
                         arrival time                           7.955    
  -------------------------------------------------------------------
                         slack                                  0.351    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  AD9783_inst1/spi_data_reg_n_0_[10]

Setup :            0  Failing Endpoints,  Worst Slack        4.268ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.919ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.268ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        3.243ns  (logic 0.053ns (1.634%)  route 3.190ns (98.366%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.449ns = ( 20.449 - 15.000 ) 
    Source Clock Delay      (SCD):    7.853ns = ( 12.853 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.391     9.269    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.983    10.560    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.680 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.904    12.584    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.269    12.853 f  rst_in_reg/Q
                         net (fo=127, routed)         1.392    14.245    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y52         LUT3 (Prop_lut3_I0_O)        0.053    14.298 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.798    16.096    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X9Y54          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.539    19.212    AD9783_inst1/CLK
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.216    19.428 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.555    19.984    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X10Y52         LUT3 (Prop_lut3_I0_O)        0.042    20.026 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.424    20.449    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y54          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism              0.204    20.654    
                         clock uncertainty           -0.035    20.618    
    SLICE_X9Y54          LDCE (Recov_ldce_G_CLR)     -0.255    20.363    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         20.363    
                         arrival time                         -16.096    
  -------------------------------------------------------------------
                         slack                                  4.268    

Slack (MET) :             4.309ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        3.100ns  (logic 0.053ns (1.710%)  route 3.047ns (98.290%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.348ns = ( 20.348 - 15.000 ) 
    Source Clock Delay      (SCD):    7.853ns = ( 12.853 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.391     9.269    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.983    10.560    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.680 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.904    12.584    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.269    12.853 f  rst_in_reg/Q
                         net (fo=127, routed)         1.392    14.245    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y52         LUT3 (Prop_lut3_I0_O)        0.053    14.298 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.655    15.953    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X11Y53         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.539    19.212    AD9783_inst1/CLK
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.216    19.428 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.555    19.984    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X10Y52         LUT3 (Prop_lut3_I0_O)        0.042    20.026 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.323    20.348    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X11Y53         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism              0.204    20.553    
                         clock uncertainty           -0.035    20.517    
    SLICE_X11Y53         LDCE (Recov_ldce_G_CLR)     -0.255    20.262    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         20.262    
                         arrival time                         -15.953    
  -------------------------------------------------------------------
                         slack                                  4.309    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.919ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.574ns  (logic 0.028ns (1.779%)  route 1.546ns (98.221%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.889ns = ( 7.889 - 5.000 ) 
    Source Clock Delay      (SCD):    3.018ns = ( 8.018 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.541     6.642    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.414     7.175    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.201 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.717     7.918    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.100     8.018 f  rst_in_reg/Q
                         net (fo=127, routed)         0.665     8.683    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y52         LUT3 (Prop_lut3_I0_O)        0.028     8.711 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.881     9.591    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X9Y54          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.854     7.103    AD9783_inst1/CLK
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.124     7.227 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.360     7.587    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X10Y52         LUT3 (Prop_lut3_I0_O)        0.035     7.622 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.267     7.889    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y54          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism             -0.147     7.741    
    SLICE_X9Y54          LDCE (Remov_ldce_G_CLR)     -0.069     7.672    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         -7.672    
                         arrival time                           9.591    
  -------------------------------------------------------------------
                         slack                                  1.919    

Slack (MET) :             1.938ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[10]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_data_reg_n_0_[10] fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.524ns  (logic 0.028ns (1.837%)  route 1.496ns (98.163%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 7.820 - 5.000 ) 
    Source Clock Delay      (SCD):    3.018ns = ( 8.018 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.541     6.642    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.414     7.175    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.201 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.717     7.918    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.100     8.018 f  rst_in_reg/Q
                         net (fo=127, routed)         0.665     8.683    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y52         LUT3 (Prop_lut3_I0_O)        0.028     8.711 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.831     9.542    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X11Y53         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[10] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.854     7.103    AD9783_inst1/CLK
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.124     7.227 f  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           0.360     7.587    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X10Y52         LUT3 (Prop_lut3_I0_O)        0.035     7.622 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.198     7.820    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X11Y53         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism             -0.147     7.672    
    SLICE_X11Y53         LDCE (Remov_ldce_G_CLR)     -0.069     7.603    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         -7.603    
                         arrival time                           9.542    
  -------------------------------------------------------------------
                         slack                                  1.938    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_data_reg_n_0_[15]
  To Clock:  AD9783_inst1/spi_data_reg_n_0_[15]

Setup :            1  Failing Endpoint ,  Worst Slack       -1.521ns,  Total Violation       -1.521ns
Hold  :            0  Failing Endpoints,  Worst Slack        7.943ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.521ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[15]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/spi_data_reg_n_0_[15] fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@0.000ns)
  Data Path Delay:        7.546ns  (logic 0.158ns (2.094%)  route 7.388ns (97.906%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.662ns = ( 10.662 - 5.000 ) 
    Source Clock Delay      (SCD):    4.775ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.651     4.529    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.246     4.775 r  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           5.922    10.696    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X8Y48          LUT3 (Prop_lut3_I1_O)        0.158    10.854 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           1.466    12.320    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X8Y48          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[15] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.539     9.212    AD9783_inst1/CLK
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.197     9.409 f  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           0.692    10.101    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X8Y48          LUT3 (Prop_lut3_I0_O)        0.126    10.227 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.435    10.662    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X8Y48          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism              0.365    11.027    
                         clock uncertainty           -0.035    10.992    
    SLICE_X8Y48          LDCE (Recov_ldce_G_CLR)     -0.192    10.800    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         10.800    
                         arrival time                         -12.320    
  -------------------------------------------------------------------
                         slack                                 -1.521    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.943ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[15]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/spi_data_reg_n_0_[15] fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@10.000ns)
  Data Path Delay:        3.733ns  (logic 0.066ns (1.768%)  route 3.667ns (98.232%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.020ns = ( 8.020 - 5.000 ) 
    Source Clock Delay      (SCD):    1.826ns = ( 11.826 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.634    11.735    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.091    11.826 r  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           2.967    14.793    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X8Y48          LUT3 (Prop_lut3_I1_O)        0.066    14.859 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.700    15.559    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X8Y48          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[15] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.854     7.103    AD9783_inst1/CLK
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.113     7.216 f  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           0.455     7.670    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X8Y48          LUT3 (Prop_lut3_I0_O)        0.082     7.752 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.268     8.020    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X8Y48          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism             -0.389     7.631    
                         clock uncertainty            0.035     7.666    
    SLICE_X8Y48          LDCE (Remov_ldce_G_CLR)     -0.050     7.616    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         -7.616    
                         arrival time                          15.559    
  -------------------------------------------------------------------
                         slack                                  7.943    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_trigger_reg_n_0
  To Clock:  AD9783_inst1/spi_data_reg_n_0_[15]

Setup :            0  Failing Endpoints,  Worst Slack        6.769ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.884ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.769ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[15]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_data_reg_n_0_[15] fall@15.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.876ns  (logic 0.053ns (1.367%)  route 3.823ns (98.633%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.872ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.662ns = ( 20.662 - 15.000 ) 
    Source Clock Delay      (SCD):    4.994ns = ( 9.994 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.847     9.725    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.269     9.994 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          2.357    12.350    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X8Y48          LUT3 (Prop_lut3_I2_O)        0.053    12.403 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           1.466    13.870    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X8Y48          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[15] fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.539    19.212    AD9783_inst1/CLK
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.197    19.409 f  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           0.692    20.101    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X8Y48          LUT3 (Prop_lut3_I0_O)        0.126    20.227 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.435    20.662    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X8Y48          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism              0.204    20.866    
                         clock uncertainty           -0.035    20.831    
    SLICE_X8Y48          LDCE (Recov_ldce_G_CLR)     -0.192    20.639    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         20.639    
                         arrival time                         -13.870    
  -------------------------------------------------------------------
                         slack                                  6.769    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.884ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[15]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_data_reg_n_0_[15] fall@5.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.819ns  (logic 0.028ns (1.539%)  route 1.791ns (98.461%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.020ns = ( 8.020 - 5.000 ) 
    Source Clock Delay      (SCD):    1.887ns = ( 6.887 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.686     6.787    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.100     6.887 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.091     7.978    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X8Y48          LUT3 (Prop_lut3_I2_O)        0.028     8.006 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.700     8.706    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X8Y48          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[15] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.854     7.103    AD9783_inst1/CLK
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.113     7.216 f  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           0.455     7.670    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X8Y48          LUT3 (Prop_lut3_I0_O)        0.082     7.752 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.268     8.020    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X8Y48          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism             -0.147     7.873    
    SLICE_X8Y48          LDCE (Remov_ldce_G_CLR)     -0.050     7.823    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         -7.823    
                         arrival time                           8.706    
  -------------------------------------------------------------------
                         slack                                  0.884    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  AD9783_inst1/spi_data_reg_n_0_[15]

Setup :            0  Failing Endpoints,  Worst Slack        5.345ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.384ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.345ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[15]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_data_reg_n_0_[15] fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        2.441ns  (logic 0.053ns (2.171%)  route 2.388ns (97.829%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.987ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.662ns = ( 20.662 - 15.000 ) 
    Source Clock Delay      (SCD):    7.853ns = ( 12.853 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.391     9.269    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.983    10.560    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.680 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.904    12.584    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.269    12.853 f  rst_in_reg/Q
                         net (fo=127, routed)         0.922    13.775    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X8Y48          LUT3 (Prop_lut3_I0_O)        0.053    13.828 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           1.466    15.294    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X8Y48          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[15] fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.539    19.212    AD9783_inst1/CLK
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.197    19.409 f  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           0.692    20.101    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X8Y48          LUT3 (Prop_lut3_I0_O)        0.126    20.227 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.435    20.662    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X8Y48          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism              0.204    20.866    
                         clock uncertainty           -0.035    20.831    
    SLICE_X8Y48          LDCE (Recov_ldce_G_CLR)     -0.192    20.639    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         20.639    
                         arrival time                         -15.294    
  -------------------------------------------------------------------
                         slack                                  5.345    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.384ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_data_reg_n_0_[15]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_data_reg_n_0_[15] fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.189ns  (logic 0.028ns (2.355%)  route 1.161ns (97.645%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.020ns = ( 8.020 - 5.000 ) 
    Source Clock Delay      (SCD):    3.018ns = ( 8.018 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.541     6.642    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.414     7.175    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.201 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.717     7.918    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.100     8.018 f  rst_in_reg/Q
                         net (fo=127, routed)         0.461     8.479    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X8Y48          LUT3 (Prop_lut3_I0_O)        0.028     8.507 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.700     9.207    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X8Y48          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_data_reg_n_0_[15] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.854     7.103    AD9783_inst1/CLK
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.113     7.216 f  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           0.455     7.670    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X8Y48          LUT3 (Prop_lut3_I0_O)        0.082     7.752 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.268     8.020    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X8Y48          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism             -0.147     7.873    
    SLICE_X8Y48          LDCE (Remov_ldce_G_CLR)     -0.050     7.823    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         -7.823    
                         arrival time                           9.207    
  -------------------------------------------------------------------
                         slack                                  1.384    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_data_reg_n_0_[10]
  To Clock:  AD9783_inst1/spi_trigger_reg_n_0

Setup :            2  Failing Endpoints,  Worst Slack       -1.816ns,  Total Violation       -3.591ns
Hold  :            0  Failing Endpoints,  Worst Slack        7.940ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.816ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        7.384ns  (logic 0.053ns (0.718%)  route 7.331ns (99.282%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 10.451 - 5.000 ) 
    Source Clock Delay      (SCD):    4.798ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.651     4.529    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.269     4.798 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           5.534    10.331    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X10Y52         LUT3 (Prop_lut3_I1_O)        0.053    10.384 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.798    12.182    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X9Y54          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.733     9.406    AD9783_inst1/CLK
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.216     9.622 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.364     9.986    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y52         LUT3 (Prop_lut3_I1_O)        0.042    10.028 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.424    10.451    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y54          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism              0.204    10.656    
                         clock uncertainty           -0.035    10.620    
    SLICE_X9Y54          LDCE (Recov_ldce_G_CLR)     -0.255    10.365    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                         -12.182    
  -------------------------------------------------------------------
                         slack                                 -1.816    

Slack (VIOLATED) :        -1.775ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        7.241ns  (logic 0.053ns (0.732%)  route 7.188ns (99.268%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.350ns = ( 10.350 - 5.000 ) 
    Source Clock Delay      (SCD):    4.798ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.651     4.529    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.269     4.798 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           5.534    10.331    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X10Y52         LUT3 (Prop_lut3_I1_O)        0.053    10.384 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.655    12.039    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X11Y53         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.733     9.406    AD9783_inst1/CLK
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.216     9.622 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.364     9.986    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y52         LUT3 (Prop_lut3_I1_O)        0.042    10.028 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.323    10.350    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X11Y53         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism              0.204    10.555    
                         clock uncertainty           -0.035    10.519    
    SLICE_X11Y53         LDCE (Recov_ldce_G_CLR)     -0.255    10.264    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         10.264    
                         arrival time                         -12.039    
  -------------------------------------------------------------------
                         slack                                 -1.775    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.940ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@10.000ns)
  Data Path Delay:        3.764ns  (logic 0.028ns (0.744%)  route 3.736ns (99.256%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.841ns = ( 7.841 - 5.000 ) 
    Source Clock Delay      (SCD):    1.835ns = ( 11.835 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.634    11.735    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.100    11.835 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           2.856    14.691    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X10Y52         LUT3 (Prop_lut3_I1_O)        0.028    14.719 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.881    15.599    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X9Y54          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.926     7.175    AD9783_inst1/CLK
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.124     7.299 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.241     7.539    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y52         LUT3 (Prop_lut3_I1_O)        0.035     7.574 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.267     7.841    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y54          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism             -0.147     7.693    
                         clock uncertainty            0.035     7.729    
    SLICE_X9Y54          LDCE (Remov_ldce_G_CLR)     -0.069     7.660    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         -7.660    
                         arrival time                          15.599    
  -------------------------------------------------------------------
                         slack                                  7.940    

Slack (MET) :             7.959ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@10.000ns)
  Data Path Delay:        3.714ns  (logic 0.028ns (0.754%)  route 3.686ns (99.246%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.772ns = ( 7.772 - 5.000 ) 
    Source Clock Delay      (SCD):    1.835ns = ( 11.835 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.634    11.735    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.100    11.835 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           2.856    14.691    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X10Y52         LUT3 (Prop_lut3_I1_O)        0.028    14.719 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.831    15.550    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X11Y53         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.926     7.175    AD9783_inst1/CLK
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.124     7.299 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.241     7.539    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y52         LUT3 (Prop_lut3_I1_O)        0.035     7.574 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.198     7.772    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X11Y53         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism             -0.147     7.624    
                         clock uncertainty            0.035     7.660    
    SLICE_X11Y53         LDCE (Remov_ldce_G_CLR)     -0.069     7.591    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         -7.591    
                         arrival time                          15.550    
  -------------------------------------------------------------------
                         slack                                  7.959    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_data_reg_n_0_[15]
  To Clock:  AD9783_inst1/spi_trigger_reg_n_0

Setup :            1  Failing Endpoint ,  Worst Slack       -0.274ns,  Total Violation       -0.274ns
Hold  :            0  Failing Endpoints,  Worst Slack        6.826ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.274ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@0.000ns)
  Data Path Delay:        7.546ns  (logic 0.158ns (2.094%)  route 7.388ns (97.906%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.499ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.070ns = ( 12.070 - 5.000 ) 
    Source Clock Delay      (SCD):    4.775ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.651     4.529    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.246     4.775 r  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           5.922    10.696    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X8Y48          LUT3 (Prop_lut3_I1_O)        0.158    10.854 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           1.466    12.320    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X8Y48          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.733     9.406    AD9783_inst1/CLK
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.216     9.622 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.971    11.593    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X8Y48          LUT3 (Prop_lut3_I1_O)        0.042    11.635 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.435    12.070    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X8Y48          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism              0.204    12.274    
                         clock uncertainty           -0.035    12.239    
    SLICE_X8Y48          LDCE (Recov_ldce_G_CLR)     -0.192    12.047    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         12.047    
                         arrival time                         -12.320    
  -------------------------------------------------------------------
                         slack                                 -0.274    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.826ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@10.000ns)
  Data Path Delay:        3.733ns  (logic 0.066ns (1.768%)  route 3.667ns (98.232%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.921ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.895ns = ( 8.895 - 5.000 ) 
    Source Clock Delay      (SCD):    1.826ns = ( 11.826 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.634    11.735    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.091    11.826 r  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           2.967    14.793    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X8Y48          LUT3 (Prop_lut3_I1_O)        0.066    14.859 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.700    15.559    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X8Y48          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.926     7.175    AD9783_inst1/CLK
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.124     7.299 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.294     8.592    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X8Y48          LUT3 (Prop_lut3_I1_O)        0.035     8.627 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.268     8.895    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X8Y48          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism             -0.147     8.748    
                         clock uncertainty            0.035     8.783    
    SLICE_X8Y48          LDCE (Remov_ldce_G_CLR)     -0.050     8.733    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         -8.733    
                         arrival time                          15.559    
  -------------------------------------------------------------------
                         slack                                  6.826    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_trigger_reg_n_0
  To Clock:  AD9783_inst1/spi_trigger_reg_n_0

Setup :            0  Failing Endpoints,  Worst Slack        6.449ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.449ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@15.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        4.135ns  (logic 0.053ns (1.282%)  route 4.082ns (98.718%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.874ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.496ns = ( 20.496 - 15.000 ) 
    Source Clock Delay      (SCD):    4.994ns = ( 9.994 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.847     9.725    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.269     9.994 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          2.166    12.159    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X11Y52         LUT3 (Prop_lut3_I2_O)        0.053    12.212 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           1.916    14.128    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X11Y52         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.733    19.406    AD9783_inst1/CLK
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.216    19.622 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.364    19.986    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y52         LUT3 (Prop_lut3_I1_O)        0.042    20.028 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.468    20.496    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X11Y52         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.371    20.867    
                         clock uncertainty           -0.035    20.832    
    SLICE_X11Y52         LDCE (Recov_ldce_G_CLR)     -0.255    20.577    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         20.577    
                         arrival time                         -14.128    
  -------------------------------------------------------------------
                         slack                                  6.449    

Slack (MET) :             8.208ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@15.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.733ns  (logic 0.053ns (1.939%)  route 2.680ns (98.061%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.790ns = ( 20.790 - 15.000 ) 
    Source Clock Delay      (SCD):    4.994ns = ( 9.994 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.847     9.725    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.269     9.994 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.846    10.839    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y51         LUT3 (Prop_lut3_I2_O)        0.053    10.892 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           1.834    12.726    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X10Y51         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.733    19.406    AD9783_inst1/CLK
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.216    19.622 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.605    20.227    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y51         LUT3 (Prop_lut3_I1_O)        0.042    20.269 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           0.521    20.790    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X10Y51         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.371    21.161    
                         clock uncertainty           -0.035    21.126    
    SLICE_X10Y51         LDCE (Recov_ldce_G_CLR)     -0.192    20.934    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         20.934    
                         arrival time                         -12.726    
  -------------------------------------------------------------------
                         slack                                  8.208    

Slack (MET) :             8.263ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@15.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.276ns  (logic 0.053ns (2.328%)  route 2.223ns (97.672%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.829ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 20.451 - 15.000 ) 
    Source Clock Delay      (SCD):    4.994ns = ( 9.994 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.847     9.725    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.269     9.994 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.426    10.419    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y52         LUT3 (Prop_lut3_I2_O)        0.053    10.472 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.798    12.270    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X9Y54          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.733    19.406    AD9783_inst1/CLK
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.216    19.622 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.364    19.986    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y52         LUT3 (Prop_lut3_I1_O)        0.042    20.028 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.424    20.451    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y54          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism              0.371    20.823    
                         clock uncertainty           -0.035    20.787    
    SLICE_X9Y54          LDCE (Recov_ldce_G_CLR)     -0.255    20.532    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         20.532    
                         arrival time                         -12.270    
  -------------------------------------------------------------------
                         slack                                  8.263    

Slack (MET) :             8.304ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@15.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.133ns  (logic 0.053ns (2.484%)  route 2.080ns (97.516%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.350ns = ( 20.350 - 15.000 ) 
    Source Clock Delay      (SCD):    4.994ns = ( 9.994 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.847     9.725    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.269     9.994 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.426    10.419    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y52         LUT3 (Prop_lut3_I2_O)        0.053    10.472 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.655    12.127    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X11Y53         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.733    19.406    AD9783_inst1/CLK
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.216    19.622 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.364    19.986    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y52         LUT3 (Prop_lut3_I1_O)        0.042    20.028 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.323    20.350    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X11Y53         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism              0.371    20.722    
                         clock uncertainty           -0.035    20.686    
    SLICE_X11Y53         LDCE (Recov_ldce_G_CLR)     -0.255    20.431    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         20.431    
                         arrival time                         -12.127    
  -------------------------------------------------------------------
                         slack                                  8.304    

Slack (MET) :             8.344ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@15.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.876ns  (logic 0.053ns (1.367%)  route 3.823ns (98.633%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.070ns = ( 22.070 - 15.000 ) 
    Source Clock Delay      (SCD):    4.994ns = ( 9.994 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.847     9.725    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.269     9.994 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          2.357    12.350    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X8Y48          LUT3 (Prop_lut3_I2_O)        0.053    12.403 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           1.466    13.870    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X8Y48          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.733    19.406    AD9783_inst1/CLK
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.216    19.622 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.971    21.593    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X8Y48          LUT3 (Prop_lut3_I1_O)        0.042    21.635 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.435    22.070    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X8Y48          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism              0.371    22.441    
                         clock uncertainty           -0.035    22.406    
    SLICE_X8Y48          LDCE (Recov_ldce_G_CLR)     -0.192    22.214    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         22.214    
                         arrival time                         -13.870    
  -------------------------------------------------------------------
                         slack                                  8.344    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.819ns  (logic 0.028ns (1.539%)  route 1.791ns (98.461%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.596ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.895ns = ( 8.895 - 5.000 ) 
    Source Clock Delay      (SCD):    1.887ns = ( 6.887 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.686     6.787    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.100     6.887 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.091     7.978    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X8Y48          LUT3 (Prop_lut3_I2_O)        0.028     8.006 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.700     8.706    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X8Y48          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.926     7.175    AD9783_inst1/CLK
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.124     7.299 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.294     8.592    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X8Y48          LUT3 (Prop_lut3_I1_O)        0.035     8.627 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.268     8.895    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X8Y48          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism             -0.411     8.484    
                         clock uncertainty            0.035     8.519    
    SLICE_X8Y48          LDCE (Remov_ldce_G_CLR)     -0.050     8.469    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         -8.469    
                         arrival time                           8.706    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.277ns  (logic 0.028ns (2.193%)  route 1.249ns (97.807%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.745ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.043ns = ( 8.043 - 5.000 ) 
    Source Clock Delay      (SCD):    1.887ns = ( 6.887 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.686     6.787    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.100     6.887 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.397     7.284    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y51         LUT3 (Prop_lut3_I2_O)        0.028     7.312 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           0.852     8.164    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X10Y51         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.926     7.175    AD9783_inst1/CLK
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.124     7.299 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.388     7.686    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y51         LUT3 (Prop_lut3_I1_O)        0.035     7.721 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           0.322     8.043    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X10Y51         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.411     7.632    
                         clock uncertainty            0.035     7.668    
    SLICE_X10Y51         LDCE (Remov_ldce_G_CLR)     -0.050     7.618    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         -7.618    
                         arrival time                           8.164    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.117ns  (logic 0.028ns (2.506%)  route 1.089ns (97.494%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.542ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.841ns = ( 7.841 - 5.000 ) 
    Source Clock Delay      (SCD):    1.887ns = ( 6.887 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.686     6.787    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.100     6.887 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.209     7.096    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y52         LUT3 (Prop_lut3_I2_O)        0.028     7.124 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.881     8.004    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X9Y54          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.926     7.175    AD9783_inst1/CLK
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.124     7.299 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.241     7.539    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y52         LUT3 (Prop_lut3_I1_O)        0.035     7.574 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.267     7.841    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y54          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism             -0.411     7.429    
                         clock uncertainty            0.035     7.465    
    SLICE_X9Y54          LDCE (Remov_ldce_G_CLR)     -0.069     7.396    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         -7.396    
                         arrival time                           8.004    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.067ns  (logic 0.028ns (2.623%)  route 1.039ns (97.377%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.473ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.772ns = ( 7.772 - 5.000 ) 
    Source Clock Delay      (SCD):    1.887ns = ( 6.887 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.686     6.787    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.100     6.887 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.209     7.096    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y52         LUT3 (Prop_lut3_I2_O)        0.028     7.124 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.831     7.955    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X11Y53         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.926     7.175    AD9783_inst1/CLK
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.124     7.299 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.241     7.539    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y52         LUT3 (Prop_lut3_I1_O)        0.035     7.574 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.198     7.772    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X11Y53         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism             -0.411     7.360    
                         clock uncertainty            0.035     7.396    
    SLICE_X11Y53         LDCE (Remov_ldce_G_CLR)     -0.069     7.327    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         -7.327    
                         arrival time                           7.955    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             1.423ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.934ns  (logic 0.028ns (1.448%)  route 1.906ns (98.552%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.544ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.842ns = ( 7.842 - 5.000 ) 
    Source Clock Delay      (SCD):    1.887ns = ( 6.887 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.686     6.787    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.100     6.887 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.989     7.876    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X11Y52         LUT3 (Prop_lut3_I2_O)        0.028     7.904 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           0.917     8.821    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X11Y52         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.926     7.175    AD9783_inst1/CLK
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.124     7.299 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.244     7.542    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y52         LUT3 (Prop_lut3_I1_O)        0.035     7.577 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.265     7.842    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X11Y52         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.411     7.431    
                         clock uncertainty            0.035     7.466    
    SLICE_X11Y52         LDCE (Remov_ldce_G_CLR)     -0.069     7.397    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         -7.397    
                         arrival time                           8.821    
  -------------------------------------------------------------------
                         slack                                  1.423    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  AD9783_inst1/spi_trigger_reg_n_0

Setup :            2  Failing Endpoints,  Worst Slack       -3.089ns,  Total Violation       -5.609ns
Hold  :            0  Failing Endpoints,  Worst Slack        8.114ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.089ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        9.328ns  (logic 0.322ns (3.452%)  route 9.006ns (96.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.790ns = ( 10.790 - 5.000 ) 
    Source Clock Delay      (SCD):    4.529ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.651     4.529    AD9783_inst1/CLK
    SLICE_X13Y51         FDRE                                         r  AD9783_inst1/spi_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.269     4.798 r  AD9783_inst1/spi_data_reg[8]/Q
                         net (fo=2, routed)           7.172    11.969    AD9783_inst1/AD_9783_SPI_inst/Q[1]
    SLICE_X10Y51         LUT3 (Prop_lut3_I1_O)        0.053    12.022 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           1.834    13.856    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X10Y51         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.733     9.406    AD9783_inst1/CLK
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.216     9.622 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.605    10.227    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y51         LUT3 (Prop_lut3_I1_O)        0.042    10.269 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           0.521    10.790    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X10Y51         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.204    10.994    
                         clock uncertainty           -0.035    10.959    
    SLICE_X10Y51         LDCE (Recov_ldce_G_CLR)     -0.192    10.767    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         10.767    
                         arrival time                         -13.856    
  -------------------------------------------------------------------
                         slack                                 -3.089    

Slack (VIOLATED) :        -2.520ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.401ns  (logic 0.322ns (3.833%)  route 8.079ns (96.167%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.496ns = ( 10.496 - 5.000 ) 
    Source Clock Delay      (SCD):    4.529ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.651     4.529    AD9783_inst1/CLK
    SLICE_X13Y51         FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.269     4.798 r  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           6.164    10.961    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X11Y52         LUT3 (Prop_lut3_I1_O)        0.053    11.014 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           1.916    12.930    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X11Y52         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.733     9.406    AD9783_inst1/CLK
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.216     9.622 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.364     9.986    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y52         LUT3 (Prop_lut3_I1_O)        0.042    10.028 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.468    10.496    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X11Y52         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.204    10.700    
                         clock uncertainty           -0.035    10.665    
    SLICE_X11Y52         LDCE (Recov_ldce_G_CLR)     -0.255    10.410    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         10.410    
                         arrival time                         -12.930    
  -------------------------------------------------------------------
                         slack                                 -2.520    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.114ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - clk rise@10.000ns)
  Data Path Delay:        4.040ns  (logic 0.128ns (3.168%)  route 3.912ns (96.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.842ns = ( 7.842 - 5.000 ) 
    Source Clock Delay      (SCD):    1.735ns = ( 11.735 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.634    11.735    AD9783_inst1/CLK
    SLICE_X13Y51         FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.100    11.835 r  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           2.996    14.831    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X11Y52         LUT3 (Prop_lut3_I1_O)        0.028    14.859 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           0.917    15.775    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X11Y52         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.926     7.175    AD9783_inst1/CLK
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.124     7.299 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.244     7.542    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y52         LUT3 (Prop_lut3_I1_O)        0.035     7.577 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.265     7.842    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X11Y52         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.147     7.695    
                         clock uncertainty            0.035     7.730    
    SLICE_X11Y52         LDCE (Remov_ldce_G_CLR)     -0.069     7.661    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         -7.661    
                         arrival time                          15.775    
  -------------------------------------------------------------------
                         slack                                  8.114    

Slack (MET) :             8.378ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - clk rise@10.000ns)
  Data Path Delay:        4.525ns  (logic 0.128ns (2.829%)  route 4.397ns (97.171%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.043ns = ( 8.043 - 5.000 ) 
    Source Clock Delay      (SCD):    1.735ns = ( 11.735 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.634    11.735    AD9783_inst1/CLK
    SLICE_X13Y51         FDRE                                         r  AD9783_inst1/spi_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.100    11.835 r  AD9783_inst1/spi_data_reg[8]/Q
                         net (fo=2, routed)           3.545    15.380    AD9783_inst1/AD_9783_SPI_inst/Q[1]
    SLICE_X10Y51         LUT3 (Prop_lut3_I1_O)        0.028    15.408 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           0.852    16.260    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X10Y51         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.926     7.175    AD9783_inst1/CLK
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.124     7.299 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.388     7.686    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y51         LUT3 (Prop_lut3_I1_O)        0.035     7.721 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           0.322     8.043    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X10Y51         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.147     7.896    
                         clock uncertainty            0.035     7.932    
    SLICE_X10Y51         LDCE (Remov_ldce_G_CLR)     -0.050     7.882    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         -7.882    
                         arrival time                          16.260    
  -------------------------------------------------------------------
                         slack                                  8.378    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  AD9783_inst1/spi_trigger_reg_n_0

Setup :            0  Failing Endpoints,  Worst Slack        4.270ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.509ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.270ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        3.243ns  (logic 0.053ns (1.634%)  route 3.190ns (98.366%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 20.451 - 15.000 ) 
    Source Clock Delay      (SCD):    7.853ns = ( 12.853 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.391     9.269    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.983    10.560    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.680 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.904    12.584    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.269    12.853 f  rst_in_reg/Q
                         net (fo=127, routed)         1.392    14.245    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y52         LUT3 (Prop_lut3_I0_O)        0.053    14.298 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.798    16.096    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X9Y54          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.733    19.406    AD9783_inst1/CLK
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.216    19.622 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.364    19.986    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y52         LUT3 (Prop_lut3_I1_O)        0.042    20.028 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.424    20.451    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y54          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism              0.204    20.656    
                         clock uncertainty           -0.035    20.620    
    SLICE_X9Y54          LDCE (Recov_ldce_G_CLR)     -0.255    20.365    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         20.365    
                         arrival time                         -16.096    
  -------------------------------------------------------------------
                         slack                                  4.270    

Slack (MET) :             4.311ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        3.100ns  (logic 0.053ns (1.710%)  route 3.047ns (98.290%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.350ns = ( 20.350 - 15.000 ) 
    Source Clock Delay      (SCD):    7.853ns = ( 12.853 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.391     9.269    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.983    10.560    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.680 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.904    12.584    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.269    12.853 f  rst_in_reg/Q
                         net (fo=127, routed)         1.392    14.245    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y52         LUT3 (Prop_lut3_I0_O)        0.053    14.298 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.655    15.953    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X11Y53         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.733    19.406    AD9783_inst1/CLK
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.216    19.622 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.364    19.986    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y52         LUT3 (Prop_lut3_I1_O)        0.042    20.028 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.323    20.350    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X11Y53         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism              0.204    20.555    
                         clock uncertainty           -0.035    20.519    
    SLICE_X11Y53         LDCE (Recov_ldce_G_CLR)     -0.255    20.264    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         20.264    
                         arrival time                         -15.953    
  -------------------------------------------------------------------
                         slack                                  4.311    

Slack (MET) :             4.549ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        3.008ns  (logic 0.053ns (1.762%)  route 2.955ns (98.238%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.496ns = ( 20.496 - 15.000 ) 
    Source Clock Delay      (SCD):    7.853ns = ( 12.853 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.391     9.269    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.983    10.560    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.680 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.904    12.584    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.269    12.853 f  rst_in_reg/Q
                         net (fo=127, routed)         1.040    13.893    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y52         LUT3 (Prop_lut3_I0_O)        0.053    13.946 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           1.916    15.861    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X11Y52         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.733    19.406    AD9783_inst1/CLK
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.216    19.622 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.364    19.986    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y52         LUT3 (Prop_lut3_I1_O)        0.042    20.028 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.468    20.496    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X11Y52         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.204    20.700    
                         clock uncertainty           -0.035    20.665    
    SLICE_X11Y52         LDCE (Recov_ldce_G_CLR)     -0.255    20.410    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         20.410    
                         arrival time                         -15.861    
  -------------------------------------------------------------------
                         slack                                  4.549    

Slack (MET) :             4.944ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        2.970ns  (logic 0.053ns (1.784%)  route 2.917ns (98.216%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.790ns = ( 20.790 - 15.000 ) 
    Source Clock Delay      (SCD):    7.853ns = ( 12.853 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.391     9.269    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.983    10.560    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.680 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.904    12.584    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.269    12.853 f  rst_in_reg/Q
                         net (fo=127, routed)         1.083    13.936    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y51         LUT3 (Prop_lut3_I0_O)        0.053    13.989 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           1.834    15.823    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X10Y51         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.733    19.406    AD9783_inst1/CLK
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.216    19.622 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.605    20.227    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y51         LUT3 (Prop_lut3_I1_O)        0.042    20.269 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           0.521    20.790    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X10Y51         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.204    20.994    
                         clock uncertainty           -0.035    20.959    
    SLICE_X10Y51         LDCE (Recov_ldce_G_CLR)     -0.192    20.767    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         20.767    
                         arrival time                         -15.823    
  -------------------------------------------------------------------
                         slack                                  4.944    

Slack (MET) :             6.485ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.344ns  (logic 0.000ns (0.000%)  route 1.344ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.768ns = ( 20.768 - 15.000 ) 
    Source Clock Delay      (SCD):    7.853ns = ( 12.853 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.391     9.269    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.983    10.560    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.680 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.904    12.584    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.269    12.853 f  rst_in_reg/Q
                         net (fo=127, routed)         1.344    14.197    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y51         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.733    19.406    AD9783_inst1/CLK
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.216    19.622 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.592    20.214    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X11Y51         LUT2 (Prop_lut2_I0_O)        0.042    20.256 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.512    20.768    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X11Y51         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                         clock pessimism              0.204    20.972    
                         clock uncertainty           -0.035    20.937    
    SLICE_X11Y51         LDCE (Recov_ldce_G_CLR)     -0.255    20.682    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC
  -------------------------------------------------------------------
                         required time                         20.682    
                         arrival time                         -14.197    
  -------------------------------------------------------------------
                         slack                                  6.485    

Slack (MET) :             6.753ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        2.441ns  (logic 0.053ns (2.171%)  route 2.388ns (97.829%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.070ns = ( 22.070 - 15.000 ) 
    Source Clock Delay      (SCD):    7.853ns = ( 12.853 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.391     9.269    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.983    10.560    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.680 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.904    12.584    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.269    12.853 f  rst_in_reg/Q
                         net (fo=127, routed)         0.922    13.775    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X8Y48          LUT3 (Prop_lut3_I0_O)        0.053    13.828 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           1.466    15.294    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X8Y48          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.733    19.406    AD9783_inst1/CLK
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.216    19.622 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.971    21.593    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X8Y48          LUT3 (Prop_lut3_I1_O)        0.042    21.635 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.435    22.070    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X8Y48          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism              0.204    22.274    
                         clock uncertainty           -0.035    22.239    
    SLICE_X8Y48          LDCE (Recov_ldce_G_CLR)     -0.192    22.047    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         22.047    
                         arrival time                         -15.294    
  -------------------------------------------------------------------
                         slack                                  6.753    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.189ns  (logic 0.028ns (2.355%)  route 1.161ns (97.645%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.730ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.895ns = ( 8.895 - 5.000 ) 
    Source Clock Delay      (SCD):    3.018ns = ( 8.018 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.541     6.642    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.414     7.175    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.201 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.717     7.918    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.100     8.018 f  rst_in_reg/Q
                         net (fo=127, routed)         0.461     8.479    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X8Y48          LUT3 (Prop_lut3_I0_O)        0.028     8.507 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.700     9.207    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X8Y48          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.926     7.175    AD9783_inst1/CLK
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.124     7.299 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.294     8.592    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X8Y48          LUT3 (Prop_lut3_I1_O)        0.035     8.627 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.268     8.895    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X8Y48          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism             -0.147     8.748    
    SLICE_X8Y48          LDCE (Remov_ldce_G_CLR)     -0.050     8.698    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         -8.698    
                         arrival time                           9.207    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.836ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.639ns  (logic 0.000ns (0.000%)  route 0.639ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.037ns = ( 8.037 - 5.000 ) 
    Source Clock Delay      (SCD):    3.018ns = ( 8.018 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.541     6.642    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.414     7.175    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.201 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.717     7.918    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.100     8.018 f  rst_in_reg/Q
                         net (fo=127, routed)         0.639     8.656    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y51         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.926     7.175    AD9783_inst1/CLK
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.124     7.299 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.380     7.678    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X11Y51         LUT2 (Prop_lut2_I0_O)        0.035     7.713 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.324     8.037    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X11Y51         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                         clock pessimism             -0.147     7.890    
    SLICE_X11Y51         LDCE (Remov_ldce_G_CLR)     -0.069     7.821    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC
  -------------------------------------------------------------------
                         required time                         -7.821    
                         arrival time                           8.656    
  -------------------------------------------------------------------
                         slack                                  0.836    

Slack (MET) :             1.559ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.387ns  (logic 0.028ns (2.019%)  route 1.359ns (97.981%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.043ns = ( 8.043 - 5.000 ) 
    Source Clock Delay      (SCD):    3.018ns = ( 8.018 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.541     6.642    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.414     7.175    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.201 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.717     7.918    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.100     8.018 f  rst_in_reg/Q
                         net (fo=127, routed)         0.507     8.525    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y51         LUT3 (Prop_lut3_I0_O)        0.028     8.553 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           0.852     9.405    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X10Y51         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.926     7.175    AD9783_inst1/CLK
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.124     7.299 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.388     7.686    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y51         LUT3 (Prop_lut3_I1_O)        0.035     7.721 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           0.322     8.043    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X10Y51         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.147     7.896    
    SLICE_X10Y51         LDCE (Remov_ldce_G_CLR)     -0.050     7.846    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         -7.846    
                         arrival time                           9.405    
  -------------------------------------------------------------------
                         slack                                  1.559    

Slack (MET) :             1.846ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.454ns  (logic 0.028ns (1.925%)  route 1.426ns (98.075%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.842ns = ( 7.842 - 5.000 ) 
    Source Clock Delay      (SCD):    3.018ns = ( 8.018 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.541     6.642    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.414     7.175    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.201 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.717     7.918    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.100     8.018 f  rst_in_reg/Q
                         net (fo=127, routed)         0.510     8.527    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y52         LUT3 (Prop_lut3_I0_O)        0.028     8.555 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           0.917     9.472    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X11Y52         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.926     7.175    AD9783_inst1/CLK
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.124     7.299 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.244     7.542    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y52         LUT3 (Prop_lut3_I1_O)        0.035     7.577 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.265     7.842    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X11Y52         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.147     7.695    
    SLICE_X11Y52         LDCE (Remov_ldce_G_CLR)     -0.069     7.626    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         -7.626    
                         arrival time                           9.472    
  -------------------------------------------------------------------
                         slack                                  1.846    

Slack (MET) :             1.967ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.574ns  (logic 0.028ns (1.779%)  route 1.546ns (98.221%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.841ns = ( 7.841 - 5.000 ) 
    Source Clock Delay      (SCD):    3.018ns = ( 8.018 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.541     6.642    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.414     7.175    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.201 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.717     7.918    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.100     8.018 f  rst_in_reg/Q
                         net (fo=127, routed)         0.665     8.683    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y52         LUT3 (Prop_lut3_I0_O)        0.028     8.711 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.881     9.591    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X9Y54          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.926     7.175    AD9783_inst1/CLK
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.124     7.299 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.241     7.539    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y52         LUT3 (Prop_lut3_I1_O)        0.035     7.574 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.267     7.841    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y54          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism             -0.147     7.693    
    SLICE_X9Y54          LDCE (Remov_ldce_G_CLR)     -0.069     7.624    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         -7.624    
                         arrival time                           9.591    
  -------------------------------------------------------------------
                         slack                                  1.967    

Slack (MET) :             1.986ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.524ns  (logic 0.028ns (1.837%)  route 1.496ns (98.163%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.772ns = ( 7.772 - 5.000 ) 
    Source Clock Delay      (SCD):    3.018ns = ( 8.018 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.541     6.642    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.414     7.175    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.201 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.717     7.918    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.100     8.018 f  rst_in_reg/Q
                         net (fo=127, routed)         0.665     8.683    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y52         LUT3 (Prop_lut3_I0_O)        0.028     8.711 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.831     9.542    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X11Y53         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.926     7.175    AD9783_inst1/CLK
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.124     7.299 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.241     7.539    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y52         LUT3 (Prop_lut3_I1_O)        0.035     7.574 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.198     7.772    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X11Y53         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism             -0.147     7.624    
    SLICE_X11Y53         LDCE (Remov_ldce_G_CLR)     -0.069     7.555    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         -7.555    
                         arrival time                           9.542    
  -------------------------------------------------------------------
                         slack                                  1.986    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        6.454ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/clk_counter_reg[4]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.236ns  (logic 0.000ns (0.000%)  route 1.236ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -3.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.202ns = ( 14.202 - 10.000 ) 
    Source Clock Delay      (SCD):    7.853ns = ( 12.853 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.391     9.269    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.983    10.560    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.680 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.904    12.584    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.269    12.853 f  rst_in_reg/Q
                         net (fo=127, routed)         1.236    14.089    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X13Y69         FDCE                                         f  ADC1/LTC2195_SPI_inst/clk_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.529    14.202    ADC1/LTC2195_SPI_inst/CLK
    SLICE_X13Y69         FDCE                                         r  ADC1/LTC2195_SPI_inst/clk_counter_reg[4]/C
                         clock pessimism              0.204    14.407    
                         clock uncertainty           -0.035    14.371    
    SLICE_X13Y69         FDCE (Recov_fdce_C_CLR)     -0.255    14.116    ADC1/LTC2195_SPI_inst/clk_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.116    
                         arrival time                         -14.089    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.054ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/clk_counter_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.236ns  (logic 0.000ns (0.000%)  route 1.236ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -3.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.202ns = ( 14.202 - 10.000 ) 
    Source Clock Delay      (SCD):    7.853ns = ( 12.853 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.391     9.269    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.983    10.560    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.680 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.904    12.584    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.269    12.853 f  rst_in_reg/Q
                         net (fo=127, routed)         1.236    14.089    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X12Y69         FDCE                                         f  ADC1/LTC2195_SPI_inst/clk_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.529    14.202    ADC1/LTC2195_SPI_inst/CLK
    SLICE_X12Y69         FDCE                                         r  ADC1/LTC2195_SPI_inst/clk_counter_reg[3]/C
                         clock pessimism              0.204    14.407    
                         clock uncertainty           -0.035    14.371    
    SLICE_X12Y69         FDCE (Recov_fdce_C_CLR)     -0.228    14.143    ADC1/LTC2195_SPI_inst/clk_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.143    
                         arrival time                         -14.089    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/spi_clk_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.236ns  (logic 0.000ns (0.000%)  route 1.236ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -3.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.202ns = ( 14.202 - 10.000 ) 
    Source Clock Delay      (SCD):    7.853ns = ( 12.853 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.391     9.269    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.983    10.560    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.680 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.904    12.584    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.269    12.853 f  rst_in_reg/Q
                         net (fo=127, routed)         1.236    14.089    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X12Y69         FDCE                                         f  ADC1/LTC2195_SPI_inst/spi_clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.529    14.202    ADC1/LTC2195_SPI_inst/CLK
    SLICE_X12Y69         FDCE                                         r  ADC1/LTC2195_SPI_inst/spi_clk_reg/C
                         clock pessimism              0.204    14.407    
                         clock uncertainty           -0.035    14.371    
    SLICE_X12Y69         FDCE (Recov_fdce_C_CLR)     -0.228    14.143    ADC1/LTC2195_SPI_inst/spi_clk_reg
  -------------------------------------------------------------------
                         required time                         14.143    
                         arrival time                         -14.089    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.090ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/clk_counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.236ns  (logic 0.000ns (0.000%)  route 1.236ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -3.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.202ns = ( 14.202 - 10.000 ) 
    Source Clock Delay      (SCD):    7.853ns = ( 12.853 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.391     9.269    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.983    10.560    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.680 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.904    12.584    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.269    12.853 f  rst_in_reg/Q
                         net (fo=127, routed)         1.236    14.089    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X12Y69         FDCE                                         f  ADC1/LTC2195_SPI_inst/clk_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.529    14.202    ADC1/LTC2195_SPI_inst/CLK
    SLICE_X12Y69         FDCE                                         r  ADC1/LTC2195_SPI_inst/clk_counter_reg[1]/C
                         clock pessimism              0.204    14.407    
                         clock uncertainty           -0.035    14.371    
    SLICE_X12Y69         FDCE (Recov_fdce_C_CLR)     -0.192    14.179    ADC1/LTC2195_SPI_inst/clk_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.179    
                         arrival time                         -14.089    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/clk_counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.236ns  (logic 0.000ns (0.000%)  route 1.236ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -3.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.202ns = ( 14.202 - 10.000 ) 
    Source Clock Delay      (SCD):    7.853ns = ( 12.853 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.391     9.269    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.983    10.560    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.680 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.904    12.584    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.269    12.853 f  rst_in_reg/Q
                         net (fo=127, routed)         1.236    14.089    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X12Y69         FDCE                                         f  ADC1/LTC2195_SPI_inst/clk_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.529    14.202    ADC1/LTC2195_SPI_inst/CLK
    SLICE_X12Y69         FDCE                                         r  ADC1/LTC2195_SPI_inst/clk_counter_reg[2]/C
                         clock pessimism              0.204    14.407    
                         clock uncertainty           -0.035    14.371    
    SLICE_X12Y69         FDCE (Recov_fdce_C_CLR)     -0.192    14.179    ADC1/LTC2195_SPI_inst/clk_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.179    
                         arrival time                         -14.089    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.116ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/clk_counter_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.214ns  (logic 0.000ns (0.000%)  route 1.214ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -3.443ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.205ns = ( 14.205 - 10.000 ) 
    Source Clock Delay      (SCD):    7.853ns = ( 12.853 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.391     9.269    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.983    10.560    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.680 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.904    12.584    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.269    12.853 f  rst_in_reg/Q
                         net (fo=127, routed)         1.214    14.067    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X12Y67         FDCE                                         f  ADC1/LTC2195_SPI_inst/clk_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.532    14.205    ADC1/LTC2195_SPI_inst/CLK
    SLICE_X12Y67         FDCE                                         r  ADC1/LTC2195_SPI_inst/clk_counter_reg[0]/C
                         clock pessimism              0.204    14.410    
                         clock uncertainty           -0.035    14.374    
    SLICE_X12Y67         FDCE (Recov_fdce_C_CLR)     -0.192    14.182    ADC1/LTC2195_SPI_inst/clk_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.182    
                         arrival time                         -14.067    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.134ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.140ns  (logic 0.000ns (0.000%)  route 1.140ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -3.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.212ns = ( 14.212 - 10.000 ) 
    Source Clock Delay      (SCD):    7.853ns = ( 12.853 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.391     9.269    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.983    10.560    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.680 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.904    12.584    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.269    12.853 f  rst_in_reg/Q
                         net (fo=127, routed)         1.140    13.993    AD9783_inst1/rst_in
    SLICE_X13Y50         FDCE                                         f  AD9783_inst1/FSM_onehot_state_f_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.539    14.212    AD9783_inst1/CLK
    SLICE_X13Y50         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[1]/C
                         clock pessimism              0.204    14.417    
                         clock uncertainty           -0.035    14.381    
    SLICE_X13Y50         FDCE (Recov_fdce_C_CLR)     -0.255    14.126    AD9783_inst1/FSM_onehot_state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         14.126    
                         arrival time                         -13.993    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.161ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.140ns  (logic 0.000ns (0.000%)  route 1.140ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -3.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.212ns = ( 14.212 - 10.000 ) 
    Source Clock Delay      (SCD):    7.853ns = ( 12.853 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.391     9.269    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.983    10.560    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.680 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.904    12.584    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.269    12.853 f  rst_in_reg/Q
                         net (fo=127, routed)         1.140    13.993    AD9783_inst1/rst_in
    SLICE_X12Y50         FDCE                                         f  AD9783_inst1/FSM_onehot_state_f_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.539    14.212    AD9783_inst1/CLK
    SLICE_X12Y50         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[3]/C
                         clock pessimism              0.204    14.417    
                         clock uncertainty           -0.035    14.381    
    SLICE_X12Y50         FDCE (Recov_fdce_C_CLR)     -0.228    14.153    AD9783_inst1/FSM_onehot_state_f_reg[3]
  -------------------------------------------------------------------
                         required time                         14.153    
                         arrival time                         -13.993    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/clk_counter_reg[5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.164ns  (logic 0.000ns (0.000%)  route 1.164ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -3.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.203ns = ( 14.203 - 10.000 ) 
    Source Clock Delay      (SCD):    7.853ns = ( 12.853 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.391     9.269    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.983    10.560    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.680 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.904    12.584    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.269    12.853 f  rst_in_reg/Q
                         net (fo=127, routed)         1.164    14.017    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X12Y68         FDCE                                         f  ADC1/LTC2195_SPI_inst/clk_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.530    14.203    ADC1/LTC2195_SPI_inst/CLK
    SLICE_X12Y68         FDCE                                         r  ADC1/LTC2195_SPI_inst/clk_counter_reg[5]/C
                         clock pessimism              0.204    14.408    
                         clock uncertainty           -0.035    14.372    
    SLICE_X12Y68         FDCE (Recov_fdce_C_CLR)     -0.192    14.180    ADC1/LTC2195_SPI_inst/clk_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.180    
                         arrival time                         -14.017    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/clk_counter_reg[6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.164ns  (logic 0.000ns (0.000%)  route 1.164ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -3.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.203ns = ( 14.203 - 10.000 ) 
    Source Clock Delay      (SCD):    7.853ns = ( 12.853 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.391     9.269    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.983    10.560    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.680 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.904    12.584    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.269    12.853 f  rst_in_reg/Q
                         net (fo=127, routed)         1.164    14.017    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X12Y68         FDCE                                         f  ADC1/LTC2195_SPI_inst/clk_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.530    14.203    ADC1/LTC2195_SPI_inst/CLK
    SLICE_X12Y68         FDCE                                         r  ADC1/LTC2195_SPI_inst/clk_counter_reg[6]/C
                         clock pessimism              0.204    14.408    
                         clock uncertainty           -0.035    14.372    
    SLICE_X12Y68         FDCE (Recov_fdce_C_CLR)     -0.192    14.180    ADC1/LTC2195_SPI_inst/clk_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.180    
                         arrival time                         -14.017    
  -------------------------------------------------------------------
                         slack                                  0.163    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.454ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[10]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.359ns  (logic 0.000ns (0.000%)  route 0.359ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -1.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    3.018ns = ( 8.018 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.541     6.642    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.414     7.175    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.201 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.717     7.918    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.100     8.018 f  rst_in_reg/Q
                         net (fo=127, routed)         0.359     8.376    AD9783_inst1/rst_in
    SLICE_X11Y50         FDCE                                         f  AD9783_inst1/FSM_onehot_state_f_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.855     2.104    AD9783_inst1/CLK
    SLICE_X11Y50         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[10]/C
                         clock pessimism             -0.147     1.956    
                         clock uncertainty            0.035     1.992    
    SLICE_X11Y50         FDCE (Remov_fdce_C_CLR)     -0.069     1.923    AD9783_inst1/FSM_onehot_state_f_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           8.376    
  -------------------------------------------------------------------
                         slack                                  6.454    

Slack (MET) :             6.454ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[9]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.359ns  (logic 0.000ns (0.000%)  route 0.359ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -1.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    3.018ns = ( 8.018 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.541     6.642    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.414     7.175    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.201 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.717     7.918    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.100     8.018 f  rst_in_reg/Q
                         net (fo=127, routed)         0.359     8.376    AD9783_inst1/rst_in
    SLICE_X11Y50         FDCE                                         f  AD9783_inst1/FSM_onehot_state_f_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.855     2.104    AD9783_inst1/CLK
    SLICE_X11Y50         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[9]/C
                         clock pessimism             -0.147     1.956    
                         clock uncertainty            0.035     1.992    
    SLICE_X11Y50         FDCE (Remov_fdce_C_CLR)     -0.069     1.923    AD9783_inst1/FSM_onehot_state_f_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           8.376    
  -------------------------------------------------------------------
                         slack                                  6.454    

Slack (MET) :             6.482ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[12]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.477ns  (logic 0.000ns (0.000%)  route 0.477ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.175ns
    Source Clock Delay      (SCD):    3.018ns = ( 8.018 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.541     6.642    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.414     7.175    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.201 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.717     7.918    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.100     8.018 f  rst_in_reg/Q
                         net (fo=127, routed)         0.477     8.495    AD9783_inst1/rst_in
    SLICE_X12Y49         FDCE                                         f  AD9783_inst1/FSM_onehot_state_f_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.926     2.175    AD9783_inst1/CLK
    SLICE_X12Y49         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[12]/C
                         clock pessimism             -0.147     2.027    
                         clock uncertainty            0.035     2.063    
    SLICE_X12Y49         FDCE (Remov_fdce_C_CLR)     -0.050     2.013    AD9783_inst1/FSM_onehot_state_f_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.013    
                         arrival time                           8.495    
  -------------------------------------------------------------------
                         slack                                  6.482    

Slack (MET) :             6.482ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[13]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.477ns  (logic 0.000ns (0.000%)  route 0.477ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.175ns
    Source Clock Delay      (SCD):    3.018ns = ( 8.018 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.541     6.642    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.414     7.175    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.201 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.717     7.918    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.100     8.018 f  rst_in_reg/Q
                         net (fo=127, routed)         0.477     8.495    AD9783_inst1/rst_in
    SLICE_X12Y49         FDCE                                         f  AD9783_inst1/FSM_onehot_state_f_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.926     2.175    AD9783_inst1/CLK
    SLICE_X12Y49         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[13]/C
                         clock pessimism             -0.147     2.027    
                         clock uncertainty            0.035     2.063    
    SLICE_X12Y49         FDCE (Remov_fdce_C_CLR)     -0.050     2.013    AD9783_inst1/FSM_onehot_state_f_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.013    
                         arrival time                           8.495    
  -------------------------------------------------------------------
                         slack                                  6.482    

Slack (MET) :             6.482ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[8]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.477ns  (logic 0.000ns (0.000%)  route 0.477ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.175ns
    Source Clock Delay      (SCD):    3.018ns = ( 8.018 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.541     6.642    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.414     7.175    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.201 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.717     7.918    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.100     8.018 f  rst_in_reg/Q
                         net (fo=127, routed)         0.477     8.495    AD9783_inst1/rst_in
    SLICE_X12Y49         FDCE                                         f  AD9783_inst1/FSM_onehot_state_f_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.926     2.175    AD9783_inst1/CLK
    SLICE_X12Y49         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[8]/C
                         clock pessimism             -0.147     2.027    
                         clock uncertainty            0.035     2.063    
    SLICE_X12Y49         FDCE (Remov_fdce_C_CLR)     -0.050     2.013    AD9783_inst1/FSM_onehot_state_f_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.013    
                         arrival time                           8.495    
  -------------------------------------------------------------------
                         slack                                  6.482    

Slack (MET) :             6.486ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/FSM_onehot_state_f_reg[10]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.480ns  (logic 0.000ns (0.000%)  route 0.480ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.174ns
    Source Clock Delay      (SCD):    3.018ns = ( 8.018 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.541     6.642    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.414     7.175    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.201 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.717     7.918    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.100     8.018 f  rst_in_reg/Q
                         net (fo=127, routed)         0.480     8.498    ADC1/rst_in
    SLICE_X12Y44         FDCE                                         f  ADC1/FSM_onehot_state_f_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.925     2.174    ADC1/CLK
    SLICE_X12Y44         FDCE                                         r  ADC1/FSM_onehot_state_f_reg[10]/C
                         clock pessimism             -0.147     2.026    
                         clock uncertainty            0.035     2.062    
    SLICE_X12Y44         FDCE (Remov_fdce_C_CLR)     -0.050     2.012    ADC1/FSM_onehot_state_f_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.012    
                         arrival time                           8.498    
  -------------------------------------------------------------------
                         slack                                  6.486    

Slack (MET) :             6.486ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/FSM_onehot_state_f_reg[12]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.480ns  (logic 0.000ns (0.000%)  route 0.480ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.174ns
    Source Clock Delay      (SCD):    3.018ns = ( 8.018 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.541     6.642    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.414     7.175    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.201 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.717     7.918    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.100     8.018 f  rst_in_reg/Q
                         net (fo=127, routed)         0.480     8.498    ADC1/rst_in
    SLICE_X12Y44         FDCE                                         f  ADC1/FSM_onehot_state_f_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.925     2.174    ADC1/CLK
    SLICE_X12Y44         FDCE                                         r  ADC1/FSM_onehot_state_f_reg[12]/C
                         clock pessimism             -0.147     2.026    
                         clock uncertainty            0.035     2.062    
    SLICE_X12Y44         FDCE (Remov_fdce_C_CLR)     -0.050     2.012    ADC1/FSM_onehot_state_f_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.012    
                         arrival time                           8.498    
  -------------------------------------------------------------------
                         slack                                  6.486    

Slack (MET) :             6.495ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/FSM_onehot_state_f_reg[9]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.470ns  (logic 0.000ns (0.000%)  route 0.470ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.174ns
    Source Clock Delay      (SCD):    3.018ns = ( 8.018 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.541     6.642    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.414     7.175    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.201 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.717     7.918    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.100     8.018 f  rst_in_reg/Q
                         net (fo=127, routed)         0.470     8.488    ADC1/rst_in
    SLICE_X13Y46         FDCE                                         f  ADC1/FSM_onehot_state_f_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.925     2.174    ADC1/CLK
    SLICE_X13Y46         FDCE                                         r  ADC1/FSM_onehot_state_f_reg[9]/C
                         clock pessimism             -0.147     2.026    
                         clock uncertainty            0.035     2.062    
    SLICE_X13Y46         FDCE (Remov_fdce_C_CLR)     -0.069     1.993    ADC1/FSM_onehot_state_f_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           8.488    
  -------------------------------------------------------------------
                         slack                                  6.495    

Slack (MET) :             6.497ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.491ns  (logic 0.000ns (0.000%)  route 0.491ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.174ns
    Source Clock Delay      (SCD):    3.018ns = ( 8.018 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.541     6.642    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.414     7.175    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.201 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.717     7.918    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.100     8.018 f  rst_in_reg/Q
                         net (fo=127, routed)         0.491     8.508    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X14Y45         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[1]/C
                         clock pessimism             -0.147     2.026    
                         clock uncertainty            0.035     2.062    
    SLICE_X14Y45         FDCE (Remov_fdce_C_CLR)     -0.050     2.012    AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.012    
                         arrival time                           8.508    
  -------------------------------------------------------------------
                         slack                                  6.497    

Slack (MET) :             6.497ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.491ns  (logic 0.000ns (0.000%)  route 0.491ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.174ns
    Source Clock Delay      (SCD):    3.018ns = ( 8.018 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.541     6.642    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.414     7.175    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.201 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.717     7.918    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.100     8.018 f  rst_in_reg/Q
                         net (fo=127, routed)         0.491     8.508    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X14Y45         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.925     2.174    AD9783_inst1/AD_9783_SPI_inst/CLK
    SLICE_X14Y45         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[2]/C
                         clock pessimism             -0.147     2.026    
                         clock uncertainty            0.035     2.062    
    SLICE_X14Y45         FDCE (Remov_fdce_C_CLR)     -0.050     2.012    AD9783_inst1/AD_9783_SPI_inst/clk_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.012    
                         arrival time                           8.508    
  -------------------------------------------------------------------
                         slack                                  6.497    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  clkPS_int

Setup :            0  Failing Endpoints,  Worst Slack        1.948ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.595ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.948ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/ODDR_inst/R
                            (recovery check against rising-edge clock clkPS_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkPS_int rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        3.769ns  (logic 0.000ns (0.000%)  route 3.769ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.823ns = ( 18.823 - 10.000 ) 
    Source Clock Delay      (SCD):    7.853ns = ( 12.853 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.391     9.269    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.983    10.560    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.680 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.904    12.584    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.269    12.853 f  rst_in_reg/Q
                         net (fo=127, routed)         3.769    16.622    ADC1/rst_in
    OLOGIC_X0Y36         ODDR                                         f  ADC1/ODDR_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clkPS_int rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.833    14.506    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.589 r  ADC1/MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           2.262    16.851    ADC1/clkPS_int
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    16.964 r  ADC1/BUFG_clkPS/O
                         net (fo=1, routed)           1.859    18.823    ADC1/clkPS
    OLOGIC_X0Y36         ODDR                                         r  ADC1/ODDR_inst/C
                         clock pessimism              0.204    19.028    
                         clock uncertainty           -0.194    18.834    
    OLOGIC_X0Y36         ODDR (Recov_oddr_C_R)       -0.264    18.570    ADC1/ODDR_inst
  -------------------------------------------------------------------
                         required time                         18.570    
                         arrival time                         -16.622    
  -------------------------------------------------------------------
                         slack                                  1.948    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.595ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/ODDR_inst/R
                            (removal check against falling-edge clock clkPS_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkPS_int fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.878ns  (logic 0.000ns (0.000%)  route 1.878ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.255ns = ( 9.255 - 5.000 ) 
    Source Clock Delay      (SCD):    3.018ns = ( 8.018 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.541     6.642    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.414     7.175    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.201 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.717     7.918    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.100     8.018 f  rst_in_reg/Q
                         net (fo=127, routed)         1.878     9.896    ADC1/rst_in
    OLOGIC_X0Y36         ODDR                                         f  ADC1/ODDR_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clkPS_int fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 f  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 f  BUFG_inst/O
                         net (fo=114, routed)         0.946     7.195    ADC1/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     7.248 f  ADC1/MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.996     8.244    ADC1/clkPS_int
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     8.274 f  ADC1/BUFG_clkPS/O
                         net (fo=1, routed)           0.981     9.255    ADC1/clkPS
    OLOGIC_X0Y36         ODDR                                         f  ADC1/ODDR_inst/C
                         clock pessimism             -0.147     9.107    
                         clock uncertainty            0.194     9.301    
    OLOGIC_X0Y36         ODDR (Remov_oddr_C_R)        0.000     9.301    ADC1/ODDR_inst
  -------------------------------------------------------------------
                         required time                         -9.301    
                         arrival time                           9.896    
  -------------------------------------------------------------------
                         slack                                  0.595    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_data_reg_n_0_[10]
  To Clock:  rst_in

Setup :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
Hold  :            2  Failing Endpoints,  Worst Slack       -1.414ns,  Total Violation       -2.826ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.751ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (rst_in rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        4.339ns  (logic 0.035ns (0.807%)  route 4.304ns (99.193%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.321ns = ( 15.321 - 10.000 ) 
    Source Clock Delay      (SCD):    2.227ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.854     2.103    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.124     2.227 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           3.292     5.518    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X10Y52         LUT3 (Prop_lut3_I1_O)        0.035     5.553 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.013     6.566    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X9Y54          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.541    11.642    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118    11.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.414    12.175    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    12.201 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.717    12.918    DIVclk_BUFG
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.100    13.018 r  rst_in_reg/Q
                         net (fo=127, routed)         2.051    15.069    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y52         LUT3 (Prop_lut3_I2_O)        0.028    15.097 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.225    15.321    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y54          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism              0.147    15.469    
                         clock uncertainty           -0.035    15.433    
    SLICE_X9Y54          LDCE (Recov_ldce_G_CLR)     -0.117    15.316    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         15.316    
                         arrival time                          -6.566    
  -------------------------------------------------------------------
                         slack                                  8.751    

Slack (MET) :             8.751ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (rst_in rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        4.281ns  (logic 0.035ns (0.817%)  route 4.246ns (99.183%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.264ns = ( 15.264 - 10.000 ) 
    Source Clock Delay      (SCD):    2.227ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.854     2.103    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.124     2.227 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           3.292     5.518    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X10Y52         LUT3 (Prop_lut3_I1_O)        0.035     5.553 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.955     6.508    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X11Y53         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.541    11.642    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118    11.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.414    12.175    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    12.201 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.717    12.918    DIVclk_BUFG
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.100    13.018 r  rst_in_reg/Q
                         net (fo=127, routed)         2.051    15.069    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y52         LUT3 (Prop_lut3_I2_O)        0.028    15.097 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.168    15.264    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X11Y53         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism              0.147    15.412    
                         clock uncertainty           -0.035    15.376    
    SLICE_X11Y53         LDCE (Recov_ldce_G_CLR)     -0.117    15.259    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         15.259    
                         arrival time                          -6.508    
  -------------------------------------------------------------------
                         slack                                  8.751    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.414ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (rst_in rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        6.287ns  (logic 0.042ns (0.668%)  route 6.245ns (99.332%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        7.850ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.483ns
    Source Clock Delay      (SCD):    4.428ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.539     4.212    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.216     4.428 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           4.721     9.149    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X10Y52         LUT3 (Prop_lut3_I1_O)        0.042     9.191 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.525    10.715    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X9Y54          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.391     4.269    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.983     5.560    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.680 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.904     7.584    DIVclk_BUFG
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.269     7.853 r  rst_in_reg/Q
                         net (fo=127, routed)         4.079    11.932    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y52         LUT3 (Prop_lut3_I2_O)        0.053    11.985 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.498    12.483    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y54          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism             -0.204    12.278    
    SLICE_X9Y54          LDCE (Remov_ldce_G_CLR)     -0.149    12.129    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                        -12.129    
                         arrival time                          10.715    
  -------------------------------------------------------------------
                         slack                                 -1.414    

Slack (VIOLATED) :        -1.412ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[10]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[10]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (rst_in rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[10] rise@0.000ns)
  Data Path Delay:        6.169ns  (logic 0.042ns (0.681%)  route 6.127ns (99.319%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        7.730ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.363ns
    Source Clock Delay      (SCD):    4.428ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[10] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.539     4.212    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.216     4.428 r  AD9783_inst1/spi_data_reg[10]/Q
                         net (fo=2, routed)           4.721     9.149    AD9783_inst1/AD_9783_SPI_inst/Q[2]
    SLICE_X10Y52         LUT3 (Prop_lut3_I1_O)        0.042     9.191 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.407    10.598    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X11Y53         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.391     4.269    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.983     5.560    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.680 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.904     7.584    DIVclk_BUFG
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.269     7.853 r  rst_in_reg/Q
                         net (fo=127, routed)         4.079    11.932    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y52         LUT3 (Prop_lut3_I2_O)        0.053    11.985 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.378    12.363    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X11Y53         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism             -0.204    12.158    
    SLICE_X11Y53         LDCE (Remov_ldce_G_CLR)     -0.149    12.009    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                        -12.009    
                         arrival time                          10.598    
  -------------------------------------------------------------------
                         slack                                 -1.412    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_data_reg_n_0_[15]
  To Clock:  rst_in

Setup :            0  Failing Endpoints,  Worst Slack        6.595ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.910ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.595ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rst_in rise@10.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@0.000ns)
  Data Path Delay:        7.546ns  (logic 0.158ns (2.094%)  route 7.388ns (97.906%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.938ns = ( 18.938 - 10.000 ) 
    Source Clock Delay      (SCD):    4.775ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.651     4.529    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.246     4.775 r  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           5.922    10.696    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X8Y48          LUT3 (Prop_lut3_I1_O)        0.158    10.854 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           1.466    12.320    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X8Y48          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.280    13.953    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.849    15.051    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.164 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.792    16.956    DIVclk_BUFG
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.216    17.172 r  rst_in_reg/Q
                         net (fo=127, routed)         1.290    18.462    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X8Y48          LUT3 (Prop_lut3_I2_O)        0.042    18.504 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.435    18.938    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X8Y48          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism              0.204    19.143    
                         clock uncertainty           -0.035    19.107    
    SLICE_X8Y48          LDCE (Recov_ldce_G_CLR)     -0.192    18.915    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         18.915    
                         arrival time                         -12.320    
  -------------------------------------------------------------------
                         slack                                  6.595    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.910ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[15]/Q
                            (clock source 'AD9783_inst1/spi_data_reg_n_0_[15]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rst_in rise@0.000ns - AD9783_inst1/spi_data_reg_n_0_[15] rise@0.000ns)
  Data Path Delay:        3.733ns  (logic 0.066ns (1.768%)  route 3.667ns (98.232%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.873ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_data_reg_n_0_[15] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.634     1.735    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.091     1.826 r  AD9783_inst1/spi_data_reg[15]/Q
                         net (fo=2, routed)           2.967     4.793    AD9783_inst1/AD_9783_SPI_inst/Q[3]
    SLICE_X8Y48          LUT3 (Prop_lut3_I1_O)        0.066     4.859 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.700     5.559    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X8Y48          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.740     1.989    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.484     2.620    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.650 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.957     3.607    DIVclk_BUFG
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.124     3.731 r  rst_in_reg/Q
                         net (fo=127, routed)         0.813     4.544    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X8Y48          LUT3 (Prop_lut3_I2_O)        0.035     4.579 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.268     4.847    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X8Y48          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism             -0.147     4.699    
    SLICE_X8Y48          LDCE (Remov_ldce_G_CLR)     -0.050     4.649    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         -4.649    
                         arrival time                           5.559    
  -------------------------------------------------------------------
                         slack                                  0.910    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_trigger_reg_n_0
  To Clock:  rst_in

Setup :            0  Failing Endpoints,  Worst Slack        4.317ns,  Total Violation        0.000ns
Hold  :            2  Failing Endpoints,  Worst Slack       -0.613ns,  Total Violation       -1.224ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.317ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.280ns  (logic 0.035ns (1.535%)  route 2.245ns (98.465%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.900ns = ( 13.900 - 10.000 ) 
    Source Clock Delay      (SCD):    2.299ns = ( 7.299 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.926     7.175    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.124     7.299 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.179     8.477    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X11Y52         LUT3 (Prop_lut3_I2_O)        0.035     8.512 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           1.066     9.578    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X11Y52         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.541    11.642    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118    11.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.414    12.175    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    12.201 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.717    12.918    DIVclk_BUFG
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.100    13.018 r  rst_in_reg/Q
                         net (fo=127, routed)         0.629    13.646    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y52         LUT3 (Prop_lut3_I2_O)        0.028    13.674 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.225    13.900    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X11Y52         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.147    14.047    
                         clock uncertainty           -0.035    14.012    
    SLICE_X11Y52         LDCE (Recov_ldce_G_CLR)     -0.117    13.895    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         13.895    
                         arrival time                          -9.578    
  -------------------------------------------------------------------
                         slack                                  4.317    

Slack (MET) :             4.547ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.147ns  (logic 0.035ns (1.630%)  route 2.112ns (98.370%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.808ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.959ns = ( 13.959 - 10.000 ) 
    Source Clock Delay      (SCD):    2.299ns = ( 7.299 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.926     7.175    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.124     7.299 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.294     8.592    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X8Y48          LUT3 (Prop_lut3_I2_O)        0.035     8.627 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.818     9.446    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X8Y48          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.541    11.642    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118    11.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.414    12.175    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    12.201 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.717    12.918    DIVclk_BUFG
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.100    13.018 r  rst_in_reg/Q
                         net (fo=127, routed)         0.690    13.708    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X8Y48          LUT3 (Prop_lut3_I2_O)        0.028    13.736 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.224    13.959    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X8Y48          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism              0.147    14.107    
                         clock uncertainty           -0.035    14.071    
    SLICE_X8Y48          LDCE (Recov_ldce_G_CLR)     -0.079    13.992    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         13.992    
                         arrival time                          -9.446    
  -------------------------------------------------------------------
                         slack                                  4.547    

Slack (MET) :             5.374ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.505ns  (logic 0.035ns (2.326%)  route 1.470ns (97.674%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.993ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.145ns = ( 14.145 - 10.000 ) 
    Source Clock Delay      (SCD):    2.299ns = ( 7.299 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.926     7.175    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.124     7.299 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.470     7.768    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y51         LUT3 (Prop_lut3_I2_O)        0.035     7.803 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           1.000     8.803    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X10Y51         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.541    11.642    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118    11.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.414    12.175    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    12.201 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.717    12.918    DIVclk_BUFG
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.100    13.018 r  rst_in_reg/Q
                         net (fo=127, routed)         0.834    13.852    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y51         LUT3 (Prop_lut3_I2_O)        0.028    13.880 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           0.264    14.145    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X10Y51         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.147    14.292    
                         clock uncertainty           -0.035    14.256    
    SLICE_X10Y51         LDCE (Recov_ldce_G_CLR)     -0.079    14.177    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         14.177    
                         arrival time                          -8.803    
  -------------------------------------------------------------------
                         slack                                  5.374    

Slack (MET) :             6.730ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.288ns  (logic 0.035ns (2.717%)  route 1.253ns (97.283%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.321ns = ( 15.321 - 10.000 ) 
    Source Clock Delay      (SCD):    2.299ns = ( 7.299 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.926     7.175    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.124     7.299 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.241     7.539    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y52         LUT3 (Prop_lut3_I2_O)        0.035     7.574 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.013     8.587    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X9Y54          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.541    11.642    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118    11.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.414    12.175    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    12.201 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.717    12.918    DIVclk_BUFG
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.100    13.018 r  rst_in_reg/Q
                         net (fo=127, routed)         2.051    15.069    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y52         LUT3 (Prop_lut3_I2_O)        0.028    15.097 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.225    15.321    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y54          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism              0.147    15.469    
                         clock uncertainty           -0.035    15.433    
    SLICE_X9Y54          LDCE (Recov_ldce_G_CLR)     -0.117    15.316    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         15.316    
                         arrival time                          -8.587    
  -------------------------------------------------------------------
                         slack                                  6.730    

Slack (MET) :             6.730ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.230ns  (logic 0.035ns (2.845%)  route 1.195ns (97.155%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.264ns = ( 15.264 - 10.000 ) 
    Source Clock Delay      (SCD):    2.299ns = ( 7.299 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.926     7.175    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.124     7.299 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.241     7.539    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y52         LUT3 (Prop_lut3_I2_O)        0.035     7.574 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.955     8.529    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X11Y53         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.541    11.642    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118    11.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.414    12.175    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    12.201 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.717    12.918    DIVclk_BUFG
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.100    13.018 r  rst_in_reg/Q
                         net (fo=127, routed)         2.051    15.069    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y52         LUT3 (Prop_lut3_I2_O)        0.028    15.097 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.168    15.264    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X11Y53         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism              0.147    15.412    
                         clock uncertainty           -0.035    15.376    
    SLICE_X11Y53         LDCE (Recov_ldce_G_CLR)     -0.117    15.259    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         15.259    
                         arrival time                          -8.529    
  -------------------------------------------------------------------
                         slack                                  6.730    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.613ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.929ns  (logic 0.042ns (2.177%)  route 1.887ns (97.823%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        7.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.483ns
    Source Clock Delay      (SCD):    4.622ns = ( 9.622 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.733     9.406    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.216     9.622 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.363     9.985    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y52         LUT3 (Prop_lut3_I2_O)        0.042    10.027 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.525    11.551    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X9Y54          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.391     4.269    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.983     5.560    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.680 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.904     7.584    DIVclk_BUFG
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.269     7.853 r  rst_in_reg/Q
                         net (fo=127, routed)         4.079    11.932    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y52         LUT3 (Prop_lut3_I2_O)        0.053    11.985 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.498    12.483    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y54          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism             -0.204    12.278    
                         clock uncertainty            0.035    12.314    
    SLICE_X9Y54          LDCE (Remov_ldce_G_CLR)     -0.149    12.165    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                        -12.165    
                         arrival time                          11.551    
  -------------------------------------------------------------------
                         slack                                 -0.613    

Slack (VIOLATED) :        -0.611ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.811ns  (logic 0.042ns (2.319%)  route 1.769ns (97.681%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        7.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.363ns
    Source Clock Delay      (SCD):    4.622ns = ( 9.622 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.733     9.406    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.216     9.622 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.363     9.985    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y52         LUT3 (Prop_lut3_I2_O)        0.042    10.027 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.407    11.434    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X11Y53         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.391     4.269    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.983     5.560    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.680 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.904     7.584    DIVclk_BUFG
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.269     7.853 r  rst_in_reg/Q
                         net (fo=127, routed)         4.079    11.932    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y52         LUT3 (Prop_lut3_I2_O)        0.053    11.985 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.378    12.363    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X11Y53         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism             -0.204    12.158    
                         clock uncertainty            0.035    12.194    
    SLICE_X11Y53         LDCE (Remov_ldce_G_CLR)     -0.149    12.045    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                        -12.045    
                         arrival time                          11.434    
  -------------------------------------------------------------------
                         slack                                 -0.611    

Slack (MET) :             1.897ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.291ns  (logic 0.042ns (1.833%)  route 2.249ns (98.167%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.473ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.300ns
    Source Clock Delay      (SCD):    4.622ns = ( 9.622 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.733     9.406    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.216     9.622 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          0.704    10.326    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y51         LUT3 (Prop_lut3_I2_O)        0.042    10.368 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           1.545    11.913    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X10Y51         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.391     4.269    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.983     5.560    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.680 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.904     7.584    DIVclk_BUFG
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.269     7.853 r  rst_in_reg/Q
                         net (fo=127, routed)         1.782     9.635    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y51         LUT3 (Prop_lut3_I2_O)        0.053     9.688 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           0.611    10.300    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X10Y51         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.204    10.096    
                         clock uncertainty            0.035    10.131    
    SLICE_X10Y51         LDCE (Remov_ldce_G_CLR)     -0.115    10.016    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                        -10.016    
                         arrival time                          11.913    
  -------------------------------------------------------------------
                         slack                                  1.897    

Slack (MET) :             3.211ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.249ns  (logic 0.042ns (1.293%)  route 3.207ns (98.707%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.945ns
    Source Clock Delay      (SCD):    4.622ns = ( 9.622 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.733     9.406    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.216     9.622 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.972    11.594    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X8Y48          LUT3 (Prop_lut3_I2_O)        0.042    11.636 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           1.235    12.871    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X8Y48          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.391     4.269    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.983     5.560    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.680 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.904     7.584    DIVclk_BUFG
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.269     7.853 r  rst_in_reg/Q
                         net (fo=127, routed)         1.531     9.384    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X8Y48          LUT3 (Prop_lut3_I2_O)        0.053     9.437 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.508     9.945    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X8Y48          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism             -0.204     9.740    
                         clock uncertainty            0.035     9.776    
    SLICE_X8Y48          LDCE (Remov_ldce_G_CLR)     -0.115     9.661    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         -9.661    
                         arrival time                          12.871    
  -------------------------------------------------------------------
                         slack                                  3.211    

Slack (MET) :             3.646ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.479ns  (logic 0.042ns (1.207%)  route 3.437ns (98.793%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.946ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.773ns
    Source Clock Delay      (SCD):    4.622ns = ( 9.622 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.733     9.406    AD9783_inst1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDCE (Prop_fdce_C_Q)         0.216     9.622 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=12, routed)          1.813    11.435    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X11Y52         LUT3 (Prop_lut3_I2_O)        0.042    11.477 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           1.624    13.101    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X11Y52         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.391     4.269    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.983     5.560    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.680 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.904     7.584    DIVclk_BUFG
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.269     7.853 r  rst_in_reg/Q
                         net (fo=127, routed)         1.316     9.169    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y52         LUT3 (Prop_lut3_I2_O)        0.053     9.222 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.551     9.773    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X11Y52         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.204     9.569    
                         clock uncertainty            0.035     9.604    
    SLICE_X11Y52         LDCE (Remov_ldce_G_CLR)     -0.149     9.455    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         -9.455    
                         arrival time                          13.101    
  -------------------------------------------------------------------
                         slack                                  3.646    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  rst_in

Setup :            0  Failing Endpoints,  Worst Slack        5.357ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.469ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.357ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rst_in rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.328ns  (logic 0.322ns (3.452%)  route 9.006ns (96.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.237ns = ( 19.237 - 10.000 ) 
    Source Clock Delay      (SCD):    4.529ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.651     4.529    AD9783_inst1/CLK
    SLICE_X13Y51         FDRE                                         r  AD9783_inst1/spi_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.269     4.798 r  AD9783_inst1/spi_data_reg[8]/Q
                         net (fo=2, routed)           7.172    11.969    AD9783_inst1/AD_9783_SPI_inst/Q[1]
    SLICE_X10Y51         LUT3 (Prop_lut3_I1_O)        0.053    12.022 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           1.834    13.856    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X10Y51         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.280    13.953    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.849    15.051    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.164 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.792    16.956    DIVclk_BUFG
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.216    17.172 r  rst_in_reg/Q
                         net (fo=127, routed)         1.501    18.673    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y51         LUT3 (Prop_lut3_I2_O)        0.042    18.715 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           0.521    19.237    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X10Y51         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.204    19.441    
                         clock uncertainty           -0.035    19.405    
    SLICE_X10Y51         LDCE (Recov_ldce_G_CLR)     -0.192    19.213    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         19.213    
                         arrival time                         -13.856    
  -------------------------------------------------------------------
                         slack                                  5.357    

Slack (MET) :             5.784ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rst_in rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.401ns  (logic 0.322ns (3.833%)  route 8.079ns (96.167%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.800ns = ( 18.800 - 10.000 ) 
    Source Clock Delay      (SCD):    4.529ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.651     4.529    AD9783_inst1/CLK
    SLICE_X13Y51         FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.269     4.798 r  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           6.164    10.961    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X11Y52         LUT3 (Prop_lut3_I1_O)        0.053    11.014 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           1.916    12.930    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X11Y52         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.280    13.953    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.849    15.051    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.164 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.792    16.956    DIVclk_BUFG
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.216    17.172 r  rst_in_reg/Q
                         net (fo=127, routed)         1.118    18.289    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y52         LUT3 (Prop_lut3_I2_O)        0.042    18.331 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.468    18.800    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X11Y52         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.204    19.004    
                         clock uncertainty           -0.035    18.969    
    SLICE_X11Y52         LDCE (Recov_ldce_G_CLR)     -0.255    18.714    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         18.714    
                         arrival time                         -12.930    
  -------------------------------------------------------------------
                         slack                                  5.784    

Slack (MET) :             6.829ns  (required time - arrival time)
  Source:                 ADC1/spi_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rst_in rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.110ns  (logic 0.322ns (4.529%)  route 6.788ns (95.471%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.686ns = ( 18.686 - 10.000 ) 
    Source Clock Delay      (SCD):    4.724ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.846     4.724    ADC1/CLK
    SLICE_X13Y43         FDRE                                         r  ADC1/spi_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y43         FDRE (Prop_fdre_C_Q)         0.269     4.993 r  ADC1/spi_data_reg[8]/Q
                         net (fo=3, routed)           2.790     7.782    ADC1/LTC2195_SPI_inst/spi_data[1]
    SLICE_X14Y42         LUT3 (Prop_lut3_I1_O)        0.053     7.835 f  ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           3.998    11.834    ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X14Y42         LDCE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.280    13.953    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.849    15.051    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.164 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.792    16.956    DIVclk_BUFG
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.216    17.172 r  rst_in_reg/Q
                         net (fo=127, routed)         1.112    18.283    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X14Y42         LUT3 (Prop_lut3_I2_O)        0.042    18.325 f  ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.360    18.686    ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X14Y42         LDCE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.204    18.890    
                         clock uncertainty           -0.035    18.855    
    SLICE_X14Y42         LDCE (Recov_ldce_G_CLR)     -0.192    18.663    ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         18.663    
                         arrival time                         -11.834    
  -------------------------------------------------------------------
                         slack                                  6.829    

Slack (MET) :             6.874ns  (required time - arrival time)
  Source:                 ADC1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rst_in rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.000ns  (logic 0.322ns (4.600%)  route 6.678ns (95.400%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.684ns = ( 18.684 - 10.000 ) 
    Source Clock Delay      (SCD):    4.724ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.846     4.724    ADC1/CLK
    SLICE_X13Y43         FDRE                                         r  ADC1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y43         FDRE (Prop_fdre_C_Q)         0.269     4.993 r  ADC1/spi_data_reg[7]/Q
                         net (fo=3, routed)           2.973     7.965    ADC1/LTC2195_SPI_inst/spi_data[0]
    SLICE_X17Y42         LUT3 (Prop_lut3_I1_O)        0.053     8.018 f  ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           3.705    11.723    ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X17Y42         LDCE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.280    13.953    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.849    15.051    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.164 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.792    16.956    DIVclk_BUFG
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.216    17.172 r  rst_in_reg/Q
                         net (fo=127, routed)         1.121    18.293    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X17Y42         LUT3 (Prop_lut3_I2_O)        0.042    18.335 f  ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.349    18.684    ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X17Y42         LDCE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.204    18.888    
                         clock uncertainty           -0.035    18.853    
    SLICE_X17Y42         LDCE (Recov_ldce_G_CLR)     -0.255    18.598    ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         18.598    
                         arrival time                         -11.723    
  -------------------------------------------------------------------
                         slack                                  6.874    

Slack (MET) :             6.904ns  (required time - arrival time)
  Source:                 ADC1/spi_trigger_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rst_in rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.937ns  (logic 0.322ns (4.642%)  route 6.615ns (95.358%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.651ns = ( 18.651 - 10.000 ) 
    Source Clock Delay      (SCD):    4.724ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.846     4.724    ADC1/CLK
    SLICE_X13Y45         FDCE                                         r  ADC1/spi_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDCE (Prop_fdce_C_Q)         0.269     4.993 f  ADC1/spi_trigger_reg/Q
                         net (fo=10, routed)          2.856     7.849    ADC1/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X17Y40         LUT3 (Prop_lut3_I2_O)        0.053     7.902 f  ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           3.759    11.661    ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X19Y40         LDCE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.280    13.953    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.849    15.051    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.164 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.792    16.956    DIVclk_BUFG
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.216    17.172 r  rst_in_reg/Q
                         net (fo=127, routed)         1.124    18.296    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X16Y40         LUT3 (Prop_lut3_I2_O)        0.042    18.338 f  ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.313    18.651    ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X19Y40         LDCE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism              0.204    18.855    
                         clock uncertainty           -0.035    18.820    
    SLICE_X19Y40         LDCE (Recov_ldce_G_CLR)     -0.255    18.565    ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         18.565    
                         arrival time                         -11.661    
  -------------------------------------------------------------------
                         slack                                  6.904    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 ADC1/spi_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rst_in rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.174ns  (logic 0.128ns (4.033%)  route 3.046ns (95.967%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.774ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.707ns
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.685     1.786    ADC1/CLK
    SLICE_X13Y43         FDRE                                         r  ADC1/spi_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y43         FDRE (Prop_fdre_C_Q)         0.100     1.886 r  ADC1/spi_data_reg[9]/Q
                         net (fo=3, routed)           1.222     3.108    ADC1/LTC2195_SPI_inst/spi_data[2]
    SLICE_X17Y40         LUT3 (Prop_lut3_I1_O)        0.028     3.136 f  ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           1.824     4.960    ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X19Y40         LDCE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.740     1.989    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.484     2.620    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.650 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.957     3.607    DIVclk_BUFG
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.124     3.731 r  rst_in_reg/Q
                         net (fo=127, routed)         0.751     4.482    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X16Y40         LUT3 (Prop_lut3_I2_O)        0.035     4.517 f  ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.190     4.707    ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X19Y40         LDCE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism             -0.147     4.560    
    SLICE_X19Y40         LDCE (Remov_ldce_G_CLR)     -0.069     4.491    ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         -4.491    
                         arrival time                           4.960    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 ADC1/spi_trigger_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rst_in rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.315ns  (logic 0.128ns (3.861%)  route 3.187ns (96.139%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.781ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.714ns
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.685     1.786    ADC1/CLK
    SLICE_X13Y45         FDCE                                         r  ADC1/spi_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDCE (Prop_fdce_C_Q)         0.100     1.886 f  ADC1/spi_trigger_reg/Q
                         net (fo=10, routed)          1.359     3.245    ADC1/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X17Y42         LUT3 (Prop_lut3_I2_O)        0.028     3.273 f  ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           1.828     5.102    ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X17Y42         LDCE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.740     1.989    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.484     2.620    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.650 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.957     3.607    DIVclk_BUFG
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.124     3.731 r  rst_in_reg/Q
                         net (fo=127, routed)         0.744     4.475    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X17Y42         LUT3 (Prop_lut3_I2_O)        0.035     4.510 f  ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.204     4.714    ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X17Y42         LDCE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.147     4.567    
    SLICE_X17Y42         LDCE (Remov_ldce_G_CLR)     -0.069     4.498    ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         -4.498    
                         arrival time                           5.102    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.714ns  (arrival time - required time)
  Source:                 ADC1/spi_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rst_in rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.455ns  (logic 0.128ns (3.705%)  route 3.327ns (96.295%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.791ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.725ns
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.685     1.786    ADC1/CLK
    SLICE_X13Y43         FDRE                                         r  ADC1/spi_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y43         FDRE (Prop_fdre_C_Q)         0.100     1.886 r  ADC1/spi_data_reg[8]/Q
                         net (fo=3, routed)           1.302     3.188    ADC1/LTC2195_SPI_inst/spi_data[1]
    SLICE_X14Y42         LUT3 (Prop_lut3_I1_O)        0.028     3.216 f  ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           2.025     5.241    ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X14Y42         LDCE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.740     1.989    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.484     2.620    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.650 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.957     3.607    DIVclk_BUFG
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.124     3.731 r  rst_in_reg/Q
                         net (fo=127, routed)         0.744     4.475    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X14Y42         LUT3 (Prop_lut3_I2_O)        0.035     4.510 f  ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.215     4.725    ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X14Y42         LDCE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.147     4.578    
    SLICE_X14Y42         LDCE (Remov_ldce_G_CLR)     -0.050     4.528    ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         -4.528    
                         arrival time                           5.241    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             1.221ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rst_in rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.040ns  (logic 0.128ns (3.168%)  route 3.912ns (96.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.888ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.771ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.634     1.735    AD9783_inst1/CLK
    SLICE_X13Y51         FDRE                                         r  AD9783_inst1/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.100     1.835 r  AD9783_inst1/spi_data_reg[7]/Q
                         net (fo=2, routed)           2.996     4.831    AD9783_inst1/AD_9783_SPI_inst/Q[0]
    SLICE_X11Y52         LUT3 (Prop_lut3_I1_O)        0.028     4.859 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           0.917     5.775    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X11Y52         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.740     1.989    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.484     2.620    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.650 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.957     3.607    DIVclk_BUFG
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.124     3.731 r  rst_in_reg/Q
                         net (fo=127, routed)         0.740     4.471    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y52         LUT3 (Prop_lut3_I2_O)        0.035     4.506 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.265     4.771    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X11Y52         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.147     4.624    
    SLICE_X11Y52         LDCE (Remov_ldce_G_CLR)     -0.069     4.555    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         -4.555    
                         arrival time                           5.775    
  -------------------------------------------------------------------
                         slack                                  1.221    

Slack (MET) :             1.383ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rst_in rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.525ns  (logic 0.128ns (2.829%)  route 4.397ns (97.171%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.075ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.634     1.735    AD9783_inst1/CLK
    SLICE_X13Y51         FDRE                                         r  AD9783_inst1/spi_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.100     1.835 r  AD9783_inst1/spi_data_reg[8]/Q
                         net (fo=2, routed)           3.545     5.380    AD9783_inst1/AD_9783_SPI_inst/Q[1]
    SLICE_X10Y51         LUT3 (Prop_lut3_I1_O)        0.028     5.408 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           0.852     6.260    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X10Y51         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.740     1.989    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.484     2.620    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.650 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.957     3.607    DIVclk_BUFG
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.124     3.731 r  rst_in_reg/Q
                         net (fo=127, routed)         0.986     4.717    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y51         LUT3 (Prop_lut3_I2_O)        0.035     4.752 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           0.322     5.075    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X10Y51         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.147     4.928    
    SLICE_X10Y51         LDCE (Remov_ldce_G_CLR)     -0.050     4.878    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         -4.878    
                         arrival time                           6.260    
  -------------------------------------------------------------------
                         slack                                  1.383    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  rst_in

Setup :            0  Failing Endpoints,  Worst Slack        0.965ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.441ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.965ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.224ns  (logic 0.053ns (1.015%)  route 5.171ns (98.985%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.651ns = ( 18.651 - 10.000 ) 
    Source Clock Delay      (SCD):    7.853ns = ( 12.853 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.681ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.391     9.269    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.983    10.560    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.680 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.904    12.584    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.269    12.853 f  rst_in_reg/Q
                         net (fo=127, routed)         1.412    14.265    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X17Y40         LUT3 (Prop_lut3_I0_O)        0.053    14.318 f  ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           3.759    18.077    ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X19Y40         LDCE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.280    13.953    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.849    15.051    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.164 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.792    16.956    DIVclk_BUFG
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.216    17.172 r  rst_in_reg/Q
                         net (fo=127, routed)         1.124    18.296    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X16Y40         LUT3 (Prop_lut3_I2_O)        0.042    18.338 f  ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.313    18.651    ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X19Y40         LDCE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism              0.681    19.332    
                         clock uncertainty           -0.035    19.297    
    SLICE_X19Y40         LDCE (Recov_ldce_G_CLR)     -0.255    19.042    ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         19.042    
                         arrival time                         -18.077    
  -------------------------------------------------------------------
                         slack                                  0.965    

Slack (MET) :             1.071ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.216ns  (logic 0.053ns (1.016%)  route 5.163ns (98.984%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.686ns = ( 18.686 - 10.000 ) 
    Source Clock Delay      (SCD):    7.853ns = ( 12.853 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.681ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.391     9.269    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.983    10.560    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.680 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.904    12.584    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.269    12.853 f  rst_in_reg/Q
                         net (fo=127, routed)         1.165    14.018    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X14Y42         LUT3 (Prop_lut3_I0_O)        0.053    14.071 f  ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           3.998    18.069    ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X14Y42         LDCE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.280    13.953    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.849    15.051    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.164 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.792    16.956    DIVclk_BUFG
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.216    17.172 r  rst_in_reg/Q
                         net (fo=127, routed)         1.112    18.283    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X14Y42         LUT3 (Prop_lut3_I2_O)        0.042    18.325 f  ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.360    18.686    ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X14Y42         LDCE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.681    19.367    
                         clock uncertainty           -0.035    19.332    
    SLICE_X14Y42         LDCE (Recov_ldce_G_CLR)     -0.192    19.140    ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         19.140    
                         arrival time                         -18.069    
  -------------------------------------------------------------------
                         slack                                  1.071    

Slack (MET) :             1.136ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.085ns  (logic 0.053ns (1.042%)  route 5.032ns (98.958%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.684ns = ( 18.684 - 10.000 ) 
    Source Clock Delay      (SCD):    7.853ns = ( 12.853 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.681ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.391     9.269    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.983    10.560    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.680 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.904    12.584    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.269    12.853 f  rst_in_reg/Q
                         net (fo=127, routed)         1.327    14.180    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X17Y42         LUT3 (Prop_lut3_I0_O)        0.053    14.233 f  ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           3.705    17.938    ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X17Y42         LDCE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.280    13.953    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.849    15.051    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.164 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.792    16.956    DIVclk_BUFG
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.216    17.172 r  rst_in_reg/Q
                         net (fo=127, routed)         1.121    18.293    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X17Y42         LUT3 (Prop_lut3_I2_O)        0.042    18.335 f  ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.349    18.684    ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X17Y42         LDCE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.681    19.365    
                         clock uncertainty           -0.035    19.330    
    SLICE_X17Y42         LDCE (Recov_ldce_G_CLR)     -0.255    19.075    ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         19.075    
                         arrival time                         -17.938    
  -------------------------------------------------------------------
                         slack                                  1.136    

Slack (MET) :             3.329ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        3.008ns  (logic 0.053ns (1.762%)  route 2.955ns (98.238%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.800ns = ( 18.800 - 10.000 ) 
    Source Clock Delay      (SCD):    7.853ns = ( 12.853 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.681ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.391     9.269    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.983    10.560    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.680 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.904    12.584    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.269    12.853 f  rst_in_reg/Q
                         net (fo=127, routed)         1.040    13.893    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y52         LUT3 (Prop_lut3_I0_O)        0.053    13.946 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           1.916    15.861    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X11Y52         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.280    13.953    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.849    15.051    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.164 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.792    16.956    DIVclk_BUFG
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.216    17.172 r  rst_in_reg/Q
                         net (fo=127, routed)         1.118    18.289    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y52         LUT3 (Prop_lut3_I2_O)        0.042    18.331 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.468    18.800    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X11Y52         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.681    19.481    
                         clock uncertainty           -0.035    19.446    
    SLICE_X11Y52         LDCE (Recov_ldce_G_CLR)     -0.255    19.191    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         19.191    
                         arrival time                         -15.861    
  -------------------------------------------------------------------
                         slack                                  3.329    

Slack (MET) :             3.867ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        2.970ns  (logic 0.053ns (1.784%)  route 2.917ns (98.216%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.237ns = ( 19.237 - 10.000 ) 
    Source Clock Delay      (SCD):    7.853ns = ( 12.853 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.681ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.391     9.269    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.983    10.560    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.680 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.904    12.584    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.269    12.853 f  rst_in_reg/Q
                         net (fo=127, routed)         1.083    13.936    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y51         LUT3 (Prop_lut3_I0_O)        0.053    13.989 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           1.834    15.823    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X10Y51         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.280    13.953    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.849    15.051    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.164 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.792    16.956    DIVclk_BUFG
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.216    17.172 r  rst_in_reg/Q
                         net (fo=127, routed)         1.501    18.673    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y51         LUT3 (Prop_lut3_I2_O)        0.042    18.715 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           0.521    19.237    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X10Y51         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.681    19.918    
                         clock uncertainty           -0.035    19.882    
    SLICE_X10Y51         LDCE (Recov_ldce_G_CLR)     -0.192    19.690    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         19.690    
                         arrival time                         -15.823    
  -------------------------------------------------------------------
                         slack                                  3.867    

Slack (MET) :             4.098ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        2.441ns  (logic 0.053ns (2.171%)  route 2.388ns (97.829%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.767ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.938ns = ( 18.938 - 10.000 ) 
    Source Clock Delay      (SCD):    7.853ns = ( 12.853 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.681ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.391     9.269    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.983    10.560    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.680 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.904    12.584    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.269    12.853 f  rst_in_reg/Q
                         net (fo=127, routed)         0.922    13.775    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X8Y48          LUT3 (Prop_lut3_I0_O)        0.053    13.828 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           1.466    15.294    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X8Y48          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.280    13.953    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.849    15.051    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.164 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.792    16.956    DIVclk_BUFG
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.216    17.172 r  rst_in_reg/Q
                         net (fo=127, routed)         1.290    18.462    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X8Y48          LUT3 (Prop_lut3_I2_O)        0.042    18.504 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.435    18.938    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X8Y48          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism              0.681    19.620    
                         clock uncertainty           -0.035    19.584    
    SLICE_X8Y48          LDCE (Recov_ldce_G_CLR)     -0.192    19.392    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         19.392    
                         arrival time                         -15.294    
  -------------------------------------------------------------------
                         slack                                  4.098    

Slack (MET) :             4.656ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.302ns  (logic 0.000ns (0.000%)  route 1.302ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.420ns = ( 18.420 - 10.000 ) 
    Source Clock Delay      (SCD):    7.853ns = ( 12.853 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.681ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.391     9.269    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.983    10.560    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120    10.680 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.904    12.584    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.269    12.853 f  rst_in_reg/Q
                         net (fo=127, routed)         1.302    14.155    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X15Y40         LDCE                                         f  ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.280    13.953    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.849    15.051    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    15.164 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.792    16.956    DIVclk_BUFG
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.216    17.172 r  rst_in_reg/Q
                         net (fo=127, routed)         0.975    18.147    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X15Y41         LUT2 (Prop_lut2_I1_O)        0.042    18.189 f  ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.231    18.420    ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X15Y40         LDCE                                         f  ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                         clock pessimism              0.681    19.101    
                         clock uncertainty           -0.035    19.066    
    SLICE_X15Y40         LDCE (Recov_ldce_G_CLR)     -0.255    18.811    ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC
  -------------------------------------------------------------------
                         required time                         18.811    
                         arrival time                         -14.155    
  -------------------------------------------------------------------
                         slack                                  4.656    

Slack (MET) :             5.321ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.831ns  (logic 0.035ns (1.912%)  route 1.796ns (98.088%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.321ns = ( 15.321 - 10.000 ) 
    Source Clock Delay      (SCD):    3.731ns = ( 8.731 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.713ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.740     6.989    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     7.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.484     7.620    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     7.650 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.957     8.607    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.124     8.731 f  rst_in_reg/Q
                         net (fo=127, routed)         0.783     9.514    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y52         LUT3 (Prop_lut3_I0_O)        0.035     9.549 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.013    10.562    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X9Y54          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.541    11.642    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118    11.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.414    12.175    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    12.201 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.717    12.918    DIVclk_BUFG
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.100    13.018 r  rst_in_reg/Q
                         net (fo=127, routed)         2.051    15.069    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y52         LUT3 (Prop_lut3_I2_O)        0.028    15.097 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.225    15.321    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y54          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism              0.713    16.035    
                         clock uncertainty           -0.035    15.999    
    SLICE_X9Y54          LDCE (Recov_ldce_G_CLR)     -0.117    15.882    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         15.882    
                         arrival time                         -10.562    
  -------------------------------------------------------------------
                         slack                                  5.321    

Slack (MET) :             5.321ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.773ns  (logic 0.035ns (1.974%)  route 1.738ns (98.026%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.264ns = ( 15.264 - 10.000 ) 
    Source Clock Delay      (SCD):    3.731ns = ( 8.731 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.713ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.740     6.989    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     7.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.484     7.620    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     7.650 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.957     8.607    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.124     8.731 f  rst_in_reg/Q
                         net (fo=127, routed)         0.783     9.514    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y52         LUT3 (Prop_lut3_I0_O)        0.035     9.549 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.955    10.504    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X11Y53         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.541    11.642    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118    11.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.414    12.175    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    12.201 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.717    12.918    DIVclk_BUFG
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.100    13.018 r  rst_in_reg/Q
                         net (fo=127, routed)         2.051    15.069    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y52         LUT3 (Prop_lut3_I2_O)        0.028    15.097 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.168    15.264    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X11Y53         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism              0.713    15.978    
                         clock uncertainty           -0.035    15.942    
    SLICE_X11Y53         LDCE (Recov_ldce_G_CLR)     -0.117    15.825    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         15.825    
                         arrival time                         -10.504    
  -------------------------------------------------------------------
                         slack                                  5.321    

Slack (MET) :             6.491ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.746ns  (logic 0.000ns (0.000%)  route 0.746ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        2.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.407ns = ( 15.407 - 10.000 ) 
    Source Clock Delay      (SCD):    3.731ns = ( 8.731 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.713ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.740     6.989    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     7.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.484     7.620    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     7.650 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.957     8.607    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.124     8.731 f  rst_in_reg/Q
                         net (fo=127, routed)         0.746     9.477    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y51         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.541    11.642    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118    11.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.414    12.175    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    12.201 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.717    12.918    DIVclk_BUFG
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.100    13.018 r  rst_in_reg/Q
                         net (fo=127, routed)         2.091    15.109    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y51         LUT2 (Prop_lut2_I1_O)        0.028    15.137 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.270    15.407    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X11Y51         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                         clock pessimism              0.713    16.120    
                         clock uncertainty           -0.035    16.085    
    SLICE_X11Y51         LDCE (Recov_ldce_G_CLR)     -0.117    15.968    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC
  -------------------------------------------------------------------
                         required time                         15.968    
                         arrival time                          -9.477    
  -------------------------------------------------------------------
                         slack                                  6.491    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.441ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.146ns  (logic 0.000ns (0.000%)  route 1.146ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        4.818ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.671ns
    Source Clock Delay      (SCD):    7.172ns = ( 12.172 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.681ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.280     8.953    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.849    10.051    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    10.164 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.792    11.956    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.216    12.172 f  rst_in_reg/Q
                         net (fo=127, routed)         1.146    13.317    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y51         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.391     4.269    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.983     5.560    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.680 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.904     7.584    DIVclk_BUFG
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.269     7.853 r  rst_in_reg/Q
                         net (fo=127, routed)         4.165    12.018    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y51         LUT2 (Prop_lut2_I1_O)        0.053    12.071 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.600    12.671    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X11Y51         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                         clock pessimism             -0.681    11.990    
                         clock uncertainty            0.035    12.025    
    SLICE_X11Y51         LDCE (Remov_ldce_G_CLR)     -0.149    11.876    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC
  -------------------------------------------------------------------
                         required time                        -11.876    
                         arrival time                          13.317    
  -------------------------------------------------------------------
                         slack                                  1.441    

Slack (MET) :             3.223ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        2.739ns  (logic 0.042ns (1.534%)  route 2.697ns (98.466%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.630ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.483ns
    Source Clock Delay      (SCD):    7.172ns = ( 12.172 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.681ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.280     8.953    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.849    10.051    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    10.164 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.792    11.956    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.216    12.172 f  rst_in_reg/Q
                         net (fo=127, routed)         1.172    13.344    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y52         LUT3 (Prop_lut3_I0_O)        0.042    13.386 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.525    14.910    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X9Y54          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.391     4.269    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.983     5.560    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.680 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.904     7.584    DIVclk_BUFG
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.269     7.853 r  rst_in_reg/Q
                         net (fo=127, routed)         4.079    11.932    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y52         LUT3 (Prop_lut3_I2_O)        0.053    11.985 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.498    12.483    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X9Y54          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism             -0.681    11.801    
                         clock uncertainty            0.035    11.837    
    SLICE_X9Y54          LDCE (Remov_ldce_G_CLR)     -0.149    11.688    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                        -11.688    
                         arrival time                          14.910    
  -------------------------------------------------------------------
                         slack                                  3.223    

Slack (MET) :             3.225ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        2.621ns  (logic 0.042ns (1.603%)  route 2.579ns (98.397%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.510ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.363ns
    Source Clock Delay      (SCD):    7.172ns = ( 12.172 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.681ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.280     8.953    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.849    10.051    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    10.164 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.792    11.956    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.216    12.172 f  rst_in_reg/Q
                         net (fo=127, routed)         1.172    13.344    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y52         LUT3 (Prop_lut3_I0_O)        0.042    13.386 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           1.407    14.793    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X11Y53         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.391     4.269    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.983     5.560    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.680 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.904     7.584    DIVclk_BUFG
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.269     7.853 r  rst_in_reg/Q
                         net (fo=127, routed)         4.079    11.932    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y52         LUT3 (Prop_lut3_I2_O)        0.053    11.985 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.378    12.363    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X11Y53         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism             -0.681    11.681    
                         clock uncertainty            0.035    11.717    
    SLICE_X11Y53         LDCE (Remov_ldce_G_CLR)     -0.149    11.568    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                        -11.568    
                         arrival time                          14.793    
  -------------------------------------------------------------------
                         slack                                  3.225    

Slack (MET) :             4.757ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.110ns  (logic 0.000ns (0.000%)  route 1.110ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.466ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.319ns
    Source Clock Delay      (SCD):    7.172ns = ( 12.172 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.681ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.280     8.953    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.849    10.051    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    10.164 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.792    11.956    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.216    12.172 f  rst_in_reg/Q
                         net (fo=127, routed)         1.110    13.281    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X15Y40         LDCE                                         f  ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.391     4.269    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.983     5.560    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.680 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.904     7.584    DIVclk_BUFG
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.269     7.853 r  rst_in_reg/Q
                         net (fo=127, routed)         1.147     9.000    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X15Y41         LUT2 (Prop_lut2_I1_O)        0.053     9.053 f  ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.266     9.319    ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X15Y40         LDCE                                         f  ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                         clock pessimism             -0.681     8.638    
                         clock uncertainty            0.035     8.673    
    SLICE_X15Y40         LDCE (Remov_ldce_G_CLR)     -0.149     8.524    ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC
  -------------------------------------------------------------------
                         required time                         -8.524    
                         arrival time                          13.281    
  -------------------------------------------------------------------
                         slack                                  4.757    

Slack (MET) :             5.056ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        2.068ns  (logic 0.042ns (2.031%)  route 2.026ns (97.969%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.945ns
    Source Clock Delay      (SCD):    7.172ns = ( 12.172 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.681ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=114, routed)         1.280     8.953    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.849    10.051    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    10.164 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.792    11.956    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.216    12.172 f  rst_in_reg/Q
                         net (fo=127, routed)         0.791    12.963    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X8Y48          LUT3 (Prop_lut3_I0_O)        0.042    13.005 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           1.235    14.240    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X8Y48          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=114, routed)         1.391     4.269    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.983     5.560    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     5.680 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          1.904     7.584    DIVclk_BUFG
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.269     7.853 r  rst_in_reg/Q
                         net (fo=127, routed)         1.531     9.384    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X8Y48          LUT3 (Prop_lut3_I2_O)        0.053     9.437 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.508     9.945    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X8Y48          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism             -0.681     9.263    
                         clock uncertainty            0.035     9.299    
    SLICE_X8Y48          LDCE (Remov_ldce_G_CLR)     -0.115     9.184    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         -9.184    
                         arrival time                          14.240    
  -------------------------------------------------------------------
                         slack                                  5.056    

Slack (MET) :             5.058ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.387ns  (logic 0.028ns (2.019%)  route 1.359ns (97.981%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.075ns
    Source Clock Delay      (SCD):    3.018ns = ( 8.018 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.713ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.541     6.642    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.414     7.175    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.201 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.717     7.918    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.100     8.018 f  rst_in_reg/Q
                         net (fo=127, routed)         0.507     8.525    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y51         LUT3 (Prop_lut3_I0_O)        0.028     8.553 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           0.852     9.405    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X10Y51         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.740     1.989    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.484     2.620    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.650 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.957     3.607    DIVclk_BUFG
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.124     3.731 r  rst_in_reg/Q
                         net (fo=127, routed)         0.986     4.717    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y51         LUT3 (Prop_lut3_I2_O)        0.035     4.752 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           0.322     5.075    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X10Y51         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.713     4.362    
                         clock uncertainty            0.035     4.397    
    SLICE_X10Y51         LDCE (Remov_ldce_G_CLR)     -0.050     4.347    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         -4.347    
                         arrival time                           9.405    
  -------------------------------------------------------------------
                         slack                                  5.058    

Slack (MET) :             5.448ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.454ns  (logic 0.028ns (1.925%)  route 1.426ns (98.075%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.771ns
    Source Clock Delay      (SCD):    3.018ns = ( 8.018 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.713ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.541     6.642    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.414     7.175    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.201 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.717     7.918    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.100     8.018 f  rst_in_reg/Q
                         net (fo=127, routed)         0.510     8.527    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y52         LUT3 (Prop_lut3_I0_O)        0.028     8.555 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           0.917     9.472    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X11Y52         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.740     1.989    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.484     2.620    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.650 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.957     3.607    DIVclk_BUFG
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.124     3.731 r  rst_in_reg/Q
                         net (fo=127, routed)         0.740     4.471    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y52         LUT3 (Prop_lut3_I2_O)        0.035     4.506 f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.265     4.771    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X11Y52         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.713     4.058    
                         clock uncertainty            0.035     4.093    
    SLICE_X11Y52         LDCE (Remov_ldce_G_CLR)     -0.069     4.024    AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         -4.024    
                         arrival time                           9.472    
  -------------------------------------------------------------------
                         slack                                  5.448    

Slack (MET) :             6.545ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        2.494ns  (logic 0.028ns (1.122%)  route 2.466ns (98.878%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.714ns
    Source Clock Delay      (SCD):    3.018ns = ( 8.018 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.713ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.541     6.642    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.414     7.175    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.201 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.717     7.918    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.100     8.018 f  rst_in_reg/Q
                         net (fo=127, routed)         0.638     8.656    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X17Y42         LUT3 (Prop_lut3_I0_O)        0.028     8.684 f  ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           1.828    10.512    ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X17Y42         LDCE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.740     1.989    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.484     2.620    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.650 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.957     3.607    DIVclk_BUFG
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.124     3.731 r  rst_in_reg/Q
                         net (fo=127, routed)         0.744     4.475    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X17Y42         LUT3 (Prop_lut3_I2_O)        0.035     4.510 f  ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.204     4.714    ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X17Y42         LDCE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.713     4.001    
                         clock uncertainty            0.035     4.036    
    SLICE_X17Y42         LDCE (Remov_ldce_G_CLR)     -0.069     3.967    ADC1/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         -3.967    
                         arrival time                          10.512    
  -------------------------------------------------------------------
                         slack                                  6.545    

Slack (MET) :             6.596ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        2.538ns  (logic 0.028ns (1.103%)  route 2.510ns (98.897%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.707ns
    Source Clock Delay      (SCD):    3.018ns = ( 8.018 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.713ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.541     6.642    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.414     7.175    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.201 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.717     7.918    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.100     8.018 f  rst_in_reg/Q
                         net (fo=127, routed)         0.686     8.704    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X17Y40         LUT3 (Prop_lut3_I0_O)        0.028     8.732 f  ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           1.824    10.556    ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X19Y40         LDCE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.740     1.989    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.484     2.620    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.650 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.957     3.607    DIVclk_BUFG
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.124     3.731 r  rst_in_reg/Q
                         net (fo=127, routed)         0.751     4.482    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X16Y40         LUT3 (Prop_lut3_I2_O)        0.035     4.517 f  ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.190     4.707    ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X19Y40         LDCE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism             -0.713     3.994    
                         clock uncertainty            0.035     4.029    
    SLICE_X19Y40         LDCE (Remov_ldce_G_CLR)     -0.069     3.960    ADC1/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         -3.960    
                         arrival time                          10.556    
  -------------------------------------------------------------------
                         slack                                  6.596    

Slack (MET) :             6.655ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        2.635ns  (logic 0.028ns (1.063%)  route 2.607ns (98.937%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.725ns
    Source Clock Delay      (SCD):    3.018ns = ( 8.018 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.713ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=114, routed)         0.541     6.642    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.414     7.175    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     7.201 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.717     7.918    DIVclk_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.100     8.018 f  rst_in_reg/Q
                         net (fo=127, routed)         0.582     8.599    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X14Y42         LUT3 (Prop_lut3_I0_O)        0.028     8.627 f  ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           2.025    10.652    ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X14Y42         LDCE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=114, routed)         0.740     1.989    rstLEDclk/CLK
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=2, routed)           0.484     2.620    DIVclk
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.650 r  DIVclk_BUFG_inst/O
                         net (fo=32, routed)          0.957     3.607    DIVclk_BUFG
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.124     3.731 r  rst_in_reg/Q
                         net (fo=127, routed)         0.744     4.475    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X14Y42         LUT3 (Prop_lut3_I2_O)        0.035     4.510 f  ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.215     4.725    ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X14Y42         LDCE                                         f  ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.713     4.012    
                         clock uncertainty            0.035     4.047    
    SLICE_X14Y42         LDCE (Remov_ldce_G_CLR)     -0.050     3.997    ADC1/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         -3.997    
                         arrival time                          10.652    
  -------------------------------------------------------------------
                         slack                                  6.655    





