
Remote.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000013e8  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  080014a8  080014a8  000114a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080014d8  080014d8  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  080014d8  080014d8  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080014d8  080014d8  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080014d8  080014d8  000114d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080014dc  080014dc  000114dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080014e0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000084  2000000c  080014ec  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000090  080014ec  00020090  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00004a75  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000010d2  00000000  00000000  00024aa9  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000570  00000000  00000000  00025b80  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000004c8  00000000  00000000  000260f0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0000f4f5  00000000  00000000  000265b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00005e30  00000000  00000000  00035aad  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000558b7  00000000  00000000  0003b8dd  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00091194  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000011c8  00000000  00000000  00091210  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08001490 	.word	0x08001490

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08001490 	.word	0x08001490

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <_ZN12_GLOBAL__N_112TheMainProxyEv>:
#include <Test.hpp>

namespace
{
	void TheMainProxy()
	{
 8000220:	b580      	push	{r7, lr}
 8000222:	af00      	add	r7, sp, #0
		//FcknSmpl::ThreadSafe::SafeQueue<int> q;

		while (true)
 8000224:	e7fe      	b.n	8000224 <_ZN12_GLOBAL__N_112TheMainProxyEv+0x4>

08000226 <TheMain>:
}

extern "C"
{
	void TheMain()
	{
 8000226:	b580      	push	{r7, lr}
 8000228:	af00      	add	r7, sp, #0
		TheMainProxy();
 800022a:	f7ff fff9 	bl	8000220 <_ZN12_GLOBAL__N_112TheMainProxyEv>
	}
 800022e:	46c0      	nop			; (mov r8, r8)
 8000230:	46bd      	mov	sp, r7
 8000232:	bd80      	pop	{r7, pc}

08000234 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000234:	b580      	push	{r7, lr}
 8000236:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000238:	f000 f970 	bl	800051c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800023c:	f000 f807 	bl	800024e <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000240:	f000 f884 	bl	800034c <MX_GPIO_Init>
  MX_SPI1_Init();
 8000244:	f000 f844 	bl	80002d0 <MX_SPI1_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	TheMain();
 8000248:	f7ff ffed 	bl	8000226 <TheMain>
 800024c:	e7fc      	b.n	8000248 <main+0x14>

0800024e <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800024e:	b590      	push	{r4, r7, lr}
 8000250:	b091      	sub	sp, #68	; 0x44
 8000252:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000254:	2410      	movs	r4, #16
 8000256:	193b      	adds	r3, r7, r4
 8000258:	0018      	movs	r0, r3
 800025a:	2330      	movs	r3, #48	; 0x30
 800025c:	001a      	movs	r2, r3
 800025e:	2100      	movs	r1, #0
 8000260:	f001 f90e 	bl	8001480 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000264:	003b      	movs	r3, r7
 8000266:	0018      	movs	r0, r3
 8000268:	2310      	movs	r3, #16
 800026a:	001a      	movs	r2, r3
 800026c:	2100      	movs	r1, #0
 800026e:	f001 f907 	bl	8001480 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000272:	0021      	movs	r1, r4
 8000274:	187b      	adds	r3, r7, r1
 8000276:	2202      	movs	r2, #2
 8000278:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800027a:	187b      	adds	r3, r7, r1
 800027c:	2201      	movs	r2, #1
 800027e:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000280:	187b      	adds	r3, r7, r1
 8000282:	2210      	movs	r2, #16
 8000284:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000286:	187b      	adds	r3, r7, r1
 8000288:	2200      	movs	r2, #0
 800028a:	621a      	str	r2, [r3, #32]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800028c:	187b      	adds	r3, r7, r1
 800028e:	0018      	movs	r0, r3
 8000290:	f000 fbcc 	bl	8000a2c <HAL_RCC_OscConfig>
 8000294:	1e03      	subs	r3, r0, #0
 8000296:	d001      	beq.n	800029c <SystemClock_Config+0x4e>
  {
    Error_Handler();
 8000298:	f000 f886 	bl	80003a8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800029c:	003b      	movs	r3, r7
 800029e:	2207      	movs	r2, #7
 80002a0:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80002a2:	003b      	movs	r3, r7
 80002a4:	2200      	movs	r2, #0
 80002a6:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002a8:	003b      	movs	r3, r7
 80002aa:	2200      	movs	r2, #0
 80002ac:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002ae:	003b      	movs	r3, r7
 80002b0:	2200      	movs	r2, #0
 80002b2:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80002b4:	003b      	movs	r3, r7
 80002b6:	2100      	movs	r1, #0
 80002b8:	0018      	movs	r0, r3
 80002ba:	f000 fed3 	bl	8001064 <HAL_RCC_ClockConfig>
 80002be:	1e03      	subs	r3, r0, #0
 80002c0:	d001      	beq.n	80002c6 <SystemClock_Config+0x78>
  {
    Error_Handler();
 80002c2:	f000 f871 	bl	80003a8 <Error_Handler>
  }
}
 80002c6:	46c0      	nop			; (mov r8, r8)
 80002c8:	46bd      	mov	sp, r7
 80002ca:	b011      	add	sp, #68	; 0x44
 80002cc:	bd90      	pop	{r4, r7, pc}
	...

080002d0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80002d0:	b580      	push	{r7, lr}
 80002d2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80002d4:	4b1b      	ldr	r3, [pc, #108]	; (8000344 <MX_SPI1_Init+0x74>)
 80002d6:	4a1c      	ldr	r2, [pc, #112]	; (8000348 <MX_SPI1_Init+0x78>)
 80002d8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80002da:	4b1a      	ldr	r3, [pc, #104]	; (8000344 <MX_SPI1_Init+0x74>)
 80002dc:	2282      	movs	r2, #130	; 0x82
 80002de:	0052      	lsls	r2, r2, #1
 80002e0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80002e2:	4b18      	ldr	r3, [pc, #96]	; (8000344 <MX_SPI1_Init+0x74>)
 80002e4:	2200      	movs	r2, #0
 80002e6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 80002e8:	4b16      	ldr	r3, [pc, #88]	; (8000344 <MX_SPI1_Init+0x74>)
 80002ea:	22c0      	movs	r2, #192	; 0xc0
 80002ec:	0092      	lsls	r2, r2, #2
 80002ee:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80002f0:	4b14      	ldr	r3, [pc, #80]	; (8000344 <MX_SPI1_Init+0x74>)
 80002f2:	2200      	movs	r2, #0
 80002f4:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80002f6:	4b13      	ldr	r3, [pc, #76]	; (8000344 <MX_SPI1_Init+0x74>)
 80002f8:	2200      	movs	r2, #0
 80002fa:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80002fc:	4b11      	ldr	r3, [pc, #68]	; (8000344 <MX_SPI1_Init+0x74>)
 80002fe:	2280      	movs	r2, #128	; 0x80
 8000300:	0092      	lsls	r2, r2, #2
 8000302:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000304:	4b0f      	ldr	r3, [pc, #60]	; (8000344 <MX_SPI1_Init+0x74>)
 8000306:	2200      	movs	r2, #0
 8000308:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800030a:	4b0e      	ldr	r3, [pc, #56]	; (8000344 <MX_SPI1_Init+0x74>)
 800030c:	2200      	movs	r2, #0
 800030e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000310:	4b0c      	ldr	r3, [pc, #48]	; (8000344 <MX_SPI1_Init+0x74>)
 8000312:	2200      	movs	r2, #0
 8000314:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000316:	4b0b      	ldr	r3, [pc, #44]	; (8000344 <MX_SPI1_Init+0x74>)
 8000318:	2200      	movs	r2, #0
 800031a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 800031c:	4b09      	ldr	r3, [pc, #36]	; (8000344 <MX_SPI1_Init+0x74>)
 800031e:	2207      	movs	r2, #7
 8000320:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000322:	4b08      	ldr	r3, [pc, #32]	; (8000344 <MX_SPI1_Init+0x74>)
 8000324:	2200      	movs	r2, #0
 8000326:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000328:	4b06      	ldr	r3, [pc, #24]	; (8000344 <MX_SPI1_Init+0x74>)
 800032a:	2208      	movs	r2, #8
 800032c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800032e:	4b05      	ldr	r3, [pc, #20]	; (8000344 <MX_SPI1_Init+0x74>)
 8000330:	0018      	movs	r0, r3
 8000332:	f000 ffc9 	bl	80012c8 <HAL_SPI_Init>
 8000336:	1e03      	subs	r3, r0, #0
 8000338:	d001      	beq.n	800033e <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800033a:	f000 f835 	bl	80003a8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800033e:	46c0      	nop			; (mov r8, r8)
 8000340:	46bd      	mov	sp, r7
 8000342:	bd80      	pop	{r7, pc}
 8000344:	20000028 	.word	0x20000028
 8000348:	40013000 	.word	0x40013000

0800034c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800034c:	b580      	push	{r7, lr}
 800034e:	b086      	sub	sp, #24
 8000350:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000352:	1d3b      	adds	r3, r7, #4
 8000354:	0018      	movs	r0, r3
 8000356:	2314      	movs	r3, #20
 8000358:	001a      	movs	r2, r3
 800035a:	2100      	movs	r1, #0
 800035c:	f001 f890 	bl	8001480 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000360:	4b10      	ldr	r3, [pc, #64]	; (80003a4 <MX_GPIO_Init+0x58>)
 8000362:	695a      	ldr	r2, [r3, #20]
 8000364:	4b0f      	ldr	r3, [pc, #60]	; (80003a4 <MX_GPIO_Init+0x58>)
 8000366:	2180      	movs	r1, #128	; 0x80
 8000368:	0289      	lsls	r1, r1, #10
 800036a:	430a      	orrs	r2, r1
 800036c:	615a      	str	r2, [r3, #20]
 800036e:	4b0d      	ldr	r3, [pc, #52]	; (80003a4 <MX_GPIO_Init+0x58>)
 8000370:	695a      	ldr	r2, [r3, #20]
 8000372:	2380      	movs	r3, #128	; 0x80
 8000374:	029b      	lsls	r3, r3, #10
 8000376:	4013      	ands	r3, r2
 8000378:	603b      	str	r3, [r7, #0]
 800037a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin : CondensorRunning_Pin */
  GPIO_InitStruct.Pin = CondensorRunning_Pin;
 800037c:	1d3b      	adds	r3, r7, #4
 800037e:	2201      	movs	r2, #1
 8000380:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000382:	1d3b      	adds	r3, r7, #4
 8000384:	2200      	movs	r2, #0
 8000386:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000388:	1d3b      	adds	r3, r7, #4
 800038a:	2200      	movs	r2, #0
 800038c:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(CondensorRunning_GPIO_Port, &GPIO_InitStruct);
 800038e:	1d3a      	adds	r2, r7, #4
 8000390:	2390      	movs	r3, #144	; 0x90
 8000392:	05db      	lsls	r3, r3, #23
 8000394:	0011      	movs	r1, r2
 8000396:	0018      	movs	r0, r3
 8000398:	f000 f9d8 	bl	800074c <HAL_GPIO_Init>

}
 800039c:	46c0      	nop			; (mov r8, r8)
 800039e:	46bd      	mov	sp, r7
 80003a0:	b006      	add	sp, #24
 80003a2:	bd80      	pop	{r7, pc}
 80003a4:	40021000 	.word	0x40021000

080003a8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80003a8:	b580      	push	{r7, lr}
 80003aa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80003ac:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80003ae:	e7fe      	b.n	80003ae <Error_Handler+0x6>

080003b0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80003b0:	b580      	push	{r7, lr}
 80003b2:	b082      	sub	sp, #8
 80003b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80003b6:	4b0f      	ldr	r3, [pc, #60]	; (80003f4 <HAL_MspInit+0x44>)
 80003b8:	699a      	ldr	r2, [r3, #24]
 80003ba:	4b0e      	ldr	r3, [pc, #56]	; (80003f4 <HAL_MspInit+0x44>)
 80003bc:	2101      	movs	r1, #1
 80003be:	430a      	orrs	r2, r1
 80003c0:	619a      	str	r2, [r3, #24]
 80003c2:	4b0c      	ldr	r3, [pc, #48]	; (80003f4 <HAL_MspInit+0x44>)
 80003c4:	699b      	ldr	r3, [r3, #24]
 80003c6:	2201      	movs	r2, #1
 80003c8:	4013      	ands	r3, r2
 80003ca:	607b      	str	r3, [r7, #4]
 80003cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80003ce:	4b09      	ldr	r3, [pc, #36]	; (80003f4 <HAL_MspInit+0x44>)
 80003d0:	69da      	ldr	r2, [r3, #28]
 80003d2:	4b08      	ldr	r3, [pc, #32]	; (80003f4 <HAL_MspInit+0x44>)
 80003d4:	2180      	movs	r1, #128	; 0x80
 80003d6:	0549      	lsls	r1, r1, #21
 80003d8:	430a      	orrs	r2, r1
 80003da:	61da      	str	r2, [r3, #28]
 80003dc:	4b05      	ldr	r3, [pc, #20]	; (80003f4 <HAL_MspInit+0x44>)
 80003de:	69da      	ldr	r2, [r3, #28]
 80003e0:	2380      	movs	r3, #128	; 0x80
 80003e2:	055b      	lsls	r3, r3, #21
 80003e4:	4013      	ands	r3, r2
 80003e6:	603b      	str	r3, [r7, #0]
 80003e8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80003ea:	46c0      	nop			; (mov r8, r8)
 80003ec:	46bd      	mov	sp, r7
 80003ee:	b002      	add	sp, #8
 80003f0:	bd80      	pop	{r7, pc}
 80003f2:	46c0      	nop			; (mov r8, r8)
 80003f4:	40021000 	.word	0x40021000

080003f8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80003f8:	b580      	push	{r7, lr}
 80003fa:	b08a      	sub	sp, #40	; 0x28
 80003fc:	af00      	add	r7, sp, #0
 80003fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000400:	2314      	movs	r3, #20
 8000402:	18fb      	adds	r3, r7, r3
 8000404:	0018      	movs	r0, r3
 8000406:	2314      	movs	r3, #20
 8000408:	001a      	movs	r2, r3
 800040a:	2100      	movs	r1, #0
 800040c:	f001 f838 	bl	8001480 <memset>
  if(hspi->Instance==SPI1)
 8000410:	687b      	ldr	r3, [r7, #4]
 8000412:	681b      	ldr	r3, [r3, #0]
 8000414:	4a1c      	ldr	r2, [pc, #112]	; (8000488 <HAL_SPI_MspInit+0x90>)
 8000416:	4293      	cmp	r3, r2
 8000418:	d132      	bne.n	8000480 <HAL_SPI_MspInit+0x88>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800041a:	4b1c      	ldr	r3, [pc, #112]	; (800048c <HAL_SPI_MspInit+0x94>)
 800041c:	699a      	ldr	r2, [r3, #24]
 800041e:	4b1b      	ldr	r3, [pc, #108]	; (800048c <HAL_SPI_MspInit+0x94>)
 8000420:	2180      	movs	r1, #128	; 0x80
 8000422:	0149      	lsls	r1, r1, #5
 8000424:	430a      	orrs	r2, r1
 8000426:	619a      	str	r2, [r3, #24]
 8000428:	4b18      	ldr	r3, [pc, #96]	; (800048c <HAL_SPI_MspInit+0x94>)
 800042a:	699a      	ldr	r2, [r3, #24]
 800042c:	2380      	movs	r3, #128	; 0x80
 800042e:	015b      	lsls	r3, r3, #5
 8000430:	4013      	ands	r3, r2
 8000432:	613b      	str	r3, [r7, #16]
 8000434:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000436:	4b15      	ldr	r3, [pc, #84]	; (800048c <HAL_SPI_MspInit+0x94>)
 8000438:	695a      	ldr	r2, [r3, #20]
 800043a:	4b14      	ldr	r3, [pc, #80]	; (800048c <HAL_SPI_MspInit+0x94>)
 800043c:	2180      	movs	r1, #128	; 0x80
 800043e:	0289      	lsls	r1, r1, #10
 8000440:	430a      	orrs	r2, r1
 8000442:	615a      	str	r2, [r3, #20]
 8000444:	4b11      	ldr	r3, [pc, #68]	; (800048c <HAL_SPI_MspInit+0x94>)
 8000446:	695a      	ldr	r2, [r3, #20]
 8000448:	2380      	movs	r3, #128	; 0x80
 800044a:	029b      	lsls	r3, r3, #10
 800044c:	4013      	ands	r3, r2
 800044e:	60fb      	str	r3, [r7, #12]
 8000450:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000452:	2114      	movs	r1, #20
 8000454:	187b      	adds	r3, r7, r1
 8000456:	22e0      	movs	r2, #224	; 0xe0
 8000458:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800045a:	187b      	adds	r3, r7, r1
 800045c:	2202      	movs	r2, #2
 800045e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000460:	187b      	adds	r3, r7, r1
 8000462:	2200      	movs	r2, #0
 8000464:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000466:	187b      	adds	r3, r7, r1
 8000468:	2203      	movs	r2, #3
 800046a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 800046c:	187b      	adds	r3, r7, r1
 800046e:	2200      	movs	r2, #0
 8000470:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000472:	187a      	adds	r2, r7, r1
 8000474:	2390      	movs	r3, #144	; 0x90
 8000476:	05db      	lsls	r3, r3, #23
 8000478:	0011      	movs	r1, r2
 800047a:	0018      	movs	r0, r3
 800047c:	f000 f966 	bl	800074c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000480:	46c0      	nop			; (mov r8, r8)
 8000482:	46bd      	mov	sp, r7
 8000484:	b00a      	add	sp, #40	; 0x28
 8000486:	bd80      	pop	{r7, pc}
 8000488:	40013000 	.word	0x40013000
 800048c:	40021000 	.word	0x40021000

08000490 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000490:	b580      	push	{r7, lr}
 8000492:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000494:	e7fe      	b.n	8000494 <NMI_Handler+0x4>

08000496 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000496:	b580      	push	{r7, lr}
 8000498:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800049a:	e7fe      	b.n	800049a <HardFault_Handler+0x4>

0800049c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800049c:	b580      	push	{r7, lr}
 800049e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80004a0:	46c0      	nop			; (mov r8, r8)
 80004a2:	46bd      	mov	sp, r7
 80004a4:	bd80      	pop	{r7, pc}

080004a6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80004a6:	b580      	push	{r7, lr}
 80004a8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80004aa:	46c0      	nop			; (mov r8, r8)
 80004ac:	46bd      	mov	sp, r7
 80004ae:	bd80      	pop	{r7, pc}

080004b0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80004b0:	b580      	push	{r7, lr}
 80004b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80004b4:	f000 f87a 	bl	80005ac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80004b8:	46c0      	nop			; (mov r8, r8)
 80004ba:	46bd      	mov	sp, r7
 80004bc:	bd80      	pop	{r7, pc}

080004be <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80004be:	b580      	push	{r7, lr}
 80004c0:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 80004c2:	46c0      	nop			; (mov r8, r8)
 80004c4:	46bd      	mov	sp, r7
 80004c6:	bd80      	pop	{r7, pc}

080004c8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80004c8:	480d      	ldr	r0, [pc, #52]	; (8000500 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80004ca:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80004cc:	480d      	ldr	r0, [pc, #52]	; (8000504 <LoopForever+0x6>)
  ldr r1, =_edata
 80004ce:	490e      	ldr	r1, [pc, #56]	; (8000508 <LoopForever+0xa>)
  ldr r2, =_sidata
 80004d0:	4a0e      	ldr	r2, [pc, #56]	; (800050c <LoopForever+0xe>)
  movs r3, #0
 80004d2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80004d4:	e002      	b.n	80004dc <LoopCopyDataInit>

080004d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80004d6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80004d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80004da:	3304      	adds	r3, #4

080004dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80004dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80004de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80004e0:	d3f9      	bcc.n	80004d6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80004e2:	4a0b      	ldr	r2, [pc, #44]	; (8000510 <LoopForever+0x12>)
  ldr r4, =_ebss
 80004e4:	4c0b      	ldr	r4, [pc, #44]	; (8000514 <LoopForever+0x16>)
  movs r3, #0
 80004e6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80004e8:	e001      	b.n	80004ee <LoopFillZerobss>

080004ea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80004ea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80004ec:	3204      	adds	r2, #4

080004ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80004ee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80004f0:	d3fb      	bcc.n	80004ea <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80004f2:	f7ff ffe4 	bl	80004be <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 80004f6:	f000 ff9f 	bl	8001438 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80004fa:	f7ff fe9b 	bl	8000234 <main>

080004fe <LoopForever>:

LoopForever:
    b LoopForever
 80004fe:	e7fe      	b.n	80004fe <LoopForever>
  ldr   r0, =_estack
 8000500:	20001000 	.word	0x20001000
  ldr r0, =_sdata
 8000504:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000508:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 800050c:	080014e0 	.word	0x080014e0
  ldr r2, =_sbss
 8000510:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000514:	20000090 	.word	0x20000090

08000518 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000518:	e7fe      	b.n	8000518 <ADC1_IRQHandler>
	...

0800051c <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800051c:	b580      	push	{r7, lr}
 800051e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000520:	4b07      	ldr	r3, [pc, #28]	; (8000540 <HAL_Init+0x24>)
 8000522:	681a      	ldr	r2, [r3, #0]
 8000524:	4b06      	ldr	r3, [pc, #24]	; (8000540 <HAL_Init+0x24>)
 8000526:	2110      	movs	r1, #16
 8000528:	430a      	orrs	r2, r1
 800052a:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 800052c:	2000      	movs	r0, #0
 800052e:	f000 f809 	bl	8000544 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000532:	f7ff ff3d 	bl	80003b0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000536:	2300      	movs	r3, #0
}
 8000538:	0018      	movs	r0, r3
 800053a:	46bd      	mov	sp, r7
 800053c:	bd80      	pop	{r7, pc}
 800053e:	46c0      	nop			; (mov r8, r8)
 8000540:	40022000 	.word	0x40022000

08000544 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000544:	b590      	push	{r4, r7, lr}
 8000546:	b083      	sub	sp, #12
 8000548:	af00      	add	r7, sp, #0
 800054a:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800054c:	4b14      	ldr	r3, [pc, #80]	; (80005a0 <HAL_InitTick+0x5c>)
 800054e:	681c      	ldr	r4, [r3, #0]
 8000550:	4b14      	ldr	r3, [pc, #80]	; (80005a4 <HAL_InitTick+0x60>)
 8000552:	781b      	ldrb	r3, [r3, #0]
 8000554:	0019      	movs	r1, r3
 8000556:	23fa      	movs	r3, #250	; 0xfa
 8000558:	0098      	lsls	r0, r3, #2
 800055a:	f7ff fdd5 	bl	8000108 <__udivsi3>
 800055e:	0003      	movs	r3, r0
 8000560:	0019      	movs	r1, r3
 8000562:	0020      	movs	r0, r4
 8000564:	f7ff fdd0 	bl	8000108 <__udivsi3>
 8000568:	0003      	movs	r3, r0
 800056a:	0018      	movs	r0, r3
 800056c:	f000 f8e1 	bl	8000732 <HAL_SYSTICK_Config>
 8000570:	1e03      	subs	r3, r0, #0
 8000572:	d001      	beq.n	8000578 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000574:	2301      	movs	r3, #1
 8000576:	e00f      	b.n	8000598 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000578:	687b      	ldr	r3, [r7, #4]
 800057a:	2b03      	cmp	r3, #3
 800057c:	d80b      	bhi.n	8000596 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800057e:	6879      	ldr	r1, [r7, #4]
 8000580:	2301      	movs	r3, #1
 8000582:	425b      	negs	r3, r3
 8000584:	2200      	movs	r2, #0
 8000586:	0018      	movs	r0, r3
 8000588:	f000 f8be 	bl	8000708 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800058c:	4b06      	ldr	r3, [pc, #24]	; (80005a8 <HAL_InitTick+0x64>)
 800058e:	687a      	ldr	r2, [r7, #4]
 8000590:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8000592:	2300      	movs	r3, #0
 8000594:	e000      	b.n	8000598 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000596:	2301      	movs	r3, #1
}
 8000598:	0018      	movs	r0, r3
 800059a:	46bd      	mov	sp, r7
 800059c:	b003      	add	sp, #12
 800059e:	bd90      	pop	{r4, r7, pc}
 80005a0:	20000000 	.word	0x20000000
 80005a4:	20000008 	.word	0x20000008
 80005a8:	20000004 	.word	0x20000004

080005ac <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80005b0:	4b05      	ldr	r3, [pc, #20]	; (80005c8 <HAL_IncTick+0x1c>)
 80005b2:	781b      	ldrb	r3, [r3, #0]
 80005b4:	001a      	movs	r2, r3
 80005b6:	4b05      	ldr	r3, [pc, #20]	; (80005cc <HAL_IncTick+0x20>)
 80005b8:	681b      	ldr	r3, [r3, #0]
 80005ba:	18d2      	adds	r2, r2, r3
 80005bc:	4b03      	ldr	r3, [pc, #12]	; (80005cc <HAL_IncTick+0x20>)
 80005be:	601a      	str	r2, [r3, #0]
}
 80005c0:	46c0      	nop			; (mov r8, r8)
 80005c2:	46bd      	mov	sp, r7
 80005c4:	bd80      	pop	{r7, pc}
 80005c6:	46c0      	nop			; (mov r8, r8)
 80005c8:	20000008 	.word	0x20000008
 80005cc:	2000008c 	.word	0x2000008c

080005d0 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80005d0:	b580      	push	{r7, lr}
 80005d2:	af00      	add	r7, sp, #0
  return uwTick;
 80005d4:	4b02      	ldr	r3, [pc, #8]	; (80005e0 <HAL_GetTick+0x10>)
 80005d6:	681b      	ldr	r3, [r3, #0]
}
 80005d8:	0018      	movs	r0, r3
 80005da:	46bd      	mov	sp, r7
 80005dc:	bd80      	pop	{r7, pc}
 80005de:	46c0      	nop			; (mov r8, r8)
 80005e0:	2000008c 	.word	0x2000008c

080005e4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80005e4:	b590      	push	{r4, r7, lr}
 80005e6:	b083      	sub	sp, #12
 80005e8:	af00      	add	r7, sp, #0
 80005ea:	0002      	movs	r2, r0
 80005ec:	6039      	str	r1, [r7, #0]
 80005ee:	1dfb      	adds	r3, r7, #7
 80005f0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80005f2:	1dfb      	adds	r3, r7, #7
 80005f4:	781b      	ldrb	r3, [r3, #0]
 80005f6:	2b7f      	cmp	r3, #127	; 0x7f
 80005f8:	d828      	bhi.n	800064c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80005fa:	4a2f      	ldr	r2, [pc, #188]	; (80006b8 <__NVIC_SetPriority+0xd4>)
 80005fc:	1dfb      	adds	r3, r7, #7
 80005fe:	781b      	ldrb	r3, [r3, #0]
 8000600:	b25b      	sxtb	r3, r3
 8000602:	089b      	lsrs	r3, r3, #2
 8000604:	33c0      	adds	r3, #192	; 0xc0
 8000606:	009b      	lsls	r3, r3, #2
 8000608:	589b      	ldr	r3, [r3, r2]
 800060a:	1dfa      	adds	r2, r7, #7
 800060c:	7812      	ldrb	r2, [r2, #0]
 800060e:	0011      	movs	r1, r2
 8000610:	2203      	movs	r2, #3
 8000612:	400a      	ands	r2, r1
 8000614:	00d2      	lsls	r2, r2, #3
 8000616:	21ff      	movs	r1, #255	; 0xff
 8000618:	4091      	lsls	r1, r2
 800061a:	000a      	movs	r2, r1
 800061c:	43d2      	mvns	r2, r2
 800061e:	401a      	ands	r2, r3
 8000620:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000622:	683b      	ldr	r3, [r7, #0]
 8000624:	019b      	lsls	r3, r3, #6
 8000626:	22ff      	movs	r2, #255	; 0xff
 8000628:	401a      	ands	r2, r3
 800062a:	1dfb      	adds	r3, r7, #7
 800062c:	781b      	ldrb	r3, [r3, #0]
 800062e:	0018      	movs	r0, r3
 8000630:	2303      	movs	r3, #3
 8000632:	4003      	ands	r3, r0
 8000634:	00db      	lsls	r3, r3, #3
 8000636:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000638:	481f      	ldr	r0, [pc, #124]	; (80006b8 <__NVIC_SetPriority+0xd4>)
 800063a:	1dfb      	adds	r3, r7, #7
 800063c:	781b      	ldrb	r3, [r3, #0]
 800063e:	b25b      	sxtb	r3, r3
 8000640:	089b      	lsrs	r3, r3, #2
 8000642:	430a      	orrs	r2, r1
 8000644:	33c0      	adds	r3, #192	; 0xc0
 8000646:	009b      	lsls	r3, r3, #2
 8000648:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800064a:	e031      	b.n	80006b0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800064c:	4a1b      	ldr	r2, [pc, #108]	; (80006bc <__NVIC_SetPriority+0xd8>)
 800064e:	1dfb      	adds	r3, r7, #7
 8000650:	781b      	ldrb	r3, [r3, #0]
 8000652:	0019      	movs	r1, r3
 8000654:	230f      	movs	r3, #15
 8000656:	400b      	ands	r3, r1
 8000658:	3b08      	subs	r3, #8
 800065a:	089b      	lsrs	r3, r3, #2
 800065c:	3306      	adds	r3, #6
 800065e:	009b      	lsls	r3, r3, #2
 8000660:	18d3      	adds	r3, r2, r3
 8000662:	3304      	adds	r3, #4
 8000664:	681b      	ldr	r3, [r3, #0]
 8000666:	1dfa      	adds	r2, r7, #7
 8000668:	7812      	ldrb	r2, [r2, #0]
 800066a:	0011      	movs	r1, r2
 800066c:	2203      	movs	r2, #3
 800066e:	400a      	ands	r2, r1
 8000670:	00d2      	lsls	r2, r2, #3
 8000672:	21ff      	movs	r1, #255	; 0xff
 8000674:	4091      	lsls	r1, r2
 8000676:	000a      	movs	r2, r1
 8000678:	43d2      	mvns	r2, r2
 800067a:	401a      	ands	r2, r3
 800067c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800067e:	683b      	ldr	r3, [r7, #0]
 8000680:	019b      	lsls	r3, r3, #6
 8000682:	22ff      	movs	r2, #255	; 0xff
 8000684:	401a      	ands	r2, r3
 8000686:	1dfb      	adds	r3, r7, #7
 8000688:	781b      	ldrb	r3, [r3, #0]
 800068a:	0018      	movs	r0, r3
 800068c:	2303      	movs	r3, #3
 800068e:	4003      	ands	r3, r0
 8000690:	00db      	lsls	r3, r3, #3
 8000692:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000694:	4809      	ldr	r0, [pc, #36]	; (80006bc <__NVIC_SetPriority+0xd8>)
 8000696:	1dfb      	adds	r3, r7, #7
 8000698:	781b      	ldrb	r3, [r3, #0]
 800069a:	001c      	movs	r4, r3
 800069c:	230f      	movs	r3, #15
 800069e:	4023      	ands	r3, r4
 80006a0:	3b08      	subs	r3, #8
 80006a2:	089b      	lsrs	r3, r3, #2
 80006a4:	430a      	orrs	r2, r1
 80006a6:	3306      	adds	r3, #6
 80006a8:	009b      	lsls	r3, r3, #2
 80006aa:	18c3      	adds	r3, r0, r3
 80006ac:	3304      	adds	r3, #4
 80006ae:	601a      	str	r2, [r3, #0]
}
 80006b0:	46c0      	nop			; (mov r8, r8)
 80006b2:	46bd      	mov	sp, r7
 80006b4:	b003      	add	sp, #12
 80006b6:	bd90      	pop	{r4, r7, pc}
 80006b8:	e000e100 	.word	0xe000e100
 80006bc:	e000ed00 	.word	0xe000ed00

080006c0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80006c0:	b580      	push	{r7, lr}
 80006c2:	b082      	sub	sp, #8
 80006c4:	af00      	add	r7, sp, #0
 80006c6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80006c8:	687b      	ldr	r3, [r7, #4]
 80006ca:	3b01      	subs	r3, #1
 80006cc:	4a0c      	ldr	r2, [pc, #48]	; (8000700 <SysTick_Config+0x40>)
 80006ce:	4293      	cmp	r3, r2
 80006d0:	d901      	bls.n	80006d6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80006d2:	2301      	movs	r3, #1
 80006d4:	e010      	b.n	80006f8 <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80006d6:	4b0b      	ldr	r3, [pc, #44]	; (8000704 <SysTick_Config+0x44>)
 80006d8:	687a      	ldr	r2, [r7, #4]
 80006da:	3a01      	subs	r2, #1
 80006dc:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80006de:	2301      	movs	r3, #1
 80006e0:	425b      	negs	r3, r3
 80006e2:	2103      	movs	r1, #3
 80006e4:	0018      	movs	r0, r3
 80006e6:	f7ff ff7d 	bl	80005e4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80006ea:	4b06      	ldr	r3, [pc, #24]	; (8000704 <SysTick_Config+0x44>)
 80006ec:	2200      	movs	r2, #0
 80006ee:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80006f0:	4b04      	ldr	r3, [pc, #16]	; (8000704 <SysTick_Config+0x44>)
 80006f2:	2207      	movs	r2, #7
 80006f4:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80006f6:	2300      	movs	r3, #0
}
 80006f8:	0018      	movs	r0, r3
 80006fa:	46bd      	mov	sp, r7
 80006fc:	b002      	add	sp, #8
 80006fe:	bd80      	pop	{r7, pc}
 8000700:	00ffffff 	.word	0x00ffffff
 8000704:	e000e010 	.word	0xe000e010

08000708 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000708:	b580      	push	{r7, lr}
 800070a:	b084      	sub	sp, #16
 800070c:	af00      	add	r7, sp, #0
 800070e:	60b9      	str	r1, [r7, #8]
 8000710:	607a      	str	r2, [r7, #4]
 8000712:	210f      	movs	r1, #15
 8000714:	187b      	adds	r3, r7, r1
 8000716:	1c02      	adds	r2, r0, #0
 8000718:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800071a:	68ba      	ldr	r2, [r7, #8]
 800071c:	187b      	adds	r3, r7, r1
 800071e:	781b      	ldrb	r3, [r3, #0]
 8000720:	b25b      	sxtb	r3, r3
 8000722:	0011      	movs	r1, r2
 8000724:	0018      	movs	r0, r3
 8000726:	f7ff ff5d 	bl	80005e4 <__NVIC_SetPriority>
}
 800072a:	46c0      	nop			; (mov r8, r8)
 800072c:	46bd      	mov	sp, r7
 800072e:	b004      	add	sp, #16
 8000730:	bd80      	pop	{r7, pc}

08000732 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000732:	b580      	push	{r7, lr}
 8000734:	b082      	sub	sp, #8
 8000736:	af00      	add	r7, sp, #0
 8000738:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800073a:	687b      	ldr	r3, [r7, #4]
 800073c:	0018      	movs	r0, r3
 800073e:	f7ff ffbf 	bl	80006c0 <SysTick_Config>
 8000742:	0003      	movs	r3, r0
}
 8000744:	0018      	movs	r0, r3
 8000746:	46bd      	mov	sp, r7
 8000748:	b002      	add	sp, #8
 800074a:	bd80      	pop	{r7, pc}

0800074c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 800074c:	b580      	push	{r7, lr}
 800074e:	b086      	sub	sp, #24
 8000750:	af00      	add	r7, sp, #0
 8000752:	6078      	str	r0, [r7, #4]
 8000754:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000756:	2300      	movs	r3, #0
 8000758:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800075a:	e14f      	b.n	80009fc <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800075c:	683b      	ldr	r3, [r7, #0]
 800075e:	681b      	ldr	r3, [r3, #0]
 8000760:	2101      	movs	r1, #1
 8000762:	697a      	ldr	r2, [r7, #20]
 8000764:	4091      	lsls	r1, r2
 8000766:	000a      	movs	r2, r1
 8000768:	4013      	ands	r3, r2
 800076a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800076c:	68fb      	ldr	r3, [r7, #12]
 800076e:	2b00      	cmp	r3, #0
 8000770:	d100      	bne.n	8000774 <HAL_GPIO_Init+0x28>
 8000772:	e140      	b.n	80009f6 <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000774:	683b      	ldr	r3, [r7, #0]
 8000776:	685b      	ldr	r3, [r3, #4]
 8000778:	2b01      	cmp	r3, #1
 800077a:	d00b      	beq.n	8000794 <HAL_GPIO_Init+0x48>
 800077c:	683b      	ldr	r3, [r7, #0]
 800077e:	685b      	ldr	r3, [r3, #4]
 8000780:	2b02      	cmp	r3, #2
 8000782:	d007      	beq.n	8000794 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000784:	683b      	ldr	r3, [r7, #0]
 8000786:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000788:	2b11      	cmp	r3, #17
 800078a:	d003      	beq.n	8000794 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800078c:	683b      	ldr	r3, [r7, #0]
 800078e:	685b      	ldr	r3, [r3, #4]
 8000790:	2b12      	cmp	r3, #18
 8000792:	d130      	bne.n	80007f6 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000794:	687b      	ldr	r3, [r7, #4]
 8000796:	689b      	ldr	r3, [r3, #8]
 8000798:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800079a:	697b      	ldr	r3, [r7, #20]
 800079c:	005b      	lsls	r3, r3, #1
 800079e:	2203      	movs	r2, #3
 80007a0:	409a      	lsls	r2, r3
 80007a2:	0013      	movs	r3, r2
 80007a4:	43da      	mvns	r2, r3
 80007a6:	693b      	ldr	r3, [r7, #16]
 80007a8:	4013      	ands	r3, r2
 80007aa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80007ac:	683b      	ldr	r3, [r7, #0]
 80007ae:	68da      	ldr	r2, [r3, #12]
 80007b0:	697b      	ldr	r3, [r7, #20]
 80007b2:	005b      	lsls	r3, r3, #1
 80007b4:	409a      	lsls	r2, r3
 80007b6:	0013      	movs	r3, r2
 80007b8:	693a      	ldr	r2, [r7, #16]
 80007ba:	4313      	orrs	r3, r2
 80007bc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80007be:	687b      	ldr	r3, [r7, #4]
 80007c0:	693a      	ldr	r2, [r7, #16]
 80007c2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80007c4:	687b      	ldr	r3, [r7, #4]
 80007c6:	685b      	ldr	r3, [r3, #4]
 80007c8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80007ca:	2201      	movs	r2, #1
 80007cc:	697b      	ldr	r3, [r7, #20]
 80007ce:	409a      	lsls	r2, r3
 80007d0:	0013      	movs	r3, r2
 80007d2:	43da      	mvns	r2, r3
 80007d4:	693b      	ldr	r3, [r7, #16]
 80007d6:	4013      	ands	r3, r2
 80007d8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 80007da:	683b      	ldr	r3, [r7, #0]
 80007dc:	685b      	ldr	r3, [r3, #4]
 80007de:	091b      	lsrs	r3, r3, #4
 80007e0:	2201      	movs	r2, #1
 80007e2:	401a      	ands	r2, r3
 80007e4:	697b      	ldr	r3, [r7, #20]
 80007e6:	409a      	lsls	r2, r3
 80007e8:	0013      	movs	r3, r2
 80007ea:	693a      	ldr	r2, [r7, #16]
 80007ec:	4313      	orrs	r3, r2
 80007ee:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80007f0:	687b      	ldr	r3, [r7, #4]
 80007f2:	693a      	ldr	r2, [r7, #16]
 80007f4:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80007f6:	687b      	ldr	r3, [r7, #4]
 80007f8:	68db      	ldr	r3, [r3, #12]
 80007fa:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80007fc:	697b      	ldr	r3, [r7, #20]
 80007fe:	005b      	lsls	r3, r3, #1
 8000800:	2203      	movs	r2, #3
 8000802:	409a      	lsls	r2, r3
 8000804:	0013      	movs	r3, r2
 8000806:	43da      	mvns	r2, r3
 8000808:	693b      	ldr	r3, [r7, #16]
 800080a:	4013      	ands	r3, r2
 800080c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 800080e:	683b      	ldr	r3, [r7, #0]
 8000810:	689a      	ldr	r2, [r3, #8]
 8000812:	697b      	ldr	r3, [r7, #20]
 8000814:	005b      	lsls	r3, r3, #1
 8000816:	409a      	lsls	r2, r3
 8000818:	0013      	movs	r3, r2
 800081a:	693a      	ldr	r2, [r7, #16]
 800081c:	4313      	orrs	r3, r2
 800081e:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	693a      	ldr	r2, [r7, #16]
 8000824:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000826:	683b      	ldr	r3, [r7, #0]
 8000828:	685b      	ldr	r3, [r3, #4]
 800082a:	2b02      	cmp	r3, #2
 800082c:	d003      	beq.n	8000836 <HAL_GPIO_Init+0xea>
 800082e:	683b      	ldr	r3, [r7, #0]
 8000830:	685b      	ldr	r3, [r3, #4]
 8000832:	2b12      	cmp	r3, #18
 8000834:	d123      	bne.n	800087e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000836:	697b      	ldr	r3, [r7, #20]
 8000838:	08da      	lsrs	r2, r3, #3
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	3208      	adds	r2, #8
 800083e:	0092      	lsls	r2, r2, #2
 8000840:	58d3      	ldr	r3, [r2, r3]
 8000842:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000844:	697b      	ldr	r3, [r7, #20]
 8000846:	2207      	movs	r2, #7
 8000848:	4013      	ands	r3, r2
 800084a:	009b      	lsls	r3, r3, #2
 800084c:	220f      	movs	r2, #15
 800084e:	409a      	lsls	r2, r3
 8000850:	0013      	movs	r3, r2
 8000852:	43da      	mvns	r2, r3
 8000854:	693b      	ldr	r3, [r7, #16]
 8000856:	4013      	ands	r3, r2
 8000858:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800085a:	683b      	ldr	r3, [r7, #0]
 800085c:	691a      	ldr	r2, [r3, #16]
 800085e:	697b      	ldr	r3, [r7, #20]
 8000860:	2107      	movs	r1, #7
 8000862:	400b      	ands	r3, r1
 8000864:	009b      	lsls	r3, r3, #2
 8000866:	409a      	lsls	r2, r3
 8000868:	0013      	movs	r3, r2
 800086a:	693a      	ldr	r2, [r7, #16]
 800086c:	4313      	orrs	r3, r2
 800086e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000870:	697b      	ldr	r3, [r7, #20]
 8000872:	08da      	lsrs	r2, r3, #3
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	3208      	adds	r2, #8
 8000878:	0092      	lsls	r2, r2, #2
 800087a:	6939      	ldr	r1, [r7, #16]
 800087c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800087e:	687b      	ldr	r3, [r7, #4]
 8000880:	681b      	ldr	r3, [r3, #0]
 8000882:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000884:	697b      	ldr	r3, [r7, #20]
 8000886:	005b      	lsls	r3, r3, #1
 8000888:	2203      	movs	r2, #3
 800088a:	409a      	lsls	r2, r3
 800088c:	0013      	movs	r3, r2
 800088e:	43da      	mvns	r2, r3
 8000890:	693b      	ldr	r3, [r7, #16]
 8000892:	4013      	ands	r3, r2
 8000894:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000896:	683b      	ldr	r3, [r7, #0]
 8000898:	685b      	ldr	r3, [r3, #4]
 800089a:	2203      	movs	r2, #3
 800089c:	401a      	ands	r2, r3
 800089e:	697b      	ldr	r3, [r7, #20]
 80008a0:	005b      	lsls	r3, r3, #1
 80008a2:	409a      	lsls	r2, r3
 80008a4:	0013      	movs	r3, r2
 80008a6:	693a      	ldr	r2, [r7, #16]
 80008a8:	4313      	orrs	r3, r2
 80008aa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	693a      	ldr	r2, [r7, #16]
 80008b0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80008b2:	683b      	ldr	r3, [r7, #0]
 80008b4:	685a      	ldr	r2, [r3, #4]
 80008b6:	2380      	movs	r3, #128	; 0x80
 80008b8:	055b      	lsls	r3, r3, #21
 80008ba:	4013      	ands	r3, r2
 80008bc:	d100      	bne.n	80008c0 <HAL_GPIO_Init+0x174>
 80008be:	e09a      	b.n	80009f6 <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008c0:	4b54      	ldr	r3, [pc, #336]	; (8000a14 <HAL_GPIO_Init+0x2c8>)
 80008c2:	699a      	ldr	r2, [r3, #24]
 80008c4:	4b53      	ldr	r3, [pc, #332]	; (8000a14 <HAL_GPIO_Init+0x2c8>)
 80008c6:	2101      	movs	r1, #1
 80008c8:	430a      	orrs	r2, r1
 80008ca:	619a      	str	r2, [r3, #24]
 80008cc:	4b51      	ldr	r3, [pc, #324]	; (8000a14 <HAL_GPIO_Init+0x2c8>)
 80008ce:	699b      	ldr	r3, [r3, #24]
 80008d0:	2201      	movs	r2, #1
 80008d2:	4013      	ands	r3, r2
 80008d4:	60bb      	str	r3, [r7, #8]
 80008d6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80008d8:	4a4f      	ldr	r2, [pc, #316]	; (8000a18 <HAL_GPIO_Init+0x2cc>)
 80008da:	697b      	ldr	r3, [r7, #20]
 80008dc:	089b      	lsrs	r3, r3, #2
 80008de:	3302      	adds	r3, #2
 80008e0:	009b      	lsls	r3, r3, #2
 80008e2:	589b      	ldr	r3, [r3, r2]
 80008e4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80008e6:	697b      	ldr	r3, [r7, #20]
 80008e8:	2203      	movs	r2, #3
 80008ea:	4013      	ands	r3, r2
 80008ec:	009b      	lsls	r3, r3, #2
 80008ee:	220f      	movs	r2, #15
 80008f0:	409a      	lsls	r2, r3
 80008f2:	0013      	movs	r3, r2
 80008f4:	43da      	mvns	r2, r3
 80008f6:	693b      	ldr	r3, [r7, #16]
 80008f8:	4013      	ands	r3, r2
 80008fa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80008fc:	687a      	ldr	r2, [r7, #4]
 80008fe:	2390      	movs	r3, #144	; 0x90
 8000900:	05db      	lsls	r3, r3, #23
 8000902:	429a      	cmp	r2, r3
 8000904:	d013      	beq.n	800092e <HAL_GPIO_Init+0x1e2>
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	4a44      	ldr	r2, [pc, #272]	; (8000a1c <HAL_GPIO_Init+0x2d0>)
 800090a:	4293      	cmp	r3, r2
 800090c:	d00d      	beq.n	800092a <HAL_GPIO_Init+0x1de>
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	4a43      	ldr	r2, [pc, #268]	; (8000a20 <HAL_GPIO_Init+0x2d4>)
 8000912:	4293      	cmp	r3, r2
 8000914:	d007      	beq.n	8000926 <HAL_GPIO_Init+0x1da>
 8000916:	687b      	ldr	r3, [r7, #4]
 8000918:	4a42      	ldr	r2, [pc, #264]	; (8000a24 <HAL_GPIO_Init+0x2d8>)
 800091a:	4293      	cmp	r3, r2
 800091c:	d101      	bne.n	8000922 <HAL_GPIO_Init+0x1d6>
 800091e:	2303      	movs	r3, #3
 8000920:	e006      	b.n	8000930 <HAL_GPIO_Init+0x1e4>
 8000922:	2305      	movs	r3, #5
 8000924:	e004      	b.n	8000930 <HAL_GPIO_Init+0x1e4>
 8000926:	2302      	movs	r3, #2
 8000928:	e002      	b.n	8000930 <HAL_GPIO_Init+0x1e4>
 800092a:	2301      	movs	r3, #1
 800092c:	e000      	b.n	8000930 <HAL_GPIO_Init+0x1e4>
 800092e:	2300      	movs	r3, #0
 8000930:	697a      	ldr	r2, [r7, #20]
 8000932:	2103      	movs	r1, #3
 8000934:	400a      	ands	r2, r1
 8000936:	0092      	lsls	r2, r2, #2
 8000938:	4093      	lsls	r3, r2
 800093a:	693a      	ldr	r2, [r7, #16]
 800093c:	4313      	orrs	r3, r2
 800093e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000940:	4935      	ldr	r1, [pc, #212]	; (8000a18 <HAL_GPIO_Init+0x2cc>)
 8000942:	697b      	ldr	r3, [r7, #20]
 8000944:	089b      	lsrs	r3, r3, #2
 8000946:	3302      	adds	r3, #2
 8000948:	009b      	lsls	r3, r3, #2
 800094a:	693a      	ldr	r2, [r7, #16]
 800094c:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800094e:	4b36      	ldr	r3, [pc, #216]	; (8000a28 <HAL_GPIO_Init+0x2dc>)
 8000950:	681b      	ldr	r3, [r3, #0]
 8000952:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000954:	68fb      	ldr	r3, [r7, #12]
 8000956:	43da      	mvns	r2, r3
 8000958:	693b      	ldr	r3, [r7, #16]
 800095a:	4013      	ands	r3, r2
 800095c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800095e:	683b      	ldr	r3, [r7, #0]
 8000960:	685a      	ldr	r2, [r3, #4]
 8000962:	2380      	movs	r3, #128	; 0x80
 8000964:	025b      	lsls	r3, r3, #9
 8000966:	4013      	ands	r3, r2
 8000968:	d003      	beq.n	8000972 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 800096a:	693a      	ldr	r2, [r7, #16]
 800096c:	68fb      	ldr	r3, [r7, #12]
 800096e:	4313      	orrs	r3, r2
 8000970:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000972:	4b2d      	ldr	r3, [pc, #180]	; (8000a28 <HAL_GPIO_Init+0x2dc>)
 8000974:	693a      	ldr	r2, [r7, #16]
 8000976:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8000978:	4b2b      	ldr	r3, [pc, #172]	; (8000a28 <HAL_GPIO_Init+0x2dc>)
 800097a:	685b      	ldr	r3, [r3, #4]
 800097c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800097e:	68fb      	ldr	r3, [r7, #12]
 8000980:	43da      	mvns	r2, r3
 8000982:	693b      	ldr	r3, [r7, #16]
 8000984:	4013      	ands	r3, r2
 8000986:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000988:	683b      	ldr	r3, [r7, #0]
 800098a:	685a      	ldr	r2, [r3, #4]
 800098c:	2380      	movs	r3, #128	; 0x80
 800098e:	029b      	lsls	r3, r3, #10
 8000990:	4013      	ands	r3, r2
 8000992:	d003      	beq.n	800099c <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8000994:	693a      	ldr	r2, [r7, #16]
 8000996:	68fb      	ldr	r3, [r7, #12]
 8000998:	4313      	orrs	r3, r2
 800099a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800099c:	4b22      	ldr	r3, [pc, #136]	; (8000a28 <HAL_GPIO_Init+0x2dc>)
 800099e:	693a      	ldr	r2, [r7, #16]
 80009a0:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80009a2:	4b21      	ldr	r3, [pc, #132]	; (8000a28 <HAL_GPIO_Init+0x2dc>)
 80009a4:	689b      	ldr	r3, [r3, #8]
 80009a6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80009a8:	68fb      	ldr	r3, [r7, #12]
 80009aa:	43da      	mvns	r2, r3
 80009ac:	693b      	ldr	r3, [r7, #16]
 80009ae:	4013      	ands	r3, r2
 80009b0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80009b2:	683b      	ldr	r3, [r7, #0]
 80009b4:	685a      	ldr	r2, [r3, #4]
 80009b6:	2380      	movs	r3, #128	; 0x80
 80009b8:	035b      	lsls	r3, r3, #13
 80009ba:	4013      	ands	r3, r2
 80009bc:	d003      	beq.n	80009c6 <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 80009be:	693a      	ldr	r2, [r7, #16]
 80009c0:	68fb      	ldr	r3, [r7, #12]
 80009c2:	4313      	orrs	r3, r2
 80009c4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80009c6:	4b18      	ldr	r3, [pc, #96]	; (8000a28 <HAL_GPIO_Init+0x2dc>)
 80009c8:	693a      	ldr	r2, [r7, #16]
 80009ca:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80009cc:	4b16      	ldr	r3, [pc, #88]	; (8000a28 <HAL_GPIO_Init+0x2dc>)
 80009ce:	68db      	ldr	r3, [r3, #12]
 80009d0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80009d2:	68fb      	ldr	r3, [r7, #12]
 80009d4:	43da      	mvns	r2, r3
 80009d6:	693b      	ldr	r3, [r7, #16]
 80009d8:	4013      	ands	r3, r2
 80009da:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80009dc:	683b      	ldr	r3, [r7, #0]
 80009de:	685a      	ldr	r2, [r3, #4]
 80009e0:	2380      	movs	r3, #128	; 0x80
 80009e2:	039b      	lsls	r3, r3, #14
 80009e4:	4013      	ands	r3, r2
 80009e6:	d003      	beq.n	80009f0 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 80009e8:	693a      	ldr	r2, [r7, #16]
 80009ea:	68fb      	ldr	r3, [r7, #12]
 80009ec:	4313      	orrs	r3, r2
 80009ee:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80009f0:	4b0d      	ldr	r3, [pc, #52]	; (8000a28 <HAL_GPIO_Init+0x2dc>)
 80009f2:	693a      	ldr	r2, [r7, #16]
 80009f4:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 80009f6:	697b      	ldr	r3, [r7, #20]
 80009f8:	3301      	adds	r3, #1
 80009fa:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80009fc:	683b      	ldr	r3, [r7, #0]
 80009fe:	681a      	ldr	r2, [r3, #0]
 8000a00:	697b      	ldr	r3, [r7, #20]
 8000a02:	40da      	lsrs	r2, r3
 8000a04:	1e13      	subs	r3, r2, #0
 8000a06:	d000      	beq.n	8000a0a <HAL_GPIO_Init+0x2be>
 8000a08:	e6a8      	b.n	800075c <HAL_GPIO_Init+0x10>
  } 
}
 8000a0a:	46c0      	nop			; (mov r8, r8)
 8000a0c:	46bd      	mov	sp, r7
 8000a0e:	b006      	add	sp, #24
 8000a10:	bd80      	pop	{r7, pc}
 8000a12:	46c0      	nop			; (mov r8, r8)
 8000a14:	40021000 	.word	0x40021000
 8000a18:	40010000 	.word	0x40010000
 8000a1c:	48000400 	.word	0x48000400
 8000a20:	48000800 	.word	0x48000800
 8000a24:	48000c00 	.word	0x48000c00
 8000a28:	40010400 	.word	0x40010400

08000a2c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000a2c:	b580      	push	{r7, lr}
 8000a2e:	b088      	sub	sp, #32
 8000a30:	af00      	add	r7, sp, #0
 8000a32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	2b00      	cmp	r3, #0
 8000a38:	d101      	bne.n	8000a3e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000a3a:	2301      	movs	r3, #1
 8000a3c:	e303      	b.n	8001046 <HAL_RCC_OscConfig+0x61a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	681b      	ldr	r3, [r3, #0]
 8000a42:	2201      	movs	r2, #1
 8000a44:	4013      	ands	r3, r2
 8000a46:	d100      	bne.n	8000a4a <HAL_RCC_OscConfig+0x1e>
 8000a48:	e08d      	b.n	8000b66 <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000a4a:	4bc4      	ldr	r3, [pc, #784]	; (8000d5c <HAL_RCC_OscConfig+0x330>)
 8000a4c:	685b      	ldr	r3, [r3, #4]
 8000a4e:	220c      	movs	r2, #12
 8000a50:	4013      	ands	r3, r2
 8000a52:	2b04      	cmp	r3, #4
 8000a54:	d00e      	beq.n	8000a74 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000a56:	4bc1      	ldr	r3, [pc, #772]	; (8000d5c <HAL_RCC_OscConfig+0x330>)
 8000a58:	685b      	ldr	r3, [r3, #4]
 8000a5a:	220c      	movs	r2, #12
 8000a5c:	4013      	ands	r3, r2
 8000a5e:	2b08      	cmp	r3, #8
 8000a60:	d116      	bne.n	8000a90 <HAL_RCC_OscConfig+0x64>
 8000a62:	4bbe      	ldr	r3, [pc, #760]	; (8000d5c <HAL_RCC_OscConfig+0x330>)
 8000a64:	685a      	ldr	r2, [r3, #4]
 8000a66:	2380      	movs	r3, #128	; 0x80
 8000a68:	025b      	lsls	r3, r3, #9
 8000a6a:	401a      	ands	r2, r3
 8000a6c:	2380      	movs	r3, #128	; 0x80
 8000a6e:	025b      	lsls	r3, r3, #9
 8000a70:	429a      	cmp	r2, r3
 8000a72:	d10d      	bne.n	8000a90 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000a74:	4bb9      	ldr	r3, [pc, #740]	; (8000d5c <HAL_RCC_OscConfig+0x330>)
 8000a76:	681a      	ldr	r2, [r3, #0]
 8000a78:	2380      	movs	r3, #128	; 0x80
 8000a7a:	029b      	lsls	r3, r3, #10
 8000a7c:	4013      	ands	r3, r2
 8000a7e:	d100      	bne.n	8000a82 <HAL_RCC_OscConfig+0x56>
 8000a80:	e070      	b.n	8000b64 <HAL_RCC_OscConfig+0x138>
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	685b      	ldr	r3, [r3, #4]
 8000a86:	2b00      	cmp	r3, #0
 8000a88:	d000      	beq.n	8000a8c <HAL_RCC_OscConfig+0x60>
 8000a8a:	e06b      	b.n	8000b64 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8000a8c:	2301      	movs	r3, #1
 8000a8e:	e2da      	b.n	8001046 <HAL_RCC_OscConfig+0x61a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	685b      	ldr	r3, [r3, #4]
 8000a94:	2b01      	cmp	r3, #1
 8000a96:	d107      	bne.n	8000aa8 <HAL_RCC_OscConfig+0x7c>
 8000a98:	4bb0      	ldr	r3, [pc, #704]	; (8000d5c <HAL_RCC_OscConfig+0x330>)
 8000a9a:	681a      	ldr	r2, [r3, #0]
 8000a9c:	4baf      	ldr	r3, [pc, #700]	; (8000d5c <HAL_RCC_OscConfig+0x330>)
 8000a9e:	2180      	movs	r1, #128	; 0x80
 8000aa0:	0249      	lsls	r1, r1, #9
 8000aa2:	430a      	orrs	r2, r1
 8000aa4:	601a      	str	r2, [r3, #0]
 8000aa6:	e02f      	b.n	8000b08 <HAL_RCC_OscConfig+0xdc>
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	685b      	ldr	r3, [r3, #4]
 8000aac:	2b00      	cmp	r3, #0
 8000aae:	d10c      	bne.n	8000aca <HAL_RCC_OscConfig+0x9e>
 8000ab0:	4baa      	ldr	r3, [pc, #680]	; (8000d5c <HAL_RCC_OscConfig+0x330>)
 8000ab2:	681a      	ldr	r2, [r3, #0]
 8000ab4:	4ba9      	ldr	r3, [pc, #676]	; (8000d5c <HAL_RCC_OscConfig+0x330>)
 8000ab6:	49aa      	ldr	r1, [pc, #680]	; (8000d60 <HAL_RCC_OscConfig+0x334>)
 8000ab8:	400a      	ands	r2, r1
 8000aba:	601a      	str	r2, [r3, #0]
 8000abc:	4ba7      	ldr	r3, [pc, #668]	; (8000d5c <HAL_RCC_OscConfig+0x330>)
 8000abe:	681a      	ldr	r2, [r3, #0]
 8000ac0:	4ba6      	ldr	r3, [pc, #664]	; (8000d5c <HAL_RCC_OscConfig+0x330>)
 8000ac2:	49a8      	ldr	r1, [pc, #672]	; (8000d64 <HAL_RCC_OscConfig+0x338>)
 8000ac4:	400a      	ands	r2, r1
 8000ac6:	601a      	str	r2, [r3, #0]
 8000ac8:	e01e      	b.n	8000b08 <HAL_RCC_OscConfig+0xdc>
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	685b      	ldr	r3, [r3, #4]
 8000ace:	2b05      	cmp	r3, #5
 8000ad0:	d10e      	bne.n	8000af0 <HAL_RCC_OscConfig+0xc4>
 8000ad2:	4ba2      	ldr	r3, [pc, #648]	; (8000d5c <HAL_RCC_OscConfig+0x330>)
 8000ad4:	681a      	ldr	r2, [r3, #0]
 8000ad6:	4ba1      	ldr	r3, [pc, #644]	; (8000d5c <HAL_RCC_OscConfig+0x330>)
 8000ad8:	2180      	movs	r1, #128	; 0x80
 8000ada:	02c9      	lsls	r1, r1, #11
 8000adc:	430a      	orrs	r2, r1
 8000ade:	601a      	str	r2, [r3, #0]
 8000ae0:	4b9e      	ldr	r3, [pc, #632]	; (8000d5c <HAL_RCC_OscConfig+0x330>)
 8000ae2:	681a      	ldr	r2, [r3, #0]
 8000ae4:	4b9d      	ldr	r3, [pc, #628]	; (8000d5c <HAL_RCC_OscConfig+0x330>)
 8000ae6:	2180      	movs	r1, #128	; 0x80
 8000ae8:	0249      	lsls	r1, r1, #9
 8000aea:	430a      	orrs	r2, r1
 8000aec:	601a      	str	r2, [r3, #0]
 8000aee:	e00b      	b.n	8000b08 <HAL_RCC_OscConfig+0xdc>
 8000af0:	4b9a      	ldr	r3, [pc, #616]	; (8000d5c <HAL_RCC_OscConfig+0x330>)
 8000af2:	681a      	ldr	r2, [r3, #0]
 8000af4:	4b99      	ldr	r3, [pc, #612]	; (8000d5c <HAL_RCC_OscConfig+0x330>)
 8000af6:	499a      	ldr	r1, [pc, #616]	; (8000d60 <HAL_RCC_OscConfig+0x334>)
 8000af8:	400a      	ands	r2, r1
 8000afa:	601a      	str	r2, [r3, #0]
 8000afc:	4b97      	ldr	r3, [pc, #604]	; (8000d5c <HAL_RCC_OscConfig+0x330>)
 8000afe:	681a      	ldr	r2, [r3, #0]
 8000b00:	4b96      	ldr	r3, [pc, #600]	; (8000d5c <HAL_RCC_OscConfig+0x330>)
 8000b02:	4998      	ldr	r1, [pc, #608]	; (8000d64 <HAL_RCC_OscConfig+0x338>)
 8000b04:	400a      	ands	r2, r1
 8000b06:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	685b      	ldr	r3, [r3, #4]
 8000b0c:	2b00      	cmp	r3, #0
 8000b0e:	d014      	beq.n	8000b3a <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000b10:	f7ff fd5e 	bl	80005d0 <HAL_GetTick>
 8000b14:	0003      	movs	r3, r0
 8000b16:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000b18:	e008      	b.n	8000b2c <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000b1a:	f7ff fd59 	bl	80005d0 <HAL_GetTick>
 8000b1e:	0002      	movs	r2, r0
 8000b20:	69bb      	ldr	r3, [r7, #24]
 8000b22:	1ad3      	subs	r3, r2, r3
 8000b24:	2b64      	cmp	r3, #100	; 0x64
 8000b26:	d901      	bls.n	8000b2c <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8000b28:	2303      	movs	r3, #3
 8000b2a:	e28c      	b.n	8001046 <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000b2c:	4b8b      	ldr	r3, [pc, #556]	; (8000d5c <HAL_RCC_OscConfig+0x330>)
 8000b2e:	681a      	ldr	r2, [r3, #0]
 8000b30:	2380      	movs	r3, #128	; 0x80
 8000b32:	029b      	lsls	r3, r3, #10
 8000b34:	4013      	ands	r3, r2
 8000b36:	d0f0      	beq.n	8000b1a <HAL_RCC_OscConfig+0xee>
 8000b38:	e015      	b.n	8000b66 <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000b3a:	f7ff fd49 	bl	80005d0 <HAL_GetTick>
 8000b3e:	0003      	movs	r3, r0
 8000b40:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000b42:	e008      	b.n	8000b56 <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000b44:	f7ff fd44 	bl	80005d0 <HAL_GetTick>
 8000b48:	0002      	movs	r2, r0
 8000b4a:	69bb      	ldr	r3, [r7, #24]
 8000b4c:	1ad3      	subs	r3, r2, r3
 8000b4e:	2b64      	cmp	r3, #100	; 0x64
 8000b50:	d901      	bls.n	8000b56 <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8000b52:	2303      	movs	r3, #3
 8000b54:	e277      	b.n	8001046 <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000b56:	4b81      	ldr	r3, [pc, #516]	; (8000d5c <HAL_RCC_OscConfig+0x330>)
 8000b58:	681a      	ldr	r2, [r3, #0]
 8000b5a:	2380      	movs	r3, #128	; 0x80
 8000b5c:	029b      	lsls	r3, r3, #10
 8000b5e:	4013      	ands	r3, r2
 8000b60:	d1f0      	bne.n	8000b44 <HAL_RCC_OscConfig+0x118>
 8000b62:	e000      	b.n	8000b66 <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000b64:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	681b      	ldr	r3, [r3, #0]
 8000b6a:	2202      	movs	r2, #2
 8000b6c:	4013      	ands	r3, r2
 8000b6e:	d100      	bne.n	8000b72 <HAL_RCC_OscConfig+0x146>
 8000b70:	e069      	b.n	8000c46 <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000b72:	4b7a      	ldr	r3, [pc, #488]	; (8000d5c <HAL_RCC_OscConfig+0x330>)
 8000b74:	685b      	ldr	r3, [r3, #4]
 8000b76:	220c      	movs	r2, #12
 8000b78:	4013      	ands	r3, r2
 8000b7a:	d00b      	beq.n	8000b94 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000b7c:	4b77      	ldr	r3, [pc, #476]	; (8000d5c <HAL_RCC_OscConfig+0x330>)
 8000b7e:	685b      	ldr	r3, [r3, #4]
 8000b80:	220c      	movs	r2, #12
 8000b82:	4013      	ands	r3, r2
 8000b84:	2b08      	cmp	r3, #8
 8000b86:	d11c      	bne.n	8000bc2 <HAL_RCC_OscConfig+0x196>
 8000b88:	4b74      	ldr	r3, [pc, #464]	; (8000d5c <HAL_RCC_OscConfig+0x330>)
 8000b8a:	685a      	ldr	r2, [r3, #4]
 8000b8c:	2380      	movs	r3, #128	; 0x80
 8000b8e:	025b      	lsls	r3, r3, #9
 8000b90:	4013      	ands	r3, r2
 8000b92:	d116      	bne.n	8000bc2 <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000b94:	4b71      	ldr	r3, [pc, #452]	; (8000d5c <HAL_RCC_OscConfig+0x330>)
 8000b96:	681b      	ldr	r3, [r3, #0]
 8000b98:	2202      	movs	r2, #2
 8000b9a:	4013      	ands	r3, r2
 8000b9c:	d005      	beq.n	8000baa <HAL_RCC_OscConfig+0x17e>
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	68db      	ldr	r3, [r3, #12]
 8000ba2:	2b01      	cmp	r3, #1
 8000ba4:	d001      	beq.n	8000baa <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8000ba6:	2301      	movs	r3, #1
 8000ba8:	e24d      	b.n	8001046 <HAL_RCC_OscConfig+0x61a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000baa:	4b6c      	ldr	r3, [pc, #432]	; (8000d5c <HAL_RCC_OscConfig+0x330>)
 8000bac:	681b      	ldr	r3, [r3, #0]
 8000bae:	22f8      	movs	r2, #248	; 0xf8
 8000bb0:	4393      	bics	r3, r2
 8000bb2:	0019      	movs	r1, r3
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	691b      	ldr	r3, [r3, #16]
 8000bb8:	00da      	lsls	r2, r3, #3
 8000bba:	4b68      	ldr	r3, [pc, #416]	; (8000d5c <HAL_RCC_OscConfig+0x330>)
 8000bbc:	430a      	orrs	r2, r1
 8000bbe:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000bc0:	e041      	b.n	8000c46 <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	68db      	ldr	r3, [r3, #12]
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	d024      	beq.n	8000c14 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000bca:	4b64      	ldr	r3, [pc, #400]	; (8000d5c <HAL_RCC_OscConfig+0x330>)
 8000bcc:	681a      	ldr	r2, [r3, #0]
 8000bce:	4b63      	ldr	r3, [pc, #396]	; (8000d5c <HAL_RCC_OscConfig+0x330>)
 8000bd0:	2101      	movs	r1, #1
 8000bd2:	430a      	orrs	r2, r1
 8000bd4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000bd6:	f7ff fcfb 	bl	80005d0 <HAL_GetTick>
 8000bda:	0003      	movs	r3, r0
 8000bdc:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000bde:	e008      	b.n	8000bf2 <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000be0:	f7ff fcf6 	bl	80005d0 <HAL_GetTick>
 8000be4:	0002      	movs	r2, r0
 8000be6:	69bb      	ldr	r3, [r7, #24]
 8000be8:	1ad3      	subs	r3, r2, r3
 8000bea:	2b02      	cmp	r3, #2
 8000bec:	d901      	bls.n	8000bf2 <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8000bee:	2303      	movs	r3, #3
 8000bf0:	e229      	b.n	8001046 <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000bf2:	4b5a      	ldr	r3, [pc, #360]	; (8000d5c <HAL_RCC_OscConfig+0x330>)
 8000bf4:	681b      	ldr	r3, [r3, #0]
 8000bf6:	2202      	movs	r2, #2
 8000bf8:	4013      	ands	r3, r2
 8000bfa:	d0f1      	beq.n	8000be0 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000bfc:	4b57      	ldr	r3, [pc, #348]	; (8000d5c <HAL_RCC_OscConfig+0x330>)
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	22f8      	movs	r2, #248	; 0xf8
 8000c02:	4393      	bics	r3, r2
 8000c04:	0019      	movs	r1, r3
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	691b      	ldr	r3, [r3, #16]
 8000c0a:	00da      	lsls	r2, r3, #3
 8000c0c:	4b53      	ldr	r3, [pc, #332]	; (8000d5c <HAL_RCC_OscConfig+0x330>)
 8000c0e:	430a      	orrs	r2, r1
 8000c10:	601a      	str	r2, [r3, #0]
 8000c12:	e018      	b.n	8000c46 <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000c14:	4b51      	ldr	r3, [pc, #324]	; (8000d5c <HAL_RCC_OscConfig+0x330>)
 8000c16:	681a      	ldr	r2, [r3, #0]
 8000c18:	4b50      	ldr	r3, [pc, #320]	; (8000d5c <HAL_RCC_OscConfig+0x330>)
 8000c1a:	2101      	movs	r1, #1
 8000c1c:	438a      	bics	r2, r1
 8000c1e:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c20:	f7ff fcd6 	bl	80005d0 <HAL_GetTick>
 8000c24:	0003      	movs	r3, r0
 8000c26:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000c28:	e008      	b.n	8000c3c <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000c2a:	f7ff fcd1 	bl	80005d0 <HAL_GetTick>
 8000c2e:	0002      	movs	r2, r0
 8000c30:	69bb      	ldr	r3, [r7, #24]
 8000c32:	1ad3      	subs	r3, r2, r3
 8000c34:	2b02      	cmp	r3, #2
 8000c36:	d901      	bls.n	8000c3c <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8000c38:	2303      	movs	r3, #3
 8000c3a:	e204      	b.n	8001046 <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000c3c:	4b47      	ldr	r3, [pc, #284]	; (8000d5c <HAL_RCC_OscConfig+0x330>)
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	2202      	movs	r2, #2
 8000c42:	4013      	ands	r3, r2
 8000c44:	d1f1      	bne.n	8000c2a <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	681b      	ldr	r3, [r3, #0]
 8000c4a:	2208      	movs	r2, #8
 8000c4c:	4013      	ands	r3, r2
 8000c4e:	d036      	beq.n	8000cbe <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	69db      	ldr	r3, [r3, #28]
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d019      	beq.n	8000c8c <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000c58:	4b40      	ldr	r3, [pc, #256]	; (8000d5c <HAL_RCC_OscConfig+0x330>)
 8000c5a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000c5c:	4b3f      	ldr	r3, [pc, #252]	; (8000d5c <HAL_RCC_OscConfig+0x330>)
 8000c5e:	2101      	movs	r1, #1
 8000c60:	430a      	orrs	r2, r1
 8000c62:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000c64:	f7ff fcb4 	bl	80005d0 <HAL_GetTick>
 8000c68:	0003      	movs	r3, r0
 8000c6a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000c6c:	e008      	b.n	8000c80 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000c6e:	f7ff fcaf 	bl	80005d0 <HAL_GetTick>
 8000c72:	0002      	movs	r2, r0
 8000c74:	69bb      	ldr	r3, [r7, #24]
 8000c76:	1ad3      	subs	r3, r2, r3
 8000c78:	2b02      	cmp	r3, #2
 8000c7a:	d901      	bls.n	8000c80 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8000c7c:	2303      	movs	r3, #3
 8000c7e:	e1e2      	b.n	8001046 <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000c80:	4b36      	ldr	r3, [pc, #216]	; (8000d5c <HAL_RCC_OscConfig+0x330>)
 8000c82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c84:	2202      	movs	r2, #2
 8000c86:	4013      	ands	r3, r2
 8000c88:	d0f1      	beq.n	8000c6e <HAL_RCC_OscConfig+0x242>
 8000c8a:	e018      	b.n	8000cbe <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000c8c:	4b33      	ldr	r3, [pc, #204]	; (8000d5c <HAL_RCC_OscConfig+0x330>)
 8000c8e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000c90:	4b32      	ldr	r3, [pc, #200]	; (8000d5c <HAL_RCC_OscConfig+0x330>)
 8000c92:	2101      	movs	r1, #1
 8000c94:	438a      	bics	r2, r1
 8000c96:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000c98:	f7ff fc9a 	bl	80005d0 <HAL_GetTick>
 8000c9c:	0003      	movs	r3, r0
 8000c9e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000ca0:	e008      	b.n	8000cb4 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000ca2:	f7ff fc95 	bl	80005d0 <HAL_GetTick>
 8000ca6:	0002      	movs	r2, r0
 8000ca8:	69bb      	ldr	r3, [r7, #24]
 8000caa:	1ad3      	subs	r3, r2, r3
 8000cac:	2b02      	cmp	r3, #2
 8000cae:	d901      	bls.n	8000cb4 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8000cb0:	2303      	movs	r3, #3
 8000cb2:	e1c8      	b.n	8001046 <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000cb4:	4b29      	ldr	r3, [pc, #164]	; (8000d5c <HAL_RCC_OscConfig+0x330>)
 8000cb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000cb8:	2202      	movs	r2, #2
 8000cba:	4013      	ands	r3, r2
 8000cbc:	d1f1      	bne.n	8000ca2 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	681b      	ldr	r3, [r3, #0]
 8000cc2:	2204      	movs	r2, #4
 8000cc4:	4013      	ands	r3, r2
 8000cc6:	d100      	bne.n	8000cca <HAL_RCC_OscConfig+0x29e>
 8000cc8:	e0b6      	b.n	8000e38 <HAL_RCC_OscConfig+0x40c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000cca:	231f      	movs	r3, #31
 8000ccc:	18fb      	adds	r3, r7, r3
 8000cce:	2200      	movs	r2, #0
 8000cd0:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000cd2:	4b22      	ldr	r3, [pc, #136]	; (8000d5c <HAL_RCC_OscConfig+0x330>)
 8000cd4:	69da      	ldr	r2, [r3, #28]
 8000cd6:	2380      	movs	r3, #128	; 0x80
 8000cd8:	055b      	lsls	r3, r3, #21
 8000cda:	4013      	ands	r3, r2
 8000cdc:	d111      	bne.n	8000d02 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000cde:	4b1f      	ldr	r3, [pc, #124]	; (8000d5c <HAL_RCC_OscConfig+0x330>)
 8000ce0:	69da      	ldr	r2, [r3, #28]
 8000ce2:	4b1e      	ldr	r3, [pc, #120]	; (8000d5c <HAL_RCC_OscConfig+0x330>)
 8000ce4:	2180      	movs	r1, #128	; 0x80
 8000ce6:	0549      	lsls	r1, r1, #21
 8000ce8:	430a      	orrs	r2, r1
 8000cea:	61da      	str	r2, [r3, #28]
 8000cec:	4b1b      	ldr	r3, [pc, #108]	; (8000d5c <HAL_RCC_OscConfig+0x330>)
 8000cee:	69da      	ldr	r2, [r3, #28]
 8000cf0:	2380      	movs	r3, #128	; 0x80
 8000cf2:	055b      	lsls	r3, r3, #21
 8000cf4:	4013      	ands	r3, r2
 8000cf6:	60fb      	str	r3, [r7, #12]
 8000cf8:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8000cfa:	231f      	movs	r3, #31
 8000cfc:	18fb      	adds	r3, r7, r3
 8000cfe:	2201      	movs	r2, #1
 8000d00:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000d02:	4b19      	ldr	r3, [pc, #100]	; (8000d68 <HAL_RCC_OscConfig+0x33c>)
 8000d04:	681a      	ldr	r2, [r3, #0]
 8000d06:	2380      	movs	r3, #128	; 0x80
 8000d08:	005b      	lsls	r3, r3, #1
 8000d0a:	4013      	ands	r3, r2
 8000d0c:	d11a      	bne.n	8000d44 <HAL_RCC_OscConfig+0x318>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000d0e:	4b16      	ldr	r3, [pc, #88]	; (8000d68 <HAL_RCC_OscConfig+0x33c>)
 8000d10:	681a      	ldr	r2, [r3, #0]
 8000d12:	4b15      	ldr	r3, [pc, #84]	; (8000d68 <HAL_RCC_OscConfig+0x33c>)
 8000d14:	2180      	movs	r1, #128	; 0x80
 8000d16:	0049      	lsls	r1, r1, #1
 8000d18:	430a      	orrs	r2, r1
 8000d1a:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000d1c:	f7ff fc58 	bl	80005d0 <HAL_GetTick>
 8000d20:	0003      	movs	r3, r0
 8000d22:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000d24:	e008      	b.n	8000d38 <HAL_RCC_OscConfig+0x30c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000d26:	f7ff fc53 	bl	80005d0 <HAL_GetTick>
 8000d2a:	0002      	movs	r2, r0
 8000d2c:	69bb      	ldr	r3, [r7, #24]
 8000d2e:	1ad3      	subs	r3, r2, r3
 8000d30:	2b64      	cmp	r3, #100	; 0x64
 8000d32:	d901      	bls.n	8000d38 <HAL_RCC_OscConfig+0x30c>
        {
          return HAL_TIMEOUT;
 8000d34:	2303      	movs	r3, #3
 8000d36:	e186      	b.n	8001046 <HAL_RCC_OscConfig+0x61a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000d38:	4b0b      	ldr	r3, [pc, #44]	; (8000d68 <HAL_RCC_OscConfig+0x33c>)
 8000d3a:	681a      	ldr	r2, [r3, #0]
 8000d3c:	2380      	movs	r3, #128	; 0x80
 8000d3e:	005b      	lsls	r3, r3, #1
 8000d40:	4013      	ands	r3, r2
 8000d42:	d0f0      	beq.n	8000d26 <HAL_RCC_OscConfig+0x2fa>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	689b      	ldr	r3, [r3, #8]
 8000d48:	2b01      	cmp	r3, #1
 8000d4a:	d10f      	bne.n	8000d6c <HAL_RCC_OscConfig+0x340>
 8000d4c:	4b03      	ldr	r3, [pc, #12]	; (8000d5c <HAL_RCC_OscConfig+0x330>)
 8000d4e:	6a1a      	ldr	r2, [r3, #32]
 8000d50:	4b02      	ldr	r3, [pc, #8]	; (8000d5c <HAL_RCC_OscConfig+0x330>)
 8000d52:	2101      	movs	r1, #1
 8000d54:	430a      	orrs	r2, r1
 8000d56:	621a      	str	r2, [r3, #32]
 8000d58:	e036      	b.n	8000dc8 <HAL_RCC_OscConfig+0x39c>
 8000d5a:	46c0      	nop			; (mov r8, r8)
 8000d5c:	40021000 	.word	0x40021000
 8000d60:	fffeffff 	.word	0xfffeffff
 8000d64:	fffbffff 	.word	0xfffbffff
 8000d68:	40007000 	.word	0x40007000
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	689b      	ldr	r3, [r3, #8]
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d10c      	bne.n	8000d8e <HAL_RCC_OscConfig+0x362>
 8000d74:	4bb6      	ldr	r3, [pc, #728]	; (8001050 <HAL_RCC_OscConfig+0x624>)
 8000d76:	6a1a      	ldr	r2, [r3, #32]
 8000d78:	4bb5      	ldr	r3, [pc, #724]	; (8001050 <HAL_RCC_OscConfig+0x624>)
 8000d7a:	2101      	movs	r1, #1
 8000d7c:	438a      	bics	r2, r1
 8000d7e:	621a      	str	r2, [r3, #32]
 8000d80:	4bb3      	ldr	r3, [pc, #716]	; (8001050 <HAL_RCC_OscConfig+0x624>)
 8000d82:	6a1a      	ldr	r2, [r3, #32]
 8000d84:	4bb2      	ldr	r3, [pc, #712]	; (8001050 <HAL_RCC_OscConfig+0x624>)
 8000d86:	2104      	movs	r1, #4
 8000d88:	438a      	bics	r2, r1
 8000d8a:	621a      	str	r2, [r3, #32]
 8000d8c:	e01c      	b.n	8000dc8 <HAL_RCC_OscConfig+0x39c>
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	689b      	ldr	r3, [r3, #8]
 8000d92:	2b05      	cmp	r3, #5
 8000d94:	d10c      	bne.n	8000db0 <HAL_RCC_OscConfig+0x384>
 8000d96:	4bae      	ldr	r3, [pc, #696]	; (8001050 <HAL_RCC_OscConfig+0x624>)
 8000d98:	6a1a      	ldr	r2, [r3, #32]
 8000d9a:	4bad      	ldr	r3, [pc, #692]	; (8001050 <HAL_RCC_OscConfig+0x624>)
 8000d9c:	2104      	movs	r1, #4
 8000d9e:	430a      	orrs	r2, r1
 8000da0:	621a      	str	r2, [r3, #32]
 8000da2:	4bab      	ldr	r3, [pc, #684]	; (8001050 <HAL_RCC_OscConfig+0x624>)
 8000da4:	6a1a      	ldr	r2, [r3, #32]
 8000da6:	4baa      	ldr	r3, [pc, #680]	; (8001050 <HAL_RCC_OscConfig+0x624>)
 8000da8:	2101      	movs	r1, #1
 8000daa:	430a      	orrs	r2, r1
 8000dac:	621a      	str	r2, [r3, #32]
 8000dae:	e00b      	b.n	8000dc8 <HAL_RCC_OscConfig+0x39c>
 8000db0:	4ba7      	ldr	r3, [pc, #668]	; (8001050 <HAL_RCC_OscConfig+0x624>)
 8000db2:	6a1a      	ldr	r2, [r3, #32]
 8000db4:	4ba6      	ldr	r3, [pc, #664]	; (8001050 <HAL_RCC_OscConfig+0x624>)
 8000db6:	2101      	movs	r1, #1
 8000db8:	438a      	bics	r2, r1
 8000dba:	621a      	str	r2, [r3, #32]
 8000dbc:	4ba4      	ldr	r3, [pc, #656]	; (8001050 <HAL_RCC_OscConfig+0x624>)
 8000dbe:	6a1a      	ldr	r2, [r3, #32]
 8000dc0:	4ba3      	ldr	r3, [pc, #652]	; (8001050 <HAL_RCC_OscConfig+0x624>)
 8000dc2:	2104      	movs	r1, #4
 8000dc4:	438a      	bics	r2, r1
 8000dc6:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	689b      	ldr	r3, [r3, #8]
 8000dcc:	2b00      	cmp	r3, #0
 8000dce:	d014      	beq.n	8000dfa <HAL_RCC_OscConfig+0x3ce>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000dd0:	f7ff fbfe 	bl	80005d0 <HAL_GetTick>
 8000dd4:	0003      	movs	r3, r0
 8000dd6:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000dd8:	e009      	b.n	8000dee <HAL_RCC_OscConfig+0x3c2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000dda:	f7ff fbf9 	bl	80005d0 <HAL_GetTick>
 8000dde:	0002      	movs	r2, r0
 8000de0:	69bb      	ldr	r3, [r7, #24]
 8000de2:	1ad3      	subs	r3, r2, r3
 8000de4:	4a9b      	ldr	r2, [pc, #620]	; (8001054 <HAL_RCC_OscConfig+0x628>)
 8000de6:	4293      	cmp	r3, r2
 8000de8:	d901      	bls.n	8000dee <HAL_RCC_OscConfig+0x3c2>
        {
          return HAL_TIMEOUT;
 8000dea:	2303      	movs	r3, #3
 8000dec:	e12b      	b.n	8001046 <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000dee:	4b98      	ldr	r3, [pc, #608]	; (8001050 <HAL_RCC_OscConfig+0x624>)
 8000df0:	6a1b      	ldr	r3, [r3, #32]
 8000df2:	2202      	movs	r2, #2
 8000df4:	4013      	ands	r3, r2
 8000df6:	d0f0      	beq.n	8000dda <HAL_RCC_OscConfig+0x3ae>
 8000df8:	e013      	b.n	8000e22 <HAL_RCC_OscConfig+0x3f6>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000dfa:	f7ff fbe9 	bl	80005d0 <HAL_GetTick>
 8000dfe:	0003      	movs	r3, r0
 8000e00:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000e02:	e009      	b.n	8000e18 <HAL_RCC_OscConfig+0x3ec>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000e04:	f7ff fbe4 	bl	80005d0 <HAL_GetTick>
 8000e08:	0002      	movs	r2, r0
 8000e0a:	69bb      	ldr	r3, [r7, #24]
 8000e0c:	1ad3      	subs	r3, r2, r3
 8000e0e:	4a91      	ldr	r2, [pc, #580]	; (8001054 <HAL_RCC_OscConfig+0x628>)
 8000e10:	4293      	cmp	r3, r2
 8000e12:	d901      	bls.n	8000e18 <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 8000e14:	2303      	movs	r3, #3
 8000e16:	e116      	b.n	8001046 <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000e18:	4b8d      	ldr	r3, [pc, #564]	; (8001050 <HAL_RCC_OscConfig+0x624>)
 8000e1a:	6a1b      	ldr	r3, [r3, #32]
 8000e1c:	2202      	movs	r2, #2
 8000e1e:	4013      	ands	r3, r2
 8000e20:	d1f0      	bne.n	8000e04 <HAL_RCC_OscConfig+0x3d8>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8000e22:	231f      	movs	r3, #31
 8000e24:	18fb      	adds	r3, r7, r3
 8000e26:	781b      	ldrb	r3, [r3, #0]
 8000e28:	2b01      	cmp	r3, #1
 8000e2a:	d105      	bne.n	8000e38 <HAL_RCC_OscConfig+0x40c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000e2c:	4b88      	ldr	r3, [pc, #544]	; (8001050 <HAL_RCC_OscConfig+0x624>)
 8000e2e:	69da      	ldr	r2, [r3, #28]
 8000e30:	4b87      	ldr	r3, [pc, #540]	; (8001050 <HAL_RCC_OscConfig+0x624>)
 8000e32:	4989      	ldr	r1, [pc, #548]	; (8001058 <HAL_RCC_OscConfig+0x62c>)
 8000e34:	400a      	ands	r2, r1
 8000e36:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	2210      	movs	r2, #16
 8000e3e:	4013      	ands	r3, r2
 8000e40:	d063      	beq.n	8000f0a <HAL_RCC_OscConfig+0x4de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	695b      	ldr	r3, [r3, #20]
 8000e46:	2b01      	cmp	r3, #1
 8000e48:	d12a      	bne.n	8000ea0 <HAL_RCC_OscConfig+0x474>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8000e4a:	4b81      	ldr	r3, [pc, #516]	; (8001050 <HAL_RCC_OscConfig+0x624>)
 8000e4c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000e4e:	4b80      	ldr	r3, [pc, #512]	; (8001050 <HAL_RCC_OscConfig+0x624>)
 8000e50:	2104      	movs	r1, #4
 8000e52:	430a      	orrs	r2, r1
 8000e54:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8000e56:	4b7e      	ldr	r3, [pc, #504]	; (8001050 <HAL_RCC_OscConfig+0x624>)
 8000e58:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000e5a:	4b7d      	ldr	r3, [pc, #500]	; (8001050 <HAL_RCC_OscConfig+0x624>)
 8000e5c:	2101      	movs	r1, #1
 8000e5e:	430a      	orrs	r2, r1
 8000e60:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e62:	f7ff fbb5 	bl	80005d0 <HAL_GetTick>
 8000e66:	0003      	movs	r3, r0
 8000e68:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8000e6a:	e008      	b.n	8000e7e <HAL_RCC_OscConfig+0x452>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8000e6c:	f7ff fbb0 	bl	80005d0 <HAL_GetTick>
 8000e70:	0002      	movs	r2, r0
 8000e72:	69bb      	ldr	r3, [r7, #24]
 8000e74:	1ad3      	subs	r3, r2, r3
 8000e76:	2b02      	cmp	r3, #2
 8000e78:	d901      	bls.n	8000e7e <HAL_RCC_OscConfig+0x452>
        {
          return HAL_TIMEOUT;
 8000e7a:	2303      	movs	r3, #3
 8000e7c:	e0e3      	b.n	8001046 <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8000e7e:	4b74      	ldr	r3, [pc, #464]	; (8001050 <HAL_RCC_OscConfig+0x624>)
 8000e80:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000e82:	2202      	movs	r2, #2
 8000e84:	4013      	ands	r3, r2
 8000e86:	d0f1      	beq.n	8000e6c <HAL_RCC_OscConfig+0x440>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8000e88:	4b71      	ldr	r3, [pc, #452]	; (8001050 <HAL_RCC_OscConfig+0x624>)
 8000e8a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000e8c:	22f8      	movs	r2, #248	; 0xf8
 8000e8e:	4393      	bics	r3, r2
 8000e90:	0019      	movs	r1, r3
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	699b      	ldr	r3, [r3, #24]
 8000e96:	00da      	lsls	r2, r3, #3
 8000e98:	4b6d      	ldr	r3, [pc, #436]	; (8001050 <HAL_RCC_OscConfig+0x624>)
 8000e9a:	430a      	orrs	r2, r1
 8000e9c:	635a      	str	r2, [r3, #52]	; 0x34
 8000e9e:	e034      	b.n	8000f0a <HAL_RCC_OscConfig+0x4de>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	695b      	ldr	r3, [r3, #20]
 8000ea4:	3305      	adds	r3, #5
 8000ea6:	d111      	bne.n	8000ecc <HAL_RCC_OscConfig+0x4a0>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8000ea8:	4b69      	ldr	r3, [pc, #420]	; (8001050 <HAL_RCC_OscConfig+0x624>)
 8000eaa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000eac:	4b68      	ldr	r3, [pc, #416]	; (8001050 <HAL_RCC_OscConfig+0x624>)
 8000eae:	2104      	movs	r1, #4
 8000eb0:	438a      	bics	r2, r1
 8000eb2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8000eb4:	4b66      	ldr	r3, [pc, #408]	; (8001050 <HAL_RCC_OscConfig+0x624>)
 8000eb6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000eb8:	22f8      	movs	r2, #248	; 0xf8
 8000eba:	4393      	bics	r3, r2
 8000ebc:	0019      	movs	r1, r3
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	699b      	ldr	r3, [r3, #24]
 8000ec2:	00da      	lsls	r2, r3, #3
 8000ec4:	4b62      	ldr	r3, [pc, #392]	; (8001050 <HAL_RCC_OscConfig+0x624>)
 8000ec6:	430a      	orrs	r2, r1
 8000ec8:	635a      	str	r2, [r3, #52]	; 0x34
 8000eca:	e01e      	b.n	8000f0a <HAL_RCC_OscConfig+0x4de>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8000ecc:	4b60      	ldr	r3, [pc, #384]	; (8001050 <HAL_RCC_OscConfig+0x624>)
 8000ece:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000ed0:	4b5f      	ldr	r3, [pc, #380]	; (8001050 <HAL_RCC_OscConfig+0x624>)
 8000ed2:	2104      	movs	r1, #4
 8000ed4:	430a      	orrs	r2, r1
 8000ed6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8000ed8:	4b5d      	ldr	r3, [pc, #372]	; (8001050 <HAL_RCC_OscConfig+0x624>)
 8000eda:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000edc:	4b5c      	ldr	r3, [pc, #368]	; (8001050 <HAL_RCC_OscConfig+0x624>)
 8000ede:	2101      	movs	r1, #1
 8000ee0:	438a      	bics	r2, r1
 8000ee2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000ee4:	f7ff fb74 	bl	80005d0 <HAL_GetTick>
 8000ee8:	0003      	movs	r3, r0
 8000eea:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8000eec:	e008      	b.n	8000f00 <HAL_RCC_OscConfig+0x4d4>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8000eee:	f7ff fb6f 	bl	80005d0 <HAL_GetTick>
 8000ef2:	0002      	movs	r2, r0
 8000ef4:	69bb      	ldr	r3, [r7, #24]
 8000ef6:	1ad3      	subs	r3, r2, r3
 8000ef8:	2b02      	cmp	r3, #2
 8000efa:	d901      	bls.n	8000f00 <HAL_RCC_OscConfig+0x4d4>
        {
          return HAL_TIMEOUT;
 8000efc:	2303      	movs	r3, #3
 8000efe:	e0a2      	b.n	8001046 <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8000f00:	4b53      	ldr	r3, [pc, #332]	; (8001050 <HAL_RCC_OscConfig+0x624>)
 8000f02:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000f04:	2202      	movs	r2, #2
 8000f06:	4013      	ands	r3, r2
 8000f08:	d1f1      	bne.n	8000eee <HAL_RCC_OscConfig+0x4c2>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	6a1b      	ldr	r3, [r3, #32]
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	d100      	bne.n	8000f14 <HAL_RCC_OscConfig+0x4e8>
 8000f12:	e097      	b.n	8001044 <HAL_RCC_OscConfig+0x618>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000f14:	4b4e      	ldr	r3, [pc, #312]	; (8001050 <HAL_RCC_OscConfig+0x624>)
 8000f16:	685b      	ldr	r3, [r3, #4]
 8000f18:	220c      	movs	r2, #12
 8000f1a:	4013      	ands	r3, r2
 8000f1c:	2b08      	cmp	r3, #8
 8000f1e:	d100      	bne.n	8000f22 <HAL_RCC_OscConfig+0x4f6>
 8000f20:	e06b      	b.n	8000ffa <HAL_RCC_OscConfig+0x5ce>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	6a1b      	ldr	r3, [r3, #32]
 8000f26:	2b02      	cmp	r3, #2
 8000f28:	d14c      	bne.n	8000fc4 <HAL_RCC_OscConfig+0x598>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000f2a:	4b49      	ldr	r3, [pc, #292]	; (8001050 <HAL_RCC_OscConfig+0x624>)
 8000f2c:	681a      	ldr	r2, [r3, #0]
 8000f2e:	4b48      	ldr	r3, [pc, #288]	; (8001050 <HAL_RCC_OscConfig+0x624>)
 8000f30:	494a      	ldr	r1, [pc, #296]	; (800105c <HAL_RCC_OscConfig+0x630>)
 8000f32:	400a      	ands	r2, r1
 8000f34:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f36:	f7ff fb4b 	bl	80005d0 <HAL_GetTick>
 8000f3a:	0003      	movs	r3, r0
 8000f3c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000f3e:	e008      	b.n	8000f52 <HAL_RCC_OscConfig+0x526>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000f40:	f7ff fb46 	bl	80005d0 <HAL_GetTick>
 8000f44:	0002      	movs	r2, r0
 8000f46:	69bb      	ldr	r3, [r7, #24]
 8000f48:	1ad3      	subs	r3, r2, r3
 8000f4a:	2b02      	cmp	r3, #2
 8000f4c:	d901      	bls.n	8000f52 <HAL_RCC_OscConfig+0x526>
          {
            return HAL_TIMEOUT;
 8000f4e:	2303      	movs	r3, #3
 8000f50:	e079      	b.n	8001046 <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000f52:	4b3f      	ldr	r3, [pc, #252]	; (8001050 <HAL_RCC_OscConfig+0x624>)
 8000f54:	681a      	ldr	r2, [r3, #0]
 8000f56:	2380      	movs	r3, #128	; 0x80
 8000f58:	049b      	lsls	r3, r3, #18
 8000f5a:	4013      	ands	r3, r2
 8000f5c:	d1f0      	bne.n	8000f40 <HAL_RCC_OscConfig+0x514>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000f5e:	4b3c      	ldr	r3, [pc, #240]	; (8001050 <HAL_RCC_OscConfig+0x624>)
 8000f60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f62:	220f      	movs	r2, #15
 8000f64:	4393      	bics	r3, r2
 8000f66:	0019      	movs	r1, r3
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000f6c:	4b38      	ldr	r3, [pc, #224]	; (8001050 <HAL_RCC_OscConfig+0x624>)
 8000f6e:	430a      	orrs	r2, r1
 8000f70:	62da      	str	r2, [r3, #44]	; 0x2c
 8000f72:	4b37      	ldr	r3, [pc, #220]	; (8001050 <HAL_RCC_OscConfig+0x624>)
 8000f74:	685b      	ldr	r3, [r3, #4]
 8000f76:	4a3a      	ldr	r2, [pc, #232]	; (8001060 <HAL_RCC_OscConfig+0x634>)
 8000f78:	4013      	ands	r3, r2
 8000f7a:	0019      	movs	r1, r3
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f84:	431a      	orrs	r2, r3
 8000f86:	4b32      	ldr	r3, [pc, #200]	; (8001050 <HAL_RCC_OscConfig+0x624>)
 8000f88:	430a      	orrs	r2, r1
 8000f8a:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000f8c:	4b30      	ldr	r3, [pc, #192]	; (8001050 <HAL_RCC_OscConfig+0x624>)
 8000f8e:	681a      	ldr	r2, [r3, #0]
 8000f90:	4b2f      	ldr	r3, [pc, #188]	; (8001050 <HAL_RCC_OscConfig+0x624>)
 8000f92:	2180      	movs	r1, #128	; 0x80
 8000f94:	0449      	lsls	r1, r1, #17
 8000f96:	430a      	orrs	r2, r1
 8000f98:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f9a:	f7ff fb19 	bl	80005d0 <HAL_GetTick>
 8000f9e:	0003      	movs	r3, r0
 8000fa0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000fa2:	e008      	b.n	8000fb6 <HAL_RCC_OscConfig+0x58a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000fa4:	f7ff fb14 	bl	80005d0 <HAL_GetTick>
 8000fa8:	0002      	movs	r2, r0
 8000faa:	69bb      	ldr	r3, [r7, #24]
 8000fac:	1ad3      	subs	r3, r2, r3
 8000fae:	2b02      	cmp	r3, #2
 8000fb0:	d901      	bls.n	8000fb6 <HAL_RCC_OscConfig+0x58a>
          {
            return HAL_TIMEOUT;
 8000fb2:	2303      	movs	r3, #3
 8000fb4:	e047      	b.n	8001046 <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000fb6:	4b26      	ldr	r3, [pc, #152]	; (8001050 <HAL_RCC_OscConfig+0x624>)
 8000fb8:	681a      	ldr	r2, [r3, #0]
 8000fba:	2380      	movs	r3, #128	; 0x80
 8000fbc:	049b      	lsls	r3, r3, #18
 8000fbe:	4013      	ands	r3, r2
 8000fc0:	d0f0      	beq.n	8000fa4 <HAL_RCC_OscConfig+0x578>
 8000fc2:	e03f      	b.n	8001044 <HAL_RCC_OscConfig+0x618>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000fc4:	4b22      	ldr	r3, [pc, #136]	; (8001050 <HAL_RCC_OscConfig+0x624>)
 8000fc6:	681a      	ldr	r2, [r3, #0]
 8000fc8:	4b21      	ldr	r3, [pc, #132]	; (8001050 <HAL_RCC_OscConfig+0x624>)
 8000fca:	4924      	ldr	r1, [pc, #144]	; (800105c <HAL_RCC_OscConfig+0x630>)
 8000fcc:	400a      	ands	r2, r1
 8000fce:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fd0:	f7ff fafe 	bl	80005d0 <HAL_GetTick>
 8000fd4:	0003      	movs	r3, r0
 8000fd6:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000fd8:	e008      	b.n	8000fec <HAL_RCC_OscConfig+0x5c0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000fda:	f7ff faf9 	bl	80005d0 <HAL_GetTick>
 8000fde:	0002      	movs	r2, r0
 8000fe0:	69bb      	ldr	r3, [r7, #24]
 8000fe2:	1ad3      	subs	r3, r2, r3
 8000fe4:	2b02      	cmp	r3, #2
 8000fe6:	d901      	bls.n	8000fec <HAL_RCC_OscConfig+0x5c0>
          {
            return HAL_TIMEOUT;
 8000fe8:	2303      	movs	r3, #3
 8000fea:	e02c      	b.n	8001046 <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000fec:	4b18      	ldr	r3, [pc, #96]	; (8001050 <HAL_RCC_OscConfig+0x624>)
 8000fee:	681a      	ldr	r2, [r3, #0]
 8000ff0:	2380      	movs	r3, #128	; 0x80
 8000ff2:	049b      	lsls	r3, r3, #18
 8000ff4:	4013      	ands	r3, r2
 8000ff6:	d1f0      	bne.n	8000fda <HAL_RCC_OscConfig+0x5ae>
 8000ff8:	e024      	b.n	8001044 <HAL_RCC_OscConfig+0x618>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	6a1b      	ldr	r3, [r3, #32]
 8000ffe:	2b01      	cmp	r3, #1
 8001000:	d101      	bne.n	8001006 <HAL_RCC_OscConfig+0x5da>
      {
        return HAL_ERROR;
 8001002:	2301      	movs	r3, #1
 8001004:	e01f      	b.n	8001046 <HAL_RCC_OscConfig+0x61a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8001006:	4b12      	ldr	r3, [pc, #72]	; (8001050 <HAL_RCC_OscConfig+0x624>)
 8001008:	685b      	ldr	r3, [r3, #4]
 800100a:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 800100c:	4b10      	ldr	r3, [pc, #64]	; (8001050 <HAL_RCC_OscConfig+0x624>)
 800100e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001010:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001012:	697a      	ldr	r2, [r7, #20]
 8001014:	2380      	movs	r3, #128	; 0x80
 8001016:	025b      	lsls	r3, r3, #9
 8001018:	401a      	ands	r2, r3
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800101e:	429a      	cmp	r2, r3
 8001020:	d10e      	bne.n	8001040 <HAL_RCC_OscConfig+0x614>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001022:	693b      	ldr	r3, [r7, #16]
 8001024:	220f      	movs	r2, #15
 8001026:	401a      	ands	r2, r3
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800102c:	429a      	cmp	r2, r3
 800102e:	d107      	bne.n	8001040 <HAL_RCC_OscConfig+0x614>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8001030:	697a      	ldr	r2, [r7, #20]
 8001032:	23f0      	movs	r3, #240	; 0xf0
 8001034:	039b      	lsls	r3, r3, #14
 8001036:	401a      	ands	r2, r3
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800103c:	429a      	cmp	r2, r3
 800103e:	d001      	beq.n	8001044 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_ERROR;
 8001040:	2301      	movs	r3, #1
 8001042:	e000      	b.n	8001046 <HAL_RCC_OscConfig+0x61a>
        }
      }
    }
  }

  return HAL_OK;
 8001044:	2300      	movs	r3, #0
}
 8001046:	0018      	movs	r0, r3
 8001048:	46bd      	mov	sp, r7
 800104a:	b008      	add	sp, #32
 800104c:	bd80      	pop	{r7, pc}
 800104e:	46c0      	nop			; (mov r8, r8)
 8001050:	40021000 	.word	0x40021000
 8001054:	00001388 	.word	0x00001388
 8001058:	efffffff 	.word	0xefffffff
 800105c:	feffffff 	.word	0xfeffffff
 8001060:	ffc2ffff 	.word	0xffc2ffff

08001064 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	b084      	sub	sp, #16
 8001068:	af00      	add	r7, sp, #0
 800106a:	6078      	str	r0, [r7, #4]
 800106c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	2b00      	cmp	r3, #0
 8001072:	d101      	bne.n	8001078 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001074:	2301      	movs	r3, #1
 8001076:	e0b3      	b.n	80011e0 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001078:	4b5b      	ldr	r3, [pc, #364]	; (80011e8 <HAL_RCC_ClockConfig+0x184>)
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	2201      	movs	r2, #1
 800107e:	4013      	ands	r3, r2
 8001080:	683a      	ldr	r2, [r7, #0]
 8001082:	429a      	cmp	r2, r3
 8001084:	d911      	bls.n	80010aa <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001086:	4b58      	ldr	r3, [pc, #352]	; (80011e8 <HAL_RCC_ClockConfig+0x184>)
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	2201      	movs	r2, #1
 800108c:	4393      	bics	r3, r2
 800108e:	0019      	movs	r1, r3
 8001090:	4b55      	ldr	r3, [pc, #340]	; (80011e8 <HAL_RCC_ClockConfig+0x184>)
 8001092:	683a      	ldr	r2, [r7, #0]
 8001094:	430a      	orrs	r2, r1
 8001096:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001098:	4b53      	ldr	r3, [pc, #332]	; (80011e8 <HAL_RCC_ClockConfig+0x184>)
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	2201      	movs	r2, #1
 800109e:	4013      	ands	r3, r2
 80010a0:	683a      	ldr	r2, [r7, #0]
 80010a2:	429a      	cmp	r2, r3
 80010a4:	d001      	beq.n	80010aa <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 80010a6:	2301      	movs	r3, #1
 80010a8:	e09a      	b.n	80011e0 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	2202      	movs	r2, #2
 80010b0:	4013      	ands	r3, r2
 80010b2:	d015      	beq.n	80010e0 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	2204      	movs	r2, #4
 80010ba:	4013      	ands	r3, r2
 80010bc:	d006      	beq.n	80010cc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80010be:	4b4b      	ldr	r3, [pc, #300]	; (80011ec <HAL_RCC_ClockConfig+0x188>)
 80010c0:	685a      	ldr	r2, [r3, #4]
 80010c2:	4b4a      	ldr	r3, [pc, #296]	; (80011ec <HAL_RCC_ClockConfig+0x188>)
 80010c4:	21e0      	movs	r1, #224	; 0xe0
 80010c6:	00c9      	lsls	r1, r1, #3
 80010c8:	430a      	orrs	r2, r1
 80010ca:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80010cc:	4b47      	ldr	r3, [pc, #284]	; (80011ec <HAL_RCC_ClockConfig+0x188>)
 80010ce:	685b      	ldr	r3, [r3, #4]
 80010d0:	22f0      	movs	r2, #240	; 0xf0
 80010d2:	4393      	bics	r3, r2
 80010d4:	0019      	movs	r1, r3
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	689a      	ldr	r2, [r3, #8]
 80010da:	4b44      	ldr	r3, [pc, #272]	; (80011ec <HAL_RCC_ClockConfig+0x188>)
 80010dc:	430a      	orrs	r2, r1
 80010de:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	2201      	movs	r2, #1
 80010e6:	4013      	ands	r3, r2
 80010e8:	d040      	beq.n	800116c <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	685b      	ldr	r3, [r3, #4]
 80010ee:	2b01      	cmp	r3, #1
 80010f0:	d107      	bne.n	8001102 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80010f2:	4b3e      	ldr	r3, [pc, #248]	; (80011ec <HAL_RCC_ClockConfig+0x188>)
 80010f4:	681a      	ldr	r2, [r3, #0]
 80010f6:	2380      	movs	r3, #128	; 0x80
 80010f8:	029b      	lsls	r3, r3, #10
 80010fa:	4013      	ands	r3, r2
 80010fc:	d114      	bne.n	8001128 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80010fe:	2301      	movs	r3, #1
 8001100:	e06e      	b.n	80011e0 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	685b      	ldr	r3, [r3, #4]
 8001106:	2b02      	cmp	r3, #2
 8001108:	d107      	bne.n	800111a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800110a:	4b38      	ldr	r3, [pc, #224]	; (80011ec <HAL_RCC_ClockConfig+0x188>)
 800110c:	681a      	ldr	r2, [r3, #0]
 800110e:	2380      	movs	r3, #128	; 0x80
 8001110:	049b      	lsls	r3, r3, #18
 8001112:	4013      	ands	r3, r2
 8001114:	d108      	bne.n	8001128 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001116:	2301      	movs	r3, #1
 8001118:	e062      	b.n	80011e0 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800111a:	4b34      	ldr	r3, [pc, #208]	; (80011ec <HAL_RCC_ClockConfig+0x188>)
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	2202      	movs	r2, #2
 8001120:	4013      	ands	r3, r2
 8001122:	d101      	bne.n	8001128 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001124:	2301      	movs	r3, #1
 8001126:	e05b      	b.n	80011e0 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001128:	4b30      	ldr	r3, [pc, #192]	; (80011ec <HAL_RCC_ClockConfig+0x188>)
 800112a:	685b      	ldr	r3, [r3, #4]
 800112c:	2203      	movs	r2, #3
 800112e:	4393      	bics	r3, r2
 8001130:	0019      	movs	r1, r3
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	685a      	ldr	r2, [r3, #4]
 8001136:	4b2d      	ldr	r3, [pc, #180]	; (80011ec <HAL_RCC_ClockConfig+0x188>)
 8001138:	430a      	orrs	r2, r1
 800113a:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800113c:	f7ff fa48 	bl	80005d0 <HAL_GetTick>
 8001140:	0003      	movs	r3, r0
 8001142:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001144:	e009      	b.n	800115a <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001146:	f7ff fa43 	bl	80005d0 <HAL_GetTick>
 800114a:	0002      	movs	r2, r0
 800114c:	68fb      	ldr	r3, [r7, #12]
 800114e:	1ad3      	subs	r3, r2, r3
 8001150:	4a27      	ldr	r2, [pc, #156]	; (80011f0 <HAL_RCC_ClockConfig+0x18c>)
 8001152:	4293      	cmp	r3, r2
 8001154:	d901      	bls.n	800115a <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8001156:	2303      	movs	r3, #3
 8001158:	e042      	b.n	80011e0 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800115a:	4b24      	ldr	r3, [pc, #144]	; (80011ec <HAL_RCC_ClockConfig+0x188>)
 800115c:	685b      	ldr	r3, [r3, #4]
 800115e:	220c      	movs	r2, #12
 8001160:	401a      	ands	r2, r3
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	685b      	ldr	r3, [r3, #4]
 8001166:	009b      	lsls	r3, r3, #2
 8001168:	429a      	cmp	r2, r3
 800116a:	d1ec      	bne.n	8001146 <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800116c:	4b1e      	ldr	r3, [pc, #120]	; (80011e8 <HAL_RCC_ClockConfig+0x184>)
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	2201      	movs	r2, #1
 8001172:	4013      	ands	r3, r2
 8001174:	683a      	ldr	r2, [r7, #0]
 8001176:	429a      	cmp	r2, r3
 8001178:	d211      	bcs.n	800119e <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800117a:	4b1b      	ldr	r3, [pc, #108]	; (80011e8 <HAL_RCC_ClockConfig+0x184>)
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	2201      	movs	r2, #1
 8001180:	4393      	bics	r3, r2
 8001182:	0019      	movs	r1, r3
 8001184:	4b18      	ldr	r3, [pc, #96]	; (80011e8 <HAL_RCC_ClockConfig+0x184>)
 8001186:	683a      	ldr	r2, [r7, #0]
 8001188:	430a      	orrs	r2, r1
 800118a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800118c:	4b16      	ldr	r3, [pc, #88]	; (80011e8 <HAL_RCC_ClockConfig+0x184>)
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	2201      	movs	r2, #1
 8001192:	4013      	ands	r3, r2
 8001194:	683a      	ldr	r2, [r7, #0]
 8001196:	429a      	cmp	r2, r3
 8001198:	d001      	beq.n	800119e <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 800119a:	2301      	movs	r3, #1
 800119c:	e020      	b.n	80011e0 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	2204      	movs	r2, #4
 80011a4:	4013      	ands	r3, r2
 80011a6:	d009      	beq.n	80011bc <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80011a8:	4b10      	ldr	r3, [pc, #64]	; (80011ec <HAL_RCC_ClockConfig+0x188>)
 80011aa:	685b      	ldr	r3, [r3, #4]
 80011ac:	4a11      	ldr	r2, [pc, #68]	; (80011f4 <HAL_RCC_ClockConfig+0x190>)
 80011ae:	4013      	ands	r3, r2
 80011b0:	0019      	movs	r1, r3
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	68da      	ldr	r2, [r3, #12]
 80011b6:	4b0d      	ldr	r3, [pc, #52]	; (80011ec <HAL_RCC_ClockConfig+0x188>)
 80011b8:	430a      	orrs	r2, r1
 80011ba:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80011bc:	f000 f820 	bl	8001200 <HAL_RCC_GetSysClockFreq>
 80011c0:	0001      	movs	r1, r0
 80011c2:	4b0a      	ldr	r3, [pc, #40]	; (80011ec <HAL_RCC_ClockConfig+0x188>)
 80011c4:	685b      	ldr	r3, [r3, #4]
 80011c6:	091b      	lsrs	r3, r3, #4
 80011c8:	220f      	movs	r2, #15
 80011ca:	4013      	ands	r3, r2
 80011cc:	4a0a      	ldr	r2, [pc, #40]	; (80011f8 <HAL_RCC_ClockConfig+0x194>)
 80011ce:	5cd3      	ldrb	r3, [r2, r3]
 80011d0:	000a      	movs	r2, r1
 80011d2:	40da      	lsrs	r2, r3
 80011d4:	4b09      	ldr	r3, [pc, #36]	; (80011fc <HAL_RCC_ClockConfig+0x198>)
 80011d6:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80011d8:	2000      	movs	r0, #0
 80011da:	f7ff f9b3 	bl	8000544 <HAL_InitTick>
  
  return HAL_OK;
 80011de:	2300      	movs	r3, #0
}
 80011e0:	0018      	movs	r0, r3
 80011e2:	46bd      	mov	sp, r7
 80011e4:	b004      	add	sp, #16
 80011e6:	bd80      	pop	{r7, pc}
 80011e8:	40022000 	.word	0x40022000
 80011ec:	40021000 	.word	0x40021000
 80011f0:	00001388 	.word	0x00001388
 80011f4:	fffff8ff 	.word	0xfffff8ff
 80011f8:	080014c8 	.word	0x080014c8
 80011fc:	20000000 	.word	0x20000000

08001200 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001200:	b590      	push	{r4, r7, lr}
 8001202:	b08f      	sub	sp, #60	; 0x3c
 8001204:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8001206:	2314      	movs	r3, #20
 8001208:	18fb      	adds	r3, r7, r3
 800120a:	4a2b      	ldr	r2, [pc, #172]	; (80012b8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800120c:	ca13      	ldmia	r2!, {r0, r1, r4}
 800120e:	c313      	stmia	r3!, {r0, r1, r4}
 8001210:	6812      	ldr	r2, [r2, #0]
 8001212:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8001214:	1d3b      	adds	r3, r7, #4
 8001216:	4a29      	ldr	r2, [pc, #164]	; (80012bc <HAL_RCC_GetSysClockFreq+0xbc>)
 8001218:	ca13      	ldmia	r2!, {r0, r1, r4}
 800121a:	c313      	stmia	r3!, {r0, r1, r4}
 800121c:	6812      	ldr	r2, [r2, #0]
 800121e:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001220:	2300      	movs	r3, #0
 8001222:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001224:	2300      	movs	r3, #0
 8001226:	62bb      	str	r3, [r7, #40]	; 0x28
 8001228:	2300      	movs	r3, #0
 800122a:	637b      	str	r3, [r7, #52]	; 0x34
 800122c:	2300      	movs	r3, #0
 800122e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8001230:	2300      	movs	r3, #0
 8001232:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8001234:	4b22      	ldr	r3, [pc, #136]	; (80012c0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001236:	685b      	ldr	r3, [r3, #4]
 8001238:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800123a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800123c:	220c      	movs	r2, #12
 800123e:	4013      	ands	r3, r2
 8001240:	2b04      	cmp	r3, #4
 8001242:	d002      	beq.n	800124a <HAL_RCC_GetSysClockFreq+0x4a>
 8001244:	2b08      	cmp	r3, #8
 8001246:	d003      	beq.n	8001250 <HAL_RCC_GetSysClockFreq+0x50>
 8001248:	e02d      	b.n	80012a6 <HAL_RCC_GetSysClockFreq+0xa6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800124a:	4b1e      	ldr	r3, [pc, #120]	; (80012c4 <HAL_RCC_GetSysClockFreq+0xc4>)
 800124c:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800124e:	e02d      	b.n	80012ac <HAL_RCC_GetSysClockFreq+0xac>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8001250:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001252:	0c9b      	lsrs	r3, r3, #18
 8001254:	220f      	movs	r2, #15
 8001256:	4013      	ands	r3, r2
 8001258:	2214      	movs	r2, #20
 800125a:	18ba      	adds	r2, r7, r2
 800125c:	5cd3      	ldrb	r3, [r2, r3]
 800125e:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8001260:	4b17      	ldr	r3, [pc, #92]	; (80012c0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001262:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001264:	220f      	movs	r2, #15
 8001266:	4013      	ands	r3, r2
 8001268:	1d3a      	adds	r2, r7, #4
 800126a:	5cd3      	ldrb	r3, [r2, r3]
 800126c:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800126e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001270:	2380      	movs	r3, #128	; 0x80
 8001272:	025b      	lsls	r3, r3, #9
 8001274:	4013      	ands	r3, r2
 8001276:	d009      	beq.n	800128c <HAL_RCC_GetSysClockFreq+0x8c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001278:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800127a:	4812      	ldr	r0, [pc, #72]	; (80012c4 <HAL_RCC_GetSysClockFreq+0xc4>)
 800127c:	f7fe ff44 	bl	8000108 <__udivsi3>
 8001280:	0003      	movs	r3, r0
 8001282:	001a      	movs	r2, r3
 8001284:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001286:	4353      	muls	r3, r2
 8001288:	637b      	str	r3, [r7, #52]	; 0x34
 800128a:	e009      	b.n	80012a0 <HAL_RCC_GetSysClockFreq+0xa0>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 800128c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800128e:	000a      	movs	r2, r1
 8001290:	0152      	lsls	r2, r2, #5
 8001292:	1a52      	subs	r2, r2, r1
 8001294:	0193      	lsls	r3, r2, #6
 8001296:	1a9b      	subs	r3, r3, r2
 8001298:	00db      	lsls	r3, r3, #3
 800129a:	185b      	adds	r3, r3, r1
 800129c:	021b      	lsls	r3, r3, #8
 800129e:	637b      	str	r3, [r7, #52]	; 0x34
#endif
      }
      sysclockfreq = pllclk;
 80012a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80012a2:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80012a4:	e002      	b.n	80012ac <HAL_RCC_GetSysClockFreq+0xac>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80012a6:	4b07      	ldr	r3, [pc, #28]	; (80012c4 <HAL_RCC_GetSysClockFreq+0xc4>)
 80012a8:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80012aa:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 80012ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 80012ae:	0018      	movs	r0, r3
 80012b0:	46bd      	mov	sp, r7
 80012b2:	b00f      	add	sp, #60	; 0x3c
 80012b4:	bd90      	pop	{r4, r7, pc}
 80012b6:	46c0      	nop			; (mov r8, r8)
 80012b8:	080014a8 	.word	0x080014a8
 80012bc:	080014b8 	.word	0x080014b8
 80012c0:	40021000 	.word	0x40021000
 80012c4:	007a1200 	.word	0x007a1200

080012c8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b084      	sub	sp, #16
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d101      	bne.n	80012da <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80012d6:	2301      	movs	r3, #1
 80012d8:	e0a8      	b.n	800142c <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d109      	bne.n	80012f6 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	685a      	ldr	r2, [r3, #4]
 80012e6:	2382      	movs	r3, #130	; 0x82
 80012e8:	005b      	lsls	r3, r3, #1
 80012ea:	429a      	cmp	r2, r3
 80012ec:	d009      	beq.n	8001302 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	2200      	movs	r2, #0
 80012f2:	61da      	str	r2, [r3, #28]
 80012f4:	e005      	b.n	8001302 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	2200      	movs	r2, #0
 80012fa:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	2200      	movs	r2, #0
 8001300:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	2200      	movs	r2, #0
 8001306:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	225d      	movs	r2, #93	; 0x5d
 800130c:	5c9b      	ldrb	r3, [r3, r2]
 800130e:	b2db      	uxtb	r3, r3
 8001310:	2b00      	cmp	r3, #0
 8001312:	d107      	bne.n	8001324 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	225c      	movs	r2, #92	; 0x5c
 8001318:	2100      	movs	r1, #0
 800131a:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	0018      	movs	r0, r3
 8001320:	f7ff f86a 	bl	80003f8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	225d      	movs	r2, #93	; 0x5d
 8001328:	2102      	movs	r1, #2
 800132a:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	681a      	ldr	r2, [r3, #0]
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	2140      	movs	r1, #64	; 0x40
 8001338:	438a      	bics	r2, r1
 800133a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	68da      	ldr	r2, [r3, #12]
 8001340:	23e0      	movs	r3, #224	; 0xe0
 8001342:	00db      	lsls	r3, r3, #3
 8001344:	429a      	cmp	r2, r3
 8001346:	d902      	bls.n	800134e <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8001348:	2300      	movs	r3, #0
 800134a:	60fb      	str	r3, [r7, #12]
 800134c:	e002      	b.n	8001354 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800134e:	2380      	movs	r3, #128	; 0x80
 8001350:	015b      	lsls	r3, r3, #5
 8001352:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	68da      	ldr	r2, [r3, #12]
 8001358:	23f0      	movs	r3, #240	; 0xf0
 800135a:	011b      	lsls	r3, r3, #4
 800135c:	429a      	cmp	r2, r3
 800135e:	d008      	beq.n	8001372 <HAL_SPI_Init+0xaa>
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	68da      	ldr	r2, [r3, #12]
 8001364:	23e0      	movs	r3, #224	; 0xe0
 8001366:	00db      	lsls	r3, r3, #3
 8001368:	429a      	cmp	r2, r3
 800136a:	d002      	beq.n	8001372 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	2200      	movs	r2, #0
 8001370:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	685a      	ldr	r2, [r3, #4]
 8001376:	2382      	movs	r3, #130	; 0x82
 8001378:	005b      	lsls	r3, r3, #1
 800137a:	401a      	ands	r2, r3
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	6899      	ldr	r1, [r3, #8]
 8001380:	2384      	movs	r3, #132	; 0x84
 8001382:	021b      	lsls	r3, r3, #8
 8001384:	400b      	ands	r3, r1
 8001386:	431a      	orrs	r2, r3
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	691b      	ldr	r3, [r3, #16]
 800138c:	2102      	movs	r1, #2
 800138e:	400b      	ands	r3, r1
 8001390:	431a      	orrs	r2, r3
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	695b      	ldr	r3, [r3, #20]
 8001396:	2101      	movs	r1, #1
 8001398:	400b      	ands	r3, r1
 800139a:	431a      	orrs	r2, r3
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	6999      	ldr	r1, [r3, #24]
 80013a0:	2380      	movs	r3, #128	; 0x80
 80013a2:	009b      	lsls	r3, r3, #2
 80013a4:	400b      	ands	r3, r1
 80013a6:	431a      	orrs	r2, r3
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	69db      	ldr	r3, [r3, #28]
 80013ac:	2138      	movs	r1, #56	; 0x38
 80013ae:	400b      	ands	r3, r1
 80013b0:	431a      	orrs	r2, r3
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	6a1b      	ldr	r3, [r3, #32]
 80013b6:	2180      	movs	r1, #128	; 0x80
 80013b8:	400b      	ands	r3, r1
 80013ba:	431a      	orrs	r2, r3
 80013bc:	0011      	movs	r1, r2
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80013c2:	2380      	movs	r3, #128	; 0x80
 80013c4:	019b      	lsls	r3, r3, #6
 80013c6:	401a      	ands	r2, r3
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	430a      	orrs	r2, r1
 80013ce:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	699b      	ldr	r3, [r3, #24]
 80013d4:	0c1b      	lsrs	r3, r3, #16
 80013d6:	2204      	movs	r2, #4
 80013d8:	401a      	ands	r2, r3
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013de:	2110      	movs	r1, #16
 80013e0:	400b      	ands	r3, r1
 80013e2:	431a      	orrs	r2, r3
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80013e8:	2108      	movs	r1, #8
 80013ea:	400b      	ands	r3, r1
 80013ec:	431a      	orrs	r2, r3
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	68d9      	ldr	r1, [r3, #12]
 80013f2:	23f0      	movs	r3, #240	; 0xf0
 80013f4:	011b      	lsls	r3, r3, #4
 80013f6:	400b      	ands	r3, r1
 80013f8:	431a      	orrs	r2, r3
 80013fa:	0011      	movs	r1, r2
 80013fc:	68fa      	ldr	r2, [r7, #12]
 80013fe:	2380      	movs	r3, #128	; 0x80
 8001400:	015b      	lsls	r3, r3, #5
 8001402:	401a      	ands	r2, r3
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	430a      	orrs	r2, r1
 800140a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	69da      	ldr	r2, [r3, #28]
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	4907      	ldr	r1, [pc, #28]	; (8001434 <HAL_SPI_Init+0x16c>)
 8001418:	400a      	ands	r2, r1
 800141a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	2200      	movs	r2, #0
 8001420:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	225d      	movs	r2, #93	; 0x5d
 8001426:	2101      	movs	r1, #1
 8001428:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800142a:	2300      	movs	r3, #0
}
 800142c:	0018      	movs	r0, r3
 800142e:	46bd      	mov	sp, r7
 8001430:	b004      	add	sp, #16
 8001432:	bd80      	pop	{r7, pc}
 8001434:	fffff7ff 	.word	0xfffff7ff

08001438 <__libc_init_array>:
 8001438:	b570      	push	{r4, r5, r6, lr}
 800143a:	2600      	movs	r6, #0
 800143c:	4d0c      	ldr	r5, [pc, #48]	; (8001470 <__libc_init_array+0x38>)
 800143e:	4c0d      	ldr	r4, [pc, #52]	; (8001474 <__libc_init_array+0x3c>)
 8001440:	1b64      	subs	r4, r4, r5
 8001442:	10a4      	asrs	r4, r4, #2
 8001444:	42a6      	cmp	r6, r4
 8001446:	d109      	bne.n	800145c <__libc_init_array+0x24>
 8001448:	2600      	movs	r6, #0
 800144a:	f000 f821 	bl	8001490 <_init>
 800144e:	4d0a      	ldr	r5, [pc, #40]	; (8001478 <__libc_init_array+0x40>)
 8001450:	4c0a      	ldr	r4, [pc, #40]	; (800147c <__libc_init_array+0x44>)
 8001452:	1b64      	subs	r4, r4, r5
 8001454:	10a4      	asrs	r4, r4, #2
 8001456:	42a6      	cmp	r6, r4
 8001458:	d105      	bne.n	8001466 <__libc_init_array+0x2e>
 800145a:	bd70      	pop	{r4, r5, r6, pc}
 800145c:	00b3      	lsls	r3, r6, #2
 800145e:	58eb      	ldr	r3, [r5, r3]
 8001460:	4798      	blx	r3
 8001462:	3601      	adds	r6, #1
 8001464:	e7ee      	b.n	8001444 <__libc_init_array+0xc>
 8001466:	00b3      	lsls	r3, r6, #2
 8001468:	58eb      	ldr	r3, [r5, r3]
 800146a:	4798      	blx	r3
 800146c:	3601      	adds	r6, #1
 800146e:	e7f2      	b.n	8001456 <__libc_init_array+0x1e>
 8001470:	080014d8 	.word	0x080014d8
 8001474:	080014d8 	.word	0x080014d8
 8001478:	080014d8 	.word	0x080014d8
 800147c:	080014dc 	.word	0x080014dc

08001480 <memset>:
 8001480:	0003      	movs	r3, r0
 8001482:	1812      	adds	r2, r2, r0
 8001484:	4293      	cmp	r3, r2
 8001486:	d100      	bne.n	800148a <memset+0xa>
 8001488:	4770      	bx	lr
 800148a:	7019      	strb	r1, [r3, #0]
 800148c:	3301      	adds	r3, #1
 800148e:	e7f9      	b.n	8001484 <memset+0x4>

08001490 <_init>:
 8001490:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001492:	46c0      	nop			; (mov r8, r8)
 8001494:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001496:	bc08      	pop	{r3}
 8001498:	469e      	mov	lr, r3
 800149a:	4770      	bx	lr

0800149c <_fini>:
 800149c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800149e:	46c0      	nop			; (mov r8, r8)
 80014a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80014a2:	bc08      	pop	{r3}
 80014a4:	469e      	mov	lr, r3
 80014a6:	4770      	bx	lr
