INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:28:32 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : bicg
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.104ns  (required time - arrival time)
  Source:                 buffer26/fifo/Memory_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            buffer6/dataReg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk rise@3.200ns - clk rise@0.000ns)
  Data Path Delay:        2.841ns  (logic 0.555ns (19.535%)  route 2.286ns (80.465%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.683 - 3.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=866, unset)          0.508     0.508    buffer26/fifo/clk
    SLICE_X40Y136        FDRE                                         r  buffer26/fifo/Memory_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y136        FDRE (Prop_fdre_C_Q)         0.254     0.762 r  buffer26/fifo/Memory_reg[1][0]/Q
                         net (fo=2, routed)           0.460     1.222    buffer26/fifo/Memory_reg[1]_1
    SLICE_X40Y136        LUT6 (Prop_lut6_I0_O)        0.043     1.265 r  buffer26/fifo/out0_valid_INST_0_i_3/O
                         net (fo=6, routed)           0.458     1.723    buffer26/fifo/Memory_reg[1][0]_0
    SLICE_X40Y141        LUT6 (Prop_lut6_I0_O)        0.043     1.766 r  buffer26/fifo/q_storeEn_INST_0_i_2/O
                         net (fo=3, routed)           0.157     1.923    buffer26/fifo/outs_reg[0]
    SLICE_X40Y141        LUT6 (Prop_lut6_I0_O)        0.043     1.966 f  buffer26/fifo/transmitValue_i_3__6/O
                         net (fo=6, routed)           0.301     2.267    fork12/control/generateBlocks[1].regblock/transmitValue_reg_3
    SLICE_X45Y137        LUT3 (Prop_lut3_I1_O)        0.043     2.310 f  fork12/control/generateBlocks[1].regblock/transmitValue_i_5__0/O
                         net (fo=2, routed)           0.349     2.659    fork12/control/generateBlocks[0].regblock/transmitValue_reg_9
    SLICE_X48Y137        LUT5 (Prop_lut5_I4_O)        0.043     2.702 r  fork12/control/generateBlocks[0].regblock/transmitValue_i_2__2/O
                         net (fo=4, routed)           0.185     2.886    buffer21/control/transmitValue_reg_9
    SLICE_X50Y137        LUT6 (Prop_lut6_I5_O)        0.043     2.929 r  buffer21/control/fullReg_i_3__0/O
                         net (fo=3, routed)           0.200     3.129    fork4/control/generateBlocks[4].regblock/transmitValue_reg_9
    SLICE_X48Y136        LUT6 (Prop_lut6_I2_O)        0.043     3.172 r  fork4/control/generateBlocks[4].regblock/dataReg[5]_i_1__0/O
                         net (fo=6, routed)           0.177     3.349    buffer6/E[0]
    SLICE_X48Y135        FDRE                                         r  buffer6/dataReg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.200     3.200 r  
                                                      0.000     3.200 r  clk (IN)
                         net (fo=866, unset)          0.483     3.683    buffer6/clk
    SLICE_X48Y135        FDRE                                         r  buffer6/dataReg_reg[5]/C
                         clock pessimism              0.000     3.683    
                         clock uncertainty           -0.035     3.647    
    SLICE_X48Y135        FDRE (Setup_fdre_C_CE)      -0.194     3.453    buffer6/dataReg_reg[5]
  -------------------------------------------------------------------
                         required time                          3.453    
                         arrival time                          -3.349    
  -------------------------------------------------------------------
                         slack                                  0.104    




