$date
	Wed Dec 15 22:39:22 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_vector_gate $end
$scope module U0 $end
$var wire 3 ! a [2:0] $end
$var wire 3 " b [2:0] $end
$var wire 3 # out_or_bitwise [2:0] $end
$var wire 1 $ out_or_logical $end
$var wire 6 % out_not [5:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1111 %
1$
b110 #
b110 "
b0 !
$end
#5
b111 #
b1110 %
b1 !
#10
b110 #
b1101 %
b10 !
#15
b111 #
b1100 %
b11 !
#20
b110 #
b1011 %
b100 !
#25
b111 #
b1010 %
b101 !
#30
b110 #
b1001 %
b110 !
#35
b111 #
b1000 %
b111 !
#40
b0 #
b111111 %
0$
b0 "
b0 !
#45
b1 #
b111110 %
1$
b1 !
#50
b10 #
b111101 %
b10 !
#55
b11 #
b111100 %
b11 !
#60
b100 #
b111011 %
b100 !
#65
b101 #
b111010 %
b101 !
#70
b110 #
b111001 %
b110 !
#75
b111 #
b111000 %
b111 !
#80
