Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri May 17 21:09:26 2024
| Host         : DESKTOP-2GKGU52 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pci_arbiter_timing_summary_routed.rpt -pb pci_arbiter_timing_summary_routed.pb -rpx pci_arbiter_timing_summary_routed.rpx -warn_on_violation
| Design       : pci_arbiter
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  7           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (7)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (18)
5. checking no_input_delay (5)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (7)
------------------------
 There are 7 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (18)
-------------------------------------------------
 There are 18 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   22          inf        0.000                      0                   22           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gnt1_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            gnt1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.099ns  (logic 2.802ns (68.343%)  route 1.298ns (31.657%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDCE                         0.000     0.000 r  gnt1_reg/C
    SLICE_X0Y3           FDCE (Prop_fdce_C_Q)         0.246     0.246 r  gnt1_reg/Q
                         net (fo=1, routed)           1.298     1.544    gnt1_OBUF
    P18                  OBUF (Prop_obuf_I_O)         2.556     4.099 r  gnt1_OBUF_inst/O
                         net (fo=0)                   0.000     4.099    gnt1
    P18                                                               r  gnt1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gnt3_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            gnt3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.007ns  (logic 2.765ns (69.011%)  route 1.242ns (30.989%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDCE                         0.000     0.000 r  gnt3_reg/C
    SLICE_X0Y3           FDCE (Prop_fdce_C_Q)         0.246     0.246 r  gnt3_reg/Q
                         net (fo=1, routed)           1.242     1.488    gnt3_OBUF
    T17                  OBUF (Prop_obuf_I_O)         2.519     4.007 r  gnt3_OBUF_inst/O
                         net (fo=0)                   0.000     4.007    gnt3
    T17                                                               r  gnt3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gnt0_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            gnt0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.992ns  (logic 2.703ns (67.705%)  route 1.289ns (32.295%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDCE                         0.000     0.000 r  gnt0_reg/C
    SLICE_X0Y3           FDCE (Prop_fdce_C_Q)         0.269     0.269 r  gnt0_reg/Q
                         net (fo=1, routed)           1.289     1.558    gnt0_OBUF
    U16                  OBUF (Prop_obuf_I_O)         2.434     3.992 r  gnt0_OBUF_inst/O
                         net (fo=0)                   0.000     3.992    gnt0
    U16                                                               r  gnt0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gnt2_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            gnt2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.987ns  (logic 2.715ns (68.100%)  route 1.272ns (31.900%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDCE                         0.000     0.000 r  gnt2_reg/C
    SLICE_X0Y3           FDCE (Prop_fdce_C_Q)         0.269     0.269 r  gnt2_reg/Q
                         net (fo=1, routed)           1.272     1.541    gnt2_OBUF
    R18                  OBUF (Prop_obuf_I_O)         2.446     3.987 r  gnt2_OBUF_inst/O
                         net (fo=0)                   0.000     3.987    gnt2
    R18                                                               r  gnt2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            gnt0_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.164ns  (logic 0.865ns (39.963%)  route 1.299ns (60.037%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    R16                  IBUF (Prop_ibuf_I_O)         0.812     0.812 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           0.718     1.530    reset_n_IBUF
    SLICE_X0Y7           LUT1 (Prop_lut1_I0_O)        0.053     1.583 f  FSM_sequential_arbiter_state[2]_i_2/O
                         net (fo=7, routed)           0.581     2.164    FSM_sequential_arbiter_state[2]_i_2_n_0
    SLICE_X0Y3           FDCE                                         f  gnt0_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            gnt1_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.164ns  (logic 0.865ns (39.963%)  route 1.299ns (60.037%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    R16                  IBUF (Prop_ibuf_I_O)         0.812     0.812 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           0.718     1.530    reset_n_IBUF
    SLICE_X0Y7           LUT1 (Prop_lut1_I0_O)        0.053     1.583 f  FSM_sequential_arbiter_state[2]_i_2/O
                         net (fo=7, routed)           0.581     2.164    FSM_sequential_arbiter_state[2]_i_2_n_0
    SLICE_X0Y3           FDCE                                         f  gnt1_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            gnt2_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.164ns  (logic 0.865ns (39.963%)  route 1.299ns (60.037%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    R16                  IBUF (Prop_ibuf_I_O)         0.812     0.812 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           0.718     1.530    reset_n_IBUF
    SLICE_X0Y7           LUT1 (Prop_lut1_I0_O)        0.053     1.583 f  FSM_sequential_arbiter_state[2]_i_2/O
                         net (fo=7, routed)           0.581     2.164    FSM_sequential_arbiter_state[2]_i_2_n_0
    SLICE_X0Y3           FDCE                                         f  gnt2_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            gnt3_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.164ns  (logic 0.865ns (39.963%)  route 1.299ns (60.037%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    R16                  IBUF (Prop_ibuf_I_O)         0.812     0.812 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           0.718     1.530    reset_n_IBUF
    SLICE_X0Y7           LUT1 (Prop_lut1_I0_O)        0.053     1.583 f  FSM_sequential_arbiter_state[2]_i_2/O
                         net (fo=7, routed)           0.581     2.164    FSM_sequential_arbiter_state[2]_i_2_n_0
    SLICE_X0Y3           FDCE                                         f  gnt3_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 req3
                            (input port)
  Destination:            FSM_sequential_arbiter_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.128ns  (logic 1.005ns (47.217%)  route 1.123ns (52.783%))
  Logic Levels:           3  (IBUF=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  req3 (IN)
                         net (fo=0)                   0.000     0.000    req3
    R17                  IBUF (Prop_ibuf_I_O)         0.809     0.809 f  req3_IBUF_inst/O
                         net (fo=4, routed)           1.123     1.932    req3_IBUF
    SLICE_X0Y4           LUT6 (Prop_lut6_I1_O)        0.053     1.985 r  FSM_sequential_arbiter_state[1]_i_2/O
                         net (fo=1, routed)           0.000     1.985    FSM_sequential_arbiter_state[1]_i_2_n_0
    SLICE_X0Y4           MUXF7 (Prop_muxf7_I0_O)      0.143     2.128 r  FSM_sequential_arbiter_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.128    FSM_sequential_arbiter_state_reg[1]_i_1_n_0
    SLICE_X0Y4           FDCE                                         r  FSM_sequential_arbiter_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 req2
                            (input port)
  Destination:            FSM_sequential_arbiter_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.099ns  (logic 1.010ns (48.123%)  route 1.089ns (51.877%))
  Logic Levels:           3  (IBUF=1 LUT5=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  req2 (IN)
                         net (fo=0)                   0.000     0.000    req2
    N18                  IBUF (Prop_ibuf_I_O)         0.828     0.828 r  req2_IBUF_inst/O
                         net (fo=5, routed)           1.089     1.917    req2_IBUF
    SLICE_X0Y4           LUT5 (Prop_lut5_I1_O)        0.053     1.970 r  FSM_sequential_arbiter_state[0]_i_3/O
                         net (fo=1, routed)           0.000     1.970    FSM_sequential_arbiter_state[0]_i_3_n_0
    SLICE_X0Y4           MUXF7 (Prop_muxf7_I1_O)      0.129     2.099 r  FSM_sequential_arbiter_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.099    FSM_sequential_arbiter_state_reg[0]_i_1_n_0
    SLICE_X0Y4           FDCE                                         r  FSM_sequential_arbiter_state_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_sequential_arbiter_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_sequential_arbiter_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.128ns (53.454%)  route 0.111ns (46.546%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDCE                         0.000     0.000 r  FSM_sequential_arbiter_state_reg[0]/C
    SLICE_X0Y4           FDCE (Prop_fdce_C_Q)         0.100     0.100 f  FSM_sequential_arbiter_state_reg[0]/Q
                         net (fo=10, routed)          0.111     0.211    arbiter_state[0]
    SLICE_X1Y4           LUT6 (Prop_lut6_I4_O)        0.028     0.239 r  FSM_sequential_arbiter_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.239    FSM_sequential_arbiter_state[2]_i_1_n_0
    SLICE_X1Y4           FDCE                                         r  FSM_sequential_arbiter_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_arbiter_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            gnt0_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.128ns (45.564%)  route 0.153ns (54.436%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDCE                         0.000     0.000 r  FSM_sequential_arbiter_state_reg[2]/C
    SLICE_X1Y4           FDCE (Prop_fdce_C_Q)         0.100     0.100 f  FSM_sequential_arbiter_state_reg[2]/Q
                         net (fo=8, routed)           0.153     0.253    arbiter_state[2]
    SLICE_X0Y3           LUT3 (Prop_lut3_I2_O)        0.028     0.281 r  gnt0_i_2/O
                         net (fo=1, routed)           0.000     0.281    gnt0_i_2_n_0
    SLICE_X0Y3           FDCE                                         r  gnt0_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_arbiter_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            gnt2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.128ns (45.402%)  route 0.154ns (54.598%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDCE                         0.000     0.000 r  FSM_sequential_arbiter_state_reg[2]/C
    SLICE_X1Y4           FDCE (Prop_fdce_C_Q)         0.100     0.100 f  FSM_sequential_arbiter_state_reg[2]/Q
                         net (fo=8, routed)           0.154     0.254    arbiter_state[2]
    SLICE_X0Y3           LUT3 (Prop_lut3_I2_O)        0.028     0.282 r  gnt2_i_1/O
                         net (fo=1, routed)           0.000     0.282    gnt2_i_1_n_0
    SLICE_X0Y3           FDCE                                         r  gnt2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_arbiter_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            gnt1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.130ns (45.949%)  route 0.153ns (54.051%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDCE                         0.000     0.000 r  FSM_sequential_arbiter_state_reg[2]/C
    SLICE_X1Y4           FDCE (Prop_fdce_C_Q)         0.100     0.100 r  FSM_sequential_arbiter_state_reg[2]/Q
                         net (fo=8, routed)           0.153     0.253    arbiter_state[2]
    SLICE_X0Y3           LUT3 (Prop_lut3_I2_O)        0.030     0.283 r  gnt1_i_1/O
                         net (fo=1, routed)           0.000     0.283    gnt1_i_1_n_0
    SLICE_X0Y3           FDCE                                         r  gnt1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_arbiter_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            gnt3_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.287ns  (logic 0.133ns (46.354%)  route 0.154ns (53.646%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDCE                         0.000     0.000 r  FSM_sequential_arbiter_state_reg[2]/C
    SLICE_X1Y4           FDCE (Prop_fdce_C_Q)         0.100     0.100 f  FSM_sequential_arbiter_state_reg[2]/Q
                         net (fo=8, routed)           0.154     0.254    arbiter_state[2]
    SLICE_X0Y3           LUT3 (Prop_lut3_I2_O)        0.033     0.287 r  gnt3_i_1/O
                         net (fo=1, routed)           0.000     0.287    gnt3_i_1_n_0
    SLICE_X0Y3           FDCE                                         r  gnt3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_arbiter_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_sequential_arbiter_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.171ns (56.157%)  route 0.134ns (43.843%))
  Logic Levels:           2  (FDCE=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDCE                         0.000     0.000 r  FSM_sequential_arbiter_state_reg[2]/C
    SLICE_X1Y4           FDCE (Prop_fdce_C_Q)         0.100     0.100 r  FSM_sequential_arbiter_state_reg[2]/Q
                         net (fo=8, routed)           0.134     0.234    arbiter_state[2]
    SLICE_X0Y4           MUXF7 (Prop_muxf7_S_O)       0.071     0.305 r  FSM_sequential_arbiter_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.305    FSM_sequential_arbiter_state_reg[0]_i_1_n_0
    SLICE_X0Y4           FDCE                                         r  FSM_sequential_arbiter_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_arbiter_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_sequential_arbiter_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.187ns (53.460%)  route 0.163ns (46.540%))
  Logic Levels:           3  (FDCE=1 LUT5=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDCE                         0.000     0.000 r  FSM_sequential_arbiter_state_reg[1]/C
    SLICE_X0Y4           FDCE (Prop_fdce_C_Q)         0.100     0.100 f  FSM_sequential_arbiter_state_reg[1]/Q
                         net (fo=10, routed)          0.163     0.263    arbiter_state[1]
    SLICE_X0Y4           LUT5 (Prop_lut5_I2_O)        0.028     0.291 r  FSM_sequential_arbiter_state[1]_i_3/O
                         net (fo=1, routed)           0.000     0.291    FSM_sequential_arbiter_state[1]_i_3_n_0
    SLICE_X0Y4           MUXF7 (Prop_muxf7_I1_O)      0.059     0.350 r  FSM_sequential_arbiter_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.350    FSM_sequential_arbiter_state_reg[1]_i_1_n_0
    SLICE_X0Y4           FDCE                                         r  FSM_sequential_arbiter_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_arbiter_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            gnt0_reg/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.128ns (34.960%)  route 0.238ns (65.040%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDCE                         0.000     0.000 r  FSM_sequential_arbiter_state_reg[1]/C
    SLICE_X0Y4           FDCE (Prop_fdce_C_Q)         0.100     0.100 f  FSM_sequential_arbiter_state_reg[1]/Q
                         net (fo=10, routed)          0.184     0.284    arbiter_state[1]
    SLICE_X0Y3           LUT3 (Prop_lut3_I0_O)        0.028     0.312 r  gnt0_i_1/O
                         net (fo=4, routed)           0.054     0.366    gnt0_i_1_n_0
    SLICE_X0Y3           FDCE                                         r  gnt0_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_arbiter_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            gnt1_reg/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.128ns (34.960%)  route 0.238ns (65.040%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDCE                         0.000     0.000 r  FSM_sequential_arbiter_state_reg[1]/C
    SLICE_X0Y4           FDCE (Prop_fdce_C_Q)         0.100     0.100 f  FSM_sequential_arbiter_state_reg[1]/Q
                         net (fo=10, routed)          0.184     0.284    arbiter_state[1]
    SLICE_X0Y3           LUT3 (Prop_lut3_I0_O)        0.028     0.312 r  gnt0_i_1/O
                         net (fo=4, routed)           0.054     0.366    gnt0_i_1_n_0
    SLICE_X0Y3           FDCE                                         r  gnt1_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_arbiter_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            gnt2_reg/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.128ns (34.960%)  route 0.238ns (65.040%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDCE                         0.000     0.000 r  FSM_sequential_arbiter_state_reg[1]/C
    SLICE_X0Y4           FDCE (Prop_fdce_C_Q)         0.100     0.100 f  FSM_sequential_arbiter_state_reg[1]/Q
                         net (fo=10, routed)          0.184     0.284    arbiter_state[1]
    SLICE_X0Y3           LUT3 (Prop_lut3_I0_O)        0.028     0.312 r  gnt0_i_1/O
                         net (fo=4, routed)           0.054     0.366    gnt0_i_1_n_0
    SLICE_X0Y3           FDCE                                         r  gnt2_reg/CE
  -------------------------------------------------------------------    -------------------





