#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Mar 30 21:56:38 2022
# Process ID: 1960
# Current directory: C:/F/Christ BS/sem6/vlsi/lab/fourbit_syncup/fourbit_syncup.runs/synth_1
# Command line: vivado.exe -log fourbit_syncup.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source fourbit_syncup.tcl
# Log file: C:/F/Christ BS/sem6/vlsi/lab/fourbit_syncup/fourbit_syncup.runs/synth_1/fourbit_syncup.vds
# Journal file: C:/F/Christ BS/sem6/vlsi/lab/fourbit_syncup/fourbit_syncup.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source fourbit_syncup.tcl -notrace
Command: synth_design -top fourbit_syncup -part xc7z030fbg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z030'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7332
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1017.496 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fourbit_syncup' [C:/F/Christ BS/sem6/vlsi/lab/fourbit_syncup/fourbit_syncup.srcs/sources_1/new/fourbit_syncup.v:23]
INFO: [Synth 8-6157] synthesizing module 'jk_flipflopbehav' [C:/F/Christ BS/sem6/vlsi/lab/jk_flipflopbehav/jk_flipflopbehav.srcs/sources_1/new/jk_flipflopbehav.v:23]
ERROR: [Synth 8-7142] Expression condition using operand 'rst' does not match with the corresponding edges used in even control [C:/F/Christ BS/sem6/vlsi/lab/jk_flipflopbehav/jk_flipflopbehav.srcs/sources_1/new/jk_flipflopbehav.v:36]
ERROR: [Synth 8-462] no clock signal specified in event control [C:/F/Christ BS/sem6/vlsi/lab/jk_flipflopbehav/jk_flipflopbehav.srcs/sources_1/new/jk_flipflopbehav.v:35]
ERROR: [Synth 8-6156] failed synthesizing module 'jk_flipflopbehav' [C:/F/Christ BS/sem6/vlsi/lab/jk_flipflopbehav/jk_flipflopbehav.srcs/sources_1/new/jk_flipflopbehav.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'fourbit_syncup' [C:/F/Christ BS/sem6/vlsi/lab/fourbit_syncup/fourbit_syncup.srcs/sources_1/new/fourbit_syncup.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1017.496 ; gain = 0.000
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
7 Infos, 0 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Wed Mar 30 21:56:45 2022...
