Release 14.1 - xst P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: MIPSMulticycle.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "MIPSMulticycle.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "MIPSMulticycle"
Output Format                      : NGC
Target Device                      : xc3s1000-5-ft256

---- Source Options
Top Module Name                    : MIPSMulticycle
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/hlocal/TOC/Lab6/BlockRam.vhd" in Library work.
Architecture behavioral of Entity blockram is up to date.
Compiling vhdl file "C:/hlocal/TOC/Lab6/register.vhd" in Library work.
Architecture regarch of Entity reg is up to date.
Compiling vhdl file "C:/hlocal/TOC/Lab6/multiplexer2to1.vhd" in Library work.
Architecture multiplexer2to1arch of Entity multiplexer2to1 is up to date.
Compiling vhdl file "C:/hlocal/TOC/Lab6/memory.vhd" in Library work.
Architecture memory_arch of Entity memory is up to date.
Compiling vhdl file "C:/hlocal/TOC/Lab6/multiplexer4to1.vhd" in Library work.
Architecture multiplexer4to1arch of Entity multiplexer4to1 is up to date.
Compiling vhdl file "C:/hlocal/TOC/Lab6/registerBank.vhd" in Library work.
Architecture registerbankarch of Entity registerbank is up to date.
Compiling vhdl file "C:/hlocal/TOC/Lab6/ALU.vhd" in Library work.
Architecture aluarch of Entity alu is up to date.
Compiling vhdl file "C:/hlocal/TOC/Lab6/controlUnit.vhd" in Library work.
Architecture controlunitarch of Entity controlunit is up to date.
Compiling vhdl file "C:/hlocal/TOC/Lab6/dataPath.vhd" in Library work.
Architecture datapatharch of Entity datapath is up to date.
Compiling vhdl file "C:/hlocal/TOC/Lab6/MIPSMulticycle.vhd" in Library work.
Architecture mipsmulticyclearch of Entity mipsmulticycle is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <MIPSMulticycle> in library <work> (architecture <mipsmulticyclearch>).

Analyzing hierarchy for entity <controlUnit> in library <work> (architecture <controlunitarch>).

Analyzing hierarchy for entity <dataPath> in library <work> (architecture <datapatharch>).

Analyzing hierarchy for entity <reg> in library <work> (architecture <regarch>) with generics.
	n = 32

Analyzing hierarchy for entity <multiplexer2to1> in library <work> (architecture <multiplexer2to1arch>) with generics.
	bits_inputs = 32

Analyzing hierarchy for entity <memory> in library <work> (architecture <memory_arch>).

Analyzing hierarchy for entity <multiplexer2to1> in library <work> (architecture <multiplexer2to1arch>) with generics.
	bits_inputs = 5

Analyzing hierarchy for entity <multiplexer4to1> in library <work> (architecture <multiplexer4to1arch>) with generics.
	bits_inputs = 32

Analyzing hierarchy for entity <registerBank> in library <work> (architecture <registerbankarch>).

Analyzing hierarchy for entity <ALU> in library <work> (architecture <aluarch>).

Analyzing hierarchy for entity <BlockRam> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <MIPSMulticycle> in library <work> (Architecture <mipsmulticyclearch>).
Entity <MIPSMulticycle> analyzed. Unit <MIPSMulticycle> generated.

Analyzing Entity <controlUnit> in library <work> (Architecture <controlunitarch>).
Entity <controlUnit> analyzed. Unit <controlUnit> generated.

Analyzing Entity <dataPath> in library <work> (Architecture <datapatharch>).
Entity <dataPath> analyzed. Unit <dataPath> generated.

Analyzing generic Entity <reg> in library <work> (Architecture <regarch>).
	n = 32
Entity <reg> analyzed. Unit <reg> generated.

Analyzing generic Entity <multiplexer2to1.1> in library <work> (Architecture <multiplexer2to1arch>).
	bits_inputs = 32
Entity <multiplexer2to1.1> analyzed. Unit <multiplexer2to1.1> generated.

Analyzing Entity <memory> in library <work> (Architecture <memory_arch>).
Entity <memory> analyzed. Unit <memory> generated.

Analyzing Entity <BlockRam> in library <work> (Architecture <behavioral>).
Entity <BlockRam> analyzed. Unit <BlockRam> generated.

Analyzing generic Entity <multiplexer2to1.2> in library <work> (Architecture <multiplexer2to1arch>).
	bits_inputs = 5
Entity <multiplexer2to1.2> analyzed. Unit <multiplexer2to1.2> generated.

Analyzing generic Entity <multiplexer4to1> in library <work> (Architecture <multiplexer4to1arch>).
	bits_inputs = 32
Entity <multiplexer4to1> analyzed. Unit <multiplexer4to1> generated.

Analyzing Entity <registerBank> in library <work> (Architecture <registerbankarch>).
Entity <registerBank> analyzed. Unit <registerBank> generated.

Analyzing Entity <ALU> in library <work> (Architecture <aluarch>).
Entity <ALU> analyzed. Unit <ALU> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <controlUnit>.
    Related source file is "C:/hlocal/TOC/Lab6/controlUnit.vhd".
    Found finite state machine <FSM_0> for signal <currentState>.
    -----------------------------------------------------------------------
    | States             | 14                                             |
    | Transitions        | 22                                             |
    | Inputs             | 8                                              |
    | Outputs            | 16                                             |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst_n                     (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | s0                                             |
    | Power Up State     | s0                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <controlUnit> synthesized.


Synthesizing Unit <reg>.
    Related source file is "C:/hlocal/TOC/Lab6/register.vhd".
    Found 32-bit register for signal <dout>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <reg> synthesized.


Synthesizing Unit <multiplexer2to1_1>.
    Related source file is "C:/hlocal/TOC/Lab6/multiplexer2to1.vhd".
Unit <multiplexer2to1_1> synthesized.


Synthesizing Unit <multiplexer2to1_2>.
    Related source file is "C:/hlocal/TOC/Lab6/multiplexer2to1.vhd".
Unit <multiplexer2to1_2> synthesized.


Synthesizing Unit <multiplexer4to1>.
    Related source file is "C:/hlocal/TOC/Lab6/multiplexer4to1.vhd".
    Found 32-bit 4-to-1 multiplexer for signal <output>.
    Summary:
	inferred  32 Multiplexer(s).
Unit <multiplexer4to1> synthesized.


Synthesizing Unit <registerBank>.
    Related source file is "C:/hlocal/TOC/Lab6/registerBank.vhd".
    Found 32-bit 32-to-1 multiplexer for signal <busA>.
    Found 32-bit 32-to-1 multiplexer for signal <busB>.
    Found 1024-bit register for signal <registerBank>.
INFO:Xst:738 - HDL ADVISOR - 1024 flip-flops were inferred for signal <registerBank>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 1024 D-type flip-flop(s).
	inferred  64 Multiplexer(s).
Unit <registerBank> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "C:/hlocal/TOC/Lab6/ALU.vhd".
    Found 32-bit 4-to-1 multiplexer for signal <R_signed>.
    Found 32-bit adder for signal <R_signed$add0000> created at line 30.
    Found 32-bit subtractor for signal <R_signed$sub0000> created at line 30.
    Found 32-bit xor2 for signal <R_signed$xor0000> created at line 30.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  32 Multiplexer(s).
Unit <ALU> synthesized.


Synthesizing Unit <BlockRam>.
    Related source file is "C:/hlocal/TOC/Lab6/BlockRam.vhd".
    Found 512x32-bit single-port RAM <Mram_ram> for signal <ram>.
    Found 32-bit register for signal <douta>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <BlockRam> synthesized.


Synthesizing Unit <memory>.
    Related source file is "C:/hlocal/TOC/Lab6/memory.vhd".
WARNING:Xst:647 - Input <ADDR<31:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDR<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <wea<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <memory> synthesized.


Synthesizing Unit <dataPath>.
    Related source file is "C:/hlocal/TOC/Lab6/dataPath.vhd".
Unit <dataPath> synthesized.


Synthesizing Unit <MIPSMulticycle>.
    Related source file is "C:/hlocal/TOC/Lab6/MIPSMulticycle.vhd".
Unit <MIPSMulticycle> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 512x32-bit single-port RAM                            : 1
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 1
 32-bit subtractor                                     : 1
# Registers                                            : 38
 32-bit register                                       : 38
# Multiplexers                                         : 5
 32-bit 32-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 3
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <CU/currentState/FSM> on signal <currentState[1:14]> with one-hot encoding.
-------------------------
 State | Encoding
-------------------------
 s0    | 00000000000001
 s1    | 00000000000010
 s2    | 00000000000100
 s3    | 00000000010000
 s4    | 00010000000000
 s5    | 00100000000000
 s6    | 00000000100000
 s7    | 01000000000000
 s8    | 00000000001000
 s9    | 10000000000000
 s10   | 00000001000000
 s11   | 00001000000000
 s12   | 00000010000000
 s13   | 00000100000000
-------------------------
WARNING:Xst:1290 - Hierarchical block <CU> is unconnected in block <MIPSMulticycle>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <DP> is unconnected in block <MIPSMulticycle>.
   It will be removed from the design.

Synthesizing (advanced) Unit <BlockRam>.
INFO:Xst:3226 - The RAM <Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <douta>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 32-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clka>          | rise     |
    |     enA            | connected to signal <ena>           | high     |
    |     weA            | connected to signal <wea>           | high     |
    |     addrA          | connected to signal <addra>         |          |
    |     diA            | connected to signal <dina>          |          |
    |     doA            | connected to signal <douta>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <BlockRam> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# RAMs                                                 : 1
 512x32-bit single-port block RAM                      : 1
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 1
 32-bit subtractor                                     : 1
# Registers                                            : 1184
 Flip-Flops                                            : 1184
# Multiplexers                                         : 67
 1-bit 32-to-1 multiplexer                             : 64
 32-bit 4-to-1 multiplexer                             : 3
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <MIPSMulticycle> ...

Optimizing unit <controlUnit> ...

Optimizing unit <reg> ...

Optimizing unit <registerBank> ...

Optimizing unit <ALU> ...

Optimizing unit <dataPath> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block MIPSMulticycle, actual ratio is 17.
FlipFlop CU/currentState_FSM_FFd5 has been replicated 1 time(s)
FlipFlop DP/reg_IR/dout_0 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1200
 Flip-Flops                                            : 1200

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : MIPSMulticycle.ngr
Top Level Output File Name         : MIPSMulticycle
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 2

Cell Usage :
# BELS                             : 2647
#      GND                         : 2
#      INV                         : 1
#      LUT2                        : 7
#      LUT2_D                      : 6
#      LUT2_L                      : 23
#      LUT3                        : 1133
#      LUT3_D                      : 4
#      LUT3_L                      : 2
#      LUT4                        : 279
#      LUT4_D                      : 20
#      LUT4_L                      : 9
#      MUXCY                       : 70
#      MUXF5                       : 578
#      MUXF6                       : 256
#      MUXF7                       : 128
#      MUXF8                       : 64
#      VCC                         : 1
#      XORCY                       : 64
# FlipFlops/Latches                : 1200
#      FDC                         : 14
#      FDCE                        : 1185
#      FDP                         : 1
# RAMS                             : 1
#      RAMB16                      : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 1
#      IBUF                        : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1000ft256-5 

 Number of Slices:                     1341  out of   7680    17%  
 Number of Slice Flip Flops:           1200  out of  15360     7%  
 Number of 4 input LUTs:               1484  out of  15360     9%  
 Number of IOs:                           2
 Number of bonded IOBs:                   2  out of    173     1%  
 Number of BRAMs:                         1  out of     24     4%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 1201  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------------------------------+-------------------------------+-------+
Control Signal                                                         | Buffer(FF name)               | Load  |
-----------------------------------------------------------------------+-------------------------------+-------+
CU/currentState_FSM_Acst_FSM_inv(DP/register_bank/rst_n_inv321_INV_0:O)| NONE(CU/currentState_FSM_FFd1)| 1200  |
-----------------------------------------------------------------------+-------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 13.653ns (Maximum Frequency: 73.246MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 13.653ns (frequency: 73.246MHz)
  Total number of paths / destination ports: 153776 / 2394
-------------------------------------------------------------------------
Delay:               13.653ns (Levels of Logic = 33)
  Source:            CU/currentState_FSM_FFd14 (FF)
  Destination:       CU/currentState_FSM_FFd14 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: CU/currentState_FSM_FFd14 to CU/currentState_FSM_FFd14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q             36   0.626   1.765  CU/currentState_FSM_FFd14 (CU/currentState_FSM_FFd14)
     LUT2:I1->O           42   0.479   1.647  CU/currentState_FSM_Out81 (control<0>)
     LUT4:I3->O            3   0.479   0.794  DP/mux_opB/Mmux_output35 (DP/OPB<3>)
     LUT4:I3->O            1   0.479   0.000  DP/ALU_i/Msub_R_signed_sub0000_lut<3> (DP/ALU_i/Msub_R_signed_sub0000_lut<3>)
     MUXCY:S->O            1   0.435   0.000  DP/ALU_i/Msub_R_signed_sub0000_cy<3> (DP/ALU_i/Msub_R_signed_sub0000_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  DP/ALU_i/Msub_R_signed_sub0000_cy<4> (DP/ALU_i/Msub_R_signed_sub0000_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  DP/ALU_i/Msub_R_signed_sub0000_cy<5> (DP/ALU_i/Msub_R_signed_sub0000_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  DP/ALU_i/Msub_R_signed_sub0000_cy<6> (DP/ALU_i/Msub_R_signed_sub0000_cy<6>)
     MUXCY:CI->O           1   0.056   0.000  DP/ALU_i/Msub_R_signed_sub0000_cy<7> (DP/ALU_i/Msub_R_signed_sub0000_cy<7>)
     MUXCY:CI->O           1   0.056   0.000  DP/ALU_i/Msub_R_signed_sub0000_cy<8> (DP/ALU_i/Msub_R_signed_sub0000_cy<8>)
     MUXCY:CI->O           1   0.056   0.000  DP/ALU_i/Msub_R_signed_sub0000_cy<9> (DP/ALU_i/Msub_R_signed_sub0000_cy<9>)
     MUXCY:CI->O           1   0.056   0.000  DP/ALU_i/Msub_R_signed_sub0000_cy<10> (DP/ALU_i/Msub_R_signed_sub0000_cy<10>)
     MUXCY:CI->O           1   0.056   0.000  DP/ALU_i/Msub_R_signed_sub0000_cy<11> (DP/ALU_i/Msub_R_signed_sub0000_cy<11>)
     MUXCY:CI->O           1   0.056   0.000  DP/ALU_i/Msub_R_signed_sub0000_cy<12> (DP/ALU_i/Msub_R_signed_sub0000_cy<12>)
     MUXCY:CI->O           1   0.056   0.000  DP/ALU_i/Msub_R_signed_sub0000_cy<13> (DP/ALU_i/Msub_R_signed_sub0000_cy<13>)
     MUXCY:CI->O           1   0.056   0.000  DP/ALU_i/Msub_R_signed_sub0000_cy<14> (DP/ALU_i/Msub_R_signed_sub0000_cy<14>)
     MUXCY:CI->O           1   0.056   0.000  DP/ALU_i/Msub_R_signed_sub0000_cy<15> (DP/ALU_i/Msub_R_signed_sub0000_cy<15>)
     MUXCY:CI->O           1   0.056   0.000  DP/ALU_i/Msub_R_signed_sub0000_cy<16> (DP/ALU_i/Msub_R_signed_sub0000_cy<16>)
     MUXCY:CI->O           1   0.056   0.000  DP/ALU_i/Msub_R_signed_sub0000_cy<17> (DP/ALU_i/Msub_R_signed_sub0000_cy<17>)
     MUXCY:CI->O           1   0.056   0.000  DP/ALU_i/Msub_R_signed_sub0000_cy<18> (DP/ALU_i/Msub_R_signed_sub0000_cy<18>)
     MUXCY:CI->O           1   0.056   0.000  DP/ALU_i/Msub_R_signed_sub0000_cy<19> (DP/ALU_i/Msub_R_signed_sub0000_cy<19>)
     MUXCY:CI->O           1   0.056   0.000  DP/ALU_i/Msub_R_signed_sub0000_cy<20> (DP/ALU_i/Msub_R_signed_sub0000_cy<20>)
     XORCY:CI->O           1   0.786   0.740  DP/ALU_i/Msub_R_signed_sub0000_xor<21> (DP/ALU_i/R_signed_sub0000<21>)
     LUT4:I2->O            3   0.479   1.066  DP/ALU_i/Mmux_R_signed2894 (DP/outputALU<21>)
     LUT4:I0->O            1   0.479   0.000  DP/ALU_i/Zero_cmp_eq0000_wg_lut<0> (DP/ALU_i/Zero_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.435   0.000  DP/ALU_i/Zero_cmp_eq0000_wg_cy<0> (DP/ALU_i/Zero_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.055   0.000  DP/ALU_i/Zero_cmp_eq0000_wg_cy<1> (DP/ALU_i/Zero_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  DP/ALU_i/Zero_cmp_eq0000_wg_cy<2> (DP/ALU_i/Zero_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  DP/ALU_i/Zero_cmp_eq0000_wg_cy<3> (DP/ALU_i/Zero_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  DP/ALU_i/Zero_cmp_eq0000_wg_cy<4> (DP/ALU_i/Zero_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  DP/ALU_i/Zero_cmp_eq0000_wg_cy<5> (DP/ALU_i/Zero_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  DP/ALU_i/Zero_cmp_eq0000_wg_cy<6> (DP/ALU_i/Zero_cmp_eq0000_wg_cy<6>)
     MUXCY:CI->O           2   0.265   0.768  DP/ALU_i/Zero_cmp_eq0000_wg_cy<7> (DP/ALU_i/Zero_cmp_eq0000_wg_cy<7>)
     LUT4:I3->O            2   0.479   0.000  CU/currentState_FSM_FFd5-In1 (CU/currentState_FSM_FFd5-In)
     FDC:D                     0.176          CU/currentState_FSM_FFd5
    ----------------------------------------
    Total                     13.653ns (6.873ns logic, 6.780ns route)
                                       (50.3% logic, 49.7% route)

=========================================================================


Total REAL time to Xst completion: 16.00 secs
Total CPU time to Xst completion: 15.89 secs
 
--> 

Total memory usage is 4578580 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    5 (   0 filtered)
Number of infos    :    2 (   0 filtered)

