Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Thu Sep 19 21:23:02 2024
| Host         : 0b61f16633a5 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab33_timing_summary_routed.rpt -pb lab33_timing_summary_routed.pb -rpx lab33_timing_summary_routed.rpx -warn_on_violation
| Design       : lab33
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-20  Warning   Non-clocked latch               4           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (6)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: addr2[0] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: addr2[1] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    8          inf        0.000                      0                    8           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dut/dout_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            dout[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.671ns  (logic 4.089ns (61.295%)  route 2.582ns (38.705%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          LDCE                         0.000     0.000 r  dut/dout_reg[1]/G
    SLICE_X0Y11          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  dut/dout_reg[1]/Q
                         net (fo=1, routed)           2.582     3.141    dout_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     6.671 r  dout_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.671    dout[1]
    E19                                                               r  dout[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/dout_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            dout[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.171ns  (logic 4.262ns (69.070%)  route 1.909ns (30.930%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          LDCE                         0.000     0.000 r  dut/dout_reg[2]/G
    SLICE_X1Y11          LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  dut/dout_reg[2]/Q
                         net (fo=1, routed)           1.909     2.670    dout_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501     6.171 r  dout_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.171    dout[2]
    U19                                                               r  dout[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/dout_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            dout[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.010ns  (logic 4.272ns (71.083%)  route 1.738ns (28.917%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           LDCE                         0.000     0.000 r  dut/dout_reg[0]/G
    SLICE_X0Y9           LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  dut/dout_reg[0]/Q
                         net (fo=1, routed)           1.738     2.505    dout_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     6.010 r  dout_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.010    dout[0]
    U16                                                               r  dout[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/dout_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            dout[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.980ns  (logic 4.068ns (68.025%)  route 1.912ns (31.975%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          LDCE                         0.000     0.000 r  dut/dout_reg[3]/G
    SLICE_X0Y10          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  dut/dout_reg[3]/Q
                         net (fo=1, routed)           1.912     2.471    dout_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509     5.980 r  dout_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.980    dout[3]
    V19                                                               r  dout[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[2]
                            (input port)
  Destination:            dut/dout_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.657ns  (logic 1.574ns (43.040%)  route 2.083ns (56.960%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  din[2] (IN)
                         net (fo=0)                   0.000     0.000    din[2]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  din_IBUF[2]_inst/O
                         net (fo=1, routed)           1.435     2.885    mut/din_IBUF[2]
    SLICE_X0Y8           LUT6 (Prop_lut6_I5_O)        0.124     3.009 r  mut/dout/O
                         net (fo=4, routed)           0.647     3.657    dut/D[0]
    SLICE_X0Y11          LDCE                                         r  dut/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[2]
                            (input port)
  Destination:            dut/dout_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.651ns  (logic 1.574ns (43.109%)  route 2.077ns (56.891%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  din[2] (IN)
                         net (fo=0)                   0.000     0.000    din[2]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  din_IBUF[2]_inst/O
                         net (fo=1, routed)           1.435     2.885    mut/din_IBUF[2]
    SLICE_X0Y8           LUT6 (Prop_lut6_I5_O)        0.124     3.009 r  mut/dout/O
                         net (fo=4, routed)           0.642     3.651    dut/D[0]
    SLICE_X1Y11          LDCE                                         r  dut/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[2]
                            (input port)
  Destination:            dut/dout_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.507ns  (logic 1.574ns (44.877%)  route 1.933ns (55.123%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  din[2] (IN)
                         net (fo=0)                   0.000     0.000    din[2]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  din_IBUF[2]_inst/O
                         net (fo=1, routed)           1.435     2.885    mut/din_IBUF[2]
    SLICE_X0Y8           LUT6 (Prop_lut6_I5_O)        0.124     3.009 r  mut/dout/O
                         net (fo=4, routed)           0.498     3.507    dut/D[0]
    SLICE_X0Y10          LDCE                                         r  dut/dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[2]
                            (input port)
  Destination:            dut/dout_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.356ns  (logic 1.574ns (46.893%)  route 1.782ns (53.107%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  din[2] (IN)
                         net (fo=0)                   0.000     0.000    din[2]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  din_IBUF[2]_inst/O
                         net (fo=1, routed)           1.435     2.885    mut/din_IBUF[2]
    SLICE_X0Y8           LUT6 (Prop_lut6_I5_O)        0.124     3.009 r  mut/dout/O
                         net (fo=4, routed)           0.347     3.356    dut/D[0]
    SLICE_X0Y9           LDCE                                         r  dut/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 din[3]
                            (input port)
  Destination:            dut/dout_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.770ns  (logic 0.272ns (35.327%)  route 0.498ns (64.673%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  din[3] (IN)
                         net (fo=0)                   0.000     0.000    din[3]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  din_IBUF[3]_inst/O
                         net (fo=1, routed)           0.371     0.598    mut/din_IBUF[3]
    SLICE_X0Y8           LUT6 (Prop_lut6_I2_O)        0.045     0.643 r  mut/dout/O
                         net (fo=4, routed)           0.127     0.770    dut/D[0]
    SLICE_X0Y9           LDCE                                         r  dut/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[3]
                            (input port)
  Destination:            dut/dout_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.834ns  (logic 0.272ns (32.586%)  route 0.563ns (67.414%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  din[3] (IN)
                         net (fo=0)                   0.000     0.000    din[3]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  din_IBUF[3]_inst/O
                         net (fo=1, routed)           0.371     0.598    mut/din_IBUF[3]
    SLICE_X0Y8           LUT6 (Prop_lut6_I2_O)        0.045     0.643 r  mut/dout/O
                         net (fo=4, routed)           0.192     0.834    dut/D[0]
    SLICE_X0Y10          LDCE                                         r  dut/dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[3]
                            (input port)
  Destination:            dut/dout_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.892ns  (logic 0.272ns (30.472%)  route 0.620ns (69.528%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  din[3] (IN)
                         net (fo=0)                   0.000     0.000    din[3]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  din_IBUF[3]_inst/O
                         net (fo=1, routed)           0.371     0.598    mut/din_IBUF[3]
    SLICE_X0Y8           LUT6 (Prop_lut6_I2_O)        0.045     0.643 r  mut/dout/O
                         net (fo=4, routed)           0.250     0.892    dut/D[0]
    SLICE_X1Y11          LDCE                                         r  dut/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[3]
                            (input port)
  Destination:            dut/dout_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.898ns  (logic 0.272ns (30.274%)  route 0.626ns (69.726%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  din[3] (IN)
                         net (fo=0)                   0.000     0.000    din[3]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  din_IBUF[3]_inst/O
                         net (fo=1, routed)           0.371     0.598    mut/din_IBUF[3]
    SLICE_X0Y8           LUT6 (Prop_lut6_I2_O)        0.045     0.643 r  mut/dout/O
                         net (fo=4, routed)           0.255     0.898    dut/D[0]
    SLICE_X0Y11          LDCE                                         r  dut/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/dout_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            dout[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.803ns  (logic 1.431ns (79.375%)  route 0.372ns (20.625%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           LDCE                         0.000     0.000 r  dut/dout_reg[0]/G
    SLICE_X0Y9           LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  dut/dout_reg[0]/Q
                         net (fo=1, routed)           0.372     0.597    dout_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     1.803 r  dout_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.803    dout[0]
    U16                                                               r  dout[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/dout_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            dout[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.812ns  (logic 1.368ns (75.492%)  route 0.444ns (24.508%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          LDCE                         0.000     0.000 r  dut/dout_reg[3]/G
    SLICE_X0Y10          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  dut/dout_reg[3]/Q
                         net (fo=1, routed)           0.444     0.602    dout_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     1.812 r  dout_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.812    dout[3]
    V19                                                               r  dout[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/dout_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            dout[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.863ns  (logic 1.422ns (76.348%)  route 0.441ns (23.652%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          LDCE                         0.000     0.000 r  dut/dout_reg[2]/G
    SLICE_X1Y11          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  dut/dout_reg[2]/Q
                         net (fo=1, routed)           0.441     0.661    dout_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     1.863 r  dout_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.863    dout[2]
    U19                                                               r  dout[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/dout_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            dout[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.090ns  (logic 1.389ns (66.426%)  route 0.702ns (33.574%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          LDCE                         0.000     0.000 r  dut/dout_reg[1]/G
    SLICE_X0Y11          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  dut/dout_reg[1]/Q
                         net (fo=1, routed)           0.702     0.860    dout_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     2.090 r  dout_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.090    dout[1]
    E19                                                               r  dout[1] (OUT)
  -------------------------------------------------------------------    -------------------





