{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1524070239519 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1524070239523 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 18 13:50:39 2018 " "Processing started: Wed Apr 18 13:50:39 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1524070239523 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524070239523 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab7p2 -c lab7p2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab7p2 -c lab7p2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524070239523 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1524070239779 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1524070239779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_board.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_board.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_board-rtl " "Found design unit 1: clock_board-rtl" {  } { { "clock_board.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/clock_board.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524070248242 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_board " "Found entity 1: clock_board" {  } { { "clock_board.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/clock_board.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524070248242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524070248242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock-rtl " "Found design unit 1: clock-rtl" {  } { { "clock.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/clock.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524070248244 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "clock.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/clock.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524070248244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524070248244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-behavioral " "Found design unit 1: clk_div-behavioral" {  } { { "clk_div.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/clk_div.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524070248245 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/clk_div.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524070248245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524070248245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2dec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin2dec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin2dec-Behavior " "Found design unit 1: bin2dec-Behavior" {  } { { "bin2dec.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/bin2dec.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524070248246 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin2dec " "Found entity 1: bin2dec" {  } { { "bin2dec.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/bin2dec.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524070248246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524070248246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec2bin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec2bin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec2bin-Behavior " "Found design unit 1: dec2bin-Behavior" {  } { { "dec2bin.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/dec2bin.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524070248247 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec2bin " "Found entity 1: dec2bin" {  } { { "dec2bin.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/dec2bin.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524070248247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524070248247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_pack.vhd 1 0 " "Found 1 design units, including 0 entities, in source file clock_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_pack " "Found design unit 1: clock_pack" {  } { { "clock_pack.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/clock_pack.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524070248247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524070248247 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "clock_board " "Elaborating entity \"clock_board\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1524070248301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock clock:clock_inst " "Elaborating entity \"clock\" for hierarchy \"clock:clock_inst\"" {  } { { "clock_board.vhd" "clock_inst" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/clock_board.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524070248305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clock:clock_inst\|clk_div:clock_divider " "Elaborating entity \"clk_div\" for hierarchy \"clock:clock_inst\|clk_div:clock_divider\"" {  } { { "clock.vhd" "clock_divider" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/clock.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524070248307 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp clk_div.vhd(27) " "VHDL Process Statement warning at clk_div.vhd(27): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clk_div.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/clk_div.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1524070248309 "|clock_board|clock:clock_inst|clk_div:clock_divider"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec2bin clock:clock_inst\|dec2bin:bHourDec " "Elaborating entity \"dec2bin\" for hierarchy \"clock:clock_inst\|dec2bin:bHourDec\"" {  } { { "clock.vhd" "bHourDec" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/clock.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524070248318 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "binario dec2bin.vhd(14) " "VHDL Process Statement warning at dec2bin.vhd(14): inferring latch(es) for signal or variable \"binario\", which holds its previous value in one or more paths through the process" {  } { { "dec2bin.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/dec2bin.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1524070248321 "|clock_board|clock:clock_inst|dec2bin:bHourDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "binario\[0\] dec2bin.vhd(14) " "Inferred latch for \"binario\[0\]\" at dec2bin.vhd(14)" {  } { { "dec2bin.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/dec2bin.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524070248321 "|clock_board|clock:clock_inst|dec2bin:bHourDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "binario\[1\] dec2bin.vhd(14) " "Inferred latch for \"binario\[1\]\" at dec2bin.vhd(14)" {  } { { "dec2bin.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/dec2bin.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524070248321 "|clock_board|clock:clock_inst|dec2bin:bHourDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "binario\[2\] dec2bin.vhd(14) " "Inferred latch for \"binario\[2\]\" at dec2bin.vhd(14)" {  } { { "dec2bin.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/dec2bin.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524070248321 "|clock_board|clock:clock_inst|dec2bin:bHourDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "binario\[3\] dec2bin.vhd(14) " "Inferred latch for \"binario\[3\]\" at dec2bin.vhd(14)" {  } { { "dec2bin.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/dec2bin.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524070248321 "|clock_board|clock:clock_inst|dec2bin:bHourDec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2dec clock:clock_inst\|bin2dec:displayHourDec " "Elaborating entity \"bin2dec\" for hierarchy \"clock:clock_inst\|bin2dec:displayHourDec\"" {  } { { "clock.vhd" "displayHourDec" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/clock.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524070248324 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "display bin2dec.vhd(14) " "VHDL Process Statement warning at bin2dec.vhd(14): inferring latch(es) for signal or variable \"display\", which holds its previous value in one or more paths through the process" {  } { { "bin2dec.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/bin2dec.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1524070248326 "|clock_board|clock:clock_inst|bin2dec:displayHourDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[0\] bin2dec.vhd(14) " "Inferred latch for \"display\[0\]\" at bin2dec.vhd(14)" {  } { { "bin2dec.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/bin2dec.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524070248326 "|clock_board|clock:clock_inst|bin2dec:displayHourDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[1\] bin2dec.vhd(14) " "Inferred latch for \"display\[1\]\" at bin2dec.vhd(14)" {  } { { "bin2dec.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/bin2dec.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524070248326 "|clock_board|clock:clock_inst|bin2dec:displayHourDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[2\] bin2dec.vhd(14) " "Inferred latch for \"display\[2\]\" at bin2dec.vhd(14)" {  } { { "bin2dec.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/bin2dec.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524070248326 "|clock_board|clock:clock_inst|bin2dec:displayHourDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[3\] bin2dec.vhd(14) " "Inferred latch for \"display\[3\]\" at bin2dec.vhd(14)" {  } { { "bin2dec.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/bin2dec.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524070248326 "|clock_board|clock:clock_inst|bin2dec:displayHourDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[4\] bin2dec.vhd(14) " "Inferred latch for \"display\[4\]\" at bin2dec.vhd(14)" {  } { { "bin2dec.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/bin2dec.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524070248326 "|clock_board|clock:clock_inst|bin2dec:displayHourDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[5\] bin2dec.vhd(14) " "Inferred latch for \"display\[5\]\" at bin2dec.vhd(14)" {  } { { "bin2dec.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/bin2dec.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524070248326 "|clock_board|clock:clock_inst|bin2dec:displayHourDec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[6\] bin2dec.vhd(14) " "Inferred latch for \"display\[6\]\" at bin2dec.vhd(14)" {  } { { "bin2dec.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/bin2dec.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524070248326 "|clock_board|clock:clock_inst|bin2dec:displayHourDec"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock:clock_inst\|bin2dec:displayHourDec\|display\[0\] " "Latch clock:clock_inst\|bin2dec:displayHourDec\|display\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock:clock_inst\|hourDec\[1\] " "Ports D and ENA on the latch are fed by the same signal clock:clock_inst\|hourDec\[1\]" {  } { { "clock.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/clock.vhd" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524070248899 ""}  } { { "bin2dec.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/bin2dec.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524070248899 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock:clock_inst\|bin2dec:displayHourDec\|display\[1\] " "Latch clock:clock_inst\|bin2dec:displayHourDec\|display\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock:clock_inst\|hourDec\[2\] " "Ports D and ENA on the latch are fed by the same signal clock:clock_inst\|hourDec\[2\]" {  } { { "clock.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/clock.vhd" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524070248899 ""}  } { { "bin2dec.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/bin2dec.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524070248899 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock:clock_inst\|bin2dec:displayHourDec\|display\[2\] " "Latch clock:clock_inst\|bin2dec:displayHourDec\|display\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock:clock_inst\|hourDec\[2\] " "Ports D and ENA on the latch are fed by the same signal clock:clock_inst\|hourDec\[2\]" {  } { { "clock.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/clock.vhd" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524070248899 ""}  } { { "bin2dec.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/bin2dec.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524070248899 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock:clock_inst\|bin2dec:displayHourDec\|display\[3\] " "Latch clock:clock_inst\|bin2dec:displayHourDec\|display\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock:clock_inst\|hourDec\[1\] " "Ports D and ENA on the latch are fed by the same signal clock:clock_inst\|hourDec\[1\]" {  } { { "clock.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/clock.vhd" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524070248899 ""}  } { { "bin2dec.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/bin2dec.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524070248899 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock:clock_inst\|bin2dec:displayHourDec\|display\[4\] " "Latch clock:clock_inst\|bin2dec:displayHourDec\|display\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock:clock_inst\|hourDec\[2\] " "Ports D and ENA on the latch are fed by the same signal clock:clock_inst\|hourDec\[2\]" {  } { { "clock.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/clock.vhd" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524070248899 ""}  } { { "bin2dec.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/bin2dec.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524070248899 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock:clock_inst\|bin2dec:displayHourDec\|display\[5\] " "Latch clock:clock_inst\|bin2dec:displayHourDec\|display\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock:clock_inst\|hourDec\[1\] " "Ports D and ENA on the latch are fed by the same signal clock:clock_inst\|hourDec\[1\]" {  } { { "clock.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/clock.vhd" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524070248900 ""}  } { { "bin2dec.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/bin2dec.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524070248900 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock:clock_inst\|bin2dec:displayHourDec\|display\[6\] " "Latch clock:clock_inst\|bin2dec:displayHourDec\|display\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock:clock_inst\|hourDec\[1\] " "Ports D and ENA on the latch are fed by the same signal clock:clock_inst\|hourDec\[1\]" {  } { { "clock.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/clock.vhd" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524070248900 ""}  } { { "bin2dec.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/bin2dec.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524070248900 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock:clock_inst\|bin2dec:displaHouRUn\|display\[0\] " "Latch clock:clock_inst\|bin2dec:displaHouRUn\|display\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock:clock_inst\|hourUn\[1\] " "Ports D and ENA on the latch are fed by the same signal clock:clock_inst\|hourUn\[1\]" {  } { { "clock.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/clock.vhd" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524070248900 ""}  } { { "bin2dec.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/bin2dec.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524070248900 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock:clock_inst\|bin2dec:displaHouRUn\|display\[1\] " "Latch clock:clock_inst\|bin2dec:displaHouRUn\|display\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock:clock_inst\|hourUn\[2\] " "Ports D and ENA on the latch are fed by the same signal clock:clock_inst\|hourUn\[2\]" {  } { { "clock.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/clock.vhd" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524070248900 ""}  } { { "bin2dec.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/bin2dec.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524070248900 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock:clock_inst\|bin2dec:displaHouRUn\|display\[2\] " "Latch clock:clock_inst\|bin2dec:displaHouRUn\|display\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock:clock_inst\|hourUn\[2\] " "Ports D and ENA on the latch are fed by the same signal clock:clock_inst\|hourUn\[2\]" {  } { { "clock.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/clock.vhd" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524070248900 ""}  } { { "bin2dec.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/bin2dec.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524070248900 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock:clock_inst\|bin2dec:displaHouRUn\|display\[3\] " "Latch clock:clock_inst\|bin2dec:displaHouRUn\|display\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock:clock_inst\|hourUn\[1\] " "Ports D and ENA on the latch are fed by the same signal clock:clock_inst\|hourUn\[1\]" {  } { { "clock.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/clock.vhd" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524070248900 ""}  } { { "bin2dec.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/bin2dec.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524070248900 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock:clock_inst\|bin2dec:displaHouRUn\|display\[4\] " "Latch clock:clock_inst\|bin2dec:displaHouRUn\|display\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock:clock_inst\|hourUn\[2\] " "Ports D and ENA on the latch are fed by the same signal clock:clock_inst\|hourUn\[2\]" {  } { { "clock.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/clock.vhd" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524070248900 ""}  } { { "bin2dec.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/bin2dec.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524070248900 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock:clock_inst\|bin2dec:displaHouRUn\|display\[5\] " "Latch clock:clock_inst\|bin2dec:displaHouRUn\|display\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock:clock_inst\|hourUn\[1\] " "Ports D and ENA on the latch are fed by the same signal clock:clock_inst\|hourUn\[1\]" {  } { { "clock.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/clock.vhd" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524070248900 ""}  } { { "bin2dec.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/bin2dec.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524070248900 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock:clock_inst\|bin2dec:displaHouRUn\|display\[6\] " "Latch clock:clock_inst\|bin2dec:displaHouRUn\|display\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock:clock_inst\|hourUn\[1\] " "Ports D and ENA on the latch are fed by the same signal clock:clock_inst\|hourUn\[1\]" {  } { { "clock.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/clock.vhd" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524070248900 ""}  } { { "bin2dec.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/bin2dec.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524070248900 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock:clock_inst\|bin2dec:displayMinDec\|display\[0\] " "Latch clock:clock_inst\|bin2dec:displayMinDec\|display\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock:clock_inst\|minDec\[1\] " "Ports D and ENA on the latch are fed by the same signal clock:clock_inst\|minDec\[1\]" {  } { { "clock.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/clock.vhd" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524070248900 ""}  } { { "bin2dec.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/bin2dec.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524070248900 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock:clock_inst\|bin2dec:displayMinDec\|display\[1\] " "Latch clock:clock_inst\|bin2dec:displayMinDec\|display\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock:clock_inst\|minDec\[2\] " "Ports D and ENA on the latch are fed by the same signal clock:clock_inst\|minDec\[2\]" {  } { { "clock.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/clock.vhd" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524070248900 ""}  } { { "bin2dec.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/bin2dec.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524070248900 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock:clock_inst\|bin2dec:displayMinDec\|display\[2\] " "Latch clock:clock_inst\|bin2dec:displayMinDec\|display\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock:clock_inst\|minDec\[2\] " "Ports D and ENA on the latch are fed by the same signal clock:clock_inst\|minDec\[2\]" {  } { { "clock.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/clock.vhd" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524070248900 ""}  } { { "bin2dec.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/bin2dec.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524070248900 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock:clock_inst\|bin2dec:displayMinDec\|display\[3\] " "Latch clock:clock_inst\|bin2dec:displayMinDec\|display\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock:clock_inst\|minDec\[1\] " "Ports D and ENA on the latch are fed by the same signal clock:clock_inst\|minDec\[1\]" {  } { { "clock.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/clock.vhd" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524070248900 ""}  } { { "bin2dec.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/bin2dec.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524070248900 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock:clock_inst\|bin2dec:displayMinDec\|display\[4\] " "Latch clock:clock_inst\|bin2dec:displayMinDec\|display\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock:clock_inst\|minDec\[2\] " "Ports D and ENA on the latch are fed by the same signal clock:clock_inst\|minDec\[2\]" {  } { { "clock.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/clock.vhd" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524070248900 ""}  } { { "bin2dec.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/bin2dec.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524070248900 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock:clock_inst\|bin2dec:displayMinDec\|display\[5\] " "Latch clock:clock_inst\|bin2dec:displayMinDec\|display\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock:clock_inst\|minDec\[1\] " "Ports D and ENA on the latch are fed by the same signal clock:clock_inst\|minDec\[1\]" {  } { { "clock.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/clock.vhd" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524070248900 ""}  } { { "bin2dec.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/bin2dec.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524070248900 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock:clock_inst\|bin2dec:displayMinDec\|display\[6\] " "Latch clock:clock_inst\|bin2dec:displayMinDec\|display\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock:clock_inst\|minDec\[1\] " "Ports D and ENA on the latch are fed by the same signal clock:clock_inst\|minDec\[1\]" {  } { { "clock.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/clock.vhd" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524070248900 ""}  } { { "bin2dec.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/bin2dec.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524070248900 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock:clock_inst\|bin2dec:displayMinUn\|display\[0\] " "Latch clock:clock_inst\|bin2dec:displayMinUn\|display\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock:clock_inst\|minUn\[1\] " "Ports D and ENA on the latch are fed by the same signal clock:clock_inst\|minUn\[1\]" {  } { { "clock.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/clock.vhd" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524070248900 ""}  } { { "bin2dec.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/bin2dec.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524070248900 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock:clock_inst\|bin2dec:displayMinUn\|display\[1\] " "Latch clock:clock_inst\|bin2dec:displayMinUn\|display\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock:clock_inst\|minUn\[2\] " "Ports D and ENA on the latch are fed by the same signal clock:clock_inst\|minUn\[2\]" {  } { { "clock.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/clock.vhd" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524070248900 ""}  } { { "bin2dec.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/bin2dec.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524070248900 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock:clock_inst\|bin2dec:displayMinUn\|display\[2\] " "Latch clock:clock_inst\|bin2dec:displayMinUn\|display\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock:clock_inst\|minUn\[2\] " "Ports D and ENA on the latch are fed by the same signal clock:clock_inst\|minUn\[2\]" {  } { { "clock.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/clock.vhd" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524070248900 ""}  } { { "bin2dec.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/bin2dec.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524070248900 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock:clock_inst\|bin2dec:displayMinUn\|display\[3\] " "Latch clock:clock_inst\|bin2dec:displayMinUn\|display\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock:clock_inst\|minUn\[1\] " "Ports D and ENA on the latch are fed by the same signal clock:clock_inst\|minUn\[1\]" {  } { { "clock.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/clock.vhd" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524070248901 ""}  } { { "bin2dec.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/bin2dec.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524070248901 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock:clock_inst\|bin2dec:displayMinUn\|display\[4\] " "Latch clock:clock_inst\|bin2dec:displayMinUn\|display\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock:clock_inst\|minUn\[2\] " "Ports D and ENA on the latch are fed by the same signal clock:clock_inst\|minUn\[2\]" {  } { { "clock.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/clock.vhd" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524070248901 ""}  } { { "bin2dec.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/bin2dec.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524070248901 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock:clock_inst\|bin2dec:displayMinUn\|display\[5\] " "Latch clock:clock_inst\|bin2dec:displayMinUn\|display\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock:clock_inst\|minUn\[1\] " "Ports D and ENA on the latch are fed by the same signal clock:clock_inst\|minUn\[1\]" {  } { { "clock.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/clock.vhd" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524070248901 ""}  } { { "bin2dec.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/bin2dec.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524070248901 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock:clock_inst\|bin2dec:displayMinUn\|display\[6\] " "Latch clock:clock_inst\|bin2dec:displayMinUn\|display\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock:clock_inst\|minUn\[1\] " "Ports D and ENA on the latch are fed by the same signal clock:clock_inst\|minUn\[1\]" {  } { { "clock.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/clock.vhd" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524070248901 ""}  } { { "bin2dec.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/bin2dec.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524070248901 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock:clock_inst\|bin2dec:displaySecDec\|display\[0\] " "Latch clock:clock_inst\|bin2dec:displaySecDec\|display\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock:clock_inst\|secDec\[1\] " "Ports D and ENA on the latch are fed by the same signal clock:clock_inst\|secDec\[1\]" {  } { { "clock.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/clock.vhd" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524070248901 ""}  } { { "bin2dec.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/bin2dec.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524070248901 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock:clock_inst\|bin2dec:displaySecDec\|display\[1\] " "Latch clock:clock_inst\|bin2dec:displaySecDec\|display\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock:clock_inst\|secDec\[2\] " "Ports D and ENA on the latch are fed by the same signal clock:clock_inst\|secDec\[2\]" {  } { { "clock.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/clock.vhd" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524070248901 ""}  } { { "bin2dec.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/bin2dec.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524070248901 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock:clock_inst\|bin2dec:displaySecDec\|display\[2\] " "Latch clock:clock_inst\|bin2dec:displaySecDec\|display\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock:clock_inst\|secDec\[2\] " "Ports D and ENA on the latch are fed by the same signal clock:clock_inst\|secDec\[2\]" {  } { { "clock.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/clock.vhd" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524070248901 ""}  } { { "bin2dec.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/bin2dec.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524070248901 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock:clock_inst\|bin2dec:displaySecDec\|display\[3\] " "Latch clock:clock_inst\|bin2dec:displaySecDec\|display\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock:clock_inst\|secDec\[1\] " "Ports D and ENA on the latch are fed by the same signal clock:clock_inst\|secDec\[1\]" {  } { { "clock.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/clock.vhd" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524070248901 ""}  } { { "bin2dec.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/bin2dec.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524070248901 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock:clock_inst\|bin2dec:displaySecDec\|display\[4\] " "Latch clock:clock_inst\|bin2dec:displaySecDec\|display\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock:clock_inst\|secDec\[2\] " "Ports D and ENA on the latch are fed by the same signal clock:clock_inst\|secDec\[2\]" {  } { { "clock.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/clock.vhd" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524070248901 ""}  } { { "bin2dec.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/bin2dec.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524070248901 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock:clock_inst\|bin2dec:displaySecDec\|display\[5\] " "Latch clock:clock_inst\|bin2dec:displaySecDec\|display\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock:clock_inst\|secDec\[1\] " "Ports D and ENA on the latch are fed by the same signal clock:clock_inst\|secDec\[1\]" {  } { { "clock.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/clock.vhd" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524070248901 ""}  } { { "bin2dec.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/bin2dec.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524070248901 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock:clock_inst\|bin2dec:displaySecDec\|display\[6\] " "Latch clock:clock_inst\|bin2dec:displaySecDec\|display\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock:clock_inst\|secDec\[1\] " "Ports D and ENA on the latch are fed by the same signal clock:clock_inst\|secDec\[1\]" {  } { { "clock.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/clock.vhd" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524070248901 ""}  } { { "bin2dec.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/bin2dec.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524070248901 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock:clock_inst\|bin2dec:displaySecUn\|display\[0\] " "Latch clock:clock_inst\|bin2dec:displaySecUn\|display\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock:clock_inst\|secUn\[1\] " "Ports D and ENA on the latch are fed by the same signal clock:clock_inst\|secUn\[1\]" {  } { { "clock.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/clock.vhd" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524070248902 ""}  } { { "bin2dec.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/bin2dec.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524070248902 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock:clock_inst\|bin2dec:displaySecUn\|display\[1\] " "Latch clock:clock_inst\|bin2dec:displaySecUn\|display\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock:clock_inst\|secUn\[2\] " "Ports D and ENA on the latch are fed by the same signal clock:clock_inst\|secUn\[2\]" {  } { { "clock.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/clock.vhd" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524070248902 ""}  } { { "bin2dec.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/bin2dec.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524070248902 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock:clock_inst\|bin2dec:displaySecUn\|display\[2\] " "Latch clock:clock_inst\|bin2dec:displaySecUn\|display\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock:clock_inst\|secUn\[2\] " "Ports D and ENA on the latch are fed by the same signal clock:clock_inst\|secUn\[2\]" {  } { { "clock.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/clock.vhd" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524070248902 ""}  } { { "bin2dec.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/bin2dec.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524070248902 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock:clock_inst\|bin2dec:displaySecUn\|display\[3\] " "Latch clock:clock_inst\|bin2dec:displaySecUn\|display\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock:clock_inst\|secUn\[1\] " "Ports D and ENA on the latch are fed by the same signal clock:clock_inst\|secUn\[1\]" {  } { { "clock.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/clock.vhd" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524070248902 ""}  } { { "bin2dec.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/bin2dec.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524070248902 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock:clock_inst\|bin2dec:displaySecUn\|display\[4\] " "Latch clock:clock_inst\|bin2dec:displaySecUn\|display\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock:clock_inst\|secUn\[2\] " "Ports D and ENA on the latch are fed by the same signal clock:clock_inst\|secUn\[2\]" {  } { { "clock.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/clock.vhd" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524070248902 ""}  } { { "bin2dec.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/bin2dec.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524070248902 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock:clock_inst\|bin2dec:displaySecUn\|display\[5\] " "Latch clock:clock_inst\|bin2dec:displaySecUn\|display\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock:clock_inst\|secUn\[1\] " "Ports D and ENA on the latch are fed by the same signal clock:clock_inst\|secUn\[1\]" {  } { { "clock.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/clock.vhd" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524070248902 ""}  } { { "bin2dec.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/bin2dec.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524070248902 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock:clock_inst\|bin2dec:displaySecUn\|display\[6\] " "Latch clock:clock_inst\|bin2dec:displaySecUn\|display\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock:clock_inst\|secUn\[1\] " "Ports D and ENA on the latch are fed by the same signal clock:clock_inst\|secUn\[1\]" {  } { { "clock.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/clock.vhd" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524070248902 ""}  } { { "bin2dec.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/bin2dec.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524070248902 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock:clock_inst\|dec2bin:bHourDec\|binario\[0\] " "Latch clock:clock_inst\|dec2bin:bHourDec\|binario\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock:clock_inst\|bin2dec:displayHourDec\|display\[0\] " "Ports D and ENA on the latch are fed by the same signal clock:clock_inst\|bin2dec:displayHourDec\|display\[0\]" {  } { { "bin2dec.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/bin2dec.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524070248902 ""}  } { { "dec2bin.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/dec2bin.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524070248902 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock:clock_inst\|dec2bin:bHourUn\|binario\[0\] " "Latch clock:clock_inst\|dec2bin:bHourUn\|binario\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock:clock_inst\|bin2dec:displaHouRUn\|display\[0\] " "Ports D and ENA on the latch are fed by the same signal clock:clock_inst\|bin2dec:displaHouRUn\|display\[0\]" {  } { { "bin2dec.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/bin2dec.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524070248902 ""}  } { { "dec2bin.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/dec2bin.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524070248902 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock:clock_inst\|dec2bin:bHourUn\|binario\[1\] " "Latch clock:clock_inst\|dec2bin:bHourUn\|binario\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock:clock_inst\|bin2dec:displaHouRUn\|display\[0\] " "Ports D and ENA on the latch are fed by the same signal clock:clock_inst\|bin2dec:displaHouRUn\|display\[0\]" {  } { { "bin2dec.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/bin2dec.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524070248902 ""}  } { { "dec2bin.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/dec2bin.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524070248902 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock:clock_inst\|dec2bin:bHourUn\|binario\[2\] " "Latch clock:clock_inst\|dec2bin:bHourUn\|binario\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock:clock_inst\|bin2dec:displaHouRUn\|display\[0\] " "Ports D and ENA on the latch are fed by the same signal clock:clock_inst\|bin2dec:displaHouRUn\|display\[0\]" {  } { { "bin2dec.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/bin2dec.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524070248902 ""}  } { { "dec2bin.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/dec2bin.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524070248902 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock:clock_inst\|dec2bin:bHourUn\|binario\[3\] " "Latch clock:clock_inst\|dec2bin:bHourUn\|binario\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock:clock_inst\|bin2dec:displaHouRUn\|display\[0\] " "Ports D and ENA on the latch are fed by the same signal clock:clock_inst\|bin2dec:displaHouRUn\|display\[0\]" {  } { { "bin2dec.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/bin2dec.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524070248902 ""}  } { { "dec2bin.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/dec2bin.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524070248902 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock:clock_inst\|dec2bin:bHourDec\|binario\[1\] " "Latch clock:clock_inst\|dec2bin:bHourDec\|binario\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock:clock_inst\|bin2dec:displayHourDec\|display\[0\] " "Ports D and ENA on the latch are fed by the same signal clock:clock_inst\|bin2dec:displayHourDec\|display\[0\]" {  } { { "bin2dec.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/bin2dec.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524070248902 ""}  } { { "dec2bin.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/dec2bin.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524070248902 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock:clock_inst\|dec2bin:bHourDec\|binario\[3\] " "Latch clock:clock_inst\|dec2bin:bHourDec\|binario\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock:clock_inst\|bin2dec:displayHourDec\|display\[0\] " "Ports D and ENA on the latch are fed by the same signal clock:clock_inst\|bin2dec:displayHourDec\|display\[0\]" {  } { { "bin2dec.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/bin2dec.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524070248902 ""}  } { { "dec2bin.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/dec2bin.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524070248902 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock:clock_inst\|dec2bin:bHourDec\|binario\[2\] " "Latch clock:clock_inst\|dec2bin:bHourDec\|binario\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock:clock_inst\|bin2dec:displayHourDec\|display\[0\] " "Ports D and ENA on the latch are fed by the same signal clock:clock_inst\|bin2dec:displayHourDec\|display\[0\]" {  } { { "bin2dec.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/bin2dec.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524070248902 ""}  } { { "dec2bin.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/dec2bin.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524070248902 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock:clock_inst\|dec2bin:bSecUn\|binario\[0\] " "Latch clock:clock_inst\|dec2bin:bSecUn\|binario\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock:clock_inst\|bin2dec:displaySecUn\|display\[0\] " "Ports D and ENA on the latch are fed by the same signal clock:clock_inst\|bin2dec:displaySecUn\|display\[0\]" {  } { { "bin2dec.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/bin2dec.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524070248902 ""}  } { { "dec2bin.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/dec2bin.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524070248902 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock:clock_inst\|dec2bin:bSecUn\|binario\[1\] " "Latch clock:clock_inst\|dec2bin:bSecUn\|binario\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock:clock_inst\|bin2dec:displaySecUn\|display\[0\] " "Ports D and ENA on the latch are fed by the same signal clock:clock_inst\|bin2dec:displaySecUn\|display\[0\]" {  } { { "bin2dec.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/bin2dec.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524070248902 ""}  } { { "dec2bin.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/dec2bin.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524070248902 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock:clock_inst\|dec2bin:bSecUn\|binario\[2\] " "Latch clock:clock_inst\|dec2bin:bSecUn\|binario\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock:clock_inst\|bin2dec:displaySecUn\|display\[0\] " "Ports D and ENA on the latch are fed by the same signal clock:clock_inst\|bin2dec:displaySecUn\|display\[0\]" {  } { { "bin2dec.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/bin2dec.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524070248902 ""}  } { { "dec2bin.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/dec2bin.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524070248902 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock:clock_inst\|dec2bin:bSecUn\|binario\[3\] " "Latch clock:clock_inst\|dec2bin:bSecUn\|binario\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock:clock_inst\|bin2dec:displaySecUn\|display\[0\] " "Ports D and ENA on the latch are fed by the same signal clock:clock_inst\|bin2dec:displaySecUn\|display\[0\]" {  } { { "bin2dec.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/bin2dec.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524070248902 ""}  } { { "dec2bin.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/dec2bin.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524070248902 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock:clock_inst\|dec2bin:bSecDec\|binario\[0\] " "Latch clock:clock_inst\|dec2bin:bSecDec\|binario\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock:clock_inst\|bin2dec:displaySecDec\|display\[0\] " "Ports D and ENA on the latch are fed by the same signal clock:clock_inst\|bin2dec:displaySecDec\|display\[0\]" {  } { { "bin2dec.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/bin2dec.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524070248902 ""}  } { { "dec2bin.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/dec2bin.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524070248902 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock:clock_inst\|dec2bin:bSecDec\|binario\[1\] " "Latch clock:clock_inst\|dec2bin:bSecDec\|binario\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock:clock_inst\|bin2dec:displaySecDec\|display\[0\] " "Ports D and ENA on the latch are fed by the same signal clock:clock_inst\|bin2dec:displaySecDec\|display\[0\]" {  } { { "bin2dec.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/bin2dec.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524070248902 ""}  } { { "dec2bin.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/dec2bin.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524070248902 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock:clock_inst\|dec2bin:bSecDec\|binario\[2\] " "Latch clock:clock_inst\|dec2bin:bSecDec\|binario\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock:clock_inst\|bin2dec:displaySecDec\|display\[0\] " "Ports D and ENA on the latch are fed by the same signal clock:clock_inst\|bin2dec:displaySecDec\|display\[0\]" {  } { { "bin2dec.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/bin2dec.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524070248903 ""}  } { { "dec2bin.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/dec2bin.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524070248903 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock:clock_inst\|dec2bin:bSecDec\|binario\[3\] " "Latch clock:clock_inst\|dec2bin:bSecDec\|binario\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock:clock_inst\|bin2dec:displaySecDec\|display\[0\] " "Ports D and ENA on the latch are fed by the same signal clock:clock_inst\|bin2dec:displaySecDec\|display\[0\]" {  } { { "bin2dec.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/bin2dec.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524070248903 ""}  } { { "dec2bin.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/dec2bin.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524070248903 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock:clock_inst\|dec2bin:bMinUn\|binario\[0\] " "Latch clock:clock_inst\|dec2bin:bMinUn\|binario\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock:clock_inst\|bin2dec:displayMinUn\|display\[0\] " "Ports D and ENA on the latch are fed by the same signal clock:clock_inst\|bin2dec:displayMinUn\|display\[0\]" {  } { { "bin2dec.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/bin2dec.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524070248903 ""}  } { { "dec2bin.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/dec2bin.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524070248903 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock:clock_inst\|dec2bin:bMinUn\|binario\[1\] " "Latch clock:clock_inst\|dec2bin:bMinUn\|binario\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock:clock_inst\|bin2dec:displayMinUn\|display\[0\] " "Ports D and ENA on the latch are fed by the same signal clock:clock_inst\|bin2dec:displayMinUn\|display\[0\]" {  } { { "bin2dec.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/bin2dec.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524070248903 ""}  } { { "dec2bin.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/dec2bin.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524070248903 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock:clock_inst\|dec2bin:bMinUn\|binario\[2\] " "Latch clock:clock_inst\|dec2bin:bMinUn\|binario\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock:clock_inst\|bin2dec:displayMinUn\|display\[0\] " "Ports D and ENA on the latch are fed by the same signal clock:clock_inst\|bin2dec:displayMinUn\|display\[0\]" {  } { { "bin2dec.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/bin2dec.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524070248903 ""}  } { { "dec2bin.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/dec2bin.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524070248903 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock:clock_inst\|dec2bin:bMinUn\|binario\[3\] " "Latch clock:clock_inst\|dec2bin:bMinUn\|binario\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock:clock_inst\|bin2dec:displayMinUn\|display\[0\] " "Ports D and ENA on the latch are fed by the same signal clock:clock_inst\|bin2dec:displayMinUn\|display\[0\]" {  } { { "bin2dec.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/bin2dec.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524070248903 ""}  } { { "dec2bin.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/dec2bin.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524070248903 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock:clock_inst\|dec2bin:bMinDec\|binario\[0\] " "Latch clock:clock_inst\|dec2bin:bMinDec\|binario\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock:clock_inst\|bin2dec:displayMinDec\|display\[0\] " "Ports D and ENA on the latch are fed by the same signal clock:clock_inst\|bin2dec:displayMinDec\|display\[0\]" {  } { { "bin2dec.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/bin2dec.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524070248903 ""}  } { { "dec2bin.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/dec2bin.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524070248903 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock:clock_inst\|dec2bin:bMinDec\|binario\[1\] " "Latch clock:clock_inst\|dec2bin:bMinDec\|binario\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock:clock_inst\|bin2dec:displayMinDec\|display\[0\] " "Ports D and ENA on the latch are fed by the same signal clock:clock_inst\|bin2dec:displayMinDec\|display\[0\]" {  } { { "bin2dec.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/bin2dec.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524070248903 ""}  } { { "dec2bin.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/dec2bin.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524070248903 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock:clock_inst\|dec2bin:bMinDec\|binario\[2\] " "Latch clock:clock_inst\|dec2bin:bMinDec\|binario\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock:clock_inst\|bin2dec:displayMinDec\|display\[0\] " "Ports D and ENA on the latch are fed by the same signal clock:clock_inst\|bin2dec:displayMinDec\|display\[0\]" {  } { { "bin2dec.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/bin2dec.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524070248903 ""}  } { { "dec2bin.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/dec2bin.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524070248903 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clock:clock_inst\|dec2bin:bMinDec\|binario\[3\] " "Latch clock:clock_inst\|dec2bin:bMinDec\|binario\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock:clock_inst\|bin2dec:displayMinDec\|display\[0\] " "Ports D and ENA on the latch are fed by the same signal clock:clock_inst\|bin2dec:displayMinDec\|display\[0\]" {  } { { "bin2dec.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/bin2dec.vhd" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524070248903 ""}  } { { "dec2bin.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab7/parte2/dec2bin.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524070248903 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1524070249118 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1524070249674 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524070249674 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "316 " "Implemented 316 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1524070249760 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1524070249760 ""} { "Info" "ICUT_CUT_TM_LCELLS" "262 " "Implemented 262 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1524070249760 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1524070249760 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 136 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 136 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1181 " "Peak virtual memory: 1181 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1524070249779 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 18 13:50:49 2018 " "Processing ended: Wed Apr 18 13:50:49 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1524070249779 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1524070249779 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1524070249779 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1524070249779 ""}
