include $(TEST_DIR)/../Makefile.in
TOP_FILE := \
    $(OPEN_TITAN_BUILD)/src/lowrisc_constants_top_pkg_0/rtl/top_pkg.sv \
    $(OPEN_TITAN_BUILD)/src/lowrisc_tlul_headers_0.1/rtl/tlul_pkg.sv \
    $(OPEN_TITAN_BUILD)/src/lowrisc_top_earlgrey_rv_plic_0.1/rtl/autogen/rv_plic_reg_pkg.sv \
    $(OPEN_TITAN_BUILD)/src/lowrisc_tlul_common_0.1/rtl/tlul_err.sv \
    $(OPEN_TITAN_BUILD)/src/lowrisc_tlul_adapter_reg_0.1/rtl/tlul_adapter_reg.sv \
    $(OPEN_TITAN_BUILD)/src/lowrisc_prim_all_0.1/rtl/prim_subreg_arb.sv \
    $(OPEN_TITAN_BUILD)/src/lowrisc_prim_all_0.1/rtl/prim_subreg_ext.sv \
    $(OPEN_TITAN_BUILD)/src/lowrisc_prim_all_0.1/rtl/prim_subreg.sv \
    $(OPEN_TITAN_BUILD)/src/lowrisc_ip_rv_plic_component_0.1/rtl/rv_plic_gateway.sv \
    $(OPEN_TITAN_BUILD)/src/lowrisc_ip_rv_plic_component_0.1/rtl/rv_plic_target.sv \
    $(OPEN_TITAN_BUILD)/src/lowrisc_top_earlgrey_rv_plic_0.1/rtl/autogen/rv_plic_reg_top.sv \
    $(OPEN_TITAN_BUILD)/src/lowrisc_top_earlgrey_rv_plic_0.1/rtl/autogen/rv_plic.sv

INCLUDE := -I$(OPEN_TITAN_BUILD)/src/lowrisc_prim_assert_0.1/rtl/

TOP_MODULE := rv_plic

SURELOG_FLAGS := --disable-feature=parametersubstitution

VERILATOR_FLAGS := $(TEST_DIR)/rv_plic.vlt
