
####################################################################################
# Generated by Vivado 2020.2 built on 'Wed Nov 18 09:12:45 MST 2020' by 'xbuild'
# Command Used: write_xdc -force D:/SIPP/PCheriArty5/project_constrs.xdc
####################################################################################


####################################################################################
# Constraints from file : 'piccolo_3_axi_gpio_0_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------

set_property BOARD_PART_PIN rgb_led_tri_o_0 [get_ports {rgb_led_tri_o[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {rgb_led_tri_o[0]}]
set_property PACKAGE_PIN E1 [get_ports {rgb_led_tri_o[0]}]

set_property BOARD_PART_PIN rgb_led_tri_o_1 [get_ports {rgb_led_tri_o[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {rgb_led_tri_o[1]}]
set_property PACKAGE_PIN F6 [get_ports {rgb_led_tri_o[1]}]

set_property BOARD_PART_PIN rgb_led_tri_o_2 [get_ports {rgb_led_tri_o[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {rgb_led_tri_o[2]}]
set_property PACKAGE_PIN G6 [get_ports {rgb_led_tri_o[2]}]

set_property BOARD_PART_PIN rgb_led_tri_o_3 [get_ports {rgb_led_tri_o[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {rgb_led_tri_o[3]}]
set_property PACKAGE_PIN G4 [get_ports {rgb_led_tri_o[3]}]

set_property BOARD_PART_PIN rgb_led_tri_o_4 [get_ports {rgb_led_tri_o[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {rgb_led_tri_o[4]}]
set_property PACKAGE_PIN J4 [get_ports {rgb_led_tri_o[4]}]

set_property BOARD_PART_PIN rgb_led_tri_o_5 [get_ports {rgb_led_tri_o[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {rgb_led_tri_o[5]}]
set_property PACKAGE_PIN G3 [get_ports {rgb_led_tri_o[5]}]

set_property BOARD_PART_PIN rgb_led_tri_o_6 [get_ports {rgb_led_tri_o[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {rgb_led_tri_o[6]}]
set_property PACKAGE_PIN H4 [get_ports {rgb_led_tri_o[6]}]

set_property BOARD_PART_PIN rgb_led_tri_o_7 [get_ports {rgb_led_tri_o[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {rgb_led_tri_o[7]}]
set_property PACKAGE_PIN J2 [get_ports {rgb_led_tri_o[7]}]

set_property BOARD_PART_PIN rgb_led_tri_o_8 [get_ports {rgb_led_tri_o[8]}]
set_property IOSTANDARD LVCMOS33 [get_ports {rgb_led_tri_o[8]}]
set_property PACKAGE_PIN J3 [get_ports {rgb_led_tri_o[8]}]

set_property BOARD_PART_PIN rgb_led_tri_o_9 [get_ports {rgb_led_tri_o[9]}]
set_property IOSTANDARD LVCMOS33 [get_ports {rgb_led_tri_o[9]}]
set_property PACKAGE_PIN K2 [get_ports {rgb_led_tri_o[9]}]

set_property BOARD_PART_PIN rgb_led_tri_o_10 [get_ports {rgb_led_tri_o[10]}]
set_property IOSTANDARD LVCMOS33 [get_ports {rgb_led_tri_o[10]}]
set_property PACKAGE_PIN H6 [get_ports {rgb_led_tri_o[10]}]

set_property BOARD_PART_PIN rgb_led_tri_o_11 [get_ports {rgb_led_tri_o[11]}]
set_property IOSTANDARD LVCMOS33 [get_ports {rgb_led_tri_o[11]}]
set_property PACKAGE_PIN K1 [get_ports {rgb_led_tri_o[11]}]



####################################################################################
# Constraints from file : 'piccolo_3_axi_gpio_0_0.xdc'
####################################################################################

# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.




####################################################################################
# Constraints from file : 'piccolo_3_axi_iic_0_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------

set_property BOARD_PART_PIN i2c_scl_i [get_ports i2c_scl_io]
set_property IOSTANDARD LVCMOS33 [get_ports i2c_scl_io]
set_property PACKAGE_PIN L18 [get_ports i2c_scl_io]
set_property BOARD_PART_PIN i2c_sda_i [get_ports i2c_sda_io]
set_property IOSTANDARD LVCMOS33 [get_ports i2c_sda_io]
set_property PACKAGE_PIN M18 [get_ports i2c_sda_io]


####################################################################################
# Constraints from file : 'piccolo_3_axi_quad_spi_flash_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------

set_property BOARD_PART_PIN qspi_db0_i [get_ports qspi_flash_io0_io]
set_property IOSTANDARD LVCMOS33 [get_ports qspi_flash_io0_io]
set_property PACKAGE_PIN K17 [get_ports qspi_flash_io0_io]
set_property BOARD_PART_PIN qspi_db1_i [get_ports qspi_flash_io1_io]
set_property IOSTANDARD LVCMOS33 [get_ports qspi_flash_io1_io]
set_property PACKAGE_PIN K18 [get_ports qspi_flash_io1_io]
set_property BOARD_PART_PIN qspi_db2_i [get_ports qspi_flash_io2_io]
set_property IOSTANDARD LVCMOS33 [get_ports qspi_flash_io2_io]
set_property PACKAGE_PIN L14 [get_ports qspi_flash_io2_io]
set_property BOARD_PART_PIN qspi_db3_i [get_ports qspi_flash_io3_io]
set_property IOSTANDARD LVCMOS33 [get_ports qspi_flash_io3_io]
set_property PACKAGE_PIN M14 [get_ports qspi_flash_io3_io]
set_property BOARD_PART_PIN qspi_csn_i [get_ports qspi_flash_ss_io]
set_property IOSTANDARD LVCMOS33 [get_ports qspi_flash_ss_io]
set_property PACKAGE_PIN L13 [get_ports qspi_flash_ss_io]
set_property BOARD_PART_PIN qspi_sclk_i [get_ports qspi_flash_sck_io]
set_property IOSTANDARD LVCMOS33 [get_ports qspi_flash_sck_io]
set_property PACKAGE_PIN L16 [get_ports qspi_flash_sck_io]


####################################################################################
# Constraints from file : 'piccolo_3_axi_quad_spi_flash_0.xdc'
####################################################################################

# file: piccolo_3_axi_quad_spi_flash_0.xdc
# (c) Copyright 2009 - 2012 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

## IOB constraints ######
current_instance piccolo_3_i/axi_quad_spi_flash/U0
set_property IOB TRUE [get_cells -hierarchical -filter {NAME =~*IO*_I_REG}]

#####################################################################################################
# The following section list the board specific constraints (with/without STARTUPE2/E3 primitive)   #
# as per guidance given in product guide.                                                           #
# User should uncomment, update constraints based on board delays and use                           #
#####################################################################################################

#####################################################################################################
# STARTUPE2 primitive is not used                                                                   #
#####################################################################################################
#### All the delay numbers have to be provided by the user

#### CCLK max delay is 6.7 ns ; refer Data sheet
#### We need to consider the max delay for worst case analysis
##set cclk_delay 6.7

#### Following are the SPI device parameters
#### Max Tco
##set tco_max 7
#### Min Tco
##set tco_min 1
#### Setup time requirement
##set tsu 2
#### Hold time requirement
##set th 3

#### Following are the board/trace delay numbers
#### Assumption is that all Data lines are matched
##set tdata_trace_delay_max 0.25
##set tdata_trace_delay_min 0.25
##set tclk_trace_delay_max 0.2
##set tclk_trace_delay_min 0.2

##### End of user provided delay numbers
####create_generated_clock -name clk_sck -source [get_pins -hierarchical *axi_quad_spi_1/ext_spi_clk] [get_ports <SCK_IO>] -edges {3 5 7}
##create_generated_clock -name clk_sck -source [get_pins -filter {REF_PIN_NAME==ext_spi_clk} -of [get_cells -hier -filter {REF_NAME=~axi_quad_spi_1}]] [get_ports <SCK_IO>] -edges {3 5 7}

#### Data is captured into FPGA on the second rising edge of ext_spi_clk after the SCK falling edge
#### Data is driven by the FPGA on every alternate rising_edge of ext_spi_clk
##set_input_delay -clock clk_sck -max [expr $tco_max + $tdata_trace_delay_max + $tclk_trace_delay_max] [get_ports IO*_IO] -clock_fall;
##set_input_delay -clock clk_sck -min [expr $tco_min + $tdata_trace_delay_min + $tclk_trace_delay_min] [get_ports IO*_IO] -clock_fall;
##set_multicycle_path 2 -setup -from clk_sck -to [get_clocks -of_objects [get_pins -hierarchical */ext_spi_clk]]
##set_multicycle_path 1 -hold -end -from clk_sck -to [get_clocks -of_objects [get_pins -hierarchical */ext_spi_clk]]

#### Data is captured into SPI on the following rising edge of SCK
#### Data is driven by the IP on alternate rising_edge of the ext_spi_clk
##set_output_delay -clock clk_sck -max [expr $tsu + $tdata_trace_delay_max - $tclk_trace_delay_min] [get_ports IO*_IO];
##set_output_delay -clock clk_sck -min [expr $tdata_trace_delay_min - $th - $tclk_trace_delay_max] [get_ports IO*_IO];
##set_multicycle_path 2 -setup -start -from [get_clocks -of_objects [get_pins -hierarchical */ext_spi_clk]] -to clk_sck
##set_multicycle_path 1 -hold -from [get_clocks -of_objects [get_pins -hierarchical */ext_spi_clk]] -to clk_sck


####################################################################################
# Constraints from file : 'bd_5660_psr0_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_5660_psr0_0.xdc'
####################################################################################


# file: bd_5660_psr0_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/clk_map/psr0/U0
set_false_path -to [get_pins -hier *cdc_to*/D]


####################################################################################
# Constraints from file : 'bd_5660_psr_aclk_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_5660_psr_aclk_0.xdc'
####################################################################################


# file: bd_5660_psr_aclk_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/clk_map/psr_aclk/U0
set_false_path -to [get_pins -hier *cdc_to*/D]


####################################################################################
# Constraints from file : 'bd_5660_psr_aclk1_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_5660_psr_aclk1_0.xdc'
####################################################################################


# file: bd_5660_psr_aclk1_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/clk_map/psr_aclk1/U0
set_false_path -to [get_pins -hier *cdc_to*/D]


####################################################################################
# Constraints from file : 'piccolo_3_axi_uart16550_0_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------

current_instance -quiet
set_property BOARD_PART_PIN usb_uart_txd [get_ports usb_uart_txd]
set_property IOSTANDARD LVCMOS33 [get_ports usb_uart_txd]
set_property PACKAGE_PIN D10 [get_ports usb_uart_txd]
set_property BOARD_PART_PIN usb_uart_rxd [get_ports usb_uart_rxd]
set_property IOSTANDARD LVCMOS33 [get_ports usb_uart_rxd]
set_property PACKAGE_PIN A9 [get_ports usb_uart_rxd]


####################################################################################
# Constraints from file : 'piccolo_3_axi_uart16550_0_0.xdc'
####################################################################################


################################################################################
# (c) Copyright 2012 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

################################################################################

# This XDC is used only for OOC mode of synthesis, implementation
# User should update the correct clock period before proceeding further
# This constraints file contains default clock frequencies to be used during
# out-of-context flows such as OOC Synthesis and Hierarchical Designs.
# For best results the frequencies should be modified# to match the target
# frequencies.
# This constraints file is not used in normal top-down synthesis (the default flow of Vivado)
################################################################################
#create_clock -name clock_name -period 10 [get_ports clock_name]
################################################################################




################################################################################


####################################################################################
# Constraints from file : 'piccolo_3_clk_wiz_0_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------

set_property BOARD_PART_PIN clk [get_ports sys_clock]
set_property IOSTANDARD LVCMOS33 [get_ports sys_clock]
set_property PACKAGE_PIN E3 [get_ports sys_clock]
set_property BOARD_PART_PIN reset [get_ports sys_reset]
set_property IOSTANDARD LVCMOS33 [get_ports sys_reset]
set_property PACKAGE_PIN C2 [get_ports sys_reset]


####################################################################################
# Constraints from file : 'piccolo_3_clk_wiz_0_0.xdc'
####################################################################################


# file: piccolo_3_clk_wiz_0_0.xdc
#
# (c) Copyright 2008 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.
#

# Input clock periods. These duplicate the values entered for the
# input clocks. You can use these to time your system. If required
# commented constraints can be used in the top level xdc
#----------------------------------------------------------------
# Connect to input port when clock capable pin is selected for input
create_clock -period 10.000 [get_ports sys_clock]
set_input_jitter [get_clocks -of_objects [get_ports sys_clock]] 0.100


current_instance piccolo_3_i/clk_wiz_0/inst
set_property PHASESHIFT_MODE WAVEFORM [get_cells -hierarchical *adv*]


####################################################################################
# Constraints from file : 'piccolo_3_rst_clk_wiz_0_25M_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'piccolo_3_rst_clk_wiz_0_25M_0.xdc'
####################################################################################


# file: piccolo_3_rst_clk_wiz_0_25M_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance piccolo_3_i/rst_clk_wiz_0_25M/U0
set_false_path -to [get_pins -hier *cdc_to*/D]


####################################################################################
# Constraints from file : 'piccolo_3_rst_mig_7series_0_83M_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'piccolo_3_rst_mig_7series_0_83M_0.xdc'
####################################################################################


# file: piccolo_3_rst_mig_7series_0_83M_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance piccolo_3_i/rst_mig_7series_0_83M/U0
set_false_path -to [get_pins -hier *cdc_to*/D]


####################################################################################
# Constraints from file : 'piccolo_3_mig_7series_0_1.xdc'
####################################################################################

##################################################################################################
##
##  Xilinx, Inc. 2010            www.xilinx.com
##  Fri Oct  8 11:58:45 2021

##  Generated by MIG Version 4.2
##
##################################################################################################
##  File name :       piccolo_3_mig_7series_0_1.xdc
##  Details :     Constraints file
##                    FPGA Family:       ARTIX7
##                    FPGA Part:         XC7A100T-CSG324
##                    Speedgrade:        -1
##                    Design Entry:      VERILOG
##                    Frequency:         333.32999999999998 MHz
##                    Time Period:       3000 ps
##################################################################################################

##################################################################################################
## Controller 0
## Memory Device: DDR3_SDRAM->Components->MT41K128M16XX-15E
## Data Width: 16
## Time Period: 3000
## Data Mask: 1
##################################################################################################

current_instance -quiet
set_property IO_BUFFER_TYPE NONE [get_ports {ddr3_sdram_ck_n[0]}]
set_property IO_BUFFER_TYPE NONE [get_ports {ddr3_sdram_ck_p[0]}]

#create_clock -period 6 [get_ports sys_clk_i]

#create_clock -period 5 [get_ports clk_ref_i]

############## NET - IOSTANDARD ##################


# PadFunction: IO_L5P_T0_34
set_property SLEW FAST [get_ports {ddr3_sdram_dq[0]}]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports {ddr3_sdram_dq[0]}]
set_property IOSTANDARD SSTL135 [get_ports {ddr3_sdram_dq[0]}]
set_property PACKAGE_PIN K5 [get_ports {ddr3_sdram_dq[0]}]

# PadFunction: IO_L2N_T0_34
set_property SLEW FAST [get_ports {ddr3_sdram_dq[1]}]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports {ddr3_sdram_dq[1]}]
set_property IOSTANDARD SSTL135 [get_ports {ddr3_sdram_dq[1]}]
set_property PACKAGE_PIN L3 [get_ports {ddr3_sdram_dq[1]}]

# PadFunction: IO_L2P_T0_34
set_property SLEW FAST [get_ports {ddr3_sdram_dq[2]}]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports {ddr3_sdram_dq[2]}]
set_property IOSTANDARD SSTL135 [get_ports {ddr3_sdram_dq[2]}]
set_property PACKAGE_PIN K3 [get_ports {ddr3_sdram_dq[2]}]

# PadFunction: IO_L6P_T0_34
set_property SLEW FAST [get_ports {ddr3_sdram_dq[3]}]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports {ddr3_sdram_dq[3]}]
set_property IOSTANDARD SSTL135 [get_ports {ddr3_sdram_dq[3]}]
set_property PACKAGE_PIN L6 [get_ports {ddr3_sdram_dq[3]}]

# PadFunction: IO_L4P_T0_34
set_property SLEW FAST [get_ports {ddr3_sdram_dq[4]}]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports {ddr3_sdram_dq[4]}]
set_property IOSTANDARD SSTL135 [get_ports {ddr3_sdram_dq[4]}]
set_property PACKAGE_PIN M3 [get_ports {ddr3_sdram_dq[4]}]

# PadFunction: IO_L1N_T0_34
set_property SLEW FAST [get_ports {ddr3_sdram_dq[5]}]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports {ddr3_sdram_dq[5]}]
set_property IOSTANDARD SSTL135 [get_ports {ddr3_sdram_dq[5]}]
set_property PACKAGE_PIN M1 [get_ports {ddr3_sdram_dq[5]}]

# PadFunction: IO_L5N_T0_34
set_property SLEW FAST [get_ports {ddr3_sdram_dq[6]}]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports {ddr3_sdram_dq[6]}]
set_property IOSTANDARD SSTL135 [get_ports {ddr3_sdram_dq[6]}]
set_property PACKAGE_PIN L4 [get_ports {ddr3_sdram_dq[6]}]

# PadFunction: IO_L4N_T0_34
set_property SLEW FAST [get_ports {ddr3_sdram_dq[7]}]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports {ddr3_sdram_dq[7]}]
set_property IOSTANDARD SSTL135 [get_ports {ddr3_sdram_dq[7]}]
set_property PACKAGE_PIN M2 [get_ports {ddr3_sdram_dq[7]}]

# PadFunction: IO_L10N_T1_34
set_property SLEW FAST [get_ports {ddr3_sdram_dq[8]}]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports {ddr3_sdram_dq[8]}]
set_property IOSTANDARD SSTL135 [get_ports {ddr3_sdram_dq[8]}]
set_property PACKAGE_PIN V4 [get_ports {ddr3_sdram_dq[8]}]

# PadFunction: IO_L12P_T1_MRCC_34
set_property SLEW FAST [get_ports {ddr3_sdram_dq[9]}]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports {ddr3_sdram_dq[9]}]
set_property IOSTANDARD SSTL135 [get_ports {ddr3_sdram_dq[9]}]
set_property PACKAGE_PIN T5 [get_ports {ddr3_sdram_dq[9]}]

# PadFunction: IO_L8P_T1_34
set_property SLEW FAST [get_ports {ddr3_sdram_dq[10]}]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports {ddr3_sdram_dq[10]}]
set_property IOSTANDARD SSTL135 [get_ports {ddr3_sdram_dq[10]}]
set_property PACKAGE_PIN U4 [get_ports {ddr3_sdram_dq[10]}]

# PadFunction: IO_L10P_T1_34
set_property SLEW FAST [get_ports {ddr3_sdram_dq[11]}]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports {ddr3_sdram_dq[11]}]
set_property IOSTANDARD SSTL135 [get_ports {ddr3_sdram_dq[11]}]
set_property PACKAGE_PIN V5 [get_ports {ddr3_sdram_dq[11]}]

# PadFunction: IO_L7N_T1_34
set_property SLEW FAST [get_ports {ddr3_sdram_dq[12]}]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports {ddr3_sdram_dq[12]}]
set_property IOSTANDARD SSTL135 [get_ports {ddr3_sdram_dq[12]}]
set_property PACKAGE_PIN V1 [get_ports {ddr3_sdram_dq[12]}]

# PadFunction: IO_L11N_T1_SRCC_34
set_property SLEW FAST [get_ports {ddr3_sdram_dq[13]}]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports {ddr3_sdram_dq[13]}]
set_property IOSTANDARD SSTL135 [get_ports {ddr3_sdram_dq[13]}]
set_property PACKAGE_PIN T3 [get_ports {ddr3_sdram_dq[13]}]

# PadFunction: IO_L8N_T1_34
set_property SLEW FAST [get_ports {ddr3_sdram_dq[14]}]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports {ddr3_sdram_dq[14]}]
set_property IOSTANDARD SSTL135 [get_ports {ddr3_sdram_dq[14]}]
set_property PACKAGE_PIN U3 [get_ports {ddr3_sdram_dq[14]}]

# PadFunction: IO_L11P_T1_SRCC_34
set_property SLEW FAST [get_ports {ddr3_sdram_dq[15]}]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports {ddr3_sdram_dq[15]}]
set_property IOSTANDARD SSTL135 [get_ports {ddr3_sdram_dq[15]}]
set_property PACKAGE_PIN R3 [get_ports {ddr3_sdram_dq[15]}]

# PadFunction: IO_L24N_T3_34
set_property SLEW FAST [get_ports {ddr3_sdram_addr[13]}]
set_property IOSTANDARD SSTL135 [get_ports {ddr3_sdram_addr[13]}]
set_property PACKAGE_PIN T8 [get_ports {ddr3_sdram_addr[13]}]

# PadFunction: IO_L23N_T3_34
set_property SLEW FAST [get_ports {ddr3_sdram_addr[12]}]
set_property IOSTANDARD SSTL135 [get_ports {ddr3_sdram_addr[12]}]
set_property PACKAGE_PIN T6 [get_ports {ddr3_sdram_addr[12]}]

# PadFunction: IO_L22N_T3_34
set_property SLEW FAST [get_ports {ddr3_sdram_addr[11]}]
set_property IOSTANDARD SSTL135 [get_ports {ddr3_sdram_addr[11]}]
set_property PACKAGE_PIN U6 [get_ports {ddr3_sdram_addr[11]}]

# PadFunction: IO_L19P_T3_34
set_property SLEW FAST [get_ports {ddr3_sdram_addr[10]}]
set_property IOSTANDARD SSTL135 [get_ports {ddr3_sdram_addr[10]}]
set_property PACKAGE_PIN R6 [get_ports {ddr3_sdram_addr[10]}]

# PadFunction: IO_L20P_T3_34
set_property SLEW FAST [get_ports {ddr3_sdram_addr[9]}]
set_property IOSTANDARD SSTL135 [get_ports {ddr3_sdram_addr[9]}]
set_property PACKAGE_PIN V7 [get_ports {ddr3_sdram_addr[9]}]

# PadFunction: IO_L24P_T3_34
set_property SLEW FAST [get_ports {ddr3_sdram_addr[8]}]
set_property IOSTANDARD SSTL135 [get_ports {ddr3_sdram_addr[8]}]
set_property PACKAGE_PIN R8 [get_ports {ddr3_sdram_addr[8]}]

# PadFunction: IO_L22P_T3_34
set_property SLEW FAST [get_ports {ddr3_sdram_addr[7]}]
set_property IOSTANDARD SSTL135 [get_ports {ddr3_sdram_addr[7]}]
set_property PACKAGE_PIN U7 [get_ports {ddr3_sdram_addr[7]}]

# PadFunction: IO_L20N_T3_34
set_property SLEW FAST [get_ports {ddr3_sdram_addr[6]}]
set_property IOSTANDARD SSTL135 [get_ports {ddr3_sdram_addr[6]}]
set_property PACKAGE_PIN V6 [get_ports {ddr3_sdram_addr[6]}]

# PadFunction: IO_L23P_T3_34
set_property SLEW FAST [get_ports {ddr3_sdram_addr[5]}]
set_property IOSTANDARD SSTL135 [get_ports {ddr3_sdram_addr[5]}]
set_property PACKAGE_PIN R7 [get_ports {ddr3_sdram_addr[5]}]

# PadFunction: IO_L18N_T2_34
set_property SLEW FAST [get_ports {ddr3_sdram_addr[4]}]
set_property IOSTANDARD SSTL135 [get_ports {ddr3_sdram_addr[4]}]
set_property PACKAGE_PIN N6 [get_ports {ddr3_sdram_addr[4]}]

# PadFunction: IO_L17N_T2_34
set_property SLEW FAST [get_ports {ddr3_sdram_addr[3]}]
set_property IOSTANDARD SSTL135 [get_ports {ddr3_sdram_addr[3]}]
set_property PACKAGE_PIN T1 [get_ports {ddr3_sdram_addr[3]}]

# PadFunction: IO_L16N_T2_34
set_property SLEW FAST [get_ports {ddr3_sdram_addr[2]}]
set_property IOSTANDARD SSTL135 [get_ports {ddr3_sdram_addr[2]}]
set_property PACKAGE_PIN N4 [get_ports {ddr3_sdram_addr[2]}]

# PadFunction: IO_L18P_T2_34
set_property SLEW FAST [get_ports {ddr3_sdram_addr[1]}]
set_property IOSTANDARD SSTL135 [get_ports {ddr3_sdram_addr[1]}]
set_property PACKAGE_PIN M6 [get_ports {ddr3_sdram_addr[1]}]

# PadFunction: IO_L15N_T2_DQS_34
set_property SLEW FAST [get_ports {ddr3_sdram_addr[0]}]
set_property IOSTANDARD SSTL135 [get_ports {ddr3_sdram_addr[0]}]
set_property PACKAGE_PIN R2 [get_ports {ddr3_sdram_addr[0]}]

# PadFunction: IO_L15P_T2_DQS_34
set_property SLEW FAST [get_ports {ddr3_sdram_ba[2]}]
set_property IOSTANDARD SSTL135 [get_ports {ddr3_sdram_ba[2]}]
set_property PACKAGE_PIN P2 [get_ports {ddr3_sdram_ba[2]}]

# PadFunction: IO_L14P_T2_SRCC_34
set_property SLEW FAST [get_ports {ddr3_sdram_ba[1]}]
set_property IOSTANDARD SSTL135 [get_ports {ddr3_sdram_ba[1]}]
set_property PACKAGE_PIN P4 [get_ports {ddr3_sdram_ba[1]}]

# PadFunction: IO_L17P_T2_34
set_property SLEW FAST [get_ports {ddr3_sdram_ba[0]}]
set_property IOSTANDARD SSTL135 [get_ports {ddr3_sdram_ba[0]}]
set_property PACKAGE_PIN R1 [get_ports {ddr3_sdram_ba[0]}]

# PadFunction: IO_L14N_T2_SRCC_34
set_property SLEW FAST [get_ports ddr3_sdram_ras_n]
set_property IOSTANDARD SSTL135 [get_ports ddr3_sdram_ras_n]
set_property PACKAGE_PIN P3 [get_ports ddr3_sdram_ras_n]

# PadFunction: IO_L16P_T2_34
set_property SLEW FAST [get_ports ddr3_sdram_cas_n]
set_property IOSTANDARD SSTL135 [get_ports ddr3_sdram_cas_n]
set_property PACKAGE_PIN M4 [get_ports ddr3_sdram_cas_n]

# PadFunction: IO_L13N_T2_MRCC_34
set_property SLEW FAST [get_ports ddr3_sdram_we_n]
set_property IOSTANDARD SSTL135 [get_ports ddr3_sdram_we_n]
set_property PACKAGE_PIN P5 [get_ports ddr3_sdram_we_n]

# PadFunction: IO_0_34
set_property SLEW FAST [get_ports ddr3_sdram_reset_n]
set_property IOSTANDARD SSTL135 [get_ports ddr3_sdram_reset_n]
set_property PACKAGE_PIN K6 [get_ports ddr3_sdram_reset_n]

# PadFunction: IO_L13P_T2_MRCC_34
set_property SLEW FAST [get_ports {ddr3_sdram_cke[0]}]
set_property IOSTANDARD SSTL135 [get_ports {ddr3_sdram_cke[0]}]
set_property PACKAGE_PIN N5 [get_ports {ddr3_sdram_cke[0]}]

# PadFunction: IO_L19N_T3_VREF_34
set_property SLEW FAST [get_ports {ddr3_sdram_odt[0]}]
set_property IOSTANDARD SSTL135 [get_ports {ddr3_sdram_odt[0]}]
set_property PACKAGE_PIN R5 [get_ports {ddr3_sdram_odt[0]}]

# PadFunction: IO_25_34
set_property SLEW FAST [get_ports {ddr3_sdram_cs_n[0]}]
set_property IOSTANDARD SSTL135 [get_ports {ddr3_sdram_cs_n[0]}]
set_property PACKAGE_PIN U8 [get_ports {ddr3_sdram_cs_n[0]}]

# PadFunction: IO_L1P_T0_34
set_property SLEW FAST [get_ports {ddr3_sdram_dm[0]}]
set_property IOSTANDARD SSTL135 [get_ports {ddr3_sdram_dm[0]}]
set_property PACKAGE_PIN L1 [get_ports {ddr3_sdram_dm[0]}]

# PadFunction: IO_L7P_T1_34
set_property SLEW FAST [get_ports {ddr3_sdram_dm[1]}]
set_property IOSTANDARD SSTL135 [get_ports {ddr3_sdram_dm[1]}]
set_property PACKAGE_PIN U1 [get_ports {ddr3_sdram_dm[1]}]

# PadFunction: IO_L3P_T0_DQS_34
set_property SLEW FAST [get_ports {ddr3_sdram_dqs_p[0]}]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports {ddr3_sdram_dqs_p[0]}]
set_property IOSTANDARD DIFF_SSTL135 [get_ports {ddr3_sdram_dqs_p[0]}]

# PadFunction: IO_L3N_T0_DQS_34
set_property SLEW FAST [get_ports {ddr3_sdram_dqs_n[0]}]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports {ddr3_sdram_dqs_n[0]}]
set_property IOSTANDARD DIFF_SSTL135 [get_ports {ddr3_sdram_dqs_n[0]}]
set_property PACKAGE_PIN N2 [get_ports {ddr3_sdram_dqs_p[0]}]
set_property PACKAGE_PIN N1 [get_ports {ddr3_sdram_dqs_n[0]}]

# PadFunction: IO_L9P_T1_DQS_34
set_property SLEW FAST [get_ports {ddr3_sdram_dqs_p[1]}]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports {ddr3_sdram_dqs_p[1]}]
set_property IOSTANDARD DIFF_SSTL135 [get_ports {ddr3_sdram_dqs_p[1]}]

# PadFunction: IO_L9N_T1_DQS_34
set_property SLEW FAST [get_ports {ddr3_sdram_dqs_n[1]}]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports {ddr3_sdram_dqs_n[1]}]
set_property IOSTANDARD DIFF_SSTL135 [get_ports {ddr3_sdram_dqs_n[1]}]
set_property PACKAGE_PIN U2 [get_ports {ddr3_sdram_dqs_p[1]}]
set_property PACKAGE_PIN V2 [get_ports {ddr3_sdram_dqs_n[1]}]

# PadFunction: IO_L21P_T3_DQS_34
set_property SLEW FAST [get_ports {ddr3_sdram_ck_p[0]}]
set_property IOSTANDARD DIFF_SSTL135 [get_ports {ddr3_sdram_ck_p[0]}]

# PadFunction: IO_L21N_T3_DQS_34
set_property SLEW FAST [get_ports {ddr3_sdram_ck_n[0]}]
set_property IOSTANDARD DIFF_SSTL135 [get_ports {ddr3_sdram_ck_n[0]}]
set_property PACKAGE_PIN U9 [get_ports {ddr3_sdram_ck_p[0]}]
set_property PACKAGE_PIN V9 [get_ports {ddr3_sdram_ck_n[0]}]


set_property INTERNAL_VREF 0.675 [get_iobanks 34]


current_instance piccolo_3_i/mig_7series_0
set_property LOC PHASER_OUT_PHY_X1Y5 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out}]
set_property LOC PHASER_OUT_PHY_X1Y4 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out}]
set_property LOC PHASER_OUT_PHY_X1Y7 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out}]
set_property LOC PHASER_OUT_PHY_X1Y6 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out}]


## set_property LOC PHASER_IN_PHY_X1Y5 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in}]
## set_property LOC PHASER_IN_PHY_X1Y4 [get_cells  -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in}]
set_property LOC PHASER_IN_PHY_X1Y7 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in}]
set_property LOC PHASER_IN_PHY_X1Y6 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in}]





set_property LOC OUT_FIFO_X1Y5 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo}]
set_property LOC OUT_FIFO_X1Y4 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo}]
set_property LOC OUT_FIFO_X1Y7 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo}]
set_property LOC OUT_FIFO_X1Y6 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo}]


set_property LOC IN_FIFO_X1Y7 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo}]
set_property LOC IN_FIFO_X1Y6 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo}]


set_property LOC PHY_CONTROL_X1Y1 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i}]


set_property LOC PHASER_REF_X1Y1 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i}]


set_property LOC OLOGIC_X1Y93 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/*slave_ts}]
set_property LOC OLOGIC_X1Y81 [get_cells -hier -filter {NAME =~ */ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/*slave_ts}]



set_property LOC PLLE2_ADV_X1Y1 [get_cells -hier -filter {NAME =~ */u_ddr3_infrastructure/plle2_i}]
set_property LOC MMCME2_ADV_X1Y1 [get_cells -hier -filter {NAME =~ */u_ddr3_infrastructure/gen_mmcm.mmcm_i}]



set_multicycle_path -setup -from [get_cells -hier -filter {NAME =~ */mc0/mc_read_idle_r_reg}] -to [get_cells -hier -filter {NAME =~ */input_[?].iserdes_dq_.iserdesdq}] 6

set_multicycle_path -hold -from [get_cells -hier -filter {NAME =~ */mc0/mc_read_idle_r_reg}] -to [get_cells -hier -filter {NAME =~ */input_[?].iserdes_dq_.iserdesdq}] 5

set_false_path -through [get_pins -filter {NAME =~ */DQSFOUND} -of [get_cells -hier -filter {REF_NAME == PHASER_IN_PHY}]]

set_multicycle_path -setup -start -through [get_pins -filter {NAME =~ */OSERDESRST} -of [get_cells -hier -filter {REF_NAME == PHASER_OUT_PHY}]] 2
set_multicycle_path -hold -start -through [get_pins -filter {NAME =~ */OSERDESRST} -of [get_cells -hier -filter {REF_NAME == PHASER_OUT_PHY}]] 1

#set_max_delay -datapath_only -from [get_cells -hier -filter {NAME =~ *temp_mon_enabled.u_tempmon/* && IS_SEQUENTIAL}] -to [get_cells -hier -filter {NAME =~ *temp_mon_enabled.u_tempmon/device_temp_sync_r1*}] 20
set_max_delay -to [get_pins -hier -include_replicated_objects -filter {NAME =~ *temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[*]/D}] 20.000
set_max_delay -datapath_only -from [get_cells -hier *rstdiv0_sync_r1_reg*] -to [get_pins -filter {NAME =~ */RESET} -of [get_cells -hier -filter {REF_NAME == PHY_CONTROL}]] 5.000
#set_false_path -through [get_pins -hier -filter {NAME =~ */u_iodelay_ctrl/sys_rst}]
set_false_path -through [get_nets -hier -filter {NAME =~ */u_iodelay_ctrl/sys_rst_i}]

set_max_delay -datapath_only -from [get_cells -hier -filter {NAME =~ *ddr3_infrastructure/rstdiv0_sync_r1_reg*}] -to [get_cells -hier -filter {NAME =~ *temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1*}] 20.000



####################################################################################
# Constraints from file : 'piccolo_constraints.xdc'
####################################################################################

#set_property MARK_DEBUG true [get_nets design_1_i/ssith_processor_0/inst/jtagtap/CLK_jtag_tclk_out]
#create_clock -period 40.000 -name tck_internal -waveform {0.000 20.000} [get_nets design_1_i/ssith_processor_0/inst/jtagtap/CLK_jtag_tclk_out]
#set_clock_uncertainty 2.00 [get_clocks *tck_internal*]

# This is currently used for all processors except bluespec_p3:
current_instance -quiet
set_property USER_SLR_ASSIGNMENT SLR0 [get_cells piccolo_3_i/mkP1_Core_0]

#set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
#set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
#set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
#connect_debug_port dbg_hub/clk [get_nets clk]

# ----- JTAG TAP constraints ------

create_clock -period 40.000 -name tck -waveform {0.000 20.000} [get_pins piccolo_3_i/xilinx_jtag_0/tck]

set_clock_groups -asynchronous -group tck -group {clk_out1_piccolo_3_clk_wiz_0_0 pll_clk3_out mmcm_clkout1}

# ----- Bitstream Constraints -----

set_property CONFIG_MODE SPIx4 [current_design]
set_property BITSTREAM.CONFIG.CONFIGRATE 33 [current_design]
set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]


####################################################################################
# Constraints from file : 'arty100_constraints.xdc'
####################################################################################

## This file is a general .xdc for the Arty A7-100 Rev. D
## To use it in a project:
## - uncomment the lines corresponding to used pins
## - rename the used ports (in each line, after get_ports) according to the top level signal names in the project

## Clock signal
#set_property -dict { PACKAGE_PIN E3    IOSTANDARD LVCMOS33 } [get_ports { sys_clock }]; #IO_L12P_T1_MRCC_35 Sch=gclk[100]
#create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [get_ports { sys_clock }];

## Switches
#set_property -dict { PACKAGE_PIN A8    IOSTANDARD LVCMOS33 } [get_ports { sw[0] }]; #IO_L12N_T1_MRCC_16 Sch=sw[0]
#set_property -dict { PACKAGE_PIN C11   IOSTANDARD LVCMOS33 } [get_ports { sw[1] }]; #IO_L13P_T2_MRCC_16 Sch=sw[1]
#set_property -dict { PACKAGE_PIN C10   IOSTANDARD LVCMOS33 } [get_ports { sw[2] }]; #IO_L13N_T2_MRCC_16 Sch=sw[2]
#set_property -dict { PACKAGE_PIN A10   IOSTANDARD LVCMOS33 } [get_ports { sw[3] }]; #IO_L14P_T2_SRCC_16 Sch=sw[3]

## RGB LEDs
#set_property -dict { PACKAGE_PIN E1    IOSTANDARD LVCMOS33 } [get_ports { led0_b }]; #IO_L18N_T2_35 Sch=led0_b
#set_property -dict { PACKAGE_PIN F6    IOSTANDARD LVCMOS33 } [get_ports { led0_g }]; #IO_L19N_T3_VREF_35 Sch=led0_g
#set_property -dict { PACKAGE_PIN G6    IOSTANDARD LVCMOS33 } [get_ports { led0_r }]; #IO_L19P_T3_35 Sch=led0_r
#set_property -dict { PACKAGE_PIN G4    IOSTANDARD LVCMOS33 } [get_ports { led1_b }]; #IO_L20P_T3_35 Sch=led1_b
#set_property -dict { PACKAGE_PIN J4    IOSTANDARD LVCMOS33 } [get_ports { led1_g }]; #IO_L21P_T3_DQS_35 Sch=led1_g
#set_property -dict { PACKAGE_PIN G3    IOSTANDARD LVCMOS33 } [get_ports { led1_r }]; #IO_L20N_T3_35 Sch=led1_r
#set_property -dict { PACKAGE_PIN H4    IOSTANDARD LVCMOS33 } [get_ports { led2_b }]; #IO_L21N_T3_DQS_35 Sch=led2_b
#set_property -dict { PACKAGE_PIN J2    IOSTANDARD LVCMOS33 } [get_ports { led2_g }]; #IO_L22N_T3_35 Sch=led2_g
#set_property -dict { PACKAGE_PIN J3    IOSTANDARD LVCMOS33 } [get_ports { led2_r }]; #IO_L22P_T3_35 Sch=led2_r
#set_property -dict { PACKAGE_PIN K2    IOSTANDARD LVCMOS33 } [get_ports { led3_b }]; #IO_L23P_T3_35 Sch=led3_b
#set_property -dict { PACKAGE_PIN H6    IOSTANDARD LVCMOS33 } [get_ports { led3_g }]; #IO_L24P_T3_35 Sch=led3_g
#set_property -dict { PACKAGE_PIN K1    IOSTANDARD LVCMOS33 } [get_ports { led3_r }]; #IO_L23N_T3_35 Sch=led3_r

## LEDs
set_property -dict {PACKAGE_PIN H5 IOSTANDARD LVCMOS33} [get_ports LED0]
set_property -dict {PACKAGE_PIN J5 IOSTANDARD LVCMOS33} [get_ports LED1]
set_property -dict {PACKAGE_PIN T9 IOSTANDARD LVCMOS33} [get_ports LED2]

## Buttons
#set_property -dict { PACKAGE_PIN D9    IOSTANDARD LVCMOS33 } [get_ports { btn[0] }]; #IO_L6N_T0_VREF_16 Sch=btn[0]
#set_property -dict { PACKAGE_PIN C9    IOSTANDARD LVCMOS33 } [get_ports { btn[1] }]; #IO_L11P_T1_SRCC_16 Sch=btn[1]
#set_property -dict { PACKAGE_PIN B9    IOSTANDARD LVCMOS33 } [get_ports { btn[2] }]; #IO_L11N_T1_SRCC_16 Sch=btn[2]
#set_property -dict { PACKAGE_PIN B8    IOSTANDARD LVCMOS33 } [get_ports { btn[3] }]; #IO_L12P_T1_MRCC_16 Sch=btn[3]

## Pmod Header JA
#set_property -dict { PACKAGE_PIN G13   IOSTANDARD LVCMOS33 } [get_ports { ja[0] }]; #IO_0_15 Sch=ja[1]
#set_property -dict { PACKAGE_PIN B11   IOSTANDARD LVCMOS33 } [get_ports { ja[1] }]; #IO_L4P_T0_15 Sch=ja[2]
#set_property -dict { PACKAGE_PIN A11   IOSTANDARD LVCMOS33 } [get_ports { ja[2] }]; #IO_L4N_T0_15 Sch=ja[3]
#set_property -dict { PACKAGE_PIN D12   IOSTANDARD LVCMOS33 } [get_ports { ja[3] }]; #IO_L6P_T0_15 Sch=ja[4]
#set_property -dict { PACKAGE_PIN D13   IOSTANDARD LVCMOS33 } [get_ports { ja[4] }]; #IO_L6N_T0_VREF_15 Sch=ja[7]
#set_property -dict { PACKAGE_PIN B18   IOSTANDARD LVCMOS33 } [get_ports { ja[5] }]; #IO_L10P_T1_AD11P_15 Sch=ja[8]
#set_property -dict { PACKAGE_PIN A18   IOSTANDARD LVCMOS33 } [get_ports { ja[6] }]; #IO_L10N_T1_AD11N_15 Sch=ja[9]
#set_property -dict { PACKAGE_PIN K16   IOSTANDARD LVCMOS33 } [get_ports { ja[7] }]; #IO_25_15 Sch=ja[10]

## Pmod Header JB
#set_property -dict { PACKAGE_PIN E15   IOSTANDARD LVCMOS33 } [get_ports { jb[0] }]; #IO_L11P_T1_SRCC_15 Sch=jb_p[1]
#set_property -dict { PACKAGE_PIN E16   IOSTANDARD LVCMOS33 } [get_ports { jb[1] }]; #IO_L11N_T1_SRCC_15 Sch=jb_n[1]
#set_property -dict { PACKAGE_PIN D15   IOSTANDARD LVCMOS33 } [get_ports { jb[2] }]; #IO_L12P_T1_MRCC_15 Sch=jb_p[2]
#set_property -dict { PACKAGE_PIN C15   IOSTANDARD LVCMOS33 } [get_ports { jb[3] }]; #IO_L12N_T1_MRCC_15 Sch=jb_n[2]
#set_property -dict { PACKAGE_PIN J17   IOSTANDARD LVCMOS33 } [get_ports { jb[4] }]; #IO_L23P_T3_FOE_B_15 Sch=jb_p[3]
#set_property -dict { PACKAGE_PIN J18   IOSTANDARD LVCMOS33 } [get_ports { jb[5] }]; #IO_L23N_T3_FWE_B_15 Sch=jb_n[3]
#set_property -dict { PACKAGE_PIN K15   IOSTANDARD LVCMOS33 } [get_ports { jb[6] }]; #IO_L24P_T3_RS1_15 Sch=jb_p[4]
#set_property -dict { PACKAGE_PIN J15   IOSTANDARD LVCMOS33 } [get_ports { jb[7] }]; #IO_L24N_T3_RS0_15 Sch=jb_n[4]

## Pmod Header JC
#set_property -dict { PACKAGE_PIN U12   IOSTANDARD LVCMOS33 } [get_ports { jc[0] }]; #IO_L20P_T3_A08_D24_14 Sch=jc_p[1]
#set_property -dict { PACKAGE_PIN V12   IOSTANDARD LVCMOS33 } [get_ports { jc[1] }]; #IO_L20N_T3_A07_D23_14 Sch=jc_n[1]
#set_property -dict { PACKAGE_PIN V10   IOSTANDARD LVCMOS33 } [get_ports { jc[2] }]; #IO_L21P_T3_DQS_14 Sch=jc_p[2]
#set_property -dict { PACKAGE_PIN V11   IOSTANDARD LVCMOS33 } [get_ports { jc[3] }]; #IO_L21N_T3_DQS_A06_D22_14 Sch=jc_n[2]
#set_property -dict { PACKAGE_PIN U14   IOSTANDARD LVCMOS33 } [get_ports { jc[4] }]; #IO_L22P_T3_A05_D21_14 Sch=jc_p[3]
#set_property -dict { PACKAGE_PIN V14   IOSTANDARD LVCMOS33 } [get_ports { jc[5] }]; #IO_L22N_T3_A04_D20_14 Sch=jc_n[3]
#set_property -dict { PACKAGE_PIN T13   IOSTANDARD LVCMOS33 } [get_ports { jc[6] }]; #IO_L23P_T3_A03_D19_14 Sch=jc_p[4]
#set_property -dict { PACKAGE_PIN U13   IOSTANDARD LVCMOS33 } [get_ports { jc[7] }]; #IO_L23N_T3_A02_D18_14 Sch=jc_n[4]

## Pmod Header JD
#set_property -dict { PACKAGE_PIN D4    IOSTANDARD LVCMOS33 } [get_ports { jd[0] }]; #IO_L11N_T1_SRCC_35 Sch=jd[1]
#set_property -dict { PACKAGE_PIN D3    IOSTANDARD LVCMOS33 } [get_ports { jd[1] }]; #IO_L12N_T1_MRCC_35 Sch=jd[2]
#set_property -dict { PACKAGE_PIN F4    IOSTANDARD LVCMOS33 } [get_ports { jd[2] }]; #IO_L13P_T2_MRCC_35 Sch=jd[3]
#set_property -dict { PACKAGE_PIN F3    IOSTANDARD LVCMOS33 } [get_ports { jd[3] }]; #IO_L13N_T2_MRCC_35 Sch=jd[4]
#set_property -dict { PACKAGE_PIN E2    IOSTANDARD LVCMOS33 } [get_ports { jd[4] }]; #IO_L14P_T2_SRCC_35 Sch=jd[7]
#set_property -dict { PACKAGE_PIN D2    IOSTANDARD LVCMOS33 } [get_ports { jd[5] }]; #IO_L14N_T2_SRCC_35 Sch=jd[8]
#set_property -dict { PACKAGE_PIN H2    IOSTANDARD LVCMOS33 } [get_ports { jd[6] }]; #IO_L15P_T2_DQS_35 Sch=jd[9]
#set_property -dict { PACKAGE_PIN G2    IOSTANDARD LVCMOS33 } [get_ports { jd[7] }]; #IO_L15N_T2_DQS_35 Sch=jd[10]

## USB-UART Interface
#set_property -dict { PACKAGE_PIN D10   IOSTANDARD LVCMOS33 } [get_ports { uart_rxd_out }]; #IO_L19N_T3_VREF_16 Sch=uart_rxd_out
#set_property -dict { PACKAGE_PIN A9    IOSTANDARD LVCMOS33 } [get_ports { uart_txd_in }]; #IO_L14N_T2_SRCC_16 Sch=uart_txd_in

## ChipKit Outer Digital Header
#set_property -dict { PACKAGE_PIN V15   IOSTANDARD LVCMOS33 } [get_ports { ck_io0  }]; #IO_L16P_T2_CSI_B_14 Sch=ck_io[0]
#set_property -dict { PACKAGE_PIN U16   IOSTANDARD LVCMOS33 } [get_ports { ck_io1  }]; #IO_L18P_T2_A12_D28_14 Sch=ck_io[1]
#set_property -dict { PACKAGE_PIN P14   IOSTANDARD LVCMOS33 } [get_ports { ck_io2  }]; #IO_L8N_T1_D12_14 Sch=ck_io[2]
#set_property -dict { PACKAGE_PIN T11   IOSTANDARD LVCMOS33 } [get_ports { ck_io3  }]; #IO_L19P_T3_A10_D26_14 Sch=ck_io[3]
#set_property -dict { PACKAGE_PIN R12   IOSTANDARD LVCMOS33 } [get_ports { ck_io4  }]; #IO_L5P_T0_D06_14 Sch=ck_io[4]
#set_property -dict { PACKAGE_PIN T14   IOSTANDARD LVCMOS33 } [get_ports { ck_io5  }]; #IO_L14P_T2_SRCC_14 Sch=ck_io[5]
#set_property -dict { PACKAGE_PIN T15   IOSTANDARD LVCMOS33 } [get_ports { ck_io6  }]; #IO_L14N_T2_SRCC_14 Sch=ck_io[6]
#set_property -dict { PACKAGE_PIN T16   IOSTANDARD LVCMOS33 } [get_ports { ck_io7  }]; #IO_L15N_T2_DQS_DOUT_CSO_B_14 Sch=ck_io[7]
#set_property -dict { PACKAGE_PIN N15   IOSTANDARD LVCMOS33 } [get_ports { ck_io8  }]; #IO_L11P_T1_SRCC_14 Sch=ck_io[8]
#set_property -dict { PACKAGE_PIN M16   IOSTANDARD LVCMOS33 } [get_ports { ck_io9  }]; #IO_L10P_T1_D14_14 Sch=ck_io[9]
#set_property -dict { PACKAGE_PIN V17   IOSTANDARD LVCMOS33 } [get_ports { ck_io10 }]; #IO_L18N_T2_A11_D27_14 Sch=ck_io[10]
#set_property -dict { PACKAGE_PIN U18   IOSTANDARD LVCMOS33 } [get_ports { ck_io11 }]; #IO_L17N_T2_A13_D29_14 Sch=ck_io[11]
#set_property -dict { PACKAGE_PIN R17   IOSTANDARD LVCMOS33 } [get_ports { ck_io12 }]; #IO_L12N_T1_MRCC_14 Sch=ck_io[12]
#set_property -dict { PACKAGE_PIN P17   IOSTANDARD LVCMOS33 } [get_ports { ck_io13 }]; #IO_L12P_T1_MRCC_14 Sch=ck_io[13]

## ChipKit Inner Digital Header
#set_property -dict { PACKAGE_PIN U11   IOSTANDARD LVCMOS33 } [get_ports { ck_io26 }]; #IO_L19N_T3_A09_D25_VREF_14 Sch=ck_io[26]
#set_property -dict { PACKAGE_PIN V16   IOSTANDARD LVCMOS33 } [get_ports { ck_io27 }]; #IO_L16N_T2_A15_D31_14 Sch=ck_io[27]
#set_property -dict { PACKAGE_PIN M13   IOSTANDARD LVCMOS33 } [get_ports { ck_io28 }]; #IO_L6N_T0_D08_VREF_14 Sch=ck_io[28]
#set_property -dict { PACKAGE_PIN R10   IOSTANDARD LVCMOS33 } [get_ports { ck_io29 }]; #IO_25_14 Sch=ck_io[29]
#set_property -dict { PACKAGE_PIN R11   IOSTANDARD LVCMOS33 } [get_ports { ck_io30 }]; #IO_0_14 Sch=ck_io[30]
#set_property -dict { PACKAGE_PIN R13   IOSTANDARD LVCMOS33 } [get_ports { ck_io31 }]; #IO_L5N_T0_D07_14 Sch=ck_io[31]
#set_property -dict { PACKAGE_PIN R15   IOSTANDARD LVCMOS33 } [get_ports { ck_io32 }]; #IO_L13N_T2_MRCC_14 Sch=ck_io[32]
#set_property -dict { PACKAGE_PIN P15   IOSTANDARD LVCMOS33 } [get_ports { ck_io33 }]; #IO_L13P_T2_MRCC_14 Sch=ck_io[33]
#set_property -dict { PACKAGE_PIN R16   IOSTANDARD LVCMOS33 } [get_ports { ck_io34 }]; #IO_L15P_T2_DQS_RDWR_B_14 Sch=ck_io[34]
#set_property -dict { PACKAGE_PIN N16   IOSTANDARD LVCMOS33 } [get_ports { ck_io35 }]; #IO_L11N_T1_SRCC_14 Sch=ck_io[35]
#set_property -dict { PACKAGE_PIN N14   IOSTANDARD LVCMOS33 } [get_ports { ck_io36 }]; #IO_L8P_T1_D11_14 Sch=ck_io[36]
#set_property -dict { PACKAGE_PIN U17   IOSTANDARD LVCMOS33 } [get_ports { ck_io37 }]; #IO_L17P_T2_A14_D30_14 Sch=ck_io[37]
#set_property -dict { PACKAGE_PIN T18   IOSTANDARD LVCMOS33 } [get_ports { ck_io38 }]; #IO_L7N_T1_D10_14 Sch=ck_io[38]
#set_property -dict { PACKAGE_PIN R18   IOSTANDARD LVCMOS33 } [get_ports { ck_io39 }]; #IO_L7P_T1_D09_14 Sch=ck_io[39]
#set_property -dict { PACKAGE_PIN P18   IOSTANDARD LVCMOS33 } [get_ports { ck_io40 }]; #IO_L9N_T1_DQS_D13_14 Sch=ck_io[40]
#set_property -dict { PACKAGE_PIN N17   IOSTANDARD LVCMOS33 } [get_ports { ck_io41 }]; #IO_L9P_T1_DQS_14 Sch=ck_io[41]

## ChipKit Outer Analog Header - as Single-Ended Analog Inputs
## NOTE: These ports can be used as single-ended analog inputs with voltages from 0-3.3V (ChipKit analog pins A0-A5) or as digital I/O.
## WARNING: Do not use both sets of constraints at the same time!
## NOTE: The following constraints should be used with the XADC IP core when using these ports as analog inputs.
#set_property -dict { PACKAGE_PIN C5    IOSTANDARD LVCMOS33 } [get_ports { vaux4_n  }]; #IO_L1N_T0_AD4N_35 	   Sch=ck_an_n[0] ChipKit pin=A0
#set_property -dict { PACKAGE_PIN C6    IOSTANDARD LVCMOS33 } [get_ports { vaux4_p  }]; #IO_L1P_T0_AD4P_35 	   Sch=ck_an_p[0] ChipKit pin=A0
#set_property -dict { PACKAGE_PIN A5    IOSTANDARD LVCMOS33 } [get_ports { vaux5_n  }]; #IO_L3N_T0_DQS_AD5N_35 Sch=ck_an_n[1] ChipKit pin=A1
#set_property -dict { PACKAGE_PIN A6    IOSTANDARD LVCMOS33 } [get_ports { vaux5_p  }]; #IO_L3P_T0_DQS_AD5P_35 Sch=ck_an_p[1] ChipKit pin=A1
#set_property -dict { PACKAGE_PIN B4    IOSTANDARD LVCMOS33 } [get_ports { vaux6_n  }]; #IO_L7N_T1_AD6N_35 	   Sch=ck_an_n[2] ChipKit pin=A2
#set_property -dict { PACKAGE_PIN C4    IOSTANDARD LVCMOS33 } [get_ports { vaux6_p  }]; #IO_L7P_T1_AD6P_35 	   Sch=ck_an_p[2] ChipKit pin=A2
#set_property -dict { PACKAGE_PIN A1    IOSTANDARD LVCMOS33 } [get_ports { vaux7_n  }]; #IO_L9N_T1_DQS_AD7N_35 Sch=ck_an_n[3] ChipKit pin=A3
#set_property -dict { PACKAGE_PIN B1    IOSTANDARD LVCMOS33 } [get_ports { vaux7_p  }]; #IO_L9P_T1_DQS_AD7P_35 Sch=ck_an_p[3] ChipKit pin=A3
#set_property -dict { PACKAGE_PIN B2    IOSTANDARD LVCMOS33 } [get_ports { vaux15_n }]; #IO_L10N_T1_AD15N_35   Sch=ck_an_n[4] ChipKit pin=A4
#set_property -dict { PACKAGE_PIN B3    IOSTANDARD LVCMOS33 } [get_ports { vaux15_p }]; #IO_L10P_T1_AD15P_35   Sch=ck_an_p[4] ChipKit pin=A4
#set_property -dict { PACKAGE_PIN C14   IOSTANDARD LVCMOS33 } [get_ports { vaux0_n  }]; #IO_L1N_T0_AD0N_15 	   Sch=ck_an_n[5] ChipKit pin=A5
#set_property -dict { PACKAGE_PIN D14   IOSTANDARD LVCMOS33 } [get_ports { vaux0_p  }]; #IO_L1P_T0_AD0P_15 	   Sch=ck_an_p[5] ChipKit pin=A5
## ChipKit Outer Analog Header - as Digital I/O
## NOTE: The following constraints should be used when using these ports as digital I/O.
#set_property -dict { PACKAGE_PIN F5    IOSTANDARD LVCMOS33 } [get_ports { ck_a0 }]; #IO_0_35 Sch=ck_a[0]
#set_property -dict { PACKAGE_PIN D8    IOSTANDARD LVCMOS33 } [get_ports { ck_a1 }]; #IO_L4P_T0_35 Sch=ck_a[1]
#set_property -dict { PACKAGE_PIN C7    IOSTANDARD LVCMOS33 } [get_ports { ck_a2 }]; #IO_L4N_T0_35 Sch=ck_a[2]
#set_property -dict { PACKAGE_PIN E7    IOSTANDARD LVCMOS33 } [get_ports { ck_a3 }]; #IO_L6P_T0_35 Sch=ck_a[3]
#set_property -dict { PACKAGE_PIN D7    IOSTANDARD LVCMOS33 } [get_ports { ck_a4 }]; #IO_L6N_T0_VREF_35 Sch=ck_a[4]
#set_property -dict { PACKAGE_PIN D5    IOSTANDARD LVCMOS33 } [get_ports { ck_a5 }]; #IO_L11P_T1_SRCC_35 Sch=ck_a[5]

## ChipKit Inner Analog Header - as Differential Analog Inputs
## NOTE: These ports can be used as differential analog inputs with voltages from 0-1.0V (ChipKit analog pins A6-A11) or as digital I/O.
## WARNING: Do not use both sets of constraints at the same time!
## NOTE: The following constraints should be used with the XADC core when using these ports as analog inputs.
#set_property -dict { PACKAGE_PIN B7    IOSTANDARD LVCMOS33 } [get_ports { vaux12_p }]; #IO_L2P_T0_AD12P_35 Sch=ad_p[12] ChipKit pin=A6
#set_property -dict { PACKAGE_PIN B6    IOSTANDARD LVCMOS33 } [get_ports { vaux12_n }]; #IO_L2N_T0_AD12N_35 Sch=ad_n[12] ChipKit pin=A7
#set_property -dict { PACKAGE_PIN E6    IOSTANDARD LVCMOS33 } [get_ports { vaux13_p }]; #IO_L5P_T0_AD13P_35 Sch=ad_p[13] ChipKit pin=A8
#set_property -dict { PACKAGE_PIN E5    IOSTANDARD LVCMOS33 } [get_ports { vaux13_n }]; #IO_L5N_T0_AD13N_35 Sch=ad_n[13] ChipKit pin=A9
#set_property -dict { PACKAGE_PIN A4    IOSTANDARD LVCMOS33 } [get_ports { vaux14_p }]; #IO_L8P_T1_AD14P_35 Sch=ad_p[14] ChipKit pin=A10
#set_property -dict { PACKAGE_PIN A3    IOSTANDARD LVCMOS33 } [get_ports { vaux14_n }]; #IO_L8N_T1_AD14N_35 Sch=ad_n[14] ChipKit pin=A11
## ChipKit Inner Analog Header - as Digital I/O
## NOTE: The following constraints should be used when using the inner analog header ports as digital I/O.
#set_property -dict { PACKAGE_PIN B7    IOSTANDARD LVCMOS33 } [get_ports { ck_a6  }]; #IO_L2P_T0_AD12P_35 Sch=ad_p[12]
#set_property -dict { PACKAGE_PIN B6    IOSTANDARD LVCMOS33 } [get_ports { ck_a7  }]; #IO_L2N_T0_AD12N_35 Sch=ad_n[12]
#set_property -dict { PACKAGE_PIN E6    IOSTANDARD LVCMOS33 } [get_ports { ck_a8  }]; #IO_L5P_T0_AD13P_35 Sch=ad_p[13]
#set_property -dict { PACKAGE_PIN E5    IOSTANDARD LVCMOS33 } [get_ports { ck_a9  }]; #IO_L5N_T0_AD13N_35 Sch=ad_n[13]
#set_property -dict { PACKAGE_PIN A4    IOSTANDARD LVCMOS33 } [get_ports { ck_a10 }]; #IO_L8P_T1_AD14P_35 Sch=ad_p[14]
#set_property -dict { PACKAGE_PIN A3    IOSTANDARD LVCMOS33 } [get_ports { ck_a11 }]; #IO_L8N_T1_AD14N_35 Sch=ad_n[14]

## ChipKit SPI
#set_property -dict { PACKAGE_PIN G1    IOSTANDARD LVCMOS33 } [get_ports { ck_miso }]; #IO_L17N_T2_35 Sch=ck_miso
#set_property -dict { PACKAGE_PIN H1    IOSTANDARD LVCMOS33 } [get_ports { ck_mosi }]; #IO_L17P_T2_35 Sch=ck_mosi
#set_property -dict { PACKAGE_PIN F1    IOSTANDARD LVCMOS33 } [get_ports { ck_sck }]; #IO_L18P_T2_35 Sch=ck_sck
#set_property -dict { PACKAGE_PIN C1    IOSTANDARD LVCMOS33 } [get_ports { ck_ss }]; #IO_L16N_T2_35 Sch=ck_ss

## ChipKit I2C
#set_property -dict { PACKAGE_PIN L18   IOSTANDARD LVCMOS33 } [get_ports { ck_scl }]; #IO_L4P_T0_D04_14 Sch=ck_scl
#set_property -dict { PACKAGE_PIN M18   IOSTANDARD LVCMOS33 } [get_ports { ck_sda }]; #IO_L4N_T0_D05_14 Sch=ck_sda
#set_property -dict { PACKAGE_PIN A14   IOSTANDARD LVCMOS33 } [get_ports { scl_pup }]; #IO_L9N_T1_DQS_AD3N_15 Sch=scl_pup
#set_property -dict { PACKAGE_PIN A13   IOSTANDARD LVCMOS33 } [get_ports { sda_pup }]; #IO_L9P_T1_DQS_AD3P_15 Sch=sda_pup

## Misc. ChipKit Ports
#set_property -dict { PACKAGE_PIN M17   IOSTANDARD LVCMOS33 } [get_ports { ck_ioa }]; #IO_L10N_T1_D15_14 Sch=ck_ioa
#set_property -dict { PACKAGE_PIN C2    IOSTANDARD LVCMOS33 } [get_ports { sys_reset }]; #IO_L16P_T2_35 Sch=ck_rst

## SMSC Ethernet PHY
#set_property -dict { PACKAGE_PIN D17   IOSTANDARD LVCMOS33 } [get_ports { eth_col }]; #IO_L16N_T2_A27_15 Sch=eth_col
#set_property -dict { PACKAGE_PIN G14   IOSTANDARD LVCMOS33 } [get_ports { eth_crs }]; #IO_L15N_T2_DQS_ADV_B_15 Sch=eth_crs
#set_property -dict { PACKAGE_PIN F16   IOSTANDARD LVCMOS33 } [get_ports { eth_mdc }]; #IO_L14N_T2_SRCC_15 Sch=eth_mdc
#set_property -dict { PACKAGE_PIN K13   IOSTANDARD LVCMOS33 } [get_ports { eth_mdio }]; #IO_L17P_T2_A26_15 Sch=eth_mdio
#set_property -dict { PACKAGE_PIN G18   IOSTANDARD LVCMOS33 } [get_ports { eth_ref_clk }]; #IO_L22P_T3_A17_15 Sch=eth_ref_clk
#set_property -dict { PACKAGE_PIN C16   IOSTANDARD LVCMOS33 } [get_ports { eth_rstn }]; #IO_L20P_T3_A20_15 Sch=eth_rstn
#set_property -dict { PACKAGE_PIN F15   IOSTANDARD LVCMOS33 } [get_ports { eth_rx_clk }]; #IO_L14P_T2_SRCC_15 Sch=eth_rx_clk
#set_property -dict { PACKAGE_PIN G16   IOSTANDARD LVCMOS33 } [get_ports { eth_rx_dv }]; #IO_L13N_T2_MRCC_15 Sch=eth_rx_dv
#set_property -dict { PACKAGE_PIN D18   IOSTANDARD LVCMOS33 } [get_ports { eth_rxd[0] }]; #IO_L21N_T3_DQS_A18_15 Sch=eth_rxd[0]
#set_property -dict { PACKAGE_PIN E17   IOSTANDARD LVCMOS33 } [get_ports { eth_rxd[1] }]; #IO_L16P_T2_A28_15 Sch=eth_rxd[1]
#set_property -dict { PACKAGE_PIN E18   IOSTANDARD LVCMOS33 } [get_ports { eth_rxd[2] }]; #IO_L21P_T3_DQS_15 Sch=eth_rxd[2]
#set_property -dict { PACKAGE_PIN G17   IOSTANDARD LVCMOS33 } [get_ports { eth_rxd[3] }]; #IO_L18N_T2_A23_15 Sch=eth_rxd[3]
#set_property -dict { PACKAGE_PIN C17   IOSTANDARD LVCMOS33 } [get_ports { eth_rxerr }]; #IO_L20N_T3_A19_15 Sch=eth_rxerr
#set_property -dict { PACKAGE_PIN H16   IOSTANDARD LVCMOS33 } [get_ports { eth_tx_clk }]; #IO_L13P_T2_MRCC_15 Sch=eth_tx_clk
#set_property -dict { PACKAGE_PIN H15   IOSTANDARD LVCMOS33 } [get_ports { eth_tx_en }]; #IO_L19N_T3_A21_VREF_15 Sch=eth_tx_en
#set_property -dict { PACKAGE_PIN H14   IOSTANDARD LVCMOS33 } [get_ports { eth_txd[0] }]; #IO_L15P_T2_DQS_15 Sch=eth_txd[0]
#set_property -dict { PACKAGE_PIN J14   IOSTANDARD LVCMOS33 } [get_ports { eth_txd[1] }]; #IO_L19P_T3_A22_15 Sch=eth_txd[1]
#set_property -dict { PACKAGE_PIN J13   IOSTANDARD LVCMOS33 } [get_ports { eth_txd[2] }]; #IO_L17N_T2_A25_15 Sch=eth_txd[2]
#set_property -dict { PACKAGE_PIN H17   IOSTANDARD LVCMOS33 } [get_ports { eth_txd[3] }]; #IO_L18P_T2_A24_15 Sch=eth_txd[3]

## Quad SPI Flash
#set_property -dict { PACKAGE_PIN L13   IOSTANDARD LVCMOS33 } [get_ports { qspi_cs }]; #IO_L6P_T0_FCS_B_14 Sch=qspi_cs
#set_property -dict { PACKAGE_PIN K17   IOSTANDARD LVCMOS33 } [get_ports { qspi_dq[0] }]; #IO_L1P_T0_D00_MOSI_14 Sch=qspi_dq[0]
#set_property -dict { PACKAGE_PIN K18   IOSTANDARD LVCMOS33 } [get_ports { qspi_dq[1] }]; #IO_L1N_T0_D01_DIN_14 Sch=qspi_dq[1]
#set_property -dict { PACKAGE_PIN L14   IOSTANDARD LVCMOS33 } [get_ports { qspi_dq[2] }]; #IO_L2P_T0_D02_14 Sch=qspi_dq[2]
#set_property -dict { PACKAGE_PIN M14   IOSTANDARD LVCMOS33 } [get_ports { qspi_dq[3] }]; #IO_L2N_T0_D03_14 Sch=qspi_dq[3]

## Power Measurements
#set_property -dict { PACKAGE_PIN B17   IOSTANDARD LVCMOS33     } [get_ports { vsnsvu_n }]; #IO_L7N_T1_AD2N_15 Sch=ad_n[2]
#set_property -dict { PACKAGE_PIN B16   IOSTANDARD LVCMOS33     } [get_ports { vsnsvu_p }]; #IO_L7P_T1_AD2P_15 Sch=ad_p[2]
#set_property -dict { PACKAGE_PIN B12   IOSTANDARD LVCMOS33     } [get_ports { vsns5v0_n }]; #IO_L3N_T0_DQS_AD1N_15 Sch=ad_n[1]
#set_property -dict { PACKAGE_PIN C12   IOSTANDARD LVCMOS33     } [get_ports { vsns5v0_p }]; #IO_L3P_T0_DQS_AD1P_15 Sch=ad_p[1]
#set_property -dict { PACKAGE_PIN F14   IOSTANDARD LVCMOS33     } [get_ports { isns5v0_n }]; #IO_L5N_T0_AD9N_15 Sch=ad_n[9]
#set_property -dict { PACKAGE_PIN F13   IOSTANDARD LVCMOS33     } [get_ports { isns5v0_p }]; #IO_L5P_T0_AD9P_15 Sch=ad_p[9]
#set_property -dict { PACKAGE_PIN A16   IOSTANDARD LVCMOS33     } [get_ports { isns0v95_n }]; #IO_L8N_T1_AD10N_15 Sch=ad_n[10]
#set_property -dict { PACKAGE_PIN A15   IOSTANDARD LVCMOS33     } [get_ports { isns0v95_p }]; #IO_L8P_T1_AD10P_15 Sch=ad_p[10]


####################################################################################
# Constraints from file : 'piccolo_3_axi_quad_spi_flash_0_clocks.xdc'
####################################################################################

# file: piccolo_3_axi_quad_spi_flash_0.xdc
# (c) Copyright 2009 - 2012 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.




# Set max delay on cross clock domain path for Block/Distributed RAM based FIFO









####################################################################################
# Constraints from file : 'xpm_cdc_async_rst.tcl'
####################################################################################

# Scoped constraints for xpm_cdc_async_rst
current_instance piccolo_3_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m04_nodes/m04_b_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m04_nodes/m04_b_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m04_nodes/m04_aw_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m04_nodes/m04_aw_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m04_nodes/m04_ar_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m04_nodes/m04_ar_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m01_nodes/m01_w_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m01_nodes/m01_r_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m01_nodes/m01_b_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m02_nodes/m02_w_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m02_nodes/m02_w_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m02_nodes/m02_r_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m02_nodes/m02_b_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m02_nodes/m02_b_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m05_exit_pipeline/m05_exit/inst/xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m06_exit_pipeline/m06_exit/inst/xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/s01_nodes/s01_w_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/s01_nodes/s01_r_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/s01_nodes/s01_r_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/s01_nodes/s01_b_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/s00_nodes/s00_w_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/s00_nodes/s00_b_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m06_nodes/m06_w_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m06_nodes/m06_w_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m06_nodes/m06_r_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m06_nodes/m06_r_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m06_nodes/m06_b_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m06_nodes/m06_b_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m06_nodes/m06_aw_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m06_nodes/m06_aw_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m05_nodes/m05_w_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m05_nodes/m05_w_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m05_nodes/m05_r_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m05_nodes/m05_r_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m05_nodes/m05_b_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m05_nodes/m05_b_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m05_nodes/m05_aw_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m05_nodes/m05_aw_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m05_nodes/m05_ar_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m05_nodes/m05_ar_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m03_nodes/m03_w_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m03_nodes/m03_w_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m03_nodes/m03_r_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m03_nodes/m03_r_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m03_nodes/m03_b_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m03_nodes/m03_b_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m04_nodes/m04_w_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m04_nodes/m04_w_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m04_nodes/m04_r_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m04_nodes/m04_r_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]


####################################################################################
# Constraints from file : 'xpm_cdc_gray.tcl'
####################################################################################

# Scoped constraints for xpm_cdc_gray





current_instance -quiet
current_instance piccolo_3_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst
create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:09 GMT 2021"


# Scoped constraints for xpm_cdc_gray





current_instance -quiet
current_instance piccolo_3_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst
create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:09 GMT 2021"


# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray







# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 34.500
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:09 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 34.500
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:09 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:09 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 34.500
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:09 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:09 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:09 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 34.500
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:09 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:09 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 34.500
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:09 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 34.500
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:09 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:09 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 34.500
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:09 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:09 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 34.500
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:09 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:09 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 34.500
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:09 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:09 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 34.500
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:09 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:09 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 34.500
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:09 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:09 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:09 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 34.500
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:09 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:09 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 34.500
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:09 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 34.500
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:09 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:09 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 34.500
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:09 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:09 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 34.500
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:09 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:09 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 34.500
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:09 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:09 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:09 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 34.500
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:09 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 34.500
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:09 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:09 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 34.500
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:09 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:09 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m06_nodes/m06_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 34.500
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:09 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m06_nodes/m06_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:09 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m06_nodes/m06_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 34.500
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:09 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m06_nodes/m06_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:09 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m06_nodes/m06_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:09 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m06_nodes/m06_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 34.500
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:09 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:09 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 34.500
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:09 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m05_nodes/m05_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:09 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m05_nodes/m05_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 34.500
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:09 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m05_nodes/m05_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 34.500
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:10 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m05_nodes/m05_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:10 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m05_nodes/m05_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 34.500
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:10 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m05_nodes/m05_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:10 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m05_nodes/m05_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 34.500
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:10 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m05_nodes/m05_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:10 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m05_nodes/m05_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 34.500
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:10 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m05_nodes/m05_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:10 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m05_nodes/m05_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:10 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m05_nodes/m05_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 34.500
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:10 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m05_nodes/m05_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:10 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m05_nodes/m05_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 34.500
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:10 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:10 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 34.500
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:10 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 34.500
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:10 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:10 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 34.500
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:10 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:10 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 34.500
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:10 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:10 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 34.500
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:10 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:10 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:10 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 34.500
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:10 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:10 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 34.500
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:10 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:10 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 34.500
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:10 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 34.500
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:10 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:10 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 34.500
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:10 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:10 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m04_nodes/m04_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 34.500
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:10 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m04_nodes/m04_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:10 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m04_nodes/m04_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 34.500
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:10 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m04_nodes/m04_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:10 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m04_nodes/m04_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:10 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m04_nodes/m04_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 34.500
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:10 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:10 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 34.500
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:10 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:10 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 34.500
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:10 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 34.500
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:10 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:10 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 34.500
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:10 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:10 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 34.500
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:10 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:10 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 34.500
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:10 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:10 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:10 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 34.500
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:10 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:10 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 34.500
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:10 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:10 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 34.500
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:10 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 34.500
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:10 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:10 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 34.500
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:10 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:10 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 34.500
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:10 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:10 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 34.500
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:10 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:10 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:10 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 34.500
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:10 GMT 2021"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance piccolo_3_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 12.000

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Wed Oct 13 16:57:10 GMT 2021"



####################################################################################
# Constraints from file : 'xpm_cdc_sync_rst.tcl'
####################################################################################

# Scoped constraints for xpm_cdc_srst
current_instance -quiet
current_instance piccolo_3_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_srst
current_instance -quiet
current_instance piccolo_3_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]



####################################################################################
# Constraints from file : 'xpm_fifo_rst.tcl'
####################################################################################

# Scoped constraints for xpm_fifo
#if {([llength [ get_cells -hier *src_gray_ff_reg* -quiet]] > 0)} {
#set_false_path -from [get_pins -hierarchical -filter {NAME =~ *wr_rst_i_reg/C}] -to [get_pins -hierarchical -filter {NAME =~ *d_out_reg/D}]
#wr_rst_rd_reg[*]/D}]
#set_false_path -from [get_pins -hierarchical -filter {NAME =~ *rd_rst_d3_reg/C}] -to [get_pins -hierarchical -filter {NAME =~ *d_out_reg/D}]
#}




####################################################################################
# Constraints from file : 'xpm_memory_xdc.tcl'
####################################################################################

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {piccolo_3_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {piccolo_3_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set _xlnx_shared_i0 [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF]
set_false_path -from $_xlnx_shared_i0 -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from $_xlnx_shared_i0 -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {piccolo_3_i/axi_smc/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set _xlnx_shared_i1 [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF]
set_false_path -from $_xlnx_shared_i1 -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from $_xlnx_shared_i1 -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {piccolo_3_i/axi_smc/inst/m05_nodes/m05_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set _xlnx_shared_i2 [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF]
set_false_path -from $_xlnx_shared_i2 -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from $_xlnx_shared_i2 -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {piccolo_3_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set _xlnx_shared_i3 [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF]
set_false_path -from $_xlnx_shared_i3 -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from $_xlnx_shared_i3 -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {piccolo_3_i/axi_smc/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {piccolo_3_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {piccolo_3_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {piccolo_3_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {piccolo_3_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {piccolo_3_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {piccolo_3_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {piccolo_3_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {piccolo_3_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {piccolo_3_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {piccolo_3_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {piccolo_3_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set _xlnx_shared_i4 [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF]
set_false_path -from $_xlnx_shared_i4 -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from $_xlnx_shared_i4 -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {piccolo_3_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set _xlnx_shared_i5 [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF]
set_false_path -from $_xlnx_shared_i5 -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from $_xlnx_shared_i5 -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {piccolo_3_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set _xlnx_shared_i6 [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF]
set_false_path -from $_xlnx_shared_i6 -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from $_xlnx_shared_i6 -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {piccolo_3_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set _xlnx_shared_i7 [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF]
set_false_path -from $_xlnx_shared_i7 -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from $_xlnx_shared_i7 -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {piccolo_3_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {piccolo_3_i/axi_smc/inst/m06_nodes/m06_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {piccolo_3_i/axi_smc/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {piccolo_3_i/axi_smc/inst/m05_nodes/m05_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {piccolo_3_i/axi_smc/inst/m05_nodes/m05_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {piccolo_3_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {piccolo_3_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {piccolo_3_i/axi_smc/inst/m04_nodes/m04_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {piccolo_3_i/axi_smc/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {piccolo_3_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {piccolo_3_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {piccolo_3_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {piccolo_3_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {piccolo_3_i/axi_smc/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {piccolo_3_i/axi_smc/inst/m06_nodes/m06_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {piccolo_3_i/axi_smc/inst/m05_nodes/m05_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {piccolo_3_i/axi_smc/inst/m05_nodes/m05_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {piccolo_3_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {piccolo_3_i/axi_smc/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {piccolo_3_i/axi_smc/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {piccolo_3_i/axi_smc/inst/m04_nodes/m04_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {piccolo_3_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {piccolo_3_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {piccolo_3_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF] -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {piccolo_3_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set _xlnx_shared_i8 [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF]
set_false_path -from $_xlnx_shared_i8 -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from $_xlnx_shared_i8 -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {piccolo_3_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set _xlnx_shared_i9 [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF]
set_false_path -from $_xlnx_shared_i9 -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from $_xlnx_shared_i9 -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {piccolo_3_i/axi_smc/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set _xlnx_shared_i10 [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF]
set_false_path -from $_xlnx_shared_i10 -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from $_xlnx_shared_i10 -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {piccolo_3_i/axi_smc/inst/m05_nodes/m05_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set _xlnx_shared_i11 [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF]
set_false_path -from $_xlnx_shared_i11 -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from $_xlnx_shared_i11 -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {piccolo_3_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set _xlnx_shared_i12 [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF]
set_false_path -from $_xlnx_shared_i12 -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from $_xlnx_shared_i12 -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]

# Scoped constraints for xpm_memory
current_instance -quiet
current_instance {piccolo_3_i/axi_smc/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory}
set _xlnx_shared_i13 [filter [all_fanout -from [get_ports -scoped_to_current_instance clka] -flat -endpoints_only] IS_LEAF]
set_false_path -from $_xlnx_shared_i13 -through [get_pins -of_objects [get_cells -hier * -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==drom}] -filter DIRECTION==OUT]
set_false_path -from $_xlnx_shared_i13 -to [get_cells -hierarchical -filter {NAME =~ *doutb*reg*}]


# Vivado Generated miscellaneous constraints 

#revert back to original instance
current_instance -quiet
