// tb.v
// Starter testbench template -- YOU complete this file.

module tb;

  // TODO: declare the inputs and outputs
  reg  [2:0] t_sel;
  wire [7:0] t_dout;

  // TODO: instantiate DUT here
  lut #(.WIDTH(8), .DEPTH(8)) U1 (
    .sel  (t_sel),
    .dout (t_dout)
  );

  // Waveform dump configuration (DO NOT CHANGE)
  string vcd_file;
  initial  begin
    if ($value$plusargs("vcd=%s", vcd_file)) begin
      $dumpfile(vcd_file);
        $dumpvars(0, U1);
    end
  end

    initial begin
    // TODO: apply different input combinations
    for (integer i = 0; i < 8; i = i + 1) begin
      t_sel = i;
      #5;
     end
    $finish;
  end

  initial
    $monitor($time, " SEL=%b | DOUT=%b", t_sel, t_dout); // change as required

 endmodule