Analysis & Synthesis report for SCOMP
Thu Apr 14 14:23:52 2022
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis IP Cores Summary
  6. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Thu Apr 14 14:23:52 2022           ;
; Quartus Prime Version       ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name               ; SCOMP                                       ;
; Top-level Entity Name       ; SCOMP_System                                ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; SCOMP_System       ; SCOMP              ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                             ; All                ;                    ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                          ;
+--------+--------------+---------+--------------+--------------+------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance              ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------+-----------------+
; Altera ; altera_pll   ; 19.1    ; N/A          ; N/A          ; |SCOMP_System|PLL_main:inst1 ; PLL_main.vhd    ;
+--------+--------------+---------+--------------+--------------+------------------------------+-----------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Thu Apr 14 14:23:44 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SCOMP -c SCOMP
Warning (125092): Tcl Script File PLL_main/PLL_main_0002.qip not found
    Info (125063): set_global_assignment -name QIP_FILE PLL_main/PLL_main_0002.qip -qip PLL_main.qip -library PLL_main
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file neopixelcontroller.vhd
    Info (12022): Found design unit 1: NeoPixelController-internals File: C:/Users/ishan/OneDrive/Documents/GitHub/NeoPixel2031Project/NeoPixelController.vhd Line: 29
    Info (12023): Found entity 1: NeoPixelController File: C:/Users/ishan/OneDrive/Documents/GitHub/NeoPixel2031Project/NeoPixelController.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file hex_disp.vhd
    Info (12022): Found design unit 1: HEX_DISP-a File: C:/Users/ishan/OneDrive/Documents/GitHub/NeoPixel2031Project/HEX_DISP.vhd Line: 17
    Info (12023): Found entity 1: HEX_DISP File: C:/Users/ishan/OneDrive/Documents/GitHub/NeoPixel2031Project/HEX_DISP.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file dig_out.vhd
    Info (12022): Found design unit 1: DIG_OUT-a File: C:/Users/ishan/OneDrive/Documents/GitHub/NeoPixel2031Project/DIG_OUT.vhd Line: 26
    Info (12023): Found entity 1: DIG_OUT File: C:/Users/ishan/OneDrive/Documents/GitHub/NeoPixel2031Project/DIG_OUT.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file dig_in.vhd
    Info (12022): Found design unit 1: DIG_IN-a File: C:/Users/ishan/OneDrive/Documents/GitHub/NeoPixel2031Project/DIG_IN.vhd Line: 19
    Info (12023): Found entity 1: DIG_IN File: C:/Users/ishan/OneDrive/Documents/GitHub/NeoPixel2031Project/DIG_IN.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file clk_div.vhd
    Info (12022): Found design unit 1: clk_div-a File: C:/Users/ishan/OneDrive/Documents/GitHub/NeoPixel2031Project/clk_div.vhd Line: 26
    Info (12023): Found entity 1: clk_div File: C:/Users/ishan/OneDrive/Documents/GitHub/NeoPixel2031Project/clk_div.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file timer.vhd
    Info (12022): Found design unit 1: TIMER-a File: C:/Users/ishan/OneDrive/Documents/GitHub/NeoPixel2031Project/TIMER.vhd Line: 27
    Info (12023): Found entity 1: TIMER File: C:/Users/ishan/OneDrive/Documents/GitHub/NeoPixel2031Project/TIMER.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file io_decoder.vhd
    Info (12022): Found design unit 1: IO_DECODER-a File: C:/Users/ishan/OneDrive/Documents/GitHub/NeoPixel2031Project/IO_DECODER.vhd Line: 27
    Info (12023): Found entity 1: IO_DECODER File: C:/Users/ishan/OneDrive/Documents/GitHub/NeoPixel2031Project/IO_DECODER.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file scomp.vhd
    Info (12022): Found design unit 1: SCOMP-a File: C:/Users/ishan/OneDrive/Documents/GitHub/NeoPixel2031Project/SCOMP.vhd Line: 33
    Info (12023): Found entity 1: SCOMP File: C:/Users/ishan/OneDrive/Documents/GitHub/NeoPixel2031Project/SCOMP.vhd Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file scomp_system.bdf
    Info (12023): Found entity 1: SCOMP_System
Info (12021): Found 1 design units, including 1 entities, in source file hex_disp_6.bdf
    Info (12023): Found entity 1: HEX_DISP_6
Info (12021): Found 2 design units, including 1 entities, in source file pll_main.vhd
    Info (12022): Found design unit 1: PLL_main-rtl File: C:/Users/ishan/OneDrive/Documents/GitHub/NeoPixel2031Project/PLL_main.vhd Line: 20
    Info (12023): Found entity 1: PLL_main File: C:/Users/ishan/OneDrive/Documents/GitHub/NeoPixel2031Project/PLL_main.vhd Line: 11
Warning (12019): Can't analyze file -- file PLL_main/PLL_main_0002.v is missing
Warning (12019): Can't analyze file -- file Perry.vhd is missing
Info (12127): Elaborating entity "SCOMP_System" for the top level hierarchy
Info (12128): Elaborating entity "NeoPixelController" for hierarchy "NeoPixelController:inst13"
Info (12128): Elaborating entity "altsyncram" for hierarchy "NeoPixelController:inst13|altsyncram:pixelRAM" File: C:/Users/ishan/OneDrive/Documents/GitHub/NeoPixel2031Project/NeoPixelController.vhd Line: 64
Info (12130): Elaborated megafunction instantiation "NeoPixelController:inst13|altsyncram:pixelRAM" File: C:/Users/ishan/OneDrive/Documents/GitHub/NeoPixel2031Project/NeoPixelController.vhd Line: 64
Info (12133): Instantiated megafunction "NeoPixelController:inst13|altsyncram:pixelRAM" with the following parameter: File: C:/Users/ishan/OneDrive/Documents/GitHub/NeoPixel2031Project/NeoPixelController.vhd Line: 64
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "pixelTest.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_b" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8d24.tdf
    Info (12023): Found entity 1: altsyncram_8d24 File: C:/Users/ishan/OneDrive/Documents/GitHub/NeoPixel2031Project/db/altsyncram_8d24.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_8d24" for hierarchy "NeoPixelController:inst13|altsyncram:pixelRAM|altsyncram_8d24:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "PLL_main" for hierarchy "PLL_main:inst1"
Info (12128): Elaborating entity "SCOMP" for hierarchy "SCOMP:inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "SCOMP:inst|altsyncram:altsyncram_component" File: C:/Users/ishan/OneDrive/Documents/GitHub/NeoPixel2031Project/SCOMP.vhd Line: 61
Info (12130): Elaborated megafunction instantiation "SCOMP:inst|altsyncram:altsyncram_component" File: C:/Users/ishan/OneDrive/Documents/GitHub/NeoPixel2031Project/SCOMP.vhd Line: 61
Info (12133): Instantiated megafunction "SCOMP:inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/ishan/OneDrive/Documents/GitHub/NeoPixel2031Project/SCOMP.vhd Line: 61
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "PixelTest.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qm24.tdf
    Info (12023): Found entity 1: altsyncram_qm24 File: C:/Users/ishan/OneDrive/Documents/GitHub/NeoPixel2031Project/db/altsyncram_qm24.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_qm24" for hierarchy "SCOMP:inst|altsyncram:altsyncram_component|altsyncram_qm24:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (113031): 6 out of 2048 addresses are reinitialized. The latest initialized data will replace the existing data. There are 6 warnings found, and 6 warnings are reported. File: C:/Users/ishan/OneDrive/Documents/GitHub/NeoPixel2031Project/PixelTest.mif Line: 1
    Warning (113030): Memory Initialization File address 0 is reinitialized File: C:/Users/ishan/OneDrive/Documents/GitHub/NeoPixel2031Project/ Line: 13
    Warning (113030): Memory Initialization File address 1 is reinitialized File: C:/Users/ishan/OneDrive/Documents/GitHub/NeoPixel2031Project/ Line: 14
    Warning (113030): Memory Initialization File address 2 is reinitialized File: C:/Users/ishan/OneDrive/Documents/GitHub/NeoPixel2031Project/ Line: 15
    Warning (113030): Memory Initialization File address 3 is reinitialized File: C:/Users/ishan/OneDrive/Documents/GitHub/NeoPixel2031Project/ Line: 16
    Warning (113030): Memory Initialization File address 4 is reinitialized File: C:/Users/ishan/OneDrive/Documents/GitHub/NeoPixel2031Project/ Line: 17
    Warning (113030): Memory Initialization File address 5 is reinitialized File: C:/Users/ishan/OneDrive/Documents/GitHub/NeoPixel2031Project/ Line: 18
Info (12128): Elaborating entity "LPM_CLSHIFT" for hierarchy "SCOMP:inst|LPM_CLSHIFT:shifter" File: C:/Users/ishan/OneDrive/Documents/GitHub/NeoPixel2031Project/SCOMP.vhd Line: 88
Info (12130): Elaborated megafunction instantiation "SCOMP:inst|LPM_CLSHIFT:shifter" File: C:/Users/ishan/OneDrive/Documents/GitHub/NeoPixel2031Project/SCOMP.vhd Line: 88
Info (12133): Instantiated megafunction "SCOMP:inst|LPM_CLSHIFT:shifter" with the following parameter: File: C:/Users/ishan/OneDrive/Documents/GitHub/NeoPixel2031Project/SCOMP.vhd Line: 88
    Info (12134): Parameter "LPM_WIDTH" = "16"
    Info (12134): Parameter "LPM_WIDTHDIST" = "4"
    Info (12134): Parameter "LPM_SHIFTTYPE" = "arithmetic"
    Info (12134): Parameter "LPM_TYPE" = "LPM_CLSHIFT"
    Info (12134): Parameter "LPM_HINT" = "UNUSED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_clshift_fuc.tdf
    Info (12023): Found entity 1: lpm_clshift_fuc File: C:/Users/ishan/OneDrive/Documents/GitHub/NeoPixel2031Project/db/lpm_clshift_fuc.tdf Line: 23
Info (12128): Elaborating entity "lpm_clshift_fuc" for hierarchy "SCOMP:inst|LPM_CLSHIFT:shifter|lpm_clshift_fuc:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_clshift.tdf Line: 54
Info (12128): Elaborating entity "LPM_BUSTRI" for hierarchy "SCOMP:inst|LPM_BUSTRI:io_bus" File: C:/Users/ishan/OneDrive/Documents/GitHub/NeoPixel2031Project/SCOMP.vhd Line: 115
Info (12130): Elaborated megafunction instantiation "SCOMP:inst|LPM_BUSTRI:io_bus" File: C:/Users/ishan/OneDrive/Documents/GitHub/NeoPixel2031Project/SCOMP.vhd Line: 115
Info (12133): Instantiated megafunction "SCOMP:inst|LPM_BUSTRI:io_bus" with the following parameter: File: C:/Users/ishan/OneDrive/Documents/GitHub/NeoPixel2031Project/SCOMP.vhd Line: 115
    Info (12134): Parameter "LPM_WIDTH" = "16"
    Info (12134): Parameter "LPM_TYPE" = "LPM_BUSTRI"
    Info (12134): Parameter "LPM_HINT" = "UNUSED"
Info (12128): Elaborating entity "TIMER" for hierarchy "TIMER:inst4"
Warning (10631): VHDL Process Statement warning at TIMER.vhd(59): inferring latch(es) for signal or variable "IO_COUNT", which holds its previous value in one or more paths through the process File: C:/Users/ishan/OneDrive/Documents/GitHub/NeoPixel2031Project/TIMER.vhd Line: 59
Info (10041): Inferred latch for "IO_COUNT[0]" at TIMER.vhd(59) File: C:/Users/ishan/OneDrive/Documents/GitHub/NeoPixel2031Project/TIMER.vhd Line: 59
Info (10041): Inferred latch for "IO_COUNT[1]" at TIMER.vhd(59) File: C:/Users/ishan/OneDrive/Documents/GitHub/NeoPixel2031Project/TIMER.vhd Line: 59
Info (10041): Inferred latch for "IO_COUNT[2]" at TIMER.vhd(59) File: C:/Users/ishan/OneDrive/Documents/GitHub/NeoPixel2031Project/TIMER.vhd Line: 59
Info (10041): Inferred latch for "IO_COUNT[3]" at TIMER.vhd(59) File: C:/Users/ishan/OneDrive/Documents/GitHub/NeoPixel2031Project/TIMER.vhd Line: 59
Info (10041): Inferred latch for "IO_COUNT[4]" at TIMER.vhd(59) File: C:/Users/ishan/OneDrive/Documents/GitHub/NeoPixel2031Project/TIMER.vhd Line: 59
Info (10041): Inferred latch for "IO_COUNT[5]" at TIMER.vhd(59) File: C:/Users/ishan/OneDrive/Documents/GitHub/NeoPixel2031Project/TIMER.vhd Line: 59
Info (10041): Inferred latch for "IO_COUNT[6]" at TIMER.vhd(59) File: C:/Users/ishan/OneDrive/Documents/GitHub/NeoPixel2031Project/TIMER.vhd Line: 59
Info (10041): Inferred latch for "IO_COUNT[7]" at TIMER.vhd(59) File: C:/Users/ishan/OneDrive/Documents/GitHub/NeoPixel2031Project/TIMER.vhd Line: 59
Info (10041): Inferred latch for "IO_COUNT[8]" at TIMER.vhd(59) File: C:/Users/ishan/OneDrive/Documents/GitHub/NeoPixel2031Project/TIMER.vhd Line: 59
Info (10041): Inferred latch for "IO_COUNT[9]" at TIMER.vhd(59) File: C:/Users/ishan/OneDrive/Documents/GitHub/NeoPixel2031Project/TIMER.vhd Line: 59
Info (10041): Inferred latch for "IO_COUNT[10]" at TIMER.vhd(59) File: C:/Users/ishan/OneDrive/Documents/GitHub/NeoPixel2031Project/TIMER.vhd Line: 59
Info (10041): Inferred latch for "IO_COUNT[11]" at TIMER.vhd(59) File: C:/Users/ishan/OneDrive/Documents/GitHub/NeoPixel2031Project/TIMER.vhd Line: 59
Info (10041): Inferred latch for "IO_COUNT[12]" at TIMER.vhd(59) File: C:/Users/ishan/OneDrive/Documents/GitHub/NeoPixel2031Project/TIMER.vhd Line: 59
Info (10041): Inferred latch for "IO_COUNT[13]" at TIMER.vhd(59) File: C:/Users/ishan/OneDrive/Documents/GitHub/NeoPixel2031Project/TIMER.vhd Line: 59
Info (10041): Inferred latch for "IO_COUNT[14]" at TIMER.vhd(59) File: C:/Users/ishan/OneDrive/Documents/GitHub/NeoPixel2031Project/TIMER.vhd Line: 59
Info (10041): Inferred latch for "IO_COUNT[15]" at TIMER.vhd(59) File: C:/Users/ishan/OneDrive/Documents/GitHub/NeoPixel2031Project/TIMER.vhd Line: 59
Info (12128): Elaborating entity "clk_div" for hierarchy "clk_div:inst5"
Info (12128): Elaborating entity "IO_DECODER" for hierarchy "IO_DECODER:inst3"
Info (12128): Elaborating entity "DIG_IN" for hierarchy "DIG_IN:inst7"
Info (12128): Elaborating entity "HEX_DISP_6" for hierarchy "HEX_DISP_6:inst9"
Info (12128): Elaborating entity "HEX_DISP" for hierarchy "HEX_DISP_6:inst9|HEX_DISP:inst1"
Info (12128): Elaborating entity "DIG_OUT" for hierarchy "DIG_OUT:inst6"
Error (12006): Node instance "pll_main_inst" instantiates undefined entity "PLL_main_0002". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: C:/Users/ishan/OneDrive/Documents/GitHub/NeoPixel2031Project/PLL_main.vhd Line: 32
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 11 warnings
    Error: Peak virtual memory: 4859 megabytes
    Error: Processing ended: Thu Apr 14 14:23:52 2022
    Error: Elapsed time: 00:00:08
    Error: Total CPU time (on all processors): 00:00:22


