{"sha": "c9aa6b940fb8c010ffbba8a6a2eb3ce1de21389f", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6YzlhYTZiOTQwZmI4YzAxMGZmYmJhOGE2YTJlYjNjZTFkZTIxMzg5Zg==", "commit": {"author": {"name": "Kyrylo Tkachov", "email": "kyrylo.tkachov@arm.com", "date": "2015-11-06T12:04:15Z"}, "committer": {"name": "Kyrylo Tkachov", "email": "ktkachov@gcc.gnu.org", "date": "2015-11-06T12:04:15Z"}, "message": "[ARM/AArch64] PR 68088: Fix RTL checking ICE due to subregs inside accumulator forwarding check\n\n        PR target/68088\n        * config/arm/aarch-common.c (aarch_accumulator_forwarding): Strip\n        subregs from accumulator and make sure it's a register.\n\n        * gcc.dg/pr68088_1.c: New test.\n\nFrom-SVN: r229845", "tree": {"sha": "abfaa95dcf19408483ccfe4f9c380784daa56057", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/abfaa95dcf19408483ccfe4f9c380784daa56057"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/c9aa6b940fb8c010ffbba8a6a2eb3ce1de21389f", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/c9aa6b940fb8c010ffbba8a6a2eb3ce1de21389f", "html_url": "https://github.com/Rust-GCC/gccrs/commit/c9aa6b940fb8c010ffbba8a6a2eb3ce1de21389f", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/c9aa6b940fb8c010ffbba8a6a2eb3ce1de21389f/comments", "author": {"login": "ktkachov-arm", "id": 74917949, "node_id": "MDQ6VXNlcjc0OTE3OTQ5", "avatar_url": "https://avatars.githubusercontent.com/u/74917949?v=4", "gravatar_id": "", "url": "https://api.github.com/users/ktkachov-arm", "html_url": "https://github.com/ktkachov-arm", "followers_url": "https://api.github.com/users/ktkachov-arm/followers", "following_url": "https://api.github.com/users/ktkachov-arm/following{/other_user}", "gists_url": "https://api.github.com/users/ktkachov-arm/gists{/gist_id}", "starred_url": "https://api.github.com/users/ktkachov-arm/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/ktkachov-arm/subscriptions", "organizations_url": "https://api.github.com/users/ktkachov-arm/orgs", "repos_url": "https://api.github.com/users/ktkachov-arm/repos", "events_url": "https://api.github.com/users/ktkachov-arm/events{/privacy}", "received_events_url": "https://api.github.com/users/ktkachov-arm/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "66c5c67baffb2fa9fd9085c01f2811b07f0f7f60", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/66c5c67baffb2fa9fd9085c01f2811b07f0f7f60", "html_url": "https://github.com/Rust-GCC/gccrs/commit/66c5c67baffb2fa9fd9085c01f2811b07f0f7f60"}], "stats": {"total": 32, "additions": 32, "deletions": 0}, "files": [{"sha": "3966f5158600e01c007d04a02fc7370e97b9a40a", "filename": "gcc/ChangeLog", "status": "modified", "additions": 6, "deletions": 0, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/c9aa6b940fb8c010ffbba8a6a2eb3ce1de21389f/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/c9aa6b940fb8c010ffbba8a6a2eb3ce1de21389f/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=c9aa6b940fb8c010ffbba8a6a2eb3ce1de21389f", "patch": "@@ -1,3 +1,9 @@\n+2015-11-06  Kyrylo Tkachov  <kyrylo.tkachov@arm.com>\n+\n+\tPR target/68088\n+\t* config/arm/aarch-common.c (aarch_accumulator_forwarding): Strip\n+\tsubregs from accumulator and make sure it's a register.\n+\n 2015-11-06  Simon Dardis  <simon.dardis@imgtec.com>\n \n \t* config/mips/loongson.md (vec_loongson_extract_lo_<mode>): New, extract"}, {"sha": "e6668d5742c0c4f8b7ecc4f3e99198bb129b69a4", "filename": "gcc/config/arm/aarch-common.c", "status": "modified", "additions": 6, "deletions": 0, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/c9aa6b940fb8c010ffbba8a6a2eb3ce1de21389f/gcc%2Fconfig%2Farm%2Faarch-common.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/c9aa6b940fb8c010ffbba8a6a2eb3ce1de21389f/gcc%2Fconfig%2Farm%2Faarch-common.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Faarch-common.c?ref=c9aa6b940fb8c010ffbba8a6a2eb3ce1de21389f", "patch": "@@ -460,6 +460,12 @@ aarch_accumulator_forwarding (rtx_insn *producer, rtx_insn *consumer)\n \treturn 0;\n     }\n \n+  if (GET_CODE (accumulator) == SUBREG)\n+    accumulator = SUBREG_REG (accumulator);\n+\n+  if (!REG_P (accumulator))\n+    return 0;\n+\n   return (REGNO (dest) == REGNO (accumulator));\n }\n "}, {"sha": "3bf8cf1bca00555261e23c88909a2cba0551a312", "filename": "gcc/testsuite/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/c9aa6b940fb8c010ffbba8a6a2eb3ce1de21389f/gcc%2Ftestsuite%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/c9aa6b940fb8c010ffbba8a6a2eb3ce1de21389f/gcc%2Ftestsuite%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2FChangeLog?ref=c9aa6b940fb8c010ffbba8a6a2eb3ce1de21389f", "patch": "@@ -1,3 +1,8 @@\n+2015-11-06  Kyrylo Tkachov  <kyrylo.tkachov@arm.com>\n+\n+\tPR target/68088\n+\t* gcc.dg/pr68088_1.c: New test.\n+\n 2015-11-06  Richard Biener  <rguenther@suse.de>\n \n \t* gcc.dg/vect/bb-slp-38.c: New testcase."}, {"sha": "49c6aa1454335be8748d899f9a83092a539ff17e", "filename": "gcc/testsuite/gcc.dg/pr68088_1.c", "status": "added", "additions": 15, "deletions": 0, "changes": 15, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/c9aa6b940fb8c010ffbba8a6a2eb3ce1de21389f/gcc%2Ftestsuite%2Fgcc.dg%2Fpr68088_1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/c9aa6b940fb8c010ffbba8a6a2eb3ce1de21389f/gcc%2Ftestsuite%2Fgcc.dg%2Fpr68088_1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.dg%2Fpr68088_1.c?ref=c9aa6b940fb8c010ffbba8a6a2eb3ce1de21389f", "patch": "@@ -0,0 +1,15 @@\n+/* { dg-do compile } */\n+/* { dg-options \"-O2\" } */\n+\n+void bar (unsigned long);\n+\n+void\n+foo (unsigned long aul, unsigned m, unsigned i)\n+{\n+  while (1)\n+    {\n+      aul += i;\n+      i = aul % m;\n+      bar (aul);\n+    }\n+}"}]}