[ { "BlackBox" :
    { "name"      : "CLaSH.Signal.Internal.register#"
    , "comment"   :
    "register# :: SClock clk     -- ARG[0]
               -> a              -- ARG[1]
               -> CSignal clk a  -- ARG[2]
               -> CSignal clk a"
    , "templateD" :
"reg ~SIGD[~SYM[1]][2];

always @ (posedge ~CLK[0] or negedge ~RST[0])
if (~ ~RST[0]) begin
  ~SYM[1] <= ~ARG[1];
end else begin
  ~SYM[1] <= ~ARG[2];
end

assign ~RESULT = ~SYM[1];"
    }
  }
, { "BlackBox" :
    { "name"      : "CLaSH.Signal.Internal.regEn#"
    , "comment"   :
    "regEn# :: SClock clk       -- ARG[0]
            -> a                -- ARG[1]
            -> CSignal clk Bool -- ARG[2]
            -> CSignal clk a    -- ARG[3]
            -> CSignal clk a"
    , "templateD" :
"regEn_~SYM[0] : block
  signal ~SYM[1] : ~TYP[1];
  signal ~SYM[2] : ~TYP[2];
  signal ~SYM[3] : ~TYP[3];
begin
  ~SYM[1] <= ~ARG[1];
  ~SYM[2] <= ~ARG[2];

  process(~CLK[0],~RST[0],~SYM[1],~SYM[2])
  begin
    if ~RST[0] = '0' then
      ~SYM[3] <= ~SYM[1];
    elsif rising_edge(~CLK[0]) then
      if ~SYM[2] then
        ~SYM[3] <= ~ARG[3];
      end if;
    end if;
  end process;

  ~RESULT <= ~SYM[3];
end block;"
    }
  }

, { "Primitive" :
    { "name"      : "CLaSH.Signal.Internal.signal#"
    , "primType"  : "Function"
    }
  }
, { "Primitive" :
    { "name"      : "CLaSH.Signal.Internal.mapSignal#"
    , "primType"  : "Function"
    }
  }
, { "Primitive" :
    { "name"      : "CLaSH.Signal.Internal.appSignal#"
    , "primType"  : "Function"
    }
  }
, { "Primitive" :
    { "name"      : "CLaSH.Signal.Internal.foldr#"
    , "primType"  : "Function"
    }
  }
, { "Primitive" :
    { "name"      : "CLaSH.Signal.Internal.traverse#"
    , "primType"  : "Function"
    }
  }
]
