# UART Communication on Artix-7 FPGA

A fully synthesizable UART Transmitter and Receiver implemented in Verilog HDL
and verified through simulation and hardware testing.

## Features
- Baud-rate configurable
- Start/Data/Stop bit compliant
- Hardware echo test with LEDs
- Timing-accurate RTL

## Platform
- Xilinx Artix-7
- Vivado Design Suite
