#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Mar  1 14:47:40 2023
# Process ID: 169308
# Current directory: /home/ross/repos/ELVIS/lab2/lab2.runs/design_1_AXI_Converter_0_0_synth_1
# Command line: vivado -log design_1_AXI_Converter_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_AXI_Converter_0_0.tcl
# Log file: /home/ross/repos/ELVIS/lab2/lab2.runs/design_1_AXI_Converter_0_0_synth_1/design_1_AXI_Converter_0_0.vds
# Journal file: /home/ross/repos/ELVIS/lab2/lab2.runs/design_1_AXI_Converter_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_AXI_Converter_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ross/repos/ELVIS/lab2/lab2.ipdefs/ip_repo_BAK_0_0_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top design_1_AXI_Converter_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 169427
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2386.000 ; gain = 0.000 ; free physical = 30014 ; free virtual = 44102
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_AXI_Converter_0_0' [/home/ross/repos/ELVIS/lab2/lab2.srcs/sources_1/bd/design_1/ip/design_1_AXI_Converter_0_0/synth/design_1_AXI_Converter_0_0.v:56]
INFO: [Synth 8-6157] synthesizing module 'AXI_Converter_v1_0' [/home/ross/repos/ELVIS/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/70fe/hdl/AXI_Converter_v1_0.v:4]
	Parameter C_M00_AXI_TARGET_SLAVE_BASE_ADDR bound to: 1048576 - type: integer 
	Parameter C_M00_AXI_BURST_LEN bound to: 1 - type: integer 
	Parameter C_M00_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M00_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M00_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M00_AXI_WUSER_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXI_RUSER_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXI_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AXI_Converter_v1_0_M00_AXI' [/home/ross/repos/ELVIS/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/70fe/hdl/AXI_Converter_v1_0_M00_AXI.v:4]
	Parameter C_M_TARGET_SLAVE_BASE_ADDR bound to: 1048576 - type: integer 
	Parameter C_M_AXI_BURST_LEN bound to: 1 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSACTIONS_NUM bound to: 0 - type: integer 
	Parameter C_MASTER_LENGTH bound to: 12 - type: integer 
	Parameter C_NO_BURSTS_REQ bound to: 10 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter INIT_WRITE bound to: 2'b01 
	Parameter INIT_READ bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'AXI_Converter_v1_0_M00_AXI' (1#1) [/home/ross/repos/ELVIS/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/70fe/hdl/AXI_Converter_v1_0_M00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'AXI_Converter_v1_0' (2#1) [/home/ross/repos/ELVIS/lab2/lab2.srcs/sources_1/bd/design_1/ipshared/70fe/hdl/AXI_Converter_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_AXI_Converter_0_0' (3#1) [/home/ross/repos/ELVIS/lab2/lab2.srcs/sources_1/bd/design_1/ip/design_1_AXI_Converter_0_0/synth/design_1_AXI_Converter_0_0.v:56]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2386.000 ; gain = 0.000 ; free physical = 29498 ; free virtual = 43597
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2386.000 ; gain = 0.000 ; free physical = 31475 ; free virtual = 45577
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2386.000 ; gain = 0.000 ; free physical = 31503 ; free virtual = 45605
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2386.000 ; gain = 0.000 ; free physical = 32789 ; free virtual = 46892
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2505.773 ; gain = 0.000 ; free physical = 33075 ; free virtual = 47190
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2505.773 ; gain = 0.000 ; free physical = 33069 ; free virtual = 47183
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2505.773 ; gain = 119.773 ; free physical = 33219 ; free virtual = 47340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2505.773 ; gain = 119.773 ; free physical = 33216 ; free virtual = 47337
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2505.773 ; gain = 119.773 ; free physical = 33215 ; free virtual = 47336
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'mst_exec_state_reg' in module 'AXI_Converter_v1_0_M00_AXI'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
              INIT_WRITE |                               01 |                               01
               INIT_READ |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mst_exec_state_reg' using encoding 'sequential' in module 'AXI_Converter_v1_0_M00_AXI'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2505.773 ; gain = 119.773 ; free physical = 33213 ; free virtual = 47336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input    1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 18    
+---Muxes : 
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 10    
	   3 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2505.773 ; gain = 119.773 ; free physical = 33217 ; free virtual = 47351
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2505.773 ; gain = 119.773 ; free physical = 33643 ; free virtual = 47791
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2505.773 ; gain = 119.773 ; free physical = 33641 ; free virtual = 47789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2505.773 ; gain = 119.773 ; free physical = 33628 ; free virtual = 47777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2505.773 ; gain = 119.773 ; free physical = 33220 ; free virtual = 47368
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2505.773 ; gain = 119.773 ; free physical = 33220 ; free virtual = 47368
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2505.773 ; gain = 119.773 ; free physical = 33219 ; free virtual = 47368
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2505.773 ; gain = 119.773 ; free physical = 33219 ; free virtual = 47368
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2505.773 ; gain = 119.773 ; free physical = 33219 ; free virtual = 47368
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2505.773 ; gain = 119.773 ; free physical = 33219 ; free virtual = 47368
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     8|
|2     |LUT1   |     3|
|3     |LUT2   |     5|
|4     |LUT3   |     5|
|5     |LUT4   |     2|
|6     |LUT5   |     6|
|7     |LUT6   |     8|
|8     |FDRE   |   146|
|9     |FDSE   |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2505.773 ; gain = 119.773 ; free physical = 33219 ; free virtual = 47368
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2505.773 ; gain = 0.000 ; free physical = 33280 ; free virtual = 47428
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2505.773 ; gain = 119.773 ; free physical = 33279 ; free virtual = 47428
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2505.773 ; gain = 0.000 ; free physical = 33357 ; free virtual = 47505
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2505.773 ; gain = 0.000 ; free physical = 33377 ; free virtual = 47526
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 2505.773 ; gain = 119.867 ; free physical = 33537 ; free virtual = 47686
INFO: [Common 17-1381] The checkpoint '/home/ross/repos/ELVIS/lab2/lab2.runs/design_1_AXI_Converter_0_0_synth_1/design_1_AXI_Converter_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_AXI_Converter_0_0, cache-ID = 2fa18ea6fbef8f49
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/ross/repos/ELVIS/lab2/lab2.runs/design_1_AXI_Converter_0_0_synth_1/design_1_AXI_Converter_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_AXI_Converter_0_0_utilization_synth.rpt -pb design_1_AXI_Converter_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar  1 14:48:01 2023...
