{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1528163778510 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1528163778535 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 05 09:56:18 2018 " "Processing started: Tue Jun 05 09:56:18 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1528163778535 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1528163778535 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off weizhi_uart -c weizhi_uart " "Command: quartus_map --read_settings_files=on --write_settings_files=off weizhi_uart -c weizhi_uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1528163778535 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1528163779284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.v 1 1 " "Found 1 design units, including 1 entities, in source file uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart.v" "" { Text "D:/FPGA_pro/weizhi_uart11bit/uart.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528163792119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528163792119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "speed_select.v 1 1 " "Found 1 design units, including 1 entities, in source file speed_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 speed_select " "Found entity 1: speed_select" {  } { { "speed_select.v" "" { Text "D:/FPGA_pro/weizhi_uart11bit/speed_select.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528163792138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528163792138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file my_uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_uart_tx " "Found entity 1: my_uart_tx" {  } { { "my_uart_tx.v" "" { Text "D:/FPGA_pro/weizhi_uart11bit/my_uart_tx.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528163792141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528163792141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file my_uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_uart_rx " "Found entity 1: my_uart_rx" {  } { { "my_uart_rx.v" "" { Text "D:/FPGA_pro/weizhi_uart11bit/my_uart_rx.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528163792144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528163792144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_new.bdf 1 1 " "Found 1 design units, including 1 entities, in source file main_new.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 main_new " "Found entity 1: main_new" {  } { { "main_new.bdf" "" { Schematic "D:/FPGA_pro/weizhi_uart11bit/main_new.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528163792166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528163792166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_select.v 1 1 " "Found 1 design units, including 1 entities, in source file data_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_select " "Found entity 1: data_select" {  } { { "data_select.v" "" { Text "D:/FPGA_pro/weizhi_uart11bit/data_select.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528163792168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528163792168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare_new.v 1 1 " "Found 1 design units, including 1 entities, in source file compare_new.v" { { "Info" "ISGN_ENTITY_NAME" "1 compare_new " "Found entity 1: compare_new" {  } { { "compare_new.v" "" { Text "D:/FPGA_pro/weizhi_uart11bit/compare_new.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528163792171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528163792171 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main_new " "Elaborating entity \"main_new\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1528163792333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare_new compare_new:inst3 " "Elaborating entity \"compare_new\" for hierarchy \"compare_new:inst3\"" {  } { { "main_new.bdf" "inst3" { Schematic "D:/FPGA_pro/weizhi_uart11bit/main_new.bdf" { { 432 696 872 528 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528163792398 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "model compare_new.v(12) " "Verilog HDL Always Construct warning at compare_new.v(12): variable \"model\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "compare_new.v" "" { Text "D:/FPGA_pro/weizhi_uart11bit/compare_new.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1528163792400 "|main_new|compare_new:inst3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "close compare_new.v(14) " "Verilog HDL Always Construct warning at compare_new.v(14): variable \"close\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "compare_new.v" "" { Text "D:/FPGA_pro/weizhi_uart11bit/compare_new.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1528163792400 "|main_new|compare_new:inst3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "open compare_new.v(14) " "Verilog HDL Always Construct warning at compare_new.v(14): variable \"open\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "compare_new.v" "" { Text "D:/FPGA_pro/weizhi_uart11bit/compare_new.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1528163792400 "|main_new|compare_new:inst3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "open compare_new.v(19) " "Verilog HDL Always Construct warning at compare_new.v(19): variable \"open\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "compare_new.v" "" { Text "D:/FPGA_pro/weizhi_uart11bit/compare_new.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1528163792401 "|main_new|compare_new:inst3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "close compare_new.v(19) " "Verilog HDL Always Construct warning at compare_new.v(19): variable \"close\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "compare_new.v" "" { Text "D:/FPGA_pro/weizhi_uart11bit/compare_new.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1528163792401 "|main_new|compare_new:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_select data_select:inst5 " "Elaborating entity \"data_select\" for hierarchy \"data_select:inst5\"" {  } { { "main_new.bdf" "inst5" { Schematic "D:/FPGA_pro/weizhi_uart11bit/main_new.bdf" { { 288 320 520 464 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528163792402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:inst " "Elaborating entity \"uart\" for hierarchy \"uart:inst\"" {  } { { "main_new.bdf" "inst" { Schematic "D:/FPGA_pro/weizhi_uart11bit/main_new.bdf" { { 272 80 288 416 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528163792406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "speed_select uart:inst\|speed_select:speed_rx " "Elaborating entity \"speed_select\" for hierarchy \"uart:inst\|speed_select:speed_rx\"" {  } { { "uart.v" "speed_rx" { Text "D:/FPGA_pro/weizhi_uart11bit/uart.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528163792408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_uart_rx uart:inst\|my_uart_rx:my_uart_rx " "Elaborating entity \"my_uart_rx\" for hierarchy \"uart:inst\|my_uart_rx:my_uart_rx\"" {  } { { "uart.v" "my_uart_rx" { Text "D:/FPGA_pro/weizhi_uart11bit/uart.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528163792411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_uart_tx uart:inst\|my_uart_tx:my_uart_tx " "Elaborating entity \"my_uart_tx\" for hierarchy \"uart:inst\|my_uart_tx:my_uart_tx\"" {  } { { "uart.v" "my_uart_tx" { Text "D:/FPGA_pro/weizhi_uart11bit/uart.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528163792429 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "uart:inst\|my_uart_tx:my_uart_tx\|bps_start " "Converted tri-state buffer \"uart:inst\|my_uart_tx:my_uart_tx\|bps_start\" feeding internal logic into a wire" {  } { { "my_uart_tx.v" "" { Text "D:/FPGA_pro/weizhi_uart11bit/my_uart_tx.v" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528163793367 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "uart:inst\|my_uart_rx:my_uart_rx\|bps_start " "Converted tri-state buffer \"uart:inst\|my_uart_rx:my_uart_rx\|bps_start\" feeding internal logic into a wire" {  } { { "my_uart_rx.v" "" { Text "D:/FPGA_pro/weizhi_uart11bit/my_uart_rx.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1528163793367 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1528163793367 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "tx VCC " "Pin \"tx\" is stuck at VCC" {  } { { "main_new.bdf" "" { Schematic "D:/FPGA_pro/weizhi_uart11bit/main_new.bdf" { { 256 304 480 272 "tx" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528163794816 "|main_new|tx"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1528163794816 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1528163795002 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1528163795697 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1528163796443 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528163796443 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "403 " "Implemented 403 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1528163797424 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1528163797424 ""} { "Info" "ICUT_CUT_TM_LCELLS" "385 " "Implemented 385 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1528163797424 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1528163797424 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "662 " "Peak virtual memory: 662 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1528163797466 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 05 09:56:37 2018 " "Processing ended: Tue Jun 05 09:56:37 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1528163797466 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1528163797466 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1528163797466 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1528163797466 ""}
