-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity dense_resource_rf_leq_nin_0_0_0_0_0 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    data_0_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_1_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_2_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_3_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_4_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_5_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_6_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_7_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_ce : IN STD_LOGIC );
end;


architecture behav of dense_resource_rf_leq_nin_0_0_0_0_0 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv15_7FBE : STD_LOGIC_VECTOR (14 downto 0) := "111111110111110";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv16_FFBC : STD_LOGIC_VECTOR (15 downto 0) := "1111111110111100";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv20_0 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000000";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv9_67 : STD_LOGIC_VECTOR (8 downto 0) := "001100111";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv15_7FB6 : STD_LOGIC_VECTOR (14 downto 0) := "111111110110110";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv23_7FFFD6 : STD_LOGIC_VECTOR (22 downto 0) := "11111111111111111010110";
    constant ap_const_lv24_FFFDC8 : STD_LOGIC_VECTOR (23 downto 0) := "111111111111110111001000";
    constant ap_const_lv24_2B0 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000001010110000";
    constant ap_const_lv23_27 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000100111";
    constant ap_const_lv23_7FFFC6 : STD_LOGIC_VECTOR (22 downto 0) := "11111111111111111000110";
    constant ap_const_lv22_3FFFE6 : STD_LOGIC_VECTOR (21 downto 0) := "1111111111111111100110";
    constant ap_const_lv23_2F : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000101111";
    constant ap_const_lv24_FFFC0A : STD_LOGIC_VECTOR (23 downto 0) := "111111111111110000001010";
    constant ap_const_lv24_55 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000001010101";
    constant ap_const_lv24_FFFFA7 : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111110100111";
    constant ap_const_lv24_56F : STD_LOGIC_VECTOR (23 downto 0) := "000000000000010101101111";
    constant ap_const_lv23_2D : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000101101";
    constant ap_const_lv24_AE : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000010101110";
    constant ap_const_lv23_31 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000110001";
    constant ap_const_lv24_FFFF27 : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111100100111";
    constant ap_const_lv24_91 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000010010001";
    constant ap_const_lv24_FFFF6A : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111101101010";
    constant ap_const_lv23_7FFFCE : STD_LOGIC_VECTOR (22 downto 0) := "11111111111111111001110";

    signal data_3_V_read_13_reg_1163 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal data_2_V_read_13_reg_1168 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_1_V_read_13_reg_1177 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_0_V_read_13_reg_1184 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln703_69_fu_298_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln703_69_reg_1190 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln708_12_reg_1195 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln708_13_reg_1200 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln703_76_fu_388_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln703_76_reg_1205 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln703_85_fu_497_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln703_85_reg_1210 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln703_93_fu_614_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln703_93_reg_1215 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal shl_ln_fu_180_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln_fu_180_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal shl_ln1118_1_fu_192_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln1118_1_fu_192_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln1118_8_fu_200_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal sext_ln1118_7_fu_188_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal sub_ln1118_fu_204_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal trunc_ln708_4_fu_210_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln1118_4_fu_1030_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal trunc_ln708_5_fu_228_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln1118_11_fu_241_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln1118_5_fu_1037_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_fu_262_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_fu_262_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln708_2_fu_220_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln708_3_fu_237_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln703_fu_272_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln703_67_fu_282_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln703_24_fu_288_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln708_6_fu_249_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln703_68_fu_292_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln703_66_fu_276_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln1118_1_fu_304_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal shl_ln1118_4_fu_320_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln1118_4_fu_320_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal shl_ln1118_5_fu_332_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln1118_5_fu_332_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln1118_15_fu_328_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal sext_ln1118_16_fu_340_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal sub_ln1118_2_fu_344_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln1118_9_fu_1044_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln1118_10_fu_1051_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal trunc_ln708_15_fu_369_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln708_10_fu_378_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln703_75_fu_382_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln708_14_fu_360_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln708_20_fu_394_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln708_20_fu_394_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln708_21_fu_408_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln708_21_fu_408_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln1118_13_fu_1058_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal trunc_ln708_22_fu_422_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal shl_ln1118_9_fu_435_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln1118_9_fu_435_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln1118_21_fu_447_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal sub_ln1118_6_fu_451_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_258_fu_457_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln708_15_fu_418_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln708_16_fu_431_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln708_14_fu_404_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln703_83_fu_477_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln703_26_fu_483_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln703_25_fu_467_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln703_84_fu_487_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln703_27_fu_493_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln703_82_fu_471_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln1118_18_fu_1065_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal trunc_ln708_28_fu_503_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln1118_10_fu_516_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln1118_10_fu_516_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal shl_ln1118_11_fu_528_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln1118_11_fu_528_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln1118_22_fu_524_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal sext_ln1118_23_fu_536_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal sub_ln1118_7_fu_540_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal trunc_ln708_29_fu_546_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal shl_ln1118_12_fu_560_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln1118_12_fu_560_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal sext_ln1118_20_fu_443_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal sext_ln1118_24_fu_568_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal sub_ln1118_8_fu_572_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_259_fu_578_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln708_19_fu_512_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln703_28_fu_588_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln703_91_fu_598_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln703_29_fu_604_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln708_20_fu_556_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln703_92_fu_608_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln703_90_fu_592_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln1118_fu_1072_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal trunc_ln_fu_626_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln1118_1_fu_1079_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln1118_2_fu_1086_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln1118_3_fu_1093_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal trunc_ln708_3_fu_669_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln708_fu_635_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln708_1_fu_642_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln708_2_fu_657_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln708_1_fu_678_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln703_64_fu_688_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln703_fu_682_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln703_65_fu_694_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln1118_6_fu_1100_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln1118_7_fu_1107_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal shl_ln1118_2_fu_723_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal shl_ln1118_3_fu_734_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln1118_14_fu_741_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal sext_ln1118_13_fu_730_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal add_ln1118_fu_745_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal trunc_ln708_10_fu_751_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln1118_8_fu_1114_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal trunc_ln708_11_fu_765_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln708_8_fu_705_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln708_9_fu_714_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln708_6_fu_761_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln708_7_fu_774_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln703_72_fu_790_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln703_71_fu_784_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln708_8_fu_778_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln708_9_fu_781_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln703_74_fu_802_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln703_77_fu_808_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln703_73_fu_796_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln1118_11_fu_1121_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal shl_ln1118_6_fu_828_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln1118_17_fu_835_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal shl_ln1118_7_fu_845_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln1118_3_fu_839_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal sext_ln1118_18_fu_852_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal sub_ln1118_4_fu_856_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal trunc_ln708_17_fu_862_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln1118_8_fu_876_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln1118_19_fu_883_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln1118_4_fu_654_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sub_ln1118_5_fu_887_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal trunc_ln708_18_fu_893_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln1118_12_fu_1128_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal trunc_ln708_19_fu_907_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln708_16_fu_819_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln708_11_fu_872_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln708_12_fu_903_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln708_13_fu_916_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln703_80_fu_926_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln703_79_fu_920_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln703_81_fu_932_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln1118_14_fu_1135_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln1118_15_fu_1142_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln1118_16_fu_1149_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln1118_17_fu_1156_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal trunc_ln708_27_fu_970_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln708_24_fu_943_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln708_25_fu_952_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln708_26_fu_961_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln708_18_fu_979_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln703_88_fu_989_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln703_87_fu_983_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln703_89_fu_995_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln703_318_fu_700_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_1_V_fu_813_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_2_V_fu_938_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_3_V_fu_1001_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln1118_4_fu_1030_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln1118_5_fu_1037_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1118_11_fu_241_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln1118_5_fu_1037_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln1118_9_fu_1044_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln1118_9_fu_1044_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln1118_10_fu_1051_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln1118_13_fu_1058_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln1118_18_fu_1065_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln1118_fu_1072_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln1118_1_fu_1079_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1118_2_fu_639_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln1118_1_fu_1079_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln1118_2_fu_1086_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1118_3_fu_651_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln1118_2_fu_1086_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln1118_3_fu_1093_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1118_5_fu_666_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln1118_3_fu_1093_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln1118_6_fu_1100_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1118_fu_620_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln1118_6_fu_1100_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln1118_7_fu_1107_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln1118_7_fu_1107_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln1118_8_fu_1114_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln1118_8_fu_1114_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln1118_11_fu_1121_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln1118_11_fu_1121_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln1118_12_fu_1128_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln1118_12_fu_1128_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln1118_14_fu_1135_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln1118_14_fu_1135_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln1118_15_fu_1142_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln1118_15_fu_1142_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln1118_16_fu_1149_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln1118_16_fu_1149_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln1118_17_fu_1156_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln1118_17_fu_1156_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_ce_reg : STD_LOGIC;
    signal ap_return_0_int_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_return_1_int_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_return_2_int_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_return_3_int_reg : STD_LOGIC_VECTOR (15 downto 0);

    component myproject_mul_mul_16s_7s_23_1_0 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        dout : OUT STD_LOGIC_VECTOR (22 downto 0) );
    end component;


    component myproject_mul_mul_16s_11s_24_1_0 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (10 downto 0);
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component myproject_mul_mul_16s_11ns_24_1_0 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (10 downto 0);
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component myproject_mul_mul_16s_7ns_23_1_0 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        dout : OUT STD_LOGIC_VECTOR (22 downto 0) );
    end component;


    component myproject_mul_mul_16s_6s_22_1_0 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (5 downto 0);
        dout : OUT STD_LOGIC_VECTOR (21 downto 0) );
    end component;


    component myproject_mul_mul_16s_8ns_24_1_0 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component myproject_mul_mul_16s_8s_24_1_0 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component myproject_mul_mul_16s_12ns_24_1_0 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (11 downto 0);
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component myproject_mul_mul_16s_9ns_24_1_0 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (8 downto 0);
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component myproject_mul_mul_16s_9s_24_1_0 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (8 downto 0);
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;



begin
    myproject_mul_mul_16s_7s_23_1_0_U815 : component myproject_mul_mul_16s_7s_23_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 7,
        dout_WIDTH => 23)
    port map (
        din0 => data_5_V_read,
        din1 => mul_ln1118_4_fu_1030_p1,
        dout => mul_ln1118_4_fu_1030_p2);

    myproject_mul_mul_16s_11s_24_1_0_U816 : component myproject_mul_mul_16s_11s_24_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 11,
        dout_WIDTH => 24)
    port map (
        din0 => mul_ln1118_5_fu_1037_p0,
        din1 => mul_ln1118_5_fu_1037_p1,
        dout => mul_ln1118_5_fu_1037_p2);

    myproject_mul_mul_16s_11ns_24_1_0_U817 : component myproject_mul_mul_16s_11ns_24_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 11,
        dout_WIDTH => 24)
    port map (
        din0 => mul_ln1118_9_fu_1044_p0,
        din1 => mul_ln1118_9_fu_1044_p1,
        dout => mul_ln1118_9_fu_1044_p2);

    myproject_mul_mul_16s_7ns_23_1_0_U818 : component myproject_mul_mul_16s_7ns_23_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 7,
        dout_WIDTH => 23)
    port map (
        din0 => data_7_V_read,
        din1 => mul_ln1118_10_fu_1051_p1,
        dout => mul_ln1118_10_fu_1051_p2);

    myproject_mul_mul_16s_7s_23_1_0_U819 : component myproject_mul_mul_16s_7s_23_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 7,
        dout_WIDTH => 23)
    port map (
        din0 => data_6_V_read,
        din1 => mul_ln1118_13_fu_1058_p1,
        dout => mul_ln1118_13_fu_1058_p2);

    myproject_mul_mul_16s_6s_22_1_0_U820 : component myproject_mul_mul_16s_6s_22_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 6,
        dout_WIDTH => 22)
    port map (
        din0 => data_4_V_read,
        din1 => mul_ln1118_18_fu_1065_p1,
        dout => mul_ln1118_18_fu_1065_p2);

    myproject_mul_mul_16s_7ns_23_1_0_U821 : component myproject_mul_mul_16s_7ns_23_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 7,
        dout_WIDTH => 23)
    port map (
        din0 => data_0_V_read_13_reg_1184,
        din1 => mul_ln1118_fu_1072_p1,
        dout => mul_ln1118_fu_1072_p2);

    myproject_mul_mul_16s_11s_24_1_0_U822 : component myproject_mul_mul_16s_11s_24_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 11,
        dout_WIDTH => 24)
    port map (
        din0 => mul_ln1118_1_fu_1079_p0,
        din1 => mul_ln1118_1_fu_1079_p1,
        dout => mul_ln1118_1_fu_1079_p2);

    myproject_mul_mul_16s_8ns_24_1_0_U823 : component myproject_mul_mul_16s_8ns_24_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 8,
        dout_WIDTH => 24)
    port map (
        din0 => mul_ln1118_2_fu_1086_p0,
        din1 => mul_ln1118_2_fu_1086_p1,
        dout => mul_ln1118_2_fu_1086_p2);

    myproject_mul_mul_16s_7ns_23_1_0_U824 : component myproject_mul_mul_16s_7ns_23_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 7,
        dout_WIDTH => 23)
    port map (
        din0 => mul_ln1118_3_fu_1093_p0,
        din1 => mul_ln1118_3_fu_1093_p1,
        dout => mul_ln1118_3_fu_1093_p2);

    myproject_mul_mul_16s_8s_24_1_0_U825 : component myproject_mul_mul_16s_8s_24_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 8,
        dout_WIDTH => 24)
    port map (
        din0 => mul_ln1118_6_fu_1100_p0,
        din1 => mul_ln1118_6_fu_1100_p1,
        dout => mul_ln1118_6_fu_1100_p2);

    myproject_mul_mul_16s_12ns_24_1_0_U826 : component myproject_mul_mul_16s_12ns_24_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 12,
        dout_WIDTH => 24)
    port map (
        din0 => mul_ln1118_7_fu_1107_p0,
        din1 => mul_ln1118_7_fu_1107_p1,
        dout => mul_ln1118_7_fu_1107_p2);

    myproject_mul_mul_16s_7ns_23_1_0_U827 : component myproject_mul_mul_16s_7ns_23_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 7,
        dout_WIDTH => 23)
    port map (
        din0 => mul_ln1118_8_fu_1114_p0,
        din1 => mul_ln1118_8_fu_1114_p1,
        dout => mul_ln1118_8_fu_1114_p2);

    myproject_mul_mul_16s_9ns_24_1_0_U828 : component myproject_mul_mul_16s_9ns_24_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 9,
        dout_WIDTH => 24)
    port map (
        din0 => mul_ln1118_11_fu_1121_p0,
        din1 => mul_ln1118_11_fu_1121_p1,
        dout => mul_ln1118_11_fu_1121_p2);

    myproject_mul_mul_16s_7ns_23_1_0_U829 : component myproject_mul_mul_16s_7ns_23_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 7,
        dout_WIDTH => 23)
    port map (
        din0 => mul_ln1118_12_fu_1128_p0,
        din1 => mul_ln1118_12_fu_1128_p1,
        dout => mul_ln1118_12_fu_1128_p2);

    myproject_mul_mul_16s_9s_24_1_0_U830 : component myproject_mul_mul_16s_9s_24_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 9,
        dout_WIDTH => 24)
    port map (
        din0 => mul_ln1118_14_fu_1135_p0,
        din1 => mul_ln1118_14_fu_1135_p1,
        dout => mul_ln1118_14_fu_1135_p2);

    myproject_mul_mul_16s_9ns_24_1_0_U831 : component myproject_mul_mul_16s_9ns_24_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 9,
        dout_WIDTH => 24)
    port map (
        din0 => mul_ln1118_15_fu_1142_p0,
        din1 => mul_ln1118_15_fu_1142_p1,
        dout => mul_ln1118_15_fu_1142_p2);

    myproject_mul_mul_16s_9s_24_1_0_U832 : component myproject_mul_mul_16s_9s_24_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 9,
        dout_WIDTH => 24)
    port map (
        din0 => mul_ln1118_16_fu_1149_p0,
        din1 => mul_ln1118_16_fu_1149_p1,
        dout => mul_ln1118_16_fu_1149_p2);

    myproject_mul_mul_16s_7s_23_1_0_U833 : component myproject_mul_mul_16s_7s_23_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 7,
        dout_WIDTH => 23)
    port map (
        din0 => mul_ln1118_17_fu_1156_p0,
        din1 => mul_ln1118_17_fu_1156_p1,
        dout => mul_ln1118_17_fu_1156_p2);





    ap_ce_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            ap_ce_reg <= ap_ce;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                add_ln703_69_reg_1190 <= add_ln703_69_fu_298_p2;
                add_ln703_76_reg_1205 <= add_ln703_76_fu_388_p2;
                add_ln703_85_reg_1210 <= add_ln703_85_fu_497_p2;
                add_ln703_93_reg_1215 <= add_ln703_93_fu_614_p2;
                data_0_V_read_13_reg_1184 <= data_0_V_read;
                data_1_V_read_13_reg_1177 <= data_1_V_read;
                data_2_V_read_13_reg_1168 <= data_2_V_read;
                data_3_V_read_13_reg_1163 <= data_3_V_read;
                trunc_ln708_12_reg_1195 <= sub_ln1118_1_fu_304_p2(20 downto 8);
                trunc_ln708_13_reg_1200 <= sub_ln1118_2_fu_344_p2(22 downto 8);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce_reg)) then
                ap_return_0_int_reg <= add_ln703_318_fu_700_p2;
                ap_return_1_int_reg <= acc_1_V_fu_813_p2;
                ap_return_2_int_reg <= acc_2_V_fu_938_p2;
                ap_return_3_int_reg <= acc_3_V_fu_1001_p2;
            end if;
        end if;
    end process;
    acc_1_V_fu_813_p2 <= std_logic_vector(unsigned(add_ln703_77_fu_808_p2) + unsigned(add_ln703_73_fu_796_p2));
    acc_2_V_fu_938_p2 <= std_logic_vector(unsigned(add_ln703_85_reg_1210) + unsigned(add_ln703_81_fu_932_p2));
    acc_3_V_fu_1001_p2 <= std_logic_vector(unsigned(add_ln703_93_reg_1215) + unsigned(add_ln703_89_fu_995_p2));
    add_ln1118_fu_745_p2 <= std_logic_vector(signed(sext_ln1118_14_fu_741_p1) + signed(sext_ln1118_13_fu_730_p1));
    add_ln703_318_fu_700_p2 <= std_logic_vector(unsigned(add_ln703_69_reg_1190) + unsigned(add_ln703_65_fu_694_p2));
    add_ln703_64_fu_688_p2 <= std_logic_vector(unsigned(trunc_ln708_2_fu_657_p4) + unsigned(sext_ln708_1_fu_678_p1));
    add_ln703_65_fu_694_p2 <= std_logic_vector(unsigned(add_ln703_64_fu_688_p2) + unsigned(add_ln703_fu_682_p2));
    add_ln703_66_fu_276_p2 <= std_logic_vector(signed(sext_ln708_2_fu_220_p1) + signed(sext_ln708_3_fu_237_p1));
    add_ln703_67_fu_282_p2 <= std_logic_vector(signed(sext_ln703_fu_272_p1) + signed(ap_const_lv15_7FBE));
    add_ln703_68_fu_292_p2 <= std_logic_vector(signed(sext_ln703_24_fu_288_p1) + signed(trunc_ln708_6_fu_249_p4));
    add_ln703_69_fu_298_p2 <= std_logic_vector(unsigned(add_ln703_68_fu_292_p2) + unsigned(add_ln703_66_fu_276_p2));
    add_ln703_71_fu_784_p2 <= std_logic_vector(unsigned(trunc_ln708_8_fu_705_p4) + unsigned(trunc_ln708_9_fu_714_p4));
    add_ln703_72_fu_790_p2 <= std_logic_vector(signed(sext_ln708_6_fu_761_p1) + signed(sext_ln708_7_fu_774_p1));
    add_ln703_73_fu_796_p2 <= std_logic_vector(unsigned(add_ln703_72_fu_790_p2) + unsigned(add_ln703_71_fu_784_p2));
    add_ln703_74_fu_802_p2 <= std_logic_vector(signed(sext_ln708_8_fu_778_p1) + signed(sext_ln708_9_fu_781_p1));
    add_ln703_75_fu_382_p2 <= std_logic_vector(signed(sext_ln708_10_fu_378_p1) + signed(ap_const_lv16_FFBC));
    add_ln703_76_fu_388_p2 <= std_logic_vector(unsigned(add_ln703_75_fu_382_p2) + unsigned(trunc_ln708_14_fu_360_p4));
    add_ln703_77_fu_808_p2 <= std_logic_vector(unsigned(add_ln703_76_reg_1205) + unsigned(add_ln703_74_fu_802_p2));
    add_ln703_79_fu_920_p2 <= std_logic_vector(unsigned(trunc_ln708_16_fu_819_p4) + unsigned(sext_ln708_11_fu_872_p1));
    add_ln703_80_fu_926_p2 <= std_logic_vector(signed(sext_ln708_12_fu_903_p1) + signed(sext_ln708_13_fu_916_p1));
    add_ln703_81_fu_932_p2 <= std_logic_vector(unsigned(add_ln703_80_fu_926_p2) + unsigned(add_ln703_79_fu_920_p2));
    add_ln703_82_fu_471_p2 <= std_logic_vector(signed(sext_ln708_15_fu_418_p1) + signed(sext_ln708_16_fu_431_p1));
    add_ln703_83_fu_477_p2 <= std_logic_vector(signed(sext_ln708_14_fu_404_p1) + signed(ap_const_lv9_67));
    add_ln703_84_fu_487_p2 <= std_logic_vector(signed(sext_ln703_26_fu_483_p1) + signed(sext_ln703_25_fu_467_p1));
    add_ln703_85_fu_497_p2 <= std_logic_vector(signed(sext_ln703_27_fu_493_p1) + signed(add_ln703_82_fu_471_p2));
    add_ln703_87_fu_983_p2 <= std_logic_vector(unsigned(trunc_ln708_24_fu_943_p4) + unsigned(trunc_ln708_25_fu_952_p4));
    add_ln703_88_fu_989_p2 <= std_logic_vector(unsigned(trunc_ln708_26_fu_961_p4) + unsigned(sext_ln708_18_fu_979_p1));
    add_ln703_89_fu_995_p2 <= std_logic_vector(unsigned(add_ln703_88_fu_989_p2) + unsigned(add_ln703_87_fu_983_p2));
    add_ln703_90_fu_592_p2 <= std_logic_vector(signed(sext_ln708_19_fu_512_p1) + signed(sext_ln708_3_fu_237_p1));
    add_ln703_91_fu_598_p2 <= std_logic_vector(signed(sext_ln703_28_fu_588_p1) + signed(ap_const_lv15_7FB6));
    add_ln703_92_fu_608_p2 <= std_logic_vector(signed(sext_ln703_29_fu_604_p1) + signed(sext_ln708_20_fu_556_p1));
    add_ln703_93_fu_614_p2 <= std_logic_vector(unsigned(add_ln703_92_fu_608_p2) + unsigned(add_ln703_90_fu_592_p2));
    add_ln703_fu_682_p2 <= std_logic_vector(signed(sext_ln708_fu_635_p1) + signed(trunc_ln708_1_fu_642_p4));
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_return_0_assign_proc : process(add_ln703_318_fu_700_p2, ap_ce_reg, ap_return_0_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_0 <= ap_return_0_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_0 <= add_ln703_318_fu_700_p2;
        end if; 
    end process;


    ap_return_1_assign_proc : process(acc_1_V_fu_813_p2, ap_ce_reg, ap_return_1_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_1 <= ap_return_1_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_1 <= acc_1_V_fu_813_p2;
        end if; 
    end process;


    ap_return_2_assign_proc : process(acc_2_V_fu_938_p2, ap_ce_reg, ap_return_2_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_2 <= ap_return_2_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_2 <= acc_2_V_fu_938_p2;
        end if; 
    end process;


    ap_return_3_assign_proc : process(acc_3_V_fu_1001_p2, ap_ce_reg, ap_return_3_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_3 <= ap_return_3_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_3 <= acc_3_V_fu_1001_p2;
        end if; 
    end process;

    mul_ln1118_10_fu_1051_p1 <= ap_const_lv23_27(7 - 1 downto 0);
    mul_ln1118_11_fu_1121_p0 <= sext_ln1118_fu_620_p1(16 - 1 downto 0);
    mul_ln1118_11_fu_1121_p1 <= ap_const_lv24_AE(9 - 1 downto 0);
    mul_ln1118_12_fu_1128_p0 <= sext_ln1118_5_fu_666_p1(16 - 1 downto 0);
    mul_ln1118_12_fu_1128_p1 <= ap_const_lv23_31(7 - 1 downto 0);
    mul_ln1118_13_fu_1058_p1 <= ap_const_lv23_7FFFC6(7 - 1 downto 0);
    mul_ln1118_14_fu_1135_p0 <= sext_ln1118_fu_620_p1(16 - 1 downto 0);
    mul_ln1118_14_fu_1135_p1 <= ap_const_lv24_FFFF27(9 - 1 downto 0);
    mul_ln1118_15_fu_1142_p0 <= sext_ln1118_2_fu_639_p1(16 - 1 downto 0);
    mul_ln1118_15_fu_1142_p1 <= ap_const_lv24_91(9 - 1 downto 0);
    mul_ln1118_16_fu_1149_p0 <= sext_ln1118_3_fu_651_p1(16 - 1 downto 0);
    mul_ln1118_16_fu_1149_p1 <= ap_const_lv24_FFFF6A(9 - 1 downto 0);
    mul_ln1118_17_fu_1156_p0 <= sext_ln1118_5_fu_666_p1(16 - 1 downto 0);
    mul_ln1118_17_fu_1156_p1 <= ap_const_lv23_7FFFCE(7 - 1 downto 0);
    mul_ln1118_18_fu_1065_p1 <= ap_const_lv22_3FFFE6(6 - 1 downto 0);
    mul_ln1118_1_fu_1079_p0 <= sext_ln1118_2_fu_639_p1(16 - 1 downto 0);
    mul_ln1118_1_fu_1079_p1 <= ap_const_lv24_FFFC0A(11 - 1 downto 0);
    mul_ln1118_2_fu_1086_p0 <= sext_ln1118_3_fu_651_p1(16 - 1 downto 0);
    mul_ln1118_2_fu_1086_p1 <= ap_const_lv24_55(8 - 1 downto 0);
    mul_ln1118_3_fu_1093_p0 <= sext_ln1118_5_fu_666_p1(16 - 1 downto 0);
    mul_ln1118_3_fu_1093_p1 <= ap_const_lv23_27(7 - 1 downto 0);
    mul_ln1118_4_fu_1030_p1 <= ap_const_lv23_7FFFD6(7 - 1 downto 0);
    mul_ln1118_5_fu_1037_p0 <= sext_ln1118_11_fu_241_p1(16 - 1 downto 0);
    mul_ln1118_5_fu_1037_p1 <= ap_const_lv24_FFFDC8(11 - 1 downto 0);
    mul_ln1118_6_fu_1100_p0 <= sext_ln1118_fu_620_p1(16 - 1 downto 0);
    mul_ln1118_6_fu_1100_p1 <= ap_const_lv24_FFFFA7(8 - 1 downto 0);
    mul_ln1118_7_fu_1107_p0 <= sext_ln1118_2_fu_639_p1(16 - 1 downto 0);
    mul_ln1118_7_fu_1107_p1 <= ap_const_lv24_56F(12 - 1 downto 0);
    mul_ln1118_8_fu_1114_p0 <= sext_ln1118_5_fu_666_p1(16 - 1 downto 0);
    mul_ln1118_8_fu_1114_p1 <= ap_const_lv23_2D(7 - 1 downto 0);
    mul_ln1118_9_fu_1044_p0 <= sext_ln1118_11_fu_241_p1(16 - 1 downto 0);
    mul_ln1118_9_fu_1044_p1 <= ap_const_lv24_2B0(11 - 1 downto 0);
    mul_ln1118_fu_1072_p1 <= ap_const_lv23_2F(7 - 1 downto 0);
    sext_ln1118_11_fu_241_p0 <= data_6_V_read;
        sext_ln1118_11_fu_241_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln1118_11_fu_241_p0),24));

        sext_ln1118_13_fu_730_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_2_fu_723_p3),20));

        sext_ln1118_14_fu_741_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_3_fu_734_p3),20));

        sext_ln1118_15_fu_328_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_4_fu_320_p3),23));

        sext_ln1118_16_fu_340_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_5_fu_332_p3),23));

        sext_ln1118_17_fu_835_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_6_fu_828_p3),20));

        sext_ln1118_18_fu_852_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_7_fu_845_p3),20));

        sext_ln1118_19_fu_883_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_8_fu_876_p3),19));

        sext_ln1118_20_fu_443_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_9_fu_435_p3),22));

        sext_ln1118_21_fu_447_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_9_fu_435_p3),20));

        sext_ln1118_22_fu_524_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_10_fu_516_p3),23));

        sext_ln1118_23_fu_536_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_11_fu_528_p3),23));

        sext_ln1118_24_fu_568_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_12_fu_560_p3),22));

        sext_ln1118_2_fu_639_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_1_V_read_13_reg_1177),24));

        sext_ln1118_3_fu_651_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_2_V_read_13_reg_1168),24));

        sext_ln1118_4_fu_654_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_2_V_read_13_reg_1168),19));

        sext_ln1118_5_fu_666_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_3_V_read_13_reg_1163),23));

        sext_ln1118_7_fu_188_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln_fu_180_p3),21));

        sext_ln1118_8_fu_200_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_1_fu_192_p3),21));

        sext_ln1118_fu_620_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_0_V_read_13_reg_1184),24));

        sext_ln703_24_fu_288_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln703_67_fu_282_p2),16));

        sext_ln703_25_fu_467_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_258_fu_457_p4),13));

        sext_ln703_26_fu_483_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln703_83_fu_477_p2),13));

        sext_ln703_27_fu_493_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln703_84_fu_487_p2),16));

        sext_ln703_28_fu_588_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_259_fu_578_p4),15));

        sext_ln703_29_fu_604_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln703_91_fu_598_p2),16));

        sext_ln703_fu_272_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_fu_262_p4),15));

        sext_ln708_10_fu_378_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln708_15_fu_369_p4),16));

        sext_ln708_11_fu_872_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln708_17_fu_862_p4),16));

        sext_ln708_12_fu_903_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln708_18_fu_893_p4),16));

        sext_ln708_13_fu_916_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln708_19_fu_907_p4),16));

        sext_ln708_14_fu_404_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln708_20_fu_394_p4),9));

        sext_ln708_15_fu_418_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln708_21_fu_408_p4),16));

        sext_ln708_16_fu_431_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln708_22_fu_422_p4),16));

        sext_ln708_18_fu_979_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln708_27_fu_970_p4),16));

        sext_ln708_19_fu_512_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln708_28_fu_503_p4),16));

        sext_ln708_1_fu_678_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln708_3_fu_669_p4),16));

        sext_ln708_20_fu_556_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln708_29_fu_546_p4),16));

        sext_ln708_2_fu_220_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln708_4_fu_210_p4),16));

        sext_ln708_3_fu_237_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln708_5_fu_228_p4),16));

        sext_ln708_6_fu_761_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln708_10_fu_751_p4),16));

        sext_ln708_7_fu_774_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln708_11_fu_765_p4),16));

        sext_ln708_8_fu_778_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln708_12_reg_1195),16));

        sext_ln708_9_fu_781_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln708_13_reg_1200),16));

        sext_ln708_fu_635_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln_fu_626_p4),16));

    shl_ln1118_10_fu_516_p1 <= data_6_V_read;
    shl_ln1118_10_fu_516_p3 <= (shl_ln1118_10_fu_516_p1 & ap_const_lv6_0);
    shl_ln1118_11_fu_528_p1 <= data_6_V_read;
    shl_ln1118_11_fu_528_p3 <= (shl_ln1118_11_fu_528_p1 & ap_const_lv3_0);
    shl_ln1118_12_fu_560_p1 <= data_7_V_read;
    shl_ln1118_12_fu_560_p3 <= (shl_ln1118_12_fu_560_p1 & ap_const_lv5_0);
    shl_ln1118_1_fu_192_p1 <= data_4_V_read;
    shl_ln1118_1_fu_192_p3 <= (shl_ln1118_1_fu_192_p1 & ap_const_lv1_0);
    shl_ln1118_2_fu_723_p3 <= (data_2_V_read_13_reg_1168 & ap_const_lv3_0);
    shl_ln1118_3_fu_734_p3 <= (data_2_V_read_13_reg_1168 & ap_const_lv1_0);
    shl_ln1118_4_fu_320_p1 <= data_5_V_read;
    shl_ln1118_4_fu_320_p3 <= (shl_ln1118_4_fu_320_p1 & ap_const_lv6_0);
    shl_ln1118_5_fu_332_p1 <= data_5_V_read;
    shl_ln1118_5_fu_332_p3 <= (shl_ln1118_5_fu_332_p1 & ap_const_lv1_0);
    shl_ln1118_6_fu_828_p3 <= (data_1_V_read_13_reg_1177 & ap_const_lv3_0);
    shl_ln1118_7_fu_845_p3 <= (data_1_V_read_13_reg_1177 & ap_const_lv1_0);
    shl_ln1118_8_fu_876_p3 <= (data_2_V_read_13_reg_1168 & ap_const_lv2_0);
    shl_ln1118_9_fu_435_p1 <= data_7_V_read;
    shl_ln1118_9_fu_435_p3 <= (shl_ln1118_9_fu_435_p1 & ap_const_lv3_0);
    shl_ln_fu_180_p1 <= data_4_V_read;
    shl_ln_fu_180_p3 <= (shl_ln_fu_180_p1 & ap_const_lv4_0);
    sub_ln1118_1_fu_304_p2 <= std_logic_vector(signed(sext_ln1118_7_fu_188_p1) - signed(sext_ln1118_8_fu_200_p1));
    sub_ln1118_2_fu_344_p2 <= std_logic_vector(signed(sext_ln1118_15_fu_328_p1) - signed(sext_ln1118_16_fu_340_p1));
    sub_ln1118_3_fu_839_p2 <= std_logic_vector(unsigned(ap_const_lv20_0) - unsigned(sext_ln1118_17_fu_835_p1));
    sub_ln1118_4_fu_856_p2 <= std_logic_vector(unsigned(sub_ln1118_3_fu_839_p2) - unsigned(sext_ln1118_18_fu_852_p1));
    sub_ln1118_5_fu_887_p2 <= std_logic_vector(signed(sext_ln1118_19_fu_883_p1) - signed(sext_ln1118_4_fu_654_p1));
    sub_ln1118_6_fu_451_p2 <= std_logic_vector(unsigned(ap_const_lv20_0) - unsigned(sext_ln1118_21_fu_447_p1));
    sub_ln1118_7_fu_540_p2 <= std_logic_vector(signed(sext_ln1118_22_fu_524_p1) - signed(sext_ln1118_23_fu_536_p1));
    sub_ln1118_8_fu_572_p2 <= std_logic_vector(signed(sext_ln1118_20_fu_443_p1) - signed(sext_ln1118_24_fu_568_p1));
    sub_ln1118_fu_204_p2 <= std_logic_vector(signed(sext_ln1118_8_fu_200_p1) - signed(sext_ln1118_7_fu_188_p1));
    tmp_258_fu_457_p4 <= sub_ln1118_6_fu_451_p2(19 downto 8);
    tmp_259_fu_578_p4 <= sub_ln1118_8_fu_572_p2(21 downto 8);
    tmp_fu_262_p1 <= data_7_V_read;
    tmp_fu_262_p4 <= tmp_fu_262_p1(15 downto 2);
    trunc_ln708_10_fu_751_p4 <= add_ln1118_fu_745_p2(19 downto 8);
    trunc_ln708_11_fu_765_p4 <= mul_ln1118_8_fu_1114_p2(22 downto 8);
    trunc_ln708_14_fu_360_p4 <= mul_ln1118_9_fu_1044_p2(23 downto 8);
    trunc_ln708_15_fu_369_p4 <= mul_ln1118_10_fu_1051_p2(22 downto 8);
    trunc_ln708_16_fu_819_p4 <= mul_ln1118_11_fu_1121_p2(23 downto 8);
    trunc_ln708_17_fu_862_p4 <= sub_ln1118_4_fu_856_p2(19 downto 8);
    trunc_ln708_18_fu_893_p4 <= sub_ln1118_5_fu_887_p2(18 downto 8);
    trunc_ln708_19_fu_907_p4 <= mul_ln1118_12_fu_1128_p2(22 downto 8);
    trunc_ln708_1_fu_642_p4 <= mul_ln1118_1_fu_1079_p2(23 downto 8);
    trunc_ln708_20_fu_394_p1 <= data_4_V_read;
    trunc_ln708_20_fu_394_p4 <= trunc_ln708_20_fu_394_p1(15 downto 8);
    trunc_ln708_21_fu_408_p1 <= data_5_V_read;
    trunc_ln708_21_fu_408_p4 <= trunc_ln708_21_fu_408_p1(15 downto 6);
    trunc_ln708_22_fu_422_p4 <= mul_ln1118_13_fu_1058_p2(22 downto 8);
    trunc_ln708_24_fu_943_p4 <= mul_ln1118_14_fu_1135_p2(23 downto 8);
    trunc_ln708_25_fu_952_p4 <= mul_ln1118_15_fu_1142_p2(23 downto 8);
    trunc_ln708_26_fu_961_p4 <= mul_ln1118_16_fu_1149_p2(23 downto 8);
    trunc_ln708_27_fu_970_p4 <= mul_ln1118_17_fu_1156_p2(22 downto 8);
    trunc_ln708_28_fu_503_p4 <= mul_ln1118_18_fu_1065_p2(21 downto 8);
    trunc_ln708_29_fu_546_p4 <= sub_ln1118_7_fu_540_p2(22 downto 8);
    trunc_ln708_2_fu_657_p4 <= mul_ln1118_2_fu_1086_p2(23 downto 8);
    trunc_ln708_3_fu_669_p4 <= mul_ln1118_3_fu_1093_p2(22 downto 8);
    trunc_ln708_4_fu_210_p4 <= sub_ln1118_fu_204_p2(20 downto 8);
    trunc_ln708_5_fu_228_p4 <= mul_ln1118_4_fu_1030_p2(22 downto 8);
    trunc_ln708_6_fu_249_p4 <= mul_ln1118_5_fu_1037_p2(23 downto 8);
    trunc_ln708_8_fu_705_p4 <= mul_ln1118_6_fu_1100_p2(23 downto 8);
    trunc_ln708_9_fu_714_p4 <= mul_ln1118_7_fu_1107_p2(23 downto 8);
    trunc_ln_fu_626_p4 <= mul_ln1118_fu_1072_p2(22 downto 8);
end behav;
