verilog work "StartCastle.v"
verilog work "HallwayTop.v"
verilog work "clock_shift.v"
verilog work "clock_divider.v"
verilog work "vga_driver.v"
verilog work "map.v"
verilog work "main.v"
verilog work "MainTest.v"
verilog work "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
