Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Fri Mar 21 21:22:27 2025
| Host         : archLaptop running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
DPIR-1     Warning   Asynchronous driver check                   20          
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  20          
TIMING-18  Warning   Missing input or output delay               2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (23)
6. checking no_output_delay (38)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (23)
-------------------------------
 There are 23 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (38)
--------------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.151        0.000                      0                 9695        0.035        0.000                      0                 9695        3.000        0.000                       0                  3519  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         
  VGA_clk    {0.000 20.000}     40.000          25.000          
  clkfb      {0.000 5.000}      10.000          100.000         
  clkfb_1    {0.000 5.000}      10.000          100.000         
  sysClk     {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.755        0.000                      0                   41        0.254        0.000                      0                   41        3.000        0.000                       0                    25  
  VGA_clk          28.958        0.000                      0                  289        0.209        0.000                      0                  289       19.500        0.000                       0                    73  
  clkfb                                                                                                                                                         8.751        0.000                       0                     2  
  clkfb_1                                                                                                                                                       8.751        0.000                       0                     2  
  sysClk            0.318        0.000                      0                 5918        0.035        0.000                      0                 5918        9.500        0.000                       0                  3417  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sysClk        sys_clk_pin         3.620        0.000                      0                    1        1.430        0.000                      0                    1  
sys_clk_pin   sysClk              2.596        0.000                      0                  166        0.280        0.000                      0                  166  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        VGA_clk                  0.152        0.000                      0                   55        0.246        0.000                      0                   55  
**async_default**  sys_clk_pin        sysClk                   0.151        0.000                      0                 3360        0.125        0.000                      0                 3360  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        VGA_clk                     
(none)        clkfb                       
(none)        clkfb_1                     
(none)        sysClk                      
(none)                      VGA_clk       
(none)                      sysClk        
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.755ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.755ns  (required time - arrival time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_reg/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.749ns  (logic 0.580ns (8.594%)  route 6.169ns (91.406%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.724     5.245    externalClk_IBUF_BUFG
    SLICE_X51Y128        FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDRE (Prop_fdre_C_Q)         0.456     5.701 r  programmingModeReg_reg/Q
                         net (fo=42, routed)          5.458    11.159    CPU_Core_inst/CU/reset_reg
    SLICE_X36Y113        LUT3 (Prop_lut3_I0_O)        0.124    11.283 r  CPU_Core_inst/CU/reset_i_1/O
                         net (fo=1, routed)           0.711    11.994    p_0_in
    SLICE_X36Y111        FDSE                                         r  reset_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.605    14.946    externalClk_IBUF_BUFG
    SLICE_X36Y111        FDSE                                         r  reset_reg/C
                         clock pessimism              0.267    15.213    
                         clock uncertainty           -0.035    15.178    
    SLICE_X36Y111        FDSE (Setup_fdse_C_S)       -0.429    14.749    reset_reg
  -------------------------------------------------------------------
                         required time                         14.749    
                         arrival time                         -11.994    
  -------------------------------------------------------------------
                         slack                                  2.755    

Slack (MET) :             3.944ns  (required time - arrival time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            programmingModePrev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.920ns  (logic 0.456ns (7.703%)  route 5.464ns (92.297%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.724     5.245    externalClk_IBUF_BUFG
    SLICE_X51Y128        FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDRE (Prop_fdre_C_Q)         0.456     5.701 r  programmingModeReg_reg/Q
                         net (fo=42, routed)          5.464    11.165    programmingModeReg_reg_n_0
    SLICE_X37Y113        FDRE                                         r  programmingModePrev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.603    14.944    externalClk_IBUF_BUFG
    SLICE_X37Y113        FDRE                                         r  programmingModePrev_reg/C
                         clock pessimism              0.267    15.211    
                         clock uncertainty           -0.035    15.176    
    SLICE_X37Y113        FDRE (Setup_fdre_C_D)       -0.067    15.109    programmingModePrev_reg
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                         -11.165    
  -------------------------------------------------------------------
                         slack                                  3.944    

Slack (MET) :             5.253ns  (required time - arrival time)
  Source:                 debounceCount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.168ns  (logic 0.890ns (21.354%)  route 3.278ns (78.646%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.725     5.246    externalClk_IBUF_BUFG
    SLICE_X50Y129        FDRE                                         r  debounceCount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y129        FDRE (Prop_fdre_C_Q)         0.518     5.764 r  debounceCount_reg[7]/Q
                         net (fo=2, routed)           0.677     6.442    debounceCount_reg[7]
    SLICE_X51Y129        LUT5 (Prop_lut5_I1_O)        0.124     6.566 r  programmingModeReg_i_3/O
                         net (fo=1, routed)           0.947     7.513    programmingModeReg_i_3_n_0
    SLICE_X51Y131        LUT5 (Prop_lut5_I0_O)        0.124     7.637 r  programmingModeReg_i_2/O
                         net (fo=2, routed)           0.717     8.354    programmingModeReg_i_2_n_0
    SLICE_X51Y128        LUT3 (Prop_lut3_I0_O)        0.124     8.478 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.936     9.414    clear
    SLICE_X50Y132        FDRE                                         r  debounceCount_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.604    14.945    externalClk_IBUF_BUFG
    SLICE_X50Y132        FDRE                                         r  debounceCount_reg[16]/C
                         clock pessimism              0.281    15.226    
                         clock uncertainty           -0.035    15.191    
    SLICE_X50Y132        FDRE (Setup_fdre_C_R)       -0.524    14.667    debounceCount_reg[16]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                          -9.414    
  -------------------------------------------------------------------
                         slack                                  5.253    

Slack (MET) :             5.253ns  (required time - arrival time)
  Source:                 debounceCount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.168ns  (logic 0.890ns (21.354%)  route 3.278ns (78.646%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.725     5.246    externalClk_IBUF_BUFG
    SLICE_X50Y129        FDRE                                         r  debounceCount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y129        FDRE (Prop_fdre_C_Q)         0.518     5.764 r  debounceCount_reg[7]/Q
                         net (fo=2, routed)           0.677     6.442    debounceCount_reg[7]
    SLICE_X51Y129        LUT5 (Prop_lut5_I1_O)        0.124     6.566 r  programmingModeReg_i_3/O
                         net (fo=1, routed)           0.947     7.513    programmingModeReg_i_3_n_0
    SLICE_X51Y131        LUT5 (Prop_lut5_I0_O)        0.124     7.637 r  programmingModeReg_i_2/O
                         net (fo=2, routed)           0.717     8.354    programmingModeReg_i_2_n_0
    SLICE_X51Y128        LUT3 (Prop_lut3_I0_O)        0.124     8.478 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.936     9.414    clear
    SLICE_X50Y132        FDRE                                         r  debounceCount_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.604    14.945    externalClk_IBUF_BUFG
    SLICE_X50Y132        FDRE                                         r  debounceCount_reg[17]/C
                         clock pessimism              0.281    15.226    
                         clock uncertainty           -0.035    15.191    
    SLICE_X50Y132        FDRE (Setup_fdre_C_R)       -0.524    14.667    debounceCount_reg[17]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                          -9.414    
  -------------------------------------------------------------------
                         slack                                  5.253    

Slack (MET) :             5.253ns  (required time - arrival time)
  Source:                 debounceCount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.168ns  (logic 0.890ns (21.354%)  route 3.278ns (78.646%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.725     5.246    externalClk_IBUF_BUFG
    SLICE_X50Y129        FDRE                                         r  debounceCount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y129        FDRE (Prop_fdre_C_Q)         0.518     5.764 r  debounceCount_reg[7]/Q
                         net (fo=2, routed)           0.677     6.442    debounceCount_reg[7]
    SLICE_X51Y129        LUT5 (Prop_lut5_I1_O)        0.124     6.566 r  programmingModeReg_i_3/O
                         net (fo=1, routed)           0.947     7.513    programmingModeReg_i_3_n_0
    SLICE_X51Y131        LUT5 (Prop_lut5_I0_O)        0.124     7.637 r  programmingModeReg_i_2/O
                         net (fo=2, routed)           0.717     8.354    programmingModeReg_i_2_n_0
    SLICE_X51Y128        LUT3 (Prop_lut3_I0_O)        0.124     8.478 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.936     9.414    clear
    SLICE_X50Y132        FDRE                                         r  debounceCount_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.604    14.945    externalClk_IBUF_BUFG
    SLICE_X50Y132        FDRE                                         r  debounceCount_reg[18]/C
                         clock pessimism              0.281    15.226    
                         clock uncertainty           -0.035    15.191    
    SLICE_X50Y132        FDRE (Setup_fdre_C_R)       -0.524    14.667    debounceCount_reg[18]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                          -9.414    
  -------------------------------------------------------------------
                         slack                                  5.253    

Slack (MET) :             5.389ns  (required time - arrival time)
  Source:                 debounceCount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.029ns  (logic 0.890ns (22.087%)  route 3.139ns (77.913%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.725     5.246    externalClk_IBUF_BUFG
    SLICE_X50Y129        FDRE                                         r  debounceCount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y129        FDRE (Prop_fdre_C_Q)         0.518     5.764 r  debounceCount_reg[7]/Q
                         net (fo=2, routed)           0.677     6.442    debounceCount_reg[7]
    SLICE_X51Y129        LUT5 (Prop_lut5_I1_O)        0.124     6.566 r  programmingModeReg_i_3/O
                         net (fo=1, routed)           0.947     7.513    programmingModeReg_i_3_n_0
    SLICE_X51Y131        LUT5 (Prop_lut5_I0_O)        0.124     7.637 r  programmingModeReg_i_2/O
                         net (fo=2, routed)           0.717     8.354    programmingModeReg_i_2_n_0
    SLICE_X51Y128        LUT3 (Prop_lut3_I0_O)        0.124     8.478 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.797     9.276    clear
    SLICE_X50Y131        FDRE                                         r  debounceCount_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.602    14.943    externalClk_IBUF_BUFG
    SLICE_X50Y131        FDRE                                         r  debounceCount_reg[12]/C
                         clock pessimism              0.281    15.224    
                         clock uncertainty           -0.035    15.189    
    SLICE_X50Y131        FDRE (Setup_fdre_C_R)       -0.524    14.665    debounceCount_reg[12]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                          -9.276    
  -------------------------------------------------------------------
                         slack                                  5.389    

Slack (MET) :             5.389ns  (required time - arrival time)
  Source:                 debounceCount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.029ns  (logic 0.890ns (22.087%)  route 3.139ns (77.913%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.725     5.246    externalClk_IBUF_BUFG
    SLICE_X50Y129        FDRE                                         r  debounceCount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y129        FDRE (Prop_fdre_C_Q)         0.518     5.764 r  debounceCount_reg[7]/Q
                         net (fo=2, routed)           0.677     6.442    debounceCount_reg[7]
    SLICE_X51Y129        LUT5 (Prop_lut5_I1_O)        0.124     6.566 r  programmingModeReg_i_3/O
                         net (fo=1, routed)           0.947     7.513    programmingModeReg_i_3_n_0
    SLICE_X51Y131        LUT5 (Prop_lut5_I0_O)        0.124     7.637 r  programmingModeReg_i_2/O
                         net (fo=2, routed)           0.717     8.354    programmingModeReg_i_2_n_0
    SLICE_X51Y128        LUT3 (Prop_lut3_I0_O)        0.124     8.478 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.797     9.276    clear
    SLICE_X50Y131        FDRE                                         r  debounceCount_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.602    14.943    externalClk_IBUF_BUFG
    SLICE_X50Y131        FDRE                                         r  debounceCount_reg[13]/C
                         clock pessimism              0.281    15.224    
                         clock uncertainty           -0.035    15.189    
    SLICE_X50Y131        FDRE (Setup_fdre_C_R)       -0.524    14.665    debounceCount_reg[13]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                          -9.276    
  -------------------------------------------------------------------
                         slack                                  5.389    

Slack (MET) :             5.389ns  (required time - arrival time)
  Source:                 debounceCount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.029ns  (logic 0.890ns (22.087%)  route 3.139ns (77.913%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.725     5.246    externalClk_IBUF_BUFG
    SLICE_X50Y129        FDRE                                         r  debounceCount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y129        FDRE (Prop_fdre_C_Q)         0.518     5.764 r  debounceCount_reg[7]/Q
                         net (fo=2, routed)           0.677     6.442    debounceCount_reg[7]
    SLICE_X51Y129        LUT5 (Prop_lut5_I1_O)        0.124     6.566 r  programmingModeReg_i_3/O
                         net (fo=1, routed)           0.947     7.513    programmingModeReg_i_3_n_0
    SLICE_X51Y131        LUT5 (Prop_lut5_I0_O)        0.124     7.637 r  programmingModeReg_i_2/O
                         net (fo=2, routed)           0.717     8.354    programmingModeReg_i_2_n_0
    SLICE_X51Y128        LUT3 (Prop_lut3_I0_O)        0.124     8.478 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.797     9.276    clear
    SLICE_X50Y131        FDRE                                         r  debounceCount_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.602    14.943    externalClk_IBUF_BUFG
    SLICE_X50Y131        FDRE                                         r  debounceCount_reg[14]/C
                         clock pessimism              0.281    15.224    
                         clock uncertainty           -0.035    15.189    
    SLICE_X50Y131        FDRE (Setup_fdre_C_R)       -0.524    14.665    debounceCount_reg[14]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                          -9.276    
  -------------------------------------------------------------------
                         slack                                  5.389    

Slack (MET) :             5.389ns  (required time - arrival time)
  Source:                 debounceCount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.029ns  (logic 0.890ns (22.087%)  route 3.139ns (77.913%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.725     5.246    externalClk_IBUF_BUFG
    SLICE_X50Y129        FDRE                                         r  debounceCount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y129        FDRE (Prop_fdre_C_Q)         0.518     5.764 r  debounceCount_reg[7]/Q
                         net (fo=2, routed)           0.677     6.442    debounceCount_reg[7]
    SLICE_X51Y129        LUT5 (Prop_lut5_I1_O)        0.124     6.566 r  programmingModeReg_i_3/O
                         net (fo=1, routed)           0.947     7.513    programmingModeReg_i_3_n_0
    SLICE_X51Y131        LUT5 (Prop_lut5_I0_O)        0.124     7.637 r  programmingModeReg_i_2/O
                         net (fo=2, routed)           0.717     8.354    programmingModeReg_i_2_n_0
    SLICE_X51Y128        LUT3 (Prop_lut3_I0_O)        0.124     8.478 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.797     9.276    clear
    SLICE_X50Y131        FDRE                                         r  debounceCount_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.602    14.943    externalClk_IBUF_BUFG
    SLICE_X50Y131        FDRE                                         r  debounceCount_reg[15]/C
                         clock pessimism              0.281    15.224    
                         clock uncertainty           -0.035    15.189    
    SLICE_X50Y131        FDRE (Setup_fdre_C_R)       -0.524    14.665    debounceCount_reg[15]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                          -9.276    
  -------------------------------------------------------------------
                         slack                                  5.389    

Slack (MET) :             5.521ns  (required time - arrival time)
  Source:                 debounceCount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.919ns  (logic 0.890ns (22.708%)  route 3.029ns (77.292%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.725     5.246    externalClk_IBUF_BUFG
    SLICE_X50Y129        FDRE                                         r  debounceCount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y129        FDRE (Prop_fdre_C_Q)         0.518     5.764 r  debounceCount_reg[7]/Q
                         net (fo=2, routed)           0.677     6.442    debounceCount_reg[7]
    SLICE_X51Y129        LUT5 (Prop_lut5_I1_O)        0.124     6.566 r  programmingModeReg_i_3/O
                         net (fo=1, routed)           0.947     7.513    programmingModeReg_i_3_n_0
    SLICE_X51Y131        LUT5 (Prop_lut5_I0_O)        0.124     7.637 r  programmingModeReg_i_2/O
                         net (fo=2, routed)           0.717     8.354    programmingModeReg_i_2_n_0
    SLICE_X51Y128        LUT3 (Prop_lut3_I0_O)        0.124     8.478 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.687     9.166    clear
    SLICE_X50Y129        FDRE                                         r  debounceCount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.601    14.942    externalClk_IBUF_BUFG
    SLICE_X50Y129        FDRE                                         r  debounceCount_reg[4]/C
                         clock pessimism              0.304    15.246    
                         clock uncertainty           -0.035    15.211    
    SLICE_X50Y129        FDRE (Setup_fdre_C_R)       -0.524    14.687    debounceCount_reg[4]
  -------------------------------------------------------------------
                         required time                         14.687    
                         arrival time                          -9.166    
  -------------------------------------------------------------------
                         slack                                  5.521    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 debounceCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.635     1.519    externalClk_IBUF_BUFG
    SLICE_X50Y128        FDRE                                         r  debounceCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y128        FDRE (Prop_fdre_C_Q)         0.164     1.683 r  debounceCount_reg[2]/Q
                         net (fo=1, routed)           0.114     1.797    debounceCount_reg_n_0_[2]
    SLICE_X50Y128        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.907 r  debounceCount_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.907    debounceCount_reg[0]_i_2_n_5
    SLICE_X50Y128        FDRE                                         r  debounceCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.907     2.035    externalClk_IBUF_BUFG
    SLICE_X50Y128        FDRE                                         r  debounceCount_reg[2]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X50Y128        FDRE (Hold_fdre_C_D)         0.134     1.653    debounceCount_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 debounceCount_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.639     1.523    externalClk_IBUF_BUFG
    SLICE_X50Y132        FDRE                                         r  debounceCount_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y132        FDRE (Prop_fdre_C_Q)         0.164     1.687 r  debounceCount_reg[18]/Q
                         net (fo=2, routed)           0.125     1.812    debounceCount_reg[18]
    SLICE_X50Y132        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.922 r  debounceCount_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.922    debounceCount_reg[16]_i_1_n_5
    SLICE_X50Y132        FDRE                                         r  debounceCount_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.911     2.039    externalClk_IBUF_BUFG
    SLICE_X50Y132        FDRE                                         r  debounceCount_reg[18]/C
                         clock pessimism             -0.516     1.523    
    SLICE_X50Y132        FDRE (Hold_fdre_C_D)         0.134     1.657    debounceCount_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 debounceCount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.636     1.520    externalClk_IBUF_BUFG
    SLICE_X50Y129        FDRE                                         r  debounceCount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y129        FDRE (Prop_fdre_C_Q)         0.164     1.684 r  debounceCount_reg[6]/Q
                         net (fo=2, routed)           0.125     1.809    debounceCount_reg[6]
    SLICE_X50Y129        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.919 r  debounceCount_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.919    debounceCount_reg[4]_i_1_n_5
    SLICE_X50Y129        FDRE                                         r  debounceCount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.908     2.036    externalClk_IBUF_BUFG
    SLICE_X50Y129        FDRE                                         r  debounceCount_reg[6]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X50Y129        FDRE (Hold_fdre_C_D)         0.134     1.654    debounceCount_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 debounceCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.635     1.519    externalClk_IBUF_BUFG
    SLICE_X50Y128        FDRE                                         r  debounceCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y128        FDRE (Prop_fdre_C_Q)         0.164     1.683 r  debounceCount_reg[2]/Q
                         net (fo=1, routed)           0.114     1.797    debounceCount_reg_n_0_[2]
    SLICE_X50Y128        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.943 r  debounceCount_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.943    debounceCount_reg[0]_i_2_n_4
    SLICE_X50Y128        FDRE                                         r  debounceCount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.907     2.035    externalClk_IBUF_BUFG
    SLICE_X50Y128        FDRE                                         r  debounceCount_reg[3]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X50Y128        FDRE (Hold_fdre_C_D)         0.134     1.653    debounceCount_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 debounceCount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.636     1.520    externalClk_IBUF_BUFG
    SLICE_X50Y129        FDRE                                         r  debounceCount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y129        FDRE (Prop_fdre_C_Q)         0.164     1.684 r  debounceCount_reg[6]/Q
                         net (fo=2, routed)           0.125     1.809    debounceCount_reg[6]
    SLICE_X50Y129        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.955 r  debounceCount_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.955    debounceCount_reg[4]_i_1_n_4
    SLICE_X50Y129        FDRE                                         r  debounceCount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.908     2.036    externalClk_IBUF_BUFG
    SLICE_X50Y129        FDRE                                         r  debounceCount_reg[7]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X50Y129        FDRE (Hold_fdre_C_D)         0.134     1.654    debounceCount_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 debounceCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.635     1.519    externalClk_IBUF_BUFG
    SLICE_X50Y128        FDRE                                         r  debounceCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y128        FDRE (Prop_fdre_C_Q)         0.164     1.683 f  debounceCount_reg[0]/Q
                         net (fo=1, routed)           0.163     1.846    debounceCount_reg_n_0_[0]
    SLICE_X50Y128        LUT1 (Prop_lut1_I0_O)        0.045     1.891 r  debounceCount[0]_i_3/O
                         net (fo=1, routed)           0.000     1.891    debounceCount[0]_i_3_n_0
    SLICE_X50Y128        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.961 r  debounceCount_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.961    debounceCount_reg[0]_i_2_n_7
    SLICE_X50Y128        FDRE                                         r  debounceCount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.907     2.035    externalClk_IBUF_BUFG
    SLICE_X50Y128        FDRE                                         r  debounceCount_reg[0]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X50Y128        FDRE (Hold_fdre_C_D)         0.134     1.653    debounceCount_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 debounceCount_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.279ns (60.574%)  route 0.182ns (39.426%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.639     1.523    externalClk_IBUF_BUFG
    SLICE_X50Y132        FDRE                                         r  debounceCount_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y132        FDRE (Prop_fdre_C_Q)         0.164     1.687 r  debounceCount_reg[16]/Q
                         net (fo=2, routed)           0.182     1.868    debounceCount_reg[16]
    SLICE_X50Y132        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.983 r  debounceCount_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.983    debounceCount_reg[16]_i_1_n_7
    SLICE_X50Y132        FDRE                                         r  debounceCount_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.911     2.039    externalClk_IBUF_BUFG
    SLICE_X50Y132        FDRE                                         r  debounceCount_reg[16]/C
                         clock pessimism             -0.516     1.523    
    SLICE_X50Y132        FDRE (Hold_fdre_C_D)         0.134     1.657    debounceCount_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 debounceCount_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.275ns (59.685%)  route 0.186ns (40.315%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.639     1.523    externalClk_IBUF_BUFG
    SLICE_X50Y132        FDRE                                         r  debounceCount_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y132        FDRE (Prop_fdre_C_Q)         0.164     1.687 r  debounceCount_reg[17]/Q
                         net (fo=2, routed)           0.186     1.872    debounceCount_reg[17]
    SLICE_X50Y132        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.983 r  debounceCount_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.983    debounceCount_reg[16]_i_1_n_6
    SLICE_X50Y132        FDRE                                         r  debounceCount_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.911     2.039    externalClk_IBUF_BUFG
    SLICE_X50Y132        FDRE                                         r  debounceCount_reg[17]/C
                         clock pessimism             -0.516     1.523    
    SLICE_X50Y132        FDRE (Hold_fdre_C_D)         0.134     1.657    debounceCount_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 debounceCount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.275ns (59.685%)  route 0.186ns (40.315%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.636     1.520    externalClk_IBUF_BUFG
    SLICE_X50Y129        FDRE                                         r  debounceCount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y129        FDRE (Prop_fdre_C_Q)         0.164     1.684 r  debounceCount_reg[5]/Q
                         net (fo=2, routed)           0.186     1.869    debounceCount_reg[5]
    SLICE_X50Y129        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.980 r  debounceCount_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.980    debounceCount_reg[4]_i_1_n_6
    SLICE_X50Y129        FDRE                                         r  debounceCount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.908     2.036    externalClk_IBUF_BUFG
    SLICE_X50Y129        FDRE                                         r  debounceCount_reg[5]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X50Y129        FDRE (Hold_fdre_C_D)         0.134     1.654    debounceCount_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 debounceCount_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.275ns (59.685%)  route 0.186ns (40.315%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.638     1.522    externalClk_IBUF_BUFG
    SLICE_X50Y131        FDRE                                         r  debounceCount_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y131        FDRE (Prop_fdre_C_Q)         0.164     1.686 r  debounceCount_reg[13]/Q
                         net (fo=2, routed)           0.186     1.871    debounceCount_reg[13]
    SLICE_X50Y131        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.982 r  debounceCount_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.982    debounceCount_reg[12]_i_1_n_6
    SLICE_X50Y131        FDRE                                         r  debounceCount_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.910     2.038    externalClk_IBUF_BUFG
    SLICE_X50Y131        FDRE                                         r  debounceCount_reg[13]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X50Y131        FDRE (Hold_fdre_C_D)         0.134     1.656    debounceCount_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.327    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { externalClk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    externalClk_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  VGA_ClkGenerator_inst/mmcm_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  internalClockGenerator_inst/mmcm_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X50Y128    debounceCount_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X50Y130    debounceCount_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X50Y130    debounceCount_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X50Y131    debounceCount_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X50Y131    debounceCount_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X50Y131    debounceCount_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X50Y131    debounceCount_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  VGA_ClkGenerator_inst/mmcm_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  internalClockGenerator_inst/mmcm_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA_ClkGenerator_inst/mmcm_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA_ClkGenerator_inst/mmcm_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  internalClockGenerator_inst/mmcm_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  internalClockGenerator_inst/mmcm_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X50Y128    debounceCount_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X50Y128    debounceCount_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X50Y130    debounceCount_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X50Y130    debounceCount_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X50Y130    debounceCount_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X50Y130    debounceCount_reg[11]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA_ClkGenerator_inst/mmcm_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA_ClkGenerator_inst/mmcm_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  internalClockGenerator_inst/mmcm_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  internalClockGenerator_inst/mmcm_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X50Y128    debounceCount_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X50Y128    debounceCount_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X50Y130    debounceCount_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X50Y130    debounceCount_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X50Y130    debounceCount_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X50Y130    debounceCount_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  VGA_clk
  To Clock:  VGA_clk

Setup :            0  Failing Endpoints,  Worst Slack       28.958ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.958ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/verticalCount1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VAG_ImageBuffer_inst/framebuffer_reg_11/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (VGA_clk rise@40.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        10.329ns  (logic 4.559ns (44.138%)  route 5.770ns (55.862%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.037ns = ( 48.037 - 40.000 ) 
    Source Clock Delay      (SCD):    8.488ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.542     8.488    VGA_Controller_inst/CLK
    SLICE_X53Y72         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y72         FDCE (Prop_fdce_C_Q)         0.419     8.907 r  VGA_Controller_inst/verticalCount1_reg[7]/Q
                         net (fo=6, routed)           1.067     9.973    VGA_Controller_inst/verticalCount1_reg[7]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[7]_P[14])
                                                      4.016    13.989 r  VGA_Controller_inst/pixelCount0/P[14]
                         net (fo=1, routed)           0.996    14.986    VGA_Controller_inst/pixelCount0_n_91
    SLICE_X54Y73         LUT6 (Prop_lut6_I5_O)        0.124    15.110 r  VGA_Controller_inst/framebuffer_reg_0_i_5/O
                         net (fo=16, routed)          3.707    18.817    VAG_ImageBuffer_inst/ADDRBWRADDR[9]
    RAMB36_X0Y12         RAMB36E1                                     r  VAG_ImageBuffer_inst/framebuffer_reg_11/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.479    48.037    VAG_ImageBuffer_inst/framebuffer_reg_15_0
    RAMB36_X0Y12         RAMB36E1                                     r  VAG_ImageBuffer_inst/framebuffer_reg_11/CLKBWRCLK
                         clock pessimism              0.395    48.432    
                         clock uncertainty           -0.091    48.341    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    47.775    VAG_ImageBuffer_inst/framebuffer_reg_11
  -------------------------------------------------------------------
                         required time                         47.775    
                         arrival time                         -18.817    
  -------------------------------------------------------------------
                         slack                                 28.958    

Slack (MET) :             29.292ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/verticalCount1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VAG_ImageBuffer_inst/framebuffer_reg_10/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (VGA_clk rise@40.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        9.991ns  (logic 4.559ns (45.631%)  route 5.432ns (54.368%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.033ns = ( 48.033 - 40.000 ) 
    Source Clock Delay      (SCD):    8.488ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.542     8.488    VGA_Controller_inst/CLK
    SLICE_X53Y72         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y72         FDCE (Prop_fdce_C_Q)         0.419     8.907 r  VGA_Controller_inst/verticalCount1_reg[7]/Q
                         net (fo=6, routed)           1.067     9.973    VGA_Controller_inst/verticalCount1_reg[7]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[7]_P[14])
                                                      4.016    13.989 r  VGA_Controller_inst/pixelCount0/P[14]
                         net (fo=1, routed)           0.996    14.986    VGA_Controller_inst/pixelCount0_n_91
    SLICE_X54Y73         LUT6 (Prop_lut6_I5_O)        0.124    15.110 r  VGA_Controller_inst/framebuffer_reg_0_i_5/O
                         net (fo=16, routed)          3.369    18.479    VAG_ImageBuffer_inst/ADDRBWRADDR[9]
    RAMB36_X0Y13         RAMB36E1                                     r  VAG_ImageBuffer_inst/framebuffer_reg_10/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.475    48.033    VAG_ImageBuffer_inst/framebuffer_reg_15_0
    RAMB36_X0Y13         RAMB36E1                                     r  VAG_ImageBuffer_inst/framebuffer_reg_10/CLKBWRCLK
                         clock pessimism              0.395    48.428    
                         clock uncertainty           -0.091    48.337    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    47.771    VAG_ImageBuffer_inst/framebuffer_reg_10
  -------------------------------------------------------------------
                         required time                         47.771    
                         arrival time                         -18.479    
  -------------------------------------------------------------------
                         slack                                 29.292    

Slack (MET) :             29.383ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/verticalCount1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VAG_ImageBuffer_inst/framebuffer_reg_11/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (VGA_clk rise@40.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        9.904ns  (logic 4.559ns (46.031%)  route 5.345ns (53.969%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.037ns = ( 48.037 - 40.000 ) 
    Source Clock Delay      (SCD):    8.488ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.542     8.488    VGA_Controller_inst/CLK
    SLICE_X53Y72         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y72         FDCE (Prop_fdce_C_Q)         0.419     8.907 r  VGA_Controller_inst/verticalCount1_reg[7]/Q
                         net (fo=6, routed)           1.067     9.973    VGA_Controller_inst/verticalCount1_reg[7]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[7]_P[12])
                                                      4.016    13.989 r  VGA_Controller_inst/pixelCount0/P[12]
                         net (fo=1, routed)           0.793    14.783    VGA_Controller_inst/pixelCount0_n_93
    SLICE_X54Y73         LUT6 (Prop_lut6_I5_O)        0.124    14.907 r  VGA_Controller_inst/framebuffer_reg_0_i_7/O
                         net (fo=16, routed)          3.485    18.392    VAG_ImageBuffer_inst/ADDRBWRADDR[7]
    RAMB36_X0Y12         RAMB36E1                                     r  VAG_ImageBuffer_inst/framebuffer_reg_11/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.479    48.037    VAG_ImageBuffer_inst/framebuffer_reg_15_0
    RAMB36_X0Y12         RAMB36E1                                     r  VAG_ImageBuffer_inst/framebuffer_reg_11/CLKBWRCLK
                         clock pessimism              0.395    48.432    
                         clock uncertainty           -0.091    48.341    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    47.775    VAG_ImageBuffer_inst/framebuffer_reg_11
  -------------------------------------------------------------------
                         required time                         47.775    
                         arrival time                         -18.392    
  -------------------------------------------------------------------
                         slack                                 29.383    

Slack (MET) :             29.391ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/verticalCount1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VAG_ImageBuffer_inst/framebuffer_reg_11/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (VGA_clk rise@40.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        9.896ns  (logic 4.559ns (46.070%)  route 5.337ns (53.930%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.037ns = ( 48.037 - 40.000 ) 
    Source Clock Delay      (SCD):    8.488ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.542     8.488    VGA_Controller_inst/CLK
    SLICE_X53Y72         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y72         FDCE (Prop_fdce_C_Q)         0.419     8.907 r  VGA_Controller_inst/verticalCount1_reg[7]/Q
                         net (fo=6, routed)           1.067     9.973    VGA_Controller_inst/verticalCount1_reg[7]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[7]_P[18])
                                                      4.016    13.989 r  VGA_Controller_inst/pixelCount0/P[18]
                         net (fo=1, routed)           1.031    15.021    VGA_Controller_inst/pixelCount0_n_87
    SLICE_X54Y74         LUT6 (Prop_lut6_I5_O)        0.124    15.145 r  VGA_Controller_inst/framebuffer_reg_0_i_1/O
                         net (fo=16, routed)          3.239    18.383    VAG_ImageBuffer_inst/ADDRBWRADDR[13]
    RAMB36_X0Y12         RAMB36E1                                     r  VAG_ImageBuffer_inst/framebuffer_reg_11/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.479    48.037    VAG_ImageBuffer_inst/framebuffer_reg_15_0
    RAMB36_X0Y12         RAMB36E1                                     r  VAG_ImageBuffer_inst/framebuffer_reg_11/CLKBWRCLK
                         clock pessimism              0.395    48.432    
                         clock uncertainty           -0.091    48.341    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    47.775    VAG_ImageBuffer_inst/framebuffer_reg_11
  -------------------------------------------------------------------
                         required time                         47.775    
                         arrival time                         -18.383    
  -------------------------------------------------------------------
                         slack                                 29.391    

Slack (MET) :             29.588ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/verticalCount1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VAG_ImageBuffer_inst/framebuffer_reg_13/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (VGA_clk rise@40.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        9.697ns  (logic 4.559ns (47.014%)  route 5.138ns (52.986%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.035ns = ( 48.035 - 40.000 ) 
    Source Clock Delay      (SCD):    8.488ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.542     8.488    VGA_Controller_inst/CLK
    SLICE_X53Y72         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y72         FDCE (Prop_fdce_C_Q)         0.419     8.907 r  VGA_Controller_inst/verticalCount1_reg[7]/Q
                         net (fo=6, routed)           1.067     9.973    VGA_Controller_inst/verticalCount1_reg[7]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[7]_P[17])
                                                      4.016    13.989 r  VGA_Controller_inst/pixelCount0/P[17]
                         net (fo=1, routed)           0.847    14.837    VGA_Controller_inst/pixelCount0_n_88
    SLICE_X54Y74         LUT6 (Prop_lut6_I5_O)        0.124    14.961 r  VGA_Controller_inst/framebuffer_reg_0_i_2/O
                         net (fo=16, routed)          3.224    18.185    VAG_ImageBuffer_inst/ADDRBWRADDR[12]
    RAMB36_X0Y17         RAMB36E1                                     r  VAG_ImageBuffer_inst/framebuffer_reg_13/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.477    48.035    VAG_ImageBuffer_inst/framebuffer_reg_15_0
    RAMB36_X0Y17         RAMB36E1                                     r  VAG_ImageBuffer_inst/framebuffer_reg_13/CLKBWRCLK
                         clock pessimism              0.395    48.430    
                         clock uncertainty           -0.091    48.339    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    47.773    VAG_ImageBuffer_inst/framebuffer_reg_13
  -------------------------------------------------------------------
                         required time                         47.773    
                         arrival time                         -18.185    
  -------------------------------------------------------------------
                         slack                                 29.588    

Slack (MET) :             29.625ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/verticalCount1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VAG_ImageBuffer_inst/framebuffer_reg_9/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (VGA_clk rise@40.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        9.653ns  (logic 4.559ns (47.229%)  route 5.094ns (52.771%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.028ns = ( 48.028 - 40.000 ) 
    Source Clock Delay      (SCD):    8.488ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.542     8.488    VGA_Controller_inst/CLK
    SLICE_X53Y72         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y72         FDCE (Prop_fdce_C_Q)         0.419     8.907 r  VGA_Controller_inst/verticalCount1_reg[7]/Q
                         net (fo=6, routed)           1.067     9.973    VGA_Controller_inst/verticalCount1_reg[7]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[7]_P[14])
                                                      4.016    13.989 r  VGA_Controller_inst/pixelCount0/P[14]
                         net (fo=1, routed)           0.996    14.986    VGA_Controller_inst/pixelCount0_n_91
    SLICE_X54Y73         LUT6 (Prop_lut6_I5_O)        0.124    15.110 r  VGA_Controller_inst/framebuffer_reg_0_i_5/O
                         net (fo=16, routed)          3.031    18.141    VAG_ImageBuffer_inst/ADDRBWRADDR[9]
    RAMB36_X0Y14         RAMB36E1                                     r  VAG_ImageBuffer_inst/framebuffer_reg_9/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.470    48.028    VAG_ImageBuffer_inst/framebuffer_reg_15_0
    RAMB36_X0Y14         RAMB36E1                                     r  VAG_ImageBuffer_inst/framebuffer_reg_9/CLKBWRCLK
                         clock pessimism              0.395    48.423    
                         clock uncertainty           -0.091    48.332    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    47.766    VAG_ImageBuffer_inst/framebuffer_reg_9
  -------------------------------------------------------------------
                         required time                         47.766    
                         arrival time                         -18.141    
  -------------------------------------------------------------------
                         slack                                 29.625    

Slack (MET) :             29.717ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/verticalCount1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VAG_ImageBuffer_inst/framebuffer_reg_10/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (VGA_clk rise@40.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        9.566ns  (logic 4.559ns (47.658%)  route 5.007ns (52.342%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.033ns = ( 48.033 - 40.000 ) 
    Source Clock Delay      (SCD):    8.488ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.542     8.488    VGA_Controller_inst/CLK
    SLICE_X53Y72         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y72         FDCE (Prop_fdce_C_Q)         0.419     8.907 r  VGA_Controller_inst/verticalCount1_reg[7]/Q
                         net (fo=6, routed)           1.067     9.973    VGA_Controller_inst/verticalCount1_reg[7]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[7]_P[12])
                                                      4.016    13.989 r  VGA_Controller_inst/pixelCount0/P[12]
                         net (fo=1, routed)           0.793    14.783    VGA_Controller_inst/pixelCount0_n_93
    SLICE_X54Y73         LUT6 (Prop_lut6_I5_O)        0.124    14.907 r  VGA_Controller_inst/framebuffer_reg_0_i_7/O
                         net (fo=16, routed)          3.147    18.054    VAG_ImageBuffer_inst/ADDRBWRADDR[7]
    RAMB36_X0Y13         RAMB36E1                                     r  VAG_ImageBuffer_inst/framebuffer_reg_10/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.475    48.033    VAG_ImageBuffer_inst/framebuffer_reg_15_0
    RAMB36_X0Y13         RAMB36E1                                     r  VAG_ImageBuffer_inst/framebuffer_reg_10/CLKBWRCLK
                         clock pessimism              0.395    48.428    
                         clock uncertainty           -0.091    48.337    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    47.771    VAG_ImageBuffer_inst/framebuffer_reg_10
  -------------------------------------------------------------------
                         required time                         47.771    
                         arrival time                         -18.054    
  -------------------------------------------------------------------
                         slack                                 29.717    

Slack (MET) :             29.719ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/verticalCount1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VAG_ImageBuffer_inst/framebuffer_reg_13/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (VGA_clk rise@40.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        9.566ns  (logic 4.559ns (47.658%)  route 5.007ns (52.342%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.035ns = ( 48.035 - 40.000 ) 
    Source Clock Delay      (SCD):    8.488ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.542     8.488    VGA_Controller_inst/CLK
    SLICE_X53Y72         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y72         FDCE (Prop_fdce_C_Q)         0.419     8.907 r  VGA_Controller_inst/verticalCount1_reg[7]/Q
                         net (fo=6, routed)           1.067     9.973    VGA_Controller_inst/verticalCount1_reg[7]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[7]_P[12])
                                                      4.016    13.989 r  VGA_Controller_inst/pixelCount0/P[12]
                         net (fo=1, routed)           0.793    14.783    VGA_Controller_inst/pixelCount0_n_93
    SLICE_X54Y73         LUT6 (Prop_lut6_I5_O)        0.124    14.907 r  VGA_Controller_inst/framebuffer_reg_0_i_7/O
                         net (fo=16, routed)          3.147    18.054    VAG_ImageBuffer_inst/ADDRBWRADDR[7]
    RAMB36_X0Y17         RAMB36E1                                     r  VAG_ImageBuffer_inst/framebuffer_reg_13/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.477    48.035    VAG_ImageBuffer_inst/framebuffer_reg_15_0
    RAMB36_X0Y17         RAMB36E1                                     r  VAG_ImageBuffer_inst/framebuffer_reg_13/CLKBWRCLK
                         clock pessimism              0.395    48.430    
                         clock uncertainty           -0.091    48.339    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    47.773    VAG_ImageBuffer_inst/framebuffer_reg_13
  -------------------------------------------------------------------
                         required time                         47.773    
                         arrival time                         -18.054    
  -------------------------------------------------------------------
                         slack                                 29.719    

Slack (MET) :             29.725ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/verticalCount1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VAG_ImageBuffer_inst/framebuffer_reg_10/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (VGA_clk rise@40.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        9.558ns  (logic 4.559ns (47.699%)  route 4.999ns (52.301%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.033ns = ( 48.033 - 40.000 ) 
    Source Clock Delay      (SCD):    8.488ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.542     8.488    VGA_Controller_inst/CLK
    SLICE_X53Y72         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y72         FDCE (Prop_fdce_C_Q)         0.419     8.907 r  VGA_Controller_inst/verticalCount1_reg[7]/Q
                         net (fo=6, routed)           1.067     9.973    VGA_Controller_inst/verticalCount1_reg[7]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[7]_P[18])
                                                      4.016    13.989 r  VGA_Controller_inst/pixelCount0/P[18]
                         net (fo=1, routed)           1.031    15.021    VGA_Controller_inst/pixelCount0_n_87
    SLICE_X54Y74         LUT6 (Prop_lut6_I5_O)        0.124    15.145 r  VGA_Controller_inst/framebuffer_reg_0_i_1/O
                         net (fo=16, routed)          2.901    18.045    VAG_ImageBuffer_inst/ADDRBWRADDR[13]
    RAMB36_X0Y13         RAMB36E1                                     r  VAG_ImageBuffer_inst/framebuffer_reg_10/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.475    48.033    VAG_ImageBuffer_inst/framebuffer_reg_15_0
    RAMB36_X0Y13         RAMB36E1                                     r  VAG_ImageBuffer_inst/framebuffer_reg_10/CLKBWRCLK
                         clock pessimism              0.395    48.428    
                         clock uncertainty           -0.091    48.337    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    47.771    VAG_ImageBuffer_inst/framebuffer_reg_10
  -------------------------------------------------------------------
                         required time                         47.771    
                         arrival time                         -18.045    
  -------------------------------------------------------------------
                         slack                                 29.725    

Slack (MET) :             29.727ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/verticalCount1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VAG_ImageBuffer_inst/framebuffer_reg_13/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (VGA_clk rise@40.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        9.558ns  (logic 4.559ns (47.699%)  route 4.999ns (52.301%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.035ns = ( 48.035 - 40.000 ) 
    Source Clock Delay      (SCD):    8.488ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.542     8.488    VGA_Controller_inst/CLK
    SLICE_X53Y72         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y72         FDCE (Prop_fdce_C_Q)         0.419     8.907 r  VGA_Controller_inst/verticalCount1_reg[7]/Q
                         net (fo=6, routed)           1.067     9.973    VGA_Controller_inst/verticalCount1_reg[7]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[7]_P[18])
                                                      4.016    13.989 r  VGA_Controller_inst/pixelCount0/P[18]
                         net (fo=1, routed)           1.031    15.021    VGA_Controller_inst/pixelCount0_n_87
    SLICE_X54Y74         LUT6 (Prop_lut6_I5_O)        0.124    15.145 r  VGA_Controller_inst/framebuffer_reg_0_i_1/O
                         net (fo=16, routed)          2.901    18.045    VAG_ImageBuffer_inst/ADDRBWRADDR[13]
    RAMB36_X0Y17         RAMB36E1                                     r  VAG_ImageBuffer_inst/framebuffer_reg_13/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.477    48.035    VAG_ImageBuffer_inst/framebuffer_reg_15_0
    RAMB36_X0Y17         RAMB36E1                                     r  VAG_ImageBuffer_inst/framebuffer_reg_13/CLKBWRCLK
                         clock pessimism              0.395    48.430    
                         clock uncertainty           -0.091    48.339    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    47.773    VAG_ImageBuffer_inst/framebuffer_reg_13
  -------------------------------------------------------------------
                         required time                         47.773    
                         arrival time                         -18.045    
  -------------------------------------------------------------------
                         slack                                 29.727    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 VGA_Controller_inst/horizontalCount1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Controller_inst/horizontalCount2_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.164ns (52.878%)  route 0.146ns (47.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.377ns
    Source Clock Delay      (SCD):    2.551ns
    Clock Pessimism Removal (CPR):    0.796ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.554     2.551    VGA_Controller_inst/CLK
    SLICE_X50Y72         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y72         FDCE (Prop_fdce_C_Q)         0.164     2.715 r  VGA_Controller_inst/horizontalCount1_reg[7]/Q
                         net (fo=20, routed)          0.146     2.861    VGA_Controller_inst/horizontalCount1_reg[7]
    SLICE_X48Y73         FDCE                                         r  VGA_Controller_inst/horizontalCount2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.818     3.377    VGA_Controller_inst/CLK
    SLICE_X48Y73         FDCE                                         r  VGA_Controller_inst/horizontalCount2_reg[7]/C
                         clock pessimism             -0.796     2.582    
    SLICE_X48Y73         FDCE (Hold_fdce_C_D)         0.070     2.652    VGA_Controller_inst/horizontalCount2_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.652    
                         arrival time                           2.861    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 VGA_Controller_inst/horizontalCount2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Controller_inst/horizontalCount3_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.374ns
    Source Clock Delay      (SCD):    2.546ns
    Clock Pessimism Removal (CPR):    0.829ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.549     2.546    VGA_Controller_inst/CLK
    SLICE_X46Y74         FDCE                                         r  VGA_Controller_inst/horizontalCount2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y74         FDCE (Prop_fdce_C_Q)         0.164     2.710 r  VGA_Controller_inst/horizontalCount2_reg[5]/Q
                         net (fo=1, routed)           0.110     2.820    VGA_Controller_inst/horizontalCount2_reg_n_0_[5]
    SLICE_X46Y74         FDCE                                         r  VGA_Controller_inst/horizontalCount3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.816     3.374    VGA_Controller_inst/CLK
    SLICE_X46Y74         FDCE                                         r  VGA_Controller_inst/horizontalCount3_reg[5]/C
                         clock pessimism             -0.829     2.546    
    SLICE_X46Y74         FDCE (Hold_fdce_C_D)         0.063     2.609    VGA_Controller_inst/horizontalCount3_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.609    
                         arrival time                           2.820    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 VGA_Controller_inst/verticalCount1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Controller_inst/verticalCount1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.209ns (60.290%)  route 0.138ns (39.710%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.381ns
    Source Clock Delay      (SCD):    2.551ns
    Clock Pessimism Removal (CPR):    0.831ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.554     2.551    VGA_Controller_inst/CLK
    SLICE_X54Y71         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y71         FDCE (Prop_fdce_C_Q)         0.164     2.715 r  VGA_Controller_inst/verticalCount1_reg[2]/Q
                         net (fo=7, routed)           0.138     2.852    VGA_Controller_inst/verticalCount1_reg[2]
    SLICE_X54Y71         LUT6 (Prop_lut6_I3_O)        0.045     2.897 r  VGA_Controller_inst/verticalCount1[4]_i_1/O
                         net (fo=1, routed)           0.000     2.897    VGA_Controller_inst/p_0_in__2[4]
    SLICE_X54Y71         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.822     3.381    VGA_Controller_inst/CLK
    SLICE_X54Y71         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[4]/C
                         clock pessimism             -0.831     2.551    
    SLICE_X54Y71         FDCE (Hold_fdce_C_D)         0.121     2.672    VGA_Controller_inst/verticalCount1_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.672    
                         arrival time                           2.897    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 VGA_Controller_inst/horizontalCount1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Controller_inst/horizontalCount1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.209ns (60.231%)  route 0.138ns (39.769%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.381ns
    Source Clock Delay      (SCD):    2.551ns
    Clock Pessimism Removal (CPR):    0.831ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.554     2.551    VGA_Controller_inst/CLK
    SLICE_X50Y71         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y71         FDCE (Prop_fdce_C_Q)         0.164     2.715 r  VGA_Controller_inst/horizontalCount1_reg[4]/Q
                         net (fo=4, routed)           0.138     2.853    VGA_Controller_inst/horizontalCount1_reg[4]
    SLICE_X50Y71         LUT6 (Prop_lut6_I5_O)        0.045     2.898 r  VGA_Controller_inst/horizontalCount1[4]_i_1/O
                         net (fo=1, routed)           0.000     2.898    VGA_Controller_inst/p_0_in__1[4]
    SLICE_X50Y71         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.822     3.381    VGA_Controller_inst/CLK
    SLICE_X50Y71         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[4]/C
                         clock pessimism             -0.831     2.551    
    SLICE_X50Y71         FDCE (Hold_fdce_C_D)         0.121     2.672    VGA_Controller_inst/horizontalCount1_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.672    
                         arrival time                           2.898    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 VGA_Controller_inst/horizontalCount1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Controller_inst/horizontalCount1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.246ns (70.537%)  route 0.103ns (29.463%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.380ns
    Source Clock Delay      (SCD):    2.551ns
    Clock Pessimism Removal (CPR):    0.830ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.554     2.551    VGA_Controller_inst/CLK
    SLICE_X50Y72         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y72         FDCE (Prop_fdce_C_Q)         0.148     2.699 r  VGA_Controller_inst/horizontalCount1_reg[6]/Q
                         net (fo=7, routed)           0.103     2.801    VGA_Controller_inst/horizontalCount1_reg[6]
    SLICE_X50Y72         LUT6 (Prop_lut6_I4_O)        0.098     2.899 r  VGA_Controller_inst/horizontalCount1[7]_i_1/O
                         net (fo=1, routed)           0.000     2.899    VGA_Controller_inst/p_0_in__1[7]
    SLICE_X50Y72         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.821     3.380    VGA_Controller_inst/CLK
    SLICE_X50Y72         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[7]/C
                         clock pessimism             -0.830     2.551    
    SLICE_X50Y72         FDCE (Hold_fdce_C_D)         0.121     2.672    VGA_Controller_inst/horizontalCount1_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.672    
                         arrival time                           2.899    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 VGA_Controller_inst/verticalCount1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Controller_inst/verticalCount1_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.227ns (69.565%)  route 0.099ns (30.435%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.380ns
    Source Clock Delay      (SCD):    2.551ns
    Clock Pessimism Removal (CPR):    0.830ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.554     2.551    VGA_Controller_inst/CLK
    SLICE_X53Y72         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y72         FDCE (Prop_fdce_C_Q)         0.128     2.679 r  VGA_Controller_inst/verticalCount1_reg[7]/Q
                         net (fo=6, routed)           0.099     2.778    VGA_Controller_inst/verticalCount1_reg[7]
    SLICE_X53Y72         LUT6 (Prop_lut6_I3_O)        0.099     2.877 r  VGA_Controller_inst/verticalCount1[8]_i_1/O
                         net (fo=1, routed)           0.000     2.877    VGA_Controller_inst/p_0_in__2[8]
    SLICE_X53Y72         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.821     3.380    VGA_Controller_inst/CLK
    SLICE_X53Y72         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[8]/C
                         clock pessimism             -0.830     2.551    
    SLICE_X53Y72         FDCE (Hold_fdce_C_D)         0.092     2.643    VGA_Controller_inst/verticalCount1_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.643    
                         arrival time                           2.877    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 VGA_Controller_inst/verticalCount1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Controller_inst/verticalCount2_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.360%)  route 0.200ns (58.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.379ns
    Source Clock Delay      (SCD):    2.551ns
    Clock Pessimism Removal (CPR):    0.796ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.554     2.551    VGA_Controller_inst/CLK
    SLICE_X53Y72         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y72         FDCE (Prop_fdce_C_Q)         0.141     2.692 r  VGA_Controller_inst/verticalCount1_reg[6]/Q
                         net (fo=7, routed)           0.200     2.892    VGA_Controller_inst/verticalCount1_reg[6]
    SLICE_X49Y72         FDCE                                         r  VGA_Controller_inst/verticalCount2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.820     3.379    VGA_Controller_inst/CLK
    SLICE_X49Y72         FDCE                                         r  VGA_Controller_inst/verticalCount2_reg[6]/C
                         clock pessimism             -0.796     2.584    
    SLICE_X49Y72         FDCE (Hold_fdce_C_D)         0.070     2.654    VGA_Controller_inst/verticalCount2_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.654    
                         arrival time                           2.892    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 VGA_Controller_inst/horizontalCount1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Controller_inst/horizontalCount2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.164ns (47.080%)  route 0.184ns (52.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.380ns
    Source Clock Delay      (SCD):    2.551ns
    Clock Pessimism Removal (CPR):    0.796ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.554     2.551    VGA_Controller_inst/CLK
    SLICE_X50Y71         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y71         FDCE (Prop_fdce_C_Q)         0.164     2.715 r  VGA_Controller_inst/horizontalCount1_reg[2]/Q
                         net (fo=6, routed)           0.184     2.899    VGA_Controller_inst/horizontalCount1_reg[2]
    SLICE_X48Y71         FDCE                                         r  VGA_Controller_inst/horizontalCount2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.822     3.380    VGA_Controller_inst/CLK
    SLICE_X48Y71         FDCE                                         r  VGA_Controller_inst/horizontalCount2_reg[2]/C
                         clock pessimism             -0.796     2.585    
    SLICE_X48Y71         FDCE (Hold_fdce_C_D)         0.072     2.657    VGA_Controller_inst/horizontalCount2_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.657    
                         arrival time                           2.899    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 VGA_Controller_inst/verticalCount1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Controller_inst/verticalCount1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.420%)  route 0.161ns (43.580%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.381ns
    Source Clock Delay      (SCD):    2.551ns
    Clock Pessimism Removal (CPR):    0.831ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.554     2.551    VGA_Controller_inst/CLK
    SLICE_X54Y71         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y71         FDCE (Prop_fdce_C_Q)         0.164     2.715 r  VGA_Controller_inst/verticalCount1_reg[5]/Q
                         net (fo=8, routed)           0.161     2.876    VGA_Controller_inst/verticalCount1_reg[5]
    SLICE_X54Y71         LUT3 (Prop_lut3_I1_O)        0.045     2.921 r  VGA_Controller_inst/verticalCount1[5]_i_1/O
                         net (fo=1, routed)           0.000     2.921    VGA_Controller_inst/p_0_in__2[5]
    SLICE_X54Y71         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.822     3.381    VGA_Controller_inst/CLK
    SLICE_X54Y71         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[5]/C
                         clock pessimism             -0.831     2.551    
    SLICE_X54Y71         FDCE (Hold_fdce_C_D)         0.121     2.672    VGA_Controller_inst/verticalCount1_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.672    
                         arrival time                           2.921    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 VGA_Controller_inst/verticalCount2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Controller_inst/verticalCount3_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.199%)  route 0.210ns (59.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.377ns
    Source Clock Delay      (SCD):    2.551ns
    Clock Pessimism Removal (CPR):    0.796ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.554     2.551    VGA_Controller_inst/CLK
    SLICE_X49Y72         FDCE                                         r  VGA_Controller_inst/verticalCount2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y72         FDCE (Prop_fdce_C_Q)         0.141     2.692 r  VGA_Controller_inst/verticalCount2_reg[6]/Q
                         net (fo=2, routed)           0.210     2.901    VGA_Controller_inst/verticalCount2[6]
    SLICE_X46Y72         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.818     3.377    VGA_Controller_inst/CLK
    SLICE_X46Y72         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[6]/C
                         clock pessimism             -0.796     2.582    
    SLICE_X46Y72         FDCE (Hold_fdce_C_D)         0.063     2.645    VGA_Controller_inst/verticalCount3_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.645    
                         arrival time                           2.901    
  -------------------------------------------------------------------
                         slack                                  0.257    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         VGA_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y17     VAG_ImageBuffer_inst/framebuffer_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y16     VAG_ImageBuffer_inst/framebuffer_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y13     VAG_ImageBuffer_inst/framebuffer_reg_10/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y12     VAG_ImageBuffer_inst/framebuffer_reg_11/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y14     VAG_ImageBuffer_inst/framebuffer_reg_12/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y17     VAG_ImageBuffer_inst/framebuffer_reg_13/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y16     VAG_ImageBuffer_inst/framebuffer_reg_14/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y15     VAG_ImageBuffer_inst/framebuffer_reg_15/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y13     VAG_ImageBuffer_inst/framebuffer_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y12     VAG_ImageBuffer_inst/framebuffer_reg_3/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y70     VGA_Controller_inst/horizontalCount1_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y70     VGA_Controller_inst/horizontalCount1_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y70     VGA_Controller_inst/horizontalCount1_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y70     VGA_Controller_inst/horizontalCount1_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y71     VGA_Controller_inst/horizontalCount1_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y71     VGA_Controller_inst/horizontalCount1_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y71     VGA_Controller_inst/horizontalCount1_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y71     VGA_Controller_inst/horizontalCount1_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y71     VGA_Controller_inst/horizontalCount1_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y71     VGA_Controller_inst/horizontalCount1_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y70     VGA_Controller_inst/horizontalCount1_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y70     VGA_Controller_inst/horizontalCount1_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y70     VGA_Controller_inst/horizontalCount1_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y70     VGA_Controller_inst/horizontalCount1_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y71     VGA_Controller_inst/horizontalCount1_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y71     VGA_Controller_inst/horizontalCount1_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y71     VGA_Controller_inst/horizontalCount1_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y71     VGA_Controller_inst/horizontalCount1_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y71     VGA_Controller_inst/horizontalCount1_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y71     VGA_Controller_inst/horizontalCount1_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfb
  To Clock:  clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VGA_ClkGenerator_inst/mmcm_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  VGA_ClkGenerator_inst/mmcm_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  VGA_ClkGenerator_inst/mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  VGA_ClkGenerator_inst/mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  VGA_ClkGenerator_inst/mmcm_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfb_1
  To Clock:  clkfb_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { internalClockGenerator_inst/mmcm_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  internalClockGenerator_inst/mmcm_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  internalClockGenerator_inst/mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  internalClockGenerator_inst/mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  internalClockGenerator_inst/mmcm_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sysClk
  To Clock:  sysClk

Setup :            0  Failing Endpoints,  Worst Slack        0.318ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.318ns  (required time - arrival time)
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[855]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysClk rise@20.000ns - sysClk rise@0.000ns)
  Data Path Delay:        19.547ns  (logic 6.715ns (34.352%)  route 12.832ns (65.648%))
  Logic Levels:           18  (DSP48E1=1 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=10 MUXF7=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.228ns = ( 28.228 - 20.000 ) 
    Source Clock Delay      (SCD):    8.675ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.733     8.675    CPU_Core_inst/interruptController_inst/sysClk_BUFG
    SLICE_X26Y113        FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y113        FDRE (Prop_fdre_C_Q)         0.456     9.131 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[29]/Q
                         net (fo=2, routed)           0.800     9.932    CPU_Core_inst/interruptController_inst/Q[29]
    SLICE_X26Y117        LUT4 (Prop_lut4_I0_O)        0.124    10.056 r  CPU_Core_inst/interruptController_inst/operand2SelReg[4]_i_13/O
                         net (fo=1, routed)           0.445    10.501    CPU_Core_inst/interruptController_inst/operand2SelReg[4]_i_13_n_0
    SLICE_X26Y120        LUT5 (Prop_lut5_I4_O)        0.124    10.625 r  CPU_Core_inst/interruptController_inst/operand2SelReg[4]_i_8/O
                         net (fo=3, routed)           0.650    11.275    CPU_Core_inst/CU/debugSignalsReg_reg[106]_0
    SLICE_X26Y122        LUT6 (Prop_lut6_I2_O)        0.124    11.399 f  CPU_Core_inst/CU/operand1SelReg[4]_i_3/O
                         net (fo=6, routed)           0.692    12.092    CPU_Core_inst/CU/operand1SelReg[4]_i_3_n_0
    SLICE_X26Y124        LUT5 (Prop_lut5_I1_O)        0.124    12.216 r  CPU_Core_inst/CU/debugSignalsReg[106]_i_1/O
                         net (fo=150, routed)         1.256    13.471    CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[243][0]
    SLICE_X22Y132        LUT6 (Prop_lut6_I4_O)        0.124    13.595 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[190]_i_6/O
                         net (fo=1, routed)           0.000    13.595    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[190]_i_6_n_0
    SLICE_X22Y132        MUXF7 (Prop_muxf7_I0_O)      0.212    13.807 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[190]_i_3/O
                         net (fo=1, routed)           0.788    14.595    CPU_Core_inst/CU/debugSignalsReg_reg[190]_0
    SLICE_X22Y125        LUT6 (Prop_lut6_I5_O)        0.299    14.894 r  CPU_Core_inst/CU/debugSignalsReg[190]_i_1/O
                         net (fo=10, routed)          1.039    15.932    CPU_Core_inst/CU/D[90]
    SLICE_X22Y122        LUT3 (Prop_lut3_I2_O)        0.153    16.085 r  CPU_Core_inst/CU/operationResult0_i_281/O
                         net (fo=1, routed)           0.819    16.904    CPU_Core_inst/CU/operationResult0_i_281_n_0
    SLICE_X22Y120        LUT6 (Prop_lut6_I2_O)        0.327    17.231 r  CPU_Core_inst/CU/operationResult0_i_164/O
                         net (fo=4, routed)           0.803    18.034    CPU_Core_inst/CU/operationResult0_i_164_n_0
    SLICE_X20Y119        LUT6 (Prop_lut6_I0_O)        0.124    18.158 r  CPU_Core_inst/CU/operationResult0_i_170/O
                         net (fo=1, routed)           0.668    18.826    CPU_Core_inst/CU/operationResult0_i_170_n_0
    SLICE_X18Y118        LUT6 (Prop_lut6_I2_O)        0.124    18.950 f  CPU_Core_inst/CU/operationResult0_i_62/O
                         net (fo=19, routed)          0.350    19.300    CPU_Core_inst/CU/ALU_inst/operationResult1[0]
    SLICE_X18Y118        LUT1 (Prop_lut1_I0_O)        0.124    19.424 r  CPU_Core_inst/CU/operationResult0_i_16/O
                         net (fo=4, routed)           0.769    20.193    CPU_Core_inst/ALU_inst/D[59]
    DSP48_X0Y46          DSP48E1 (Prop_dsp48e1_B[0]_P[31])
                                                      3.656    23.849 f  CPU_Core_inst/ALU_inst/operationResult0/P[31]
                         net (fo=1, routed)           0.775    24.624    CPU_Core_inst/ALU_inst/operationResult0_n_74
    SLICE_X14Y116        LUT2 (Prop_lut2_I0_O)        0.124    24.748 f  CPU_Core_inst/ALU_inst/flagsReg[2]_i_5/O
                         net (fo=1, routed)           1.174    25.923    CPU_Core_inst/CU/flagsReg_reg[2]
    SLICE_X6Y120         LUT6 (Prop_lut6_I5_O)        0.124    26.047 f  CPU_Core_inst/CU/flagsReg[2]_i_1/O
                         net (fo=3, routed)           0.589    26.636    CPU_Core_inst/CU/D[207]
    SLICE_X5Y120         LUT6 (Prop_lut6_I3_O)        0.124    26.760 f  CPU_Core_inst/CU/flagsReg[3]_i_13/O
                         net (fo=1, routed)           0.440    27.200    CPU_Core_inst/CU/flagsReg[3]_i_13_n_0
    SLICE_X1Y119         LUT6 (Prop_lut6_I2_O)        0.124    27.324 f  CPU_Core_inst/CU/flagsReg[3]_i_6/O
                         net (fo=1, routed)           0.444    27.768    CPU_Core_inst/CU/flagsReg[3]_i_6_n_0
    SLICE_X4Y118         LUT6 (Prop_lut6_I5_O)        0.124    27.892 r  CPU_Core_inst/CU/flagsReg[3]_i_1/O
                         net (fo=2, routed)           0.331    28.222    memoryMapping_inst/debugFromCPU_Core[778]
    SLICE_X4Y117         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[855]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.674    28.228    memoryMapping_inst/CLK
    SLICE_X4Y117         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[855]/C
                         clock pessimism              0.475    28.703    
                         clock uncertainty           -0.082    28.621    
    SLICE_X4Y117         FDCE (Setup_fdce_C_D)       -0.081    28.540    memoryMapping_inst/debugSignalsReg_reg[855]
  -------------------------------------------------------------------
                         required time                         28.540    
                         arrival time                         -28.222    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.759ns  (required time - arrival time)
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/flagsReg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysClk rise@20.000ns - sysClk rise@0.000ns)
  Data Path Delay:        19.217ns  (logic 6.715ns (34.944%)  route 12.502ns (65.056%))
  Logic Levels:           18  (DSP48E1=1 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=10 MUXF7=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.226ns = ( 28.226 - 20.000 ) 
    Source Clock Delay      (SCD):    8.675ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.733     8.675    CPU_Core_inst/interruptController_inst/sysClk_BUFG
    SLICE_X26Y113        FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y113        FDRE (Prop_fdre_C_Q)         0.456     9.131 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[29]/Q
                         net (fo=2, routed)           0.800     9.932    CPU_Core_inst/interruptController_inst/Q[29]
    SLICE_X26Y117        LUT4 (Prop_lut4_I0_O)        0.124    10.056 r  CPU_Core_inst/interruptController_inst/operand2SelReg[4]_i_13/O
                         net (fo=1, routed)           0.445    10.501    CPU_Core_inst/interruptController_inst/operand2SelReg[4]_i_13_n_0
    SLICE_X26Y120        LUT5 (Prop_lut5_I4_O)        0.124    10.625 r  CPU_Core_inst/interruptController_inst/operand2SelReg[4]_i_8/O
                         net (fo=3, routed)           0.650    11.275    CPU_Core_inst/CU/debugSignalsReg_reg[106]_0
    SLICE_X26Y122        LUT6 (Prop_lut6_I2_O)        0.124    11.399 f  CPU_Core_inst/CU/operand1SelReg[4]_i_3/O
                         net (fo=6, routed)           0.692    12.092    CPU_Core_inst/CU/operand1SelReg[4]_i_3_n_0
    SLICE_X26Y124        LUT5 (Prop_lut5_I1_O)        0.124    12.216 r  CPU_Core_inst/CU/debugSignalsReg[106]_i_1/O
                         net (fo=150, routed)         1.256    13.471    CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[243][0]
    SLICE_X22Y132        LUT6 (Prop_lut6_I4_O)        0.124    13.595 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[190]_i_6/O
                         net (fo=1, routed)           0.000    13.595    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[190]_i_6_n_0
    SLICE_X22Y132        MUXF7 (Prop_muxf7_I0_O)      0.212    13.807 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[190]_i_3/O
                         net (fo=1, routed)           0.788    14.595    CPU_Core_inst/CU/debugSignalsReg_reg[190]_0
    SLICE_X22Y125        LUT6 (Prop_lut6_I5_O)        0.299    14.894 r  CPU_Core_inst/CU/debugSignalsReg[190]_i_1/O
                         net (fo=10, routed)          1.039    15.932    CPU_Core_inst/CU/D[90]
    SLICE_X22Y122        LUT3 (Prop_lut3_I2_O)        0.153    16.085 r  CPU_Core_inst/CU/operationResult0_i_281/O
                         net (fo=1, routed)           0.819    16.904    CPU_Core_inst/CU/operationResult0_i_281_n_0
    SLICE_X22Y120        LUT6 (Prop_lut6_I2_O)        0.327    17.231 r  CPU_Core_inst/CU/operationResult0_i_164/O
                         net (fo=4, routed)           0.803    18.034    CPU_Core_inst/CU/operationResult0_i_164_n_0
    SLICE_X20Y119        LUT6 (Prop_lut6_I0_O)        0.124    18.158 r  CPU_Core_inst/CU/operationResult0_i_170/O
                         net (fo=1, routed)           0.668    18.826    CPU_Core_inst/CU/operationResult0_i_170_n_0
    SLICE_X18Y118        LUT6 (Prop_lut6_I2_O)        0.124    18.950 f  CPU_Core_inst/CU/operationResult0_i_62/O
                         net (fo=19, routed)          0.350    19.300    CPU_Core_inst/CU/ALU_inst/operationResult1[0]
    SLICE_X18Y118        LUT1 (Prop_lut1_I0_O)        0.124    19.424 r  CPU_Core_inst/CU/operationResult0_i_16/O
                         net (fo=4, routed)           0.769    20.193    CPU_Core_inst/ALU_inst/D[59]
    DSP48_X0Y46          DSP48E1 (Prop_dsp48e1_B[0]_P[31])
                                                      3.656    23.849 f  CPU_Core_inst/ALU_inst/operationResult0/P[31]
                         net (fo=1, routed)           0.775    24.624    CPU_Core_inst/ALU_inst/operationResult0_n_74
    SLICE_X14Y116        LUT2 (Prop_lut2_I0_O)        0.124    24.748 f  CPU_Core_inst/ALU_inst/flagsReg[2]_i_5/O
                         net (fo=1, routed)           1.174    25.923    CPU_Core_inst/CU/flagsReg_reg[2]
    SLICE_X6Y120         LUT6 (Prop_lut6_I5_O)        0.124    26.047 f  CPU_Core_inst/CU/flagsReg[2]_i_1/O
                         net (fo=3, routed)           0.589    26.636    CPU_Core_inst/CU/D[207]
    SLICE_X5Y120         LUT6 (Prop_lut6_I3_O)        0.124    26.760 f  CPU_Core_inst/CU/flagsReg[3]_i_13/O
                         net (fo=1, routed)           0.440    27.200    CPU_Core_inst/CU/flagsReg[3]_i_13_n_0
    SLICE_X1Y119         LUT6 (Prop_lut6_I2_O)        0.124    27.324 f  CPU_Core_inst/CU/flagsReg[3]_i_6/O
                         net (fo=1, routed)           0.444    27.768    CPU_Core_inst/CU/flagsReg[3]_i_6_n_0
    SLICE_X4Y118         LUT6 (Prop_lut6_I5_O)        0.124    27.892 r  CPU_Core_inst/CU/flagsReg[3]_i_1/O
                         net (fo=2, routed)           0.000    27.892    CPU_Core_inst/ALU_inst/D[77]
    SLICE_X4Y118         FDCE                                         r  CPU_Core_inst/ALU_inst/flagsReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.672    28.226    CPU_Core_inst/ALU_inst/sysClk_BUFG
    SLICE_X4Y118         FDCE                                         r  CPU_Core_inst/ALU_inst/flagsReg_reg[3]/C
                         clock pessimism              0.475    28.701    
                         clock uncertainty           -0.082    28.619    
    SLICE_X4Y118         FDCE (Setup_fdce_C_D)        0.031    28.650    CPU_Core_inst/ALU_inst/flagsReg_reg[3]
  -------------------------------------------------------------------
                         required time                         28.650    
                         arrival time                         -27.892    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             1.686ns  (required time - arrival time)
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysClk rise@20.000ns - sysClk rise@0.000ns)
  Data Path Delay:        18.182ns  (logic 6.573ns (36.151%)  route 11.609ns (63.849%))
  Logic Levels:           15  (DSP48E1=1 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.225ns = ( 28.225 - 20.000 ) 
    Source Clock Delay      (SCD):    8.675ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.733     8.675    CPU_Core_inst/interruptController_inst/sysClk_BUFG
    SLICE_X26Y113        FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y113        FDRE (Prop_fdre_C_Q)         0.456     9.131 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[29]/Q
                         net (fo=2, routed)           0.800     9.932    CPU_Core_inst/interruptController_inst/Q[29]
    SLICE_X26Y117        LUT4 (Prop_lut4_I0_O)        0.124    10.056 r  CPU_Core_inst/interruptController_inst/operand2SelReg[4]_i_13/O
                         net (fo=1, routed)           0.445    10.501    CPU_Core_inst/interruptController_inst/operand2SelReg[4]_i_13_n_0
    SLICE_X26Y120        LUT5 (Prop_lut5_I4_O)        0.124    10.625 r  CPU_Core_inst/interruptController_inst/operand2SelReg[4]_i_8/O
                         net (fo=3, routed)           0.650    11.275    CPU_Core_inst/CU/debugSignalsReg_reg[106]_0
    SLICE_X26Y122        LUT6 (Prop_lut6_I2_O)        0.124    11.399 f  CPU_Core_inst/CU/operand1SelReg[4]_i_3/O
                         net (fo=6, routed)           0.692    12.092    CPU_Core_inst/CU/operand1SelReg[4]_i_3_n_0
    SLICE_X26Y124        LUT5 (Prop_lut5_I1_O)        0.124    12.216 r  CPU_Core_inst/CU/debugSignalsReg[106]_i_1/O
                         net (fo=150, routed)         1.256    13.471    CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[243][0]
    SLICE_X22Y132        LUT6 (Prop_lut6_I4_O)        0.124    13.595 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[190]_i_6/O
                         net (fo=1, routed)           0.000    13.595    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[190]_i_6_n_0
    SLICE_X22Y132        MUXF7 (Prop_muxf7_I0_O)      0.212    13.807 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[190]_i_3/O
                         net (fo=1, routed)           0.788    14.595    CPU_Core_inst/CU/debugSignalsReg_reg[190]_0
    SLICE_X22Y125        LUT6 (Prop_lut6_I5_O)        0.299    14.894 r  CPU_Core_inst/CU/debugSignalsReg[190]_i_1/O
                         net (fo=10, routed)          1.039    15.932    CPU_Core_inst/CU/D[90]
    SLICE_X22Y122        LUT3 (Prop_lut3_I2_O)        0.153    16.085 r  CPU_Core_inst/CU/operationResult0_i_281/O
                         net (fo=1, routed)           0.819    16.904    CPU_Core_inst/CU/operationResult0_i_281_n_0
    SLICE_X22Y120        LUT6 (Prop_lut6_I2_O)        0.327    17.231 r  CPU_Core_inst/CU/operationResult0_i_164/O
                         net (fo=4, routed)           0.803    18.034    CPU_Core_inst/CU/operationResult0_i_164_n_0
    SLICE_X20Y119        LUT6 (Prop_lut6_I0_O)        0.124    18.158 r  CPU_Core_inst/CU/operationResult0_i_170/O
                         net (fo=1, routed)           0.668    18.826    CPU_Core_inst/CU/operationResult0_i_170_n_0
    SLICE_X18Y118        LUT6 (Prop_lut6_I2_O)        0.124    18.950 f  CPU_Core_inst/CU/operationResult0_i_62/O
                         net (fo=19, routed)          0.350    19.300    CPU_Core_inst/CU/ALU_inst/operationResult1[0]
    SLICE_X18Y118        LUT1 (Prop_lut1_I0_O)        0.124    19.424 r  CPU_Core_inst/CU/operationResult0_i_16/O
                         net (fo=4, routed)           0.769    20.193    CPU_Core_inst/ALU_inst/D[59]
    DSP48_X0Y46          DSP48E1 (Prop_dsp48e1_B[0]_P[30])
                                                      3.656    23.849 r  CPU_Core_inst/ALU_inst/operationResult0/P[30]
                         net (fo=1, routed)           1.187    25.036    CPU_Core_inst/ALU_inst/operationResult0_n_75
    SLICE_X6Y119         LUT2 (Prop_lut2_I0_O)        0.150    25.186 r  CPU_Core_inst/ALU_inst/resultReg[30]_i_10/O
                         net (fo=1, routed)           0.663    25.849    CPU_Core_inst/CU/resultReg_reg[30]
    SLICE_X6Y120         LUT6 (Prop_lut6_I4_O)        0.328    26.177 r  CPU_Core_inst/CU/resultReg[30]_i_2/O
                         net (fo=3, routed)           0.681    26.857    CPU_Core_inst/ALU_inst/D[57]
    SLICE_X7Y120         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.671    28.225    CPU_Core_inst/ALU_inst/sysClk_BUFG
    SLICE_X7Y120         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[30]/C
                         clock pessimism              0.475    28.700    
                         clock uncertainty           -0.082    28.618    
    SLICE_X7Y120         FDCE (Setup_fdce_C_D)       -0.075    28.543    CPU_Core_inst/ALU_inst/resultReg_reg[30]
  -------------------------------------------------------------------
                         required time                         28.543    
                         arrival time                         -26.857    
  -------------------------------------------------------------------
                         slack                                  1.686    

Slack (MET) :             1.739ns  (required time - arrival time)
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysClk rise@20.000ns - sysClk rise@0.000ns)
  Data Path Delay:        18.103ns  (logic 6.571ns (36.297%)  route 11.532ns (63.703%))
  Logic Levels:           15  (DSP48E1=1 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.229ns = ( 28.229 - 20.000 ) 
    Source Clock Delay      (SCD):    8.675ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.733     8.675    CPU_Core_inst/interruptController_inst/sysClk_BUFG
    SLICE_X26Y113        FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y113        FDRE (Prop_fdre_C_Q)         0.456     9.131 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[29]/Q
                         net (fo=2, routed)           0.800     9.932    CPU_Core_inst/interruptController_inst/Q[29]
    SLICE_X26Y117        LUT4 (Prop_lut4_I0_O)        0.124    10.056 r  CPU_Core_inst/interruptController_inst/operand2SelReg[4]_i_13/O
                         net (fo=1, routed)           0.445    10.501    CPU_Core_inst/interruptController_inst/operand2SelReg[4]_i_13_n_0
    SLICE_X26Y120        LUT5 (Prop_lut5_I4_O)        0.124    10.625 r  CPU_Core_inst/interruptController_inst/operand2SelReg[4]_i_8/O
                         net (fo=3, routed)           0.650    11.275    CPU_Core_inst/CU/debugSignalsReg_reg[106]_0
    SLICE_X26Y122        LUT6 (Prop_lut6_I2_O)        0.124    11.399 f  CPU_Core_inst/CU/operand1SelReg[4]_i_3/O
                         net (fo=6, routed)           0.692    12.092    CPU_Core_inst/CU/operand1SelReg[4]_i_3_n_0
    SLICE_X26Y124        LUT5 (Prop_lut5_I1_O)        0.124    12.216 r  CPU_Core_inst/CU/debugSignalsReg[106]_i_1/O
                         net (fo=150, routed)         1.256    13.471    CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[243][0]
    SLICE_X22Y132        LUT6 (Prop_lut6_I4_O)        0.124    13.595 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[190]_i_6/O
                         net (fo=1, routed)           0.000    13.595    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[190]_i_6_n_0
    SLICE_X22Y132        MUXF7 (Prop_muxf7_I0_O)      0.212    13.807 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[190]_i_3/O
                         net (fo=1, routed)           0.788    14.595    CPU_Core_inst/CU/debugSignalsReg_reg[190]_0
    SLICE_X22Y125        LUT6 (Prop_lut6_I5_O)        0.299    14.894 r  CPU_Core_inst/CU/debugSignalsReg[190]_i_1/O
                         net (fo=10, routed)          1.039    15.932    CPU_Core_inst/CU/D[90]
    SLICE_X22Y122        LUT3 (Prop_lut3_I2_O)        0.153    16.085 r  CPU_Core_inst/CU/operationResult0_i_281/O
                         net (fo=1, routed)           0.819    16.904    CPU_Core_inst/CU/operationResult0_i_281_n_0
    SLICE_X22Y120        LUT6 (Prop_lut6_I2_O)        0.327    17.231 r  CPU_Core_inst/CU/operationResult0_i_164/O
                         net (fo=4, routed)           0.803    18.034    CPU_Core_inst/CU/operationResult0_i_164_n_0
    SLICE_X20Y119        LUT6 (Prop_lut6_I0_O)        0.124    18.158 r  CPU_Core_inst/CU/operationResult0_i_170/O
                         net (fo=1, routed)           0.668    18.826    CPU_Core_inst/CU/operationResult0_i_170_n_0
    SLICE_X18Y118        LUT6 (Prop_lut6_I2_O)        0.124    18.950 f  CPU_Core_inst/CU/operationResult0_i_62/O
                         net (fo=19, routed)          0.350    19.300    CPU_Core_inst/CU/ALU_inst/operationResult1[0]
    SLICE_X18Y118        LUT1 (Prop_lut1_I0_O)        0.124    19.424 r  CPU_Core_inst/CU/operationResult0_i_16/O
                         net (fo=4, routed)           0.769    20.193    CPU_Core_inst/ALU_inst/D[59]
    DSP48_X0Y46          DSP48E1 (Prop_dsp48e1_B[0]_P[15])
                                                      3.656    23.849 r  CPU_Core_inst/ALU_inst/operationResult0/P[15]
                         net (fo=1, routed)           1.026    24.875    CPU_Core_inst/ALU_inst/operationResult0_n_90
    SLICE_X8Y116         LUT2 (Prop_lut2_I0_O)        0.148    25.023 r  CPU_Core_inst/ALU_inst/resultReg[15]_i_4/O
                         net (fo=1, routed)           0.756    25.779    CPU_Core_inst/CU/resultReg_reg[15]
    SLICE_X6Y116         LUT6 (Prop_lut6_I3_O)        0.328    26.107 r  CPU_Core_inst/CU/resultReg[15]_i_1/O
                         net (fo=3, routed)           0.672    26.778    CPU_Core_inst/ALU_inst/D[42]
    SLICE_X7Y116         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.675    28.229    CPU_Core_inst/ALU_inst/sysClk_BUFG
    SLICE_X7Y116         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[15]/C
                         clock pessimism              0.475    28.704    
                         clock uncertainty           -0.082    28.622    
    SLICE_X7Y116         FDCE (Setup_fdce_C_D)       -0.105    28.517    CPU_Core_inst/ALU_inst/resultReg_reg[15]
  -------------------------------------------------------------------
                         required time                         28.517    
                         arrival time                         -26.778    
  -------------------------------------------------------------------
                         slack                                  1.739    

Slack (MET) :             1.902ns  (required time - arrival time)
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[809]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysClk rise@20.000ns - sysClk rise@0.000ns)
  Data Path Delay:        17.976ns  (logic 6.571ns (36.554%)  route 11.405ns (63.446%))
  Logic Levels:           15  (DSP48E1=1 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.227ns = ( 28.227 - 20.000 ) 
    Source Clock Delay      (SCD):    8.675ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.733     8.675    CPU_Core_inst/interruptController_inst/sysClk_BUFG
    SLICE_X26Y113        FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y113        FDRE (Prop_fdre_C_Q)         0.456     9.131 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[29]/Q
                         net (fo=2, routed)           0.800     9.932    CPU_Core_inst/interruptController_inst/Q[29]
    SLICE_X26Y117        LUT4 (Prop_lut4_I0_O)        0.124    10.056 r  CPU_Core_inst/interruptController_inst/operand2SelReg[4]_i_13/O
                         net (fo=1, routed)           0.445    10.501    CPU_Core_inst/interruptController_inst/operand2SelReg[4]_i_13_n_0
    SLICE_X26Y120        LUT5 (Prop_lut5_I4_O)        0.124    10.625 r  CPU_Core_inst/interruptController_inst/operand2SelReg[4]_i_8/O
                         net (fo=3, routed)           0.650    11.275    CPU_Core_inst/CU/debugSignalsReg_reg[106]_0
    SLICE_X26Y122        LUT6 (Prop_lut6_I2_O)        0.124    11.399 f  CPU_Core_inst/CU/operand1SelReg[4]_i_3/O
                         net (fo=6, routed)           0.692    12.092    CPU_Core_inst/CU/operand1SelReg[4]_i_3_n_0
    SLICE_X26Y124        LUT5 (Prop_lut5_I1_O)        0.124    12.216 r  CPU_Core_inst/CU/debugSignalsReg[106]_i_1/O
                         net (fo=150, routed)         1.256    13.471    CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[243][0]
    SLICE_X22Y132        LUT6 (Prop_lut6_I4_O)        0.124    13.595 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[190]_i_6/O
                         net (fo=1, routed)           0.000    13.595    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[190]_i_6_n_0
    SLICE_X22Y132        MUXF7 (Prop_muxf7_I0_O)      0.212    13.807 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[190]_i_3/O
                         net (fo=1, routed)           0.788    14.595    CPU_Core_inst/CU/debugSignalsReg_reg[190]_0
    SLICE_X22Y125        LUT6 (Prop_lut6_I5_O)        0.299    14.894 r  CPU_Core_inst/CU/debugSignalsReg[190]_i_1/O
                         net (fo=10, routed)          1.039    15.932    CPU_Core_inst/CU/D[90]
    SLICE_X22Y122        LUT3 (Prop_lut3_I2_O)        0.153    16.085 r  CPU_Core_inst/CU/operationResult0_i_281/O
                         net (fo=1, routed)           0.819    16.904    CPU_Core_inst/CU/operationResult0_i_281_n_0
    SLICE_X22Y120        LUT6 (Prop_lut6_I2_O)        0.327    17.231 r  CPU_Core_inst/CU/operationResult0_i_164/O
                         net (fo=4, routed)           0.803    18.034    CPU_Core_inst/CU/operationResult0_i_164_n_0
    SLICE_X20Y119        LUT6 (Prop_lut6_I0_O)        0.124    18.158 r  CPU_Core_inst/CU/operationResult0_i_170/O
                         net (fo=1, routed)           0.668    18.826    CPU_Core_inst/CU/operationResult0_i_170_n_0
    SLICE_X18Y118        LUT6 (Prop_lut6_I2_O)        0.124    18.950 f  CPU_Core_inst/CU/operationResult0_i_62/O
                         net (fo=19, routed)          0.350    19.300    CPU_Core_inst/CU/ALU_inst/operationResult1[0]
    SLICE_X18Y118        LUT1 (Prop_lut1_I0_O)        0.124    19.424 r  CPU_Core_inst/CU/operationResult0_i_16/O
                         net (fo=4, routed)           0.769    20.193    CPU_Core_inst/ALU_inst/D[59]
    DSP48_X0Y46          DSP48E1 (Prop_dsp48e1_B[0]_P[21])
                                                      3.656    23.849 r  CPU_Core_inst/ALU_inst/operationResult0/P[21]
                         net (fo=2, routed)           1.261    25.110    CPU_Core_inst/ALU_inst/P[6]
    SLICE_X4Y118         LUT2 (Prop_lut2_I0_O)        0.150    25.260 r  CPU_Core_inst/ALU_inst/resultReg[21]_i_4/O
                         net (fo=1, routed)           0.436    25.696    CPU_Core_inst/CU/resultReg_reg[21]
    SLICE_X4Y118         LUT6 (Prop_lut6_I4_O)        0.326    26.022 r  CPU_Core_inst/CU/resultReg[21]_i_1/O
                         net (fo=2, routed)           0.629    26.651    memoryMapping_inst/debugFromCPU_Core[733]
    SLICE_X3Y118         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[809]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.673    28.227    memoryMapping_inst/CLK
    SLICE_X3Y118         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[809]/C
                         clock pessimism              0.475    28.702    
                         clock uncertainty           -0.082    28.620    
    SLICE_X3Y118         FDCE (Setup_fdce_C_D)       -0.067    28.553    memoryMapping_inst/debugSignalsReg_reg[809]
  -------------------------------------------------------------------
                         required time                         28.553    
                         arrival time                         -26.651    
  -------------------------------------------------------------------
                         slack                                  1.902    

Slack (MET) :             1.942ns  (required time - arrival time)
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[802]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysClk rise@20.000ns - sysClk rise@0.000ns)
  Data Path Delay:        17.947ns  (logic 6.573ns (36.625%)  route 11.374ns (63.375%))
  Logic Levels:           15  (DSP48E1=1 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.228ns = ( 28.228 - 20.000 ) 
    Source Clock Delay      (SCD):    8.675ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.733     8.675    CPU_Core_inst/interruptController_inst/sysClk_BUFG
    SLICE_X26Y113        FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y113        FDRE (Prop_fdre_C_Q)         0.456     9.131 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[29]/Q
                         net (fo=2, routed)           0.800     9.932    CPU_Core_inst/interruptController_inst/Q[29]
    SLICE_X26Y117        LUT4 (Prop_lut4_I0_O)        0.124    10.056 r  CPU_Core_inst/interruptController_inst/operand2SelReg[4]_i_13/O
                         net (fo=1, routed)           0.445    10.501    CPU_Core_inst/interruptController_inst/operand2SelReg[4]_i_13_n_0
    SLICE_X26Y120        LUT5 (Prop_lut5_I4_O)        0.124    10.625 r  CPU_Core_inst/interruptController_inst/operand2SelReg[4]_i_8/O
                         net (fo=3, routed)           0.650    11.275    CPU_Core_inst/CU/debugSignalsReg_reg[106]_0
    SLICE_X26Y122        LUT6 (Prop_lut6_I2_O)        0.124    11.399 f  CPU_Core_inst/CU/operand1SelReg[4]_i_3/O
                         net (fo=6, routed)           0.692    12.092    CPU_Core_inst/CU/operand1SelReg[4]_i_3_n_0
    SLICE_X26Y124        LUT5 (Prop_lut5_I1_O)        0.124    12.216 r  CPU_Core_inst/CU/debugSignalsReg[106]_i_1/O
                         net (fo=150, routed)         1.256    13.471    CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[243][0]
    SLICE_X22Y132        LUT6 (Prop_lut6_I4_O)        0.124    13.595 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[190]_i_6/O
                         net (fo=1, routed)           0.000    13.595    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[190]_i_6_n_0
    SLICE_X22Y132        MUXF7 (Prop_muxf7_I0_O)      0.212    13.807 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[190]_i_3/O
                         net (fo=1, routed)           0.788    14.595    CPU_Core_inst/CU/debugSignalsReg_reg[190]_0
    SLICE_X22Y125        LUT6 (Prop_lut6_I5_O)        0.299    14.894 r  CPU_Core_inst/CU/debugSignalsReg[190]_i_1/O
                         net (fo=10, routed)          1.039    15.932    CPU_Core_inst/CU/D[90]
    SLICE_X22Y122        LUT3 (Prop_lut3_I2_O)        0.153    16.085 r  CPU_Core_inst/CU/operationResult0_i_281/O
                         net (fo=1, routed)           0.819    16.904    CPU_Core_inst/CU/operationResult0_i_281_n_0
    SLICE_X22Y120        LUT6 (Prop_lut6_I2_O)        0.327    17.231 r  CPU_Core_inst/CU/operationResult0_i_164/O
                         net (fo=4, routed)           0.803    18.034    CPU_Core_inst/CU/operationResult0_i_164_n_0
    SLICE_X20Y119        LUT6 (Prop_lut6_I0_O)        0.124    18.158 r  CPU_Core_inst/CU/operationResult0_i_170/O
                         net (fo=1, routed)           0.668    18.826    CPU_Core_inst/CU/operationResult0_i_170_n_0
    SLICE_X18Y118        LUT6 (Prop_lut6_I2_O)        0.124    18.950 f  CPU_Core_inst/CU/operationResult0_i_62/O
                         net (fo=19, routed)          0.350    19.300    CPU_Core_inst/CU/ALU_inst/operationResult1[0]
    SLICE_X18Y118        LUT1 (Prop_lut1_I0_O)        0.124    19.424 r  CPU_Core_inst/CU/operationResult0_i_16/O
                         net (fo=4, routed)           0.769    20.193    CPU_Core_inst/ALU_inst/D[59]
    DSP48_X0Y46          DSP48E1 (Prop_dsp48e1_B[0]_P[14])
                                                      3.656    23.849 r  CPU_Core_inst/ALU_inst/operationResult0/P[14]
                         net (fo=1, routed)           1.192    25.041    CPU_Core_inst/ALU_inst/operationResult0_n_91
    SLICE_X6Y118         LUT2 (Prop_lut2_I0_O)        0.150    25.191 r  CPU_Core_inst/ALU_inst/resultReg[14]_i_4/O
                         net (fo=1, routed)           0.440    25.631    CPU_Core_inst/CU/resultReg_reg[14]
    SLICE_X6Y118         LUT6 (Prop_lut6_I3_O)        0.328    25.959 r  CPU_Core_inst/CU/resultReg[14]_i_1/O
                         net (fo=3, routed)           0.663    26.622    memoryMapping_inst/debugFromCPU_Core[726]
    SLICE_X5Y117         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[802]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.674    28.228    memoryMapping_inst/CLK
    SLICE_X5Y117         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[802]/C
                         clock pessimism              0.475    28.703    
                         clock uncertainty           -0.082    28.621    
    SLICE_X5Y117         FDCE (Setup_fdce_C_D)       -0.058    28.563    memoryMapping_inst/debugSignalsReg_reg[802]
  -------------------------------------------------------------------
                         required time                         28.563    
                         arrival time                         -26.622    
  -------------------------------------------------------------------
                         slack                                  1.942    

Slack (MET) :             1.950ns  (required time - arrival time)
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/flagsReg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysClk rise@20.000ns - sysClk rise@0.000ns)
  Data Path Delay:        17.890ns  (logic 6.343ns (35.455%)  route 11.547ns (64.545%))
  Logic Levels:           15  (DSP48E1=1 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.225ns = ( 28.225 - 20.000 ) 
    Source Clock Delay      (SCD):    8.675ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.733     8.675    CPU_Core_inst/interruptController_inst/sysClk_BUFG
    SLICE_X26Y113        FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y113        FDRE (Prop_fdre_C_Q)         0.456     9.131 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[29]/Q
                         net (fo=2, routed)           0.800     9.932    CPU_Core_inst/interruptController_inst/Q[29]
    SLICE_X26Y117        LUT4 (Prop_lut4_I0_O)        0.124    10.056 r  CPU_Core_inst/interruptController_inst/operand2SelReg[4]_i_13/O
                         net (fo=1, routed)           0.445    10.501    CPU_Core_inst/interruptController_inst/operand2SelReg[4]_i_13_n_0
    SLICE_X26Y120        LUT5 (Prop_lut5_I4_O)        0.124    10.625 r  CPU_Core_inst/interruptController_inst/operand2SelReg[4]_i_8/O
                         net (fo=3, routed)           0.650    11.275    CPU_Core_inst/CU/debugSignalsReg_reg[106]_0
    SLICE_X26Y122        LUT6 (Prop_lut6_I2_O)        0.124    11.399 f  CPU_Core_inst/CU/operand1SelReg[4]_i_3/O
                         net (fo=6, routed)           0.692    12.092    CPU_Core_inst/CU/operand1SelReg[4]_i_3_n_0
    SLICE_X26Y124        LUT5 (Prop_lut5_I1_O)        0.124    12.216 r  CPU_Core_inst/CU/debugSignalsReg[106]_i_1/O
                         net (fo=150, routed)         1.256    13.471    CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[243][0]
    SLICE_X22Y132        LUT6 (Prop_lut6_I4_O)        0.124    13.595 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[190]_i_6/O
                         net (fo=1, routed)           0.000    13.595    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[190]_i_6_n_0
    SLICE_X22Y132        MUXF7 (Prop_muxf7_I0_O)      0.212    13.807 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[190]_i_3/O
                         net (fo=1, routed)           0.788    14.595    CPU_Core_inst/CU/debugSignalsReg_reg[190]_0
    SLICE_X22Y125        LUT6 (Prop_lut6_I5_O)        0.299    14.894 r  CPU_Core_inst/CU/debugSignalsReg[190]_i_1/O
                         net (fo=10, routed)          1.039    15.932    CPU_Core_inst/CU/D[90]
    SLICE_X22Y122        LUT3 (Prop_lut3_I2_O)        0.153    16.085 r  CPU_Core_inst/CU/operationResult0_i_281/O
                         net (fo=1, routed)           0.819    16.904    CPU_Core_inst/CU/operationResult0_i_281_n_0
    SLICE_X22Y120        LUT6 (Prop_lut6_I2_O)        0.327    17.231 r  CPU_Core_inst/CU/operationResult0_i_164/O
                         net (fo=4, routed)           0.803    18.034    CPU_Core_inst/CU/operationResult0_i_164_n_0
    SLICE_X20Y119        LUT6 (Prop_lut6_I0_O)        0.124    18.158 r  CPU_Core_inst/CU/operationResult0_i_170/O
                         net (fo=1, routed)           0.668    18.826    CPU_Core_inst/CU/operationResult0_i_170_n_0
    SLICE_X18Y118        LUT6 (Prop_lut6_I2_O)        0.124    18.950 f  CPU_Core_inst/CU/operationResult0_i_62/O
                         net (fo=19, routed)          0.350    19.300    CPU_Core_inst/CU/ALU_inst/operationResult1[0]
    SLICE_X18Y118        LUT1 (Prop_lut1_I0_O)        0.124    19.424 r  CPU_Core_inst/CU/operationResult0_i_16/O
                         net (fo=4, routed)           0.769    20.193    CPU_Core_inst/ALU_inst/D[59]
    DSP48_X0Y46          DSP48E1 (Prop_dsp48e1_B[0]_P[31])
                                                      3.656    23.849 r  CPU_Core_inst/ALU_inst/operationResult0/P[31]
                         net (fo=1, routed)           0.775    24.624    CPU_Core_inst/ALU_inst/operationResult0_n_74
    SLICE_X14Y116        LUT2 (Prop_lut2_I0_O)        0.124    24.748 r  CPU_Core_inst/ALU_inst/flagsReg[2]_i_5/O
                         net (fo=1, routed)           1.174    25.923    CPU_Core_inst/CU/flagsReg_reg[2]
    SLICE_X6Y120         LUT6 (Prop_lut6_I5_O)        0.124    26.047 r  CPU_Core_inst/CU/flagsReg[2]_i_1/O
                         net (fo=3, routed)           0.518    26.565    CPU_Core_inst/ALU_inst/D[58]
    SLICE_X7Y120         FDCE                                         r  CPU_Core_inst/ALU_inst/flagsReg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.671    28.225    CPU_Core_inst/ALU_inst/sysClk_BUFG
    SLICE_X7Y120         FDCE                                         r  CPU_Core_inst/ALU_inst/flagsReg_reg[2]/C
                         clock pessimism              0.475    28.700    
                         clock uncertainty           -0.082    28.618    
    SLICE_X7Y120         FDCE (Setup_fdce_C_D)       -0.103    28.515    CPU_Core_inst/ALU_inst/flagsReg_reg[2]
  -------------------------------------------------------------------
                         required time                         28.515    
                         arrival time                         -26.565    
  -------------------------------------------------------------------
                         slack                                  1.950    

Slack (MET) :             1.994ns  (required time - arrival time)
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysClk rise@20.000ns - sysClk rise@0.000ns)
  Data Path Delay:        17.920ns  (logic 6.573ns (36.680%)  route 11.347ns (63.320%))
  Logic Levels:           15  (DSP48E1=1 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.226ns = ( 28.226 - 20.000 ) 
    Source Clock Delay      (SCD):    8.675ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.733     8.675    CPU_Core_inst/interruptController_inst/sysClk_BUFG
    SLICE_X26Y113        FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y113        FDRE (Prop_fdre_C_Q)         0.456     9.131 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[29]/Q
                         net (fo=2, routed)           0.800     9.932    CPU_Core_inst/interruptController_inst/Q[29]
    SLICE_X26Y117        LUT4 (Prop_lut4_I0_O)        0.124    10.056 r  CPU_Core_inst/interruptController_inst/operand2SelReg[4]_i_13/O
                         net (fo=1, routed)           0.445    10.501    CPU_Core_inst/interruptController_inst/operand2SelReg[4]_i_13_n_0
    SLICE_X26Y120        LUT5 (Prop_lut5_I4_O)        0.124    10.625 r  CPU_Core_inst/interruptController_inst/operand2SelReg[4]_i_8/O
                         net (fo=3, routed)           0.650    11.275    CPU_Core_inst/CU/debugSignalsReg_reg[106]_0
    SLICE_X26Y122        LUT6 (Prop_lut6_I2_O)        0.124    11.399 f  CPU_Core_inst/CU/operand1SelReg[4]_i_3/O
                         net (fo=6, routed)           0.692    12.092    CPU_Core_inst/CU/operand1SelReg[4]_i_3_n_0
    SLICE_X26Y124        LUT5 (Prop_lut5_I1_O)        0.124    12.216 r  CPU_Core_inst/CU/debugSignalsReg[106]_i_1/O
                         net (fo=150, routed)         1.256    13.471    CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[243][0]
    SLICE_X22Y132        LUT6 (Prop_lut6_I4_O)        0.124    13.595 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[190]_i_6/O
                         net (fo=1, routed)           0.000    13.595    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[190]_i_6_n_0
    SLICE_X22Y132        MUXF7 (Prop_muxf7_I0_O)      0.212    13.807 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[190]_i_3/O
                         net (fo=1, routed)           0.788    14.595    CPU_Core_inst/CU/debugSignalsReg_reg[190]_0
    SLICE_X22Y125        LUT6 (Prop_lut6_I5_O)        0.299    14.894 r  CPU_Core_inst/CU/debugSignalsReg[190]_i_1/O
                         net (fo=10, routed)          1.039    15.932    CPU_Core_inst/CU/D[90]
    SLICE_X22Y122        LUT3 (Prop_lut3_I2_O)        0.153    16.085 r  CPU_Core_inst/CU/operationResult0_i_281/O
                         net (fo=1, routed)           0.819    16.904    CPU_Core_inst/CU/operationResult0_i_281_n_0
    SLICE_X22Y120        LUT6 (Prop_lut6_I2_O)        0.327    17.231 r  CPU_Core_inst/CU/operationResult0_i_164/O
                         net (fo=4, routed)           0.803    18.034    CPU_Core_inst/CU/operationResult0_i_164_n_0
    SLICE_X20Y119        LUT6 (Prop_lut6_I0_O)        0.124    18.158 r  CPU_Core_inst/CU/operationResult0_i_170/O
                         net (fo=1, routed)           0.668    18.826    CPU_Core_inst/CU/operationResult0_i_170_n_0
    SLICE_X18Y118        LUT6 (Prop_lut6_I2_O)        0.124    18.950 f  CPU_Core_inst/CU/operationResult0_i_62/O
                         net (fo=19, routed)          0.350    19.300    CPU_Core_inst/CU/ALU_inst/operationResult1[0]
    SLICE_X18Y118        LUT1 (Prop_lut1_I0_O)        0.124    19.424 r  CPU_Core_inst/CU/operationResult0_i_16/O
                         net (fo=4, routed)           0.769    20.193    CPU_Core_inst/ALU_inst/D[59]
    DSP48_X0Y46          DSP48E1 (Prop_dsp48e1_B[0]_P[14])
                                                      3.656    23.849 r  CPU_Core_inst/ALU_inst/operationResult0/P[14]
                         net (fo=1, routed)           1.192    25.041    CPU_Core_inst/ALU_inst/operationResult0_n_91
    SLICE_X6Y118         LUT2 (Prop_lut2_I0_O)        0.150    25.191 r  CPU_Core_inst/ALU_inst/resultReg[14]_i_4/O
                         net (fo=1, routed)           0.440    25.631    CPU_Core_inst/CU/resultReg_reg[14]
    SLICE_X6Y118         LUT6 (Prop_lut6_I3_O)        0.328    25.959 r  CPU_Core_inst/CU/resultReg[14]_i_1/O
                         net (fo=3, routed)           0.636    26.595    CPU_Core_inst/ALU_inst/D[41]
    SLICE_X6Y118         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.672    28.226    CPU_Core_inst/ALU_inst/sysClk_BUFG
    SLICE_X6Y118         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[14]/C
                         clock pessimism              0.475    28.701    
                         clock uncertainty           -0.082    28.619    
    SLICE_X6Y118         FDCE (Setup_fdce_C_D)       -0.031    28.588    CPU_Core_inst/ALU_inst/resultReg_reg[14]
  -------------------------------------------------------------------
                         required time                         28.588    
                         arrival time                         -26.595    
  -------------------------------------------------------------------
                         slack                                  1.994    

Slack (MET) :             2.017ns  (required time - arrival time)
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysClk rise@20.000ns - sysClk rise@0.000ns)
  Data Path Delay:        17.861ns  (logic 6.571ns (36.790%)  route 11.290ns (63.210%))
  Logic Levels:           15  (DSP48E1=1 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.226ns = ( 28.226 - 20.000 ) 
    Source Clock Delay      (SCD):    8.675ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.733     8.675    CPU_Core_inst/interruptController_inst/sysClk_BUFG
    SLICE_X26Y113        FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y113        FDRE (Prop_fdre_C_Q)         0.456     9.131 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[29]/Q
                         net (fo=2, routed)           0.800     9.932    CPU_Core_inst/interruptController_inst/Q[29]
    SLICE_X26Y117        LUT4 (Prop_lut4_I0_O)        0.124    10.056 r  CPU_Core_inst/interruptController_inst/operand2SelReg[4]_i_13/O
                         net (fo=1, routed)           0.445    10.501    CPU_Core_inst/interruptController_inst/operand2SelReg[4]_i_13_n_0
    SLICE_X26Y120        LUT5 (Prop_lut5_I4_O)        0.124    10.625 r  CPU_Core_inst/interruptController_inst/operand2SelReg[4]_i_8/O
                         net (fo=3, routed)           0.650    11.275    CPU_Core_inst/CU/debugSignalsReg_reg[106]_0
    SLICE_X26Y122        LUT6 (Prop_lut6_I2_O)        0.124    11.399 f  CPU_Core_inst/CU/operand1SelReg[4]_i_3/O
                         net (fo=6, routed)           0.692    12.092    CPU_Core_inst/CU/operand1SelReg[4]_i_3_n_0
    SLICE_X26Y124        LUT5 (Prop_lut5_I1_O)        0.124    12.216 r  CPU_Core_inst/CU/debugSignalsReg[106]_i_1/O
                         net (fo=150, routed)         1.256    13.471    CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[243][0]
    SLICE_X22Y132        LUT6 (Prop_lut6_I4_O)        0.124    13.595 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[190]_i_6/O
                         net (fo=1, routed)           0.000    13.595    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[190]_i_6_n_0
    SLICE_X22Y132        MUXF7 (Prop_muxf7_I0_O)      0.212    13.807 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[190]_i_3/O
                         net (fo=1, routed)           0.788    14.595    CPU_Core_inst/CU/debugSignalsReg_reg[190]_0
    SLICE_X22Y125        LUT6 (Prop_lut6_I5_O)        0.299    14.894 r  CPU_Core_inst/CU/debugSignalsReg[190]_i_1/O
                         net (fo=10, routed)          1.039    15.932    CPU_Core_inst/CU/D[90]
    SLICE_X22Y122        LUT3 (Prop_lut3_I2_O)        0.153    16.085 r  CPU_Core_inst/CU/operationResult0_i_281/O
                         net (fo=1, routed)           0.819    16.904    CPU_Core_inst/CU/operationResult0_i_281_n_0
    SLICE_X22Y120        LUT6 (Prop_lut6_I2_O)        0.327    17.231 r  CPU_Core_inst/CU/operationResult0_i_164/O
                         net (fo=4, routed)           0.803    18.034    CPU_Core_inst/CU/operationResult0_i_164_n_0
    SLICE_X20Y119        LUT6 (Prop_lut6_I0_O)        0.124    18.158 r  CPU_Core_inst/CU/operationResult0_i_170/O
                         net (fo=1, routed)           0.668    18.826    CPU_Core_inst/CU/operationResult0_i_170_n_0
    SLICE_X18Y118        LUT6 (Prop_lut6_I2_O)        0.124    18.950 f  CPU_Core_inst/CU/operationResult0_i_62/O
                         net (fo=19, routed)          0.350    19.300    CPU_Core_inst/CU/ALU_inst/operationResult1[0]
    SLICE_X18Y118        LUT1 (Prop_lut1_I0_O)        0.124    19.424 r  CPU_Core_inst/CU/operationResult0_i_16/O
                         net (fo=4, routed)           0.769    20.193    CPU_Core_inst/ALU_inst/D[59]
    DSP48_X0Y46          DSP48E1 (Prop_dsp48e1_B[0]_P[21])
                                                      3.656    23.849 r  CPU_Core_inst/ALU_inst/operationResult0/P[21]
                         net (fo=2, routed)           1.261    25.110    CPU_Core_inst/ALU_inst/P[6]
    SLICE_X4Y118         LUT2 (Prop_lut2_I0_O)        0.150    25.260 r  CPU_Core_inst/ALU_inst/resultReg[21]_i_4/O
                         net (fo=1, routed)           0.436    25.696    CPU_Core_inst/CU/resultReg_reg[21]
    SLICE_X4Y118         LUT6 (Prop_lut6_I4_O)        0.326    26.022 r  CPU_Core_inst/CU/resultReg[21]_i_1/O
                         net (fo=2, routed)           0.514    26.536    CPU_Core_inst/ALU_inst/D[48]
    SLICE_X5Y118         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.672    28.226    CPU_Core_inst/ALU_inst/sysClk_BUFG
    SLICE_X5Y118         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[21]/C
                         clock pessimism              0.475    28.701    
                         clock uncertainty           -0.082    28.619    
    SLICE_X5Y118         FDCE (Setup_fdce_C_D)       -0.067    28.552    CPU_Core_inst/ALU_inst/resultReg_reg[21]
  -------------------------------------------------------------------
                         required time                         28.552    
                         arrival time                         -26.536    
  -------------------------------------------------------------------
                         slack                                  2.017    

Slack (MET) :             2.026ns  (required time - arrival time)
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[794]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysClk rise@20.000ns - sysClk rise@0.000ns)
  Data Path Delay:        17.753ns  (logic 6.343ns (35.730%)  route 11.410ns (64.270%))
  Logic Levels:           15  (DSP48E1=1 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.163ns = ( 28.163 - 20.000 ) 
    Source Clock Delay      (SCD):    8.675ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.733     8.675    CPU_Core_inst/interruptController_inst/sysClk_BUFG
    SLICE_X26Y113        FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y113        FDRE (Prop_fdre_C_Q)         0.456     9.131 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[29]/Q
                         net (fo=2, routed)           0.800     9.932    CPU_Core_inst/interruptController_inst/Q[29]
    SLICE_X26Y117        LUT4 (Prop_lut4_I0_O)        0.124    10.056 r  CPU_Core_inst/interruptController_inst/operand2SelReg[4]_i_13/O
                         net (fo=1, routed)           0.445    10.501    CPU_Core_inst/interruptController_inst/operand2SelReg[4]_i_13_n_0
    SLICE_X26Y120        LUT5 (Prop_lut5_I4_O)        0.124    10.625 r  CPU_Core_inst/interruptController_inst/operand2SelReg[4]_i_8/O
                         net (fo=3, routed)           0.650    11.275    CPU_Core_inst/CU/debugSignalsReg_reg[106]_0
    SLICE_X26Y122        LUT6 (Prop_lut6_I2_O)        0.124    11.399 f  CPU_Core_inst/CU/operand1SelReg[4]_i_3/O
                         net (fo=6, routed)           0.692    12.092    CPU_Core_inst/CU/operand1SelReg[4]_i_3_n_0
    SLICE_X26Y124        LUT5 (Prop_lut5_I1_O)        0.124    12.216 r  CPU_Core_inst/CU/debugSignalsReg[106]_i_1/O
                         net (fo=150, routed)         1.256    13.471    CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[243][0]
    SLICE_X22Y132        LUT6 (Prop_lut6_I4_O)        0.124    13.595 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[190]_i_6/O
                         net (fo=1, routed)           0.000    13.595    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[190]_i_6_n_0
    SLICE_X22Y132        MUXF7 (Prop_muxf7_I0_O)      0.212    13.807 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[190]_i_3/O
                         net (fo=1, routed)           0.788    14.595    CPU_Core_inst/CU/debugSignalsReg_reg[190]_0
    SLICE_X22Y125        LUT6 (Prop_lut6_I5_O)        0.299    14.894 r  CPU_Core_inst/CU/debugSignalsReg[190]_i_1/O
                         net (fo=10, routed)          1.039    15.932    CPU_Core_inst/CU/D[90]
    SLICE_X22Y122        LUT3 (Prop_lut3_I2_O)        0.153    16.085 r  CPU_Core_inst/CU/operationResult0_i_281/O
                         net (fo=1, routed)           0.819    16.904    CPU_Core_inst/CU/operationResult0_i_281_n_0
    SLICE_X22Y120        LUT6 (Prop_lut6_I2_O)        0.327    17.231 r  CPU_Core_inst/CU/operationResult0_i_164/O
                         net (fo=4, routed)           0.803    18.034    CPU_Core_inst/CU/operationResult0_i_164_n_0
    SLICE_X20Y119        LUT6 (Prop_lut6_I0_O)        0.124    18.158 r  CPU_Core_inst/CU/operationResult0_i_170/O
                         net (fo=1, routed)           0.668    18.826    CPU_Core_inst/CU/operationResult0_i_170_n_0
    SLICE_X18Y118        LUT6 (Prop_lut6_I2_O)        0.124    18.950 f  CPU_Core_inst/CU/operationResult0_i_62/O
                         net (fo=19, routed)          0.350    19.300    CPU_Core_inst/CU/ALU_inst/operationResult1[0]
    SLICE_X18Y118        LUT1 (Prop_lut1_I0_O)        0.124    19.424 r  CPU_Core_inst/CU/operationResult0_i_16/O
                         net (fo=4, routed)           0.769    20.193    CPU_Core_inst/ALU_inst/D[59]
    DSP48_X0Y46          DSP48E1 (Prop_dsp48e1_B[0]_P[6])
                                                      3.656    23.849 r  CPU_Core_inst/ALU_inst/operationResult0/P[6]
                         net (fo=1, routed)           1.072    24.922    CPU_Core_inst/ALU_inst/operationResult0_n_99
    SLICE_X9Y115         LUT2 (Prop_lut2_I0_O)        0.124    25.046 r  CPU_Core_inst/ALU_inst/resultReg[6]_i_4/O
                         net (fo=1, routed)           0.520    25.566    CPU_Core_inst/CU/resultReg_reg[6]_rep_0
    SLICE_X8Y115         LUT6 (Prop_lut6_I3_O)        0.124    25.690 r  CPU_Core_inst/CU/resultReg[6]_i_1/O
                         net (fo=4, routed)           0.738    26.428    memoryMapping_inst/debugFromCPU_Core[718]
    SLICE_X11Y115        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[794]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.609    28.163    memoryMapping_inst/CLK
    SLICE_X11Y115        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[794]/C
                         clock pessimism              0.475    28.638    
                         clock uncertainty           -0.082    28.556    
    SLICE_X11Y115        FDCE (Setup_fdce_C_D)       -0.103    28.453    memoryMapping_inst/debugSignalsReg_reg[794]
  -------------------------------------------------------------------
                         required time                         28.453    
                         arrival time                         -26.428    
  -------------------------------------------------------------------
                         slack                                  2.026    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 memoryMapping_inst/hardwareTimer1_inst/prescalerCountReg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/hardwareTimer1_inst/prescalerCountReg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.371ns (71.360%)  route 0.149ns (28.640%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.473ns
    Source Clock Delay      (SCD):    2.555ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.561     2.555    memoryMapping_inst/hardwareTimer1_inst/CLK
    SLICE_X34Y99         FDCE                                         r  memoryMapping_inst/hardwareTimer1_inst/prescalerCountReg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDCE (Prop_fdce_C_Q)         0.164     2.719 r  memoryMapping_inst/hardwareTimer1_inst/prescalerCountReg_reg[15]/Q
                         net (fo=3, routed)           0.148     2.867    memoryMapping_inst/hardwareTimer1_inst/prescalerCountReg_reg[15]
    SLICE_X34Y99         LUT2 (Prop_lut2_I0_O)        0.045     2.912 r  memoryMapping_inst/hardwareTimer1_inst/prescalerCountReg[12]_i_2__0/O
                         net (fo=1, routed)           0.000     2.912    memoryMapping_inst/hardwareTimer1_inst/prescalerCountReg[12]_i_2__0_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     3.021 r  memoryMapping_inst/hardwareTimer1_inst/prescalerCountReg_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     3.022    memoryMapping_inst/hardwareTimer1_inst/prescalerCountReg_reg[12]_i_1__0_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     3.075 r  memoryMapping_inst/hardwareTimer1_inst/prescalerCountReg_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     3.075    memoryMapping_inst/hardwareTimer1_inst/prescalerCountReg_reg[16]_i_1__0_n_7
    SLICE_X34Y100        FDCE                                         r  memoryMapping_inst/hardwareTimer1_inst/prescalerCountReg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.917     3.473    memoryMapping_inst/hardwareTimer1_inst/CLK
    SLICE_X34Y100        FDCE                                         r  memoryMapping_inst/hardwareTimer1_inst/prescalerCountReg_reg[16]/C
                         clock pessimism             -0.567     2.906    
    SLICE_X34Y100        FDCE (Hold_fdce_C_D)         0.134     3.040    memoryMapping_inst/hardwareTimer1_inst/prescalerCountReg_reg[16]
  -------------------------------------------------------------------
                         required time                         -3.040    
                         arrival time                           3.075    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 memoryMapping_inst/hardwareTimer1_inst/prescalerCountReg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/hardwareTimer1_inst/prescalerCountReg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.384ns (72.058%)  route 0.149ns (27.942%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.473ns
    Source Clock Delay      (SCD):    2.555ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.561     2.555    memoryMapping_inst/hardwareTimer1_inst/CLK
    SLICE_X34Y99         FDCE                                         r  memoryMapping_inst/hardwareTimer1_inst/prescalerCountReg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDCE (Prop_fdce_C_Q)         0.164     2.719 r  memoryMapping_inst/hardwareTimer1_inst/prescalerCountReg_reg[15]/Q
                         net (fo=3, routed)           0.148     2.867    memoryMapping_inst/hardwareTimer1_inst/prescalerCountReg_reg[15]
    SLICE_X34Y99         LUT2 (Prop_lut2_I0_O)        0.045     2.912 r  memoryMapping_inst/hardwareTimer1_inst/prescalerCountReg[12]_i_2__0/O
                         net (fo=1, routed)           0.000     2.912    memoryMapping_inst/hardwareTimer1_inst/prescalerCountReg[12]_i_2__0_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     3.021 r  memoryMapping_inst/hardwareTimer1_inst/prescalerCountReg_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     3.022    memoryMapping_inst/hardwareTimer1_inst/prescalerCountReg_reg[12]_i_1__0_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     3.088 r  memoryMapping_inst/hardwareTimer1_inst/prescalerCountReg_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     3.088    memoryMapping_inst/hardwareTimer1_inst/prescalerCountReg_reg[16]_i_1__0_n_5
    SLICE_X34Y100        FDCE                                         r  memoryMapping_inst/hardwareTimer1_inst/prescalerCountReg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.917     3.473    memoryMapping_inst/hardwareTimer1_inst/CLK
    SLICE_X34Y100        FDCE                                         r  memoryMapping_inst/hardwareTimer1_inst/prescalerCountReg_reg[18]/C
                         clock pessimism             -0.567     2.906    
    SLICE_X34Y100        FDCE (Hold_fdce_C_D)         0.134     3.040    memoryMapping_inst/hardwareTimer1_inst/prescalerCountReg_reg[18]
  -------------------------------------------------------------------
                         required time                         -3.040    
                         arrival time                           3.088    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 CPU_Core_inst/RegisterFile_inst/registers_reg[9][27]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[559]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.076%)  route 0.229ns (61.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.463ns
    Source Clock Delay      (SCD):    2.626ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.632     2.626    CPU_Core_inst/RegisterFile_inst/sysClk_BUFG
    SLICE_X35Y128        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[9][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y128        FDCE (Prop_fdce_C_Q)         0.141     2.767 r  CPU_Core_inst/RegisterFile_inst/registers_reg[9][27]/Q
                         net (fo=4, routed)           0.229     2.996    memoryMapping_inst/debugFromCPU_Core[483]
    SLICE_X36Y131        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[559]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.907     3.463    memoryMapping_inst/CLK
    SLICE_X36Y131        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[559]/C
                         clock pessimism             -0.571     2.892    
    SLICE_X36Y131        FDCE (Hold_fdce_C_D)         0.047     2.939    memoryMapping_inst/debugSignalsReg_reg[559]
  -------------------------------------------------------------------
                         required time                         -2.939    
                         arrival time                           2.996    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[992]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.164ns (35.456%)  route 0.299ns (64.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.476ns
    Source Clock Delay      (SCD):    2.558ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.564     2.558    memoryMapping_inst/CLK
    SLICE_X52Y96         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.164     2.722 r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[4]/Q
                         net (fo=5, routed)           0.299     3.020    memoryMapping_inst/Q[4]
    SLICE_X54Y100        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[992]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.920     3.476    memoryMapping_inst/CLK
    SLICE_X54Y100        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[992]/C
                         clock pessimism             -0.567     2.909    
    SLICE_X54Y100        FDCE (Hold_fdce_C_D)         0.053     2.962    memoryMapping_inst/debugSignalsReg_reg[992]
  -------------------------------------------------------------------
                         required time                         -2.962    
                         arrival time                           3.020    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 CPU_Core_inst/RegisterFile_inst/registers_reg[9][5]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[537]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.265%)  route 0.248ns (63.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.463ns
    Source Clock Delay      (SCD):    2.628ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.634     2.628    CPU_Core_inst/RegisterFile_inst/sysClk_BUFG
    SLICE_X35Y130        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[9][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y130        FDCE (Prop_fdce_C_Q)         0.141     2.769 r  CPU_Core_inst/RegisterFile_inst/registers_reg[9][5]/Q
                         net (fo=4, routed)           0.248     3.017    memoryMapping_inst/debugFromCPU_Core[461]
    SLICE_X42Y131        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[537]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.907     3.463    memoryMapping_inst/CLK
    SLICE_X42Y131        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[537]/C
                         clock pessimism             -0.571     2.892    
    SLICE_X42Y131        FDCE (Hold_fdce_C_D)         0.064     2.956    memoryMapping_inst/debugSignalsReg_reg[537]
  -------------------------------------------------------------------
                         required time                         -2.956    
                         arrival time                           3.017    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 CPU_Core_inst/RegisterFile_inst/registers_reg[7][28]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[496]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.035%)  route 0.250ns (63.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.465ns
    Source Clock Delay      (SCD):    2.632ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.638     2.632    CPU_Core_inst/RegisterFile_inst/sysClk_BUFG
    SLICE_X29Y133        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[7][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y133        FDCE (Prop_fdce_C_Q)         0.141     2.773 r  CPU_Core_inst/RegisterFile_inst/registers_reg[7][28]/Q
                         net (fo=4, routed)           0.250     3.023    memoryMapping_inst/debugFromCPU_Core[420]
    SLICE_X38Y133        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[496]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.909     3.465    memoryMapping_inst/CLK
    SLICE_X38Y133        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[496]/C
                         clock pessimism             -0.571     2.894    
    SLICE_X38Y133        FDCE (Hold_fdce_C_D)         0.063     2.957    memoryMapping_inst/debugSignalsReg_reg[496]
  -------------------------------------------------------------------
                         required time                         -2.957    
                         arrival time                           3.023    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 CPU_Core_inst/RegisterFile_inst/registers_reg[6][30]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[466]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.164ns (40.347%)  route 0.242ns (59.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.465ns
    Source Clock Delay      (SCD):    2.630ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.636     2.630    CPU_Core_inst/RegisterFile_inst/sysClk_BUFG
    SLICE_X30Y131        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[6][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y131        FDCE (Prop_fdce_C_Q)         0.164     2.794 r  CPU_Core_inst/RegisterFile_inst/registers_reg[6][30]/Q
                         net (fo=4, routed)           0.242     3.037    memoryMapping_inst/debugFromCPU_Core[390]
    SLICE_X36Y133        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[466]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.909     3.465    memoryMapping_inst/CLK
    SLICE_X36Y133        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[466]/C
                         clock pessimism             -0.571     2.894    
    SLICE_X36Y133        FDCE (Hold_fdce_C_D)         0.075     2.969    memoryMapping_inst/debugSignalsReg_reg[466]
  -------------------------------------------------------------------
                         required time                         -2.969    
                         arrival time                           3.037    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 CPU_Core_inst/RegisterFile_inst/registers_reg[7][0]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[468]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.814%)  route 0.264ns (65.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.465ns
    Source Clock Delay      (SCD):    2.627ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.633     2.627    CPU_Core_inst/RegisterFile_inst/sysClk_BUFG
    SLICE_X33Y128        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[7][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y128        FDCE (Prop_fdce_C_Q)         0.141     2.768 r  CPU_Core_inst/RegisterFile_inst/registers_reg[7][0]/Q
                         net (fo=5, routed)           0.264     3.032    memoryMapping_inst/debugFromCPU_Core[392]
    SLICE_X39Y133        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[468]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.909     3.465    memoryMapping_inst/CLK
    SLICE_X39Y133        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[468]/C
                         clock pessimism             -0.571     2.894    
    SLICE_X39Y133        FDCE (Hold_fdce_C_D)         0.070     2.964    memoryMapping_inst/debugSignalsReg_reg[468]
  -------------------------------------------------------------------
                         required time                         -2.964    
                         arrival time                           3.032    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 memoryMapping_inst/hardwareTimer1_inst/prescalerCountReg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/hardwareTimer1_inst/prescalerCountReg_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.407ns (73.214%)  route 0.149ns (26.786%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.473ns
    Source Clock Delay      (SCD):    2.555ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.561     2.555    memoryMapping_inst/hardwareTimer1_inst/CLK
    SLICE_X34Y99         FDCE                                         r  memoryMapping_inst/hardwareTimer1_inst/prescalerCountReg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDCE (Prop_fdce_C_Q)         0.164     2.719 r  memoryMapping_inst/hardwareTimer1_inst/prescalerCountReg_reg[15]/Q
                         net (fo=3, routed)           0.148     2.867    memoryMapping_inst/hardwareTimer1_inst/prescalerCountReg_reg[15]
    SLICE_X34Y99         LUT2 (Prop_lut2_I0_O)        0.045     2.912 r  memoryMapping_inst/hardwareTimer1_inst/prescalerCountReg[12]_i_2__0/O
                         net (fo=1, routed)           0.000     2.912    memoryMapping_inst/hardwareTimer1_inst/prescalerCountReg[12]_i_2__0_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     3.021 r  memoryMapping_inst/hardwareTimer1_inst/prescalerCountReg_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     3.022    memoryMapping_inst/hardwareTimer1_inst/prescalerCountReg_reg[12]_i_1__0_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     3.111 r  memoryMapping_inst/hardwareTimer1_inst/prescalerCountReg_reg[16]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     3.111    memoryMapping_inst/hardwareTimer1_inst/prescalerCountReg_reg[16]_i_1__0_n_6
    SLICE_X34Y100        FDCE                                         r  memoryMapping_inst/hardwareTimer1_inst/prescalerCountReg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.917     3.473    memoryMapping_inst/hardwareTimer1_inst/CLK
    SLICE_X34Y100        FDCE                                         r  memoryMapping_inst/hardwareTimer1_inst/prescalerCountReg_reg[17]/C
                         clock pessimism             -0.567     2.906    
    SLICE_X34Y100        FDCE (Hold_fdce_C_D)         0.134     3.040    memoryMapping_inst/hardwareTimer1_inst/prescalerCountReg_reg[17]
  -------------------------------------------------------------------
                         required time                         -3.040    
                         arrival time                           3.111    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 CPU_Core_inst/RegisterFile_inst/registers_reg[9][6]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[538]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.418%)  route 0.269ns (65.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.463ns
    Source Clock Delay      (SCD):    2.626ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.632     2.626    CPU_Core_inst/RegisterFile_inst/sysClk_BUFG
    SLICE_X35Y128        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[9][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y128        FDCE (Prop_fdce_C_Q)         0.141     2.767 r  CPU_Core_inst/RegisterFile_inst/registers_reg[9][6]/Q
                         net (fo=4, routed)           0.269     3.036    memoryMapping_inst/debugFromCPU_Core[462]
    SLICE_X43Y131        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[538]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.907     3.463    memoryMapping_inst/CLK
    SLICE_X43Y131        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[538]/C
                         clock pessimism             -0.571     2.892    
    SLICE_X43Y131        FDCE (Hold_fdce_C_D)         0.072     2.964    memoryMapping_inst/debugSignalsReg_reg[538]
  -------------------------------------------------------------------
                         required time                         -2.964    
                         arrival time                           3.036    
  -------------------------------------------------------------------
                         slack                                  0.072    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysClk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { internalClockGenerator_inst/mmcm_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y17     VAG_ImageBuffer_inst/framebuffer_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y16     VAG_ImageBuffer_inst/framebuffer_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y13     VAG_ImageBuffer_inst/framebuffer_reg_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y12     VAG_ImageBuffer_inst/framebuffer_reg_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y14     VAG_ImageBuffer_inst/framebuffer_reg_12/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y17     VAG_ImageBuffer_inst/framebuffer_reg_13/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y16     VAG_ImageBuffer_inst/framebuffer_reg_14/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y15     VAG_ImageBuffer_inst/framebuffer_reg_15/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y13     VAG_ImageBuffer_inst/framebuffer_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y12     VAG_ImageBuffer_inst/framebuffer_reg_3/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  internalClockGenerator_inst/mmcm_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X19Y119    CPU_Core_inst/ALU_inst/flagsReg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X19Y119    CPU_Core_inst/ALU_inst/flagsReg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X21Y119    CPU_Core_inst/ALU_inst/flagsReg_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X21Y119    CPU_Core_inst/ALU_inst/flagsReg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X7Y120     CPU_Core_inst/ALU_inst/flagsReg_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X7Y120     CPU_Core_inst/ALU_inst/flagsReg_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X4Y118     CPU_Core_inst/ALU_inst/flagsReg_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X4Y118     CPU_Core_inst/ALU_inst/flagsReg_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X18Y116    CPU_Core_inst/ALU_inst/resultReg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X18Y116    CPU_Core_inst/ALU_inst/resultReg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X19Y119    CPU_Core_inst/ALU_inst/flagsReg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X19Y119    CPU_Core_inst/ALU_inst/flagsReg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X21Y119    CPU_Core_inst/ALU_inst/flagsReg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X21Y119    CPU_Core_inst/ALU_inst/flagsReg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X7Y120     CPU_Core_inst/ALU_inst/flagsReg_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X7Y120     CPU_Core_inst/ALU_inst/flagsReg_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X4Y118     CPU_Core_inst/ALU_inst/flagsReg_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X4Y118     CPU_Core_inst/ALU_inst/flagsReg_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X18Y116    CPU_Core_inst/ALU_inst/resultReg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X18Y116    CPU_Core_inst/ALU_inst/resultReg_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  sysClk
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.620ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.430ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.620ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reset_reg/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        2.228ns  (logic 0.580ns (26.028%)  route 1.648ns (73.972%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    8.668ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.726     8.668    CPU_Core_inst/CU/sysClk_BUFG
    SLICE_X35Y117        FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y117        FDCE (Prop_fdce_C_Q)         0.456     9.124 r  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=2, routed)           0.938    10.062    CPU_Core_inst/CU/softwareReset
    SLICE_X36Y113        LUT3 (Prop_lut3_I2_O)        0.124    10.186 r  CPU_Core_inst/CU/reset_i_1/O
                         net (fo=1, routed)           0.711    10.896    p_0_in
    SLICE_X36Y111        FDSE                                         r  reset_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.605    14.946    externalClk_IBUF_BUFG
    SLICE_X36Y111        FDSE                                         r  reset_reg/C
                         clock pessimism              0.180    15.126    
                         clock uncertainty           -0.180    14.946    
    SLICE_X36Y111        FDSE (Setup_fdse_C_S)       -0.429    14.517    reset_reg
  -------------------------------------------------------------------
                         required time                         14.517    
                         arrival time                         -10.896    
  -------------------------------------------------------------------
                         slack                                  3.620    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.430ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reset_reg/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.186ns (24.494%)  route 0.573ns (75.506%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    2.630ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.636     2.630    CPU_Core_inst/CU/sysClk_BUFG
    SLICE_X35Y117        FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y117        FDCE (Prop_fdce_C_Q)         0.141     2.771 r  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=2, routed)           0.318     3.089    CPU_Core_inst/CU/softwareReset
    SLICE_X36Y113        LUT3 (Prop_lut3_I2_O)        0.045     3.134 r  CPU_Core_inst/CU/reset_i_1/O
                         net (fo=1, routed)           0.256     3.390    p_0_in
    SLICE_X36Y111        FDSE                                         r  reset_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.914     2.042    externalClk_IBUF_BUFG
    SLICE_X36Y111        FDSE                                         r  reset_reg/C
                         clock pessimism             -0.244     1.798    
                         clock uncertainty            0.180     1.978    
    SLICE_X36Y111        FDSE (Hold_fdse_C_S)        -0.018     1.960    reset_reg
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           3.390    
  -------------------------------------------------------------------
                         slack                                  1.430    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sysClk

Setup :            0  Failing Endpoints,  Worst Slack        2.596ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.596ns  (required time - arrival time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/CU/instructionReg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        10.283ns  (logic 1.056ns (10.269%)  route 9.227ns (89.731%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        3.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.155ns = ( 28.155 - 20.000 ) 
    Source Clock Delay      (SCD):    5.245ns = ( 15.245 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.724    15.245    externalClk_IBUF_BUFG
    SLICE_X51Y128        FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDRE (Prop_fdre_C_Q)         0.456    15.701 r  programmingModeReg_reg/Q
                         net (fo=42, routed)          4.557    20.258    CPU_Core_inst/ALU_inst/instructionReg_reg[21]
    SLICE_X25Y112        LUT3 (Prop_lut3_I0_O)        0.150    20.408 r  CPU_Core_inst/ALU_inst/instructionReg[28]_i_2/O
                         net (fo=6, routed)           1.868    22.277    CPU_Core_inst/ALU_inst/instructionReg[28]_i_2_n_0
    SLICE_X36Y113        LUT5 (Prop_lut5_I0_O)        0.326    22.603 r  CPU_Core_inst/ALU_inst/instructionReg[31]_i_3/O
                         net (fo=3, routed)           1.669    24.272    CPU_Core_inst/ALU_inst/instructionReg[31]_i_3_n_0
    SLICE_X36Y115        LUT3 (Prop_lut3_I2_O)        0.124    24.396 r  CPU_Core_inst/ALU_inst/instructionReg[31]_i_2/O
                         net (fo=1, routed)           1.132    25.529    CPU_Core_inst/CU/instructionReg_reg[31]_0[28]
    SLICE_X38Y116        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.601    28.155    CPU_Core_inst/CU/sysClk_BUFG
    SLICE_X38Y116        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[31]/C
                         clock pessimism              0.180    28.334    
                         clock uncertainty           -0.180    28.154    
    SLICE_X38Y116        FDCE (Setup_fdce_C_D)       -0.030    28.124    CPU_Core_inst/CU/instructionReg_reg[31]
  -------------------------------------------------------------------
                         required time                         28.124    
                         arrival time                         -25.529    
  -------------------------------------------------------------------
                         slack                                  2.596    

Slack (MET) :             3.737ns  (required time - arrival time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/CU/instructionReg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        9.253ns  (logic 1.180ns (12.753%)  route 8.073ns (87.247%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        3.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.155ns = ( 28.155 - 20.000 ) 
    Source Clock Delay      (SCD):    5.245ns = ( 15.245 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.724    15.245    externalClk_IBUF_BUFG
    SLICE_X51Y128        FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDRE (Prop_fdre_C_Q)         0.456    15.701 r  programmingModeReg_reg/Q
                         net (fo=42, routed)          4.557    20.258    CPU_Core_inst/ALU_inst/instructionReg_reg[21]
    SLICE_X25Y112        LUT3 (Prop_lut3_I0_O)        0.150    20.408 r  CPU_Core_inst/ALU_inst/instructionReg[28]_i_2/O
                         net (fo=6, routed)           1.582    21.990    CPU_Core_inst/ALU_inst/instructionReg[28]_i_2_n_0
    SLICE_X37Y113        LUT6 (Prop_lut6_I1_O)        0.326    22.316 f  CPU_Core_inst/ALU_inst/instructionReg[9]_i_3/O
                         net (fo=1, routed)           0.918    23.235    CPU_Core_inst/ALU_inst/instructionReg[9]_i_3_n_0
    SLICE_X37Y113        LUT6 (Prop_lut6_I5_O)        0.124    23.359 r  CPU_Core_inst/ALU_inst/instructionReg[9]_i_2/O
                         net (fo=1, routed)           1.015    24.374    CPU_Core_inst/CU/instructionReg_reg[9]_0
    SLICE_X38Y116        LUT6 (Prop_lut6_I5_O)        0.124    24.498 r  CPU_Core_inst/CU/instructionReg[9]_i_1/O
                         net (fo=1, routed)           0.000    24.498    CPU_Core_inst/CU/instructionReg_nxt[9]
    SLICE_X38Y116        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.601    28.155    CPU_Core_inst/CU/sysClk_BUFG
    SLICE_X38Y116        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[9]/C
                         clock pessimism              0.180    28.334    
                         clock uncertainty           -0.180    28.154    
    SLICE_X38Y116        FDCE (Setup_fdce_C_D)        0.081    28.235    CPU_Core_inst/CU/instructionReg_reg[9]
  -------------------------------------------------------------------
                         required time                         28.235    
                         arrival time                         -24.498    
  -------------------------------------------------------------------
                         slack                                  3.737    

Slack (MET) :             3.783ns  (required time - arrival time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        8.995ns  (logic 0.940ns (10.450%)  route 8.055ns (89.550%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        3.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.229ns = ( 28.229 - 20.000 ) 
    Source Clock Delay      (SCD):    5.245ns = ( 15.245 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.724    15.245    externalClk_IBUF_BUFG
    SLICE_X51Y128        FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDRE (Prop_fdre_C_Q)         0.456    15.701 r  programmingModeReg_reg/Q
                         net (fo=42, routed)          4.325    20.026    CPU_Core_inst/CU/reset_reg
    SLICE_X29Y115        LUT5 (Prop_lut5_I4_O)        0.152    20.178 r  CPU_Core_inst/CU/resultReg[30]_i_4/O
                         net (fo=2, routed)           0.942    21.120    CPU_Core_inst/CU/resultReg[30]_i_4_n_0
    SLICE_X29Y118        LUT5 (Prop_lut5_I1_O)        0.332    21.452 r  CPU_Core_inst/CU/resultReg[30]_i_1/O
                         net (fo=44, routed)          2.788    24.240    CPU_Core_inst/ALU_inst/resultReg
    SLICE_X3Y117         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.675    28.229    CPU_Core_inst/ALU_inst/sysClk_BUFG
    SLICE_X3Y117         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[16]/C
                         clock pessimism              0.180    28.408    
                         clock uncertainty           -0.180    28.228    
    SLICE_X3Y117         FDCE (Setup_fdce_C_CE)      -0.205    28.023    CPU_Core_inst/ALU_inst/resultReg_reg[16]
  -------------------------------------------------------------------
                         required time                         28.023    
                         arrival time                         -24.240    
  -------------------------------------------------------------------
                         slack                                  3.783    

Slack (MET) :             3.786ns  (required time - arrival time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        8.992ns  (logic 0.940ns (10.454%)  route 8.052ns (89.546%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        3.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.229ns = ( 28.229 - 20.000 ) 
    Source Clock Delay      (SCD):    5.245ns = ( 15.245 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.724    15.245    externalClk_IBUF_BUFG
    SLICE_X51Y128        FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDRE (Prop_fdre_C_Q)         0.456    15.701 r  programmingModeReg_reg/Q
                         net (fo=42, routed)          4.325    20.026    CPU_Core_inst/CU/reset_reg
    SLICE_X29Y115        LUT5 (Prop_lut5_I4_O)        0.152    20.178 r  CPU_Core_inst/CU/resultReg[30]_i_4/O
                         net (fo=2, routed)           0.942    21.120    CPU_Core_inst/CU/resultReg[30]_i_4_n_0
    SLICE_X29Y118        LUT5 (Prop_lut5_I1_O)        0.332    21.452 r  CPU_Core_inst/CU/resultReg[30]_i_1/O
                         net (fo=44, routed)          2.785    24.237    CPU_Core_inst/ALU_inst/resultReg
    SLICE_X7Y116         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.675    28.229    CPU_Core_inst/ALU_inst/sysClk_BUFG
    SLICE_X7Y116         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[10]/C
                         clock pessimism              0.180    28.408    
                         clock uncertainty           -0.180    28.228    
    SLICE_X7Y116         FDCE (Setup_fdce_C_CE)      -0.205    28.023    CPU_Core_inst/ALU_inst/resultReg_reg[10]
  -------------------------------------------------------------------
                         required time                         28.023    
                         arrival time                         -24.237    
  -------------------------------------------------------------------
                         slack                                  3.786    

Slack (MET) :             3.786ns  (required time - arrival time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        8.992ns  (logic 0.940ns (10.454%)  route 8.052ns (89.546%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        3.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.229ns = ( 28.229 - 20.000 ) 
    Source Clock Delay      (SCD):    5.245ns = ( 15.245 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.724    15.245    externalClk_IBUF_BUFG
    SLICE_X51Y128        FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDRE (Prop_fdre_C_Q)         0.456    15.701 r  programmingModeReg_reg/Q
                         net (fo=42, routed)          4.325    20.026    CPU_Core_inst/CU/reset_reg
    SLICE_X29Y115        LUT5 (Prop_lut5_I4_O)        0.152    20.178 r  CPU_Core_inst/CU/resultReg[30]_i_4/O
                         net (fo=2, routed)           0.942    21.120    CPU_Core_inst/CU/resultReg[30]_i_4_n_0
    SLICE_X29Y118        LUT5 (Prop_lut5_I1_O)        0.332    21.452 r  CPU_Core_inst/CU/resultReg[30]_i_1/O
                         net (fo=44, routed)          2.785    24.237    CPU_Core_inst/ALU_inst/resultReg
    SLICE_X7Y116         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.675    28.229    CPU_Core_inst/ALU_inst/sysClk_BUFG
    SLICE_X7Y116         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[15]/C
                         clock pessimism              0.180    28.408    
                         clock uncertainty           -0.180    28.228    
    SLICE_X7Y116         FDCE (Setup_fdce_C_CE)      -0.205    28.023    CPU_Core_inst/ALU_inst/resultReg_reg[15]
  -------------------------------------------------------------------
                         required time                         28.023    
                         arrival time                         -24.237    
  -------------------------------------------------------------------
                         slack                                  3.786    

Slack (MET) :             3.786ns  (required time - arrival time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        8.992ns  (logic 0.940ns (10.454%)  route 8.052ns (89.546%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        3.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.229ns = ( 28.229 - 20.000 ) 
    Source Clock Delay      (SCD):    5.245ns = ( 15.245 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.724    15.245    externalClk_IBUF_BUFG
    SLICE_X51Y128        FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDRE (Prop_fdre_C_Q)         0.456    15.701 r  programmingModeReg_reg/Q
                         net (fo=42, routed)          4.325    20.026    CPU_Core_inst/CU/reset_reg
    SLICE_X29Y115        LUT5 (Prop_lut5_I4_O)        0.152    20.178 r  CPU_Core_inst/CU/resultReg[30]_i_4/O
                         net (fo=2, routed)           0.942    21.120    CPU_Core_inst/CU/resultReg[30]_i_4_n_0
    SLICE_X29Y118        LUT5 (Prop_lut5_I1_O)        0.332    21.452 r  CPU_Core_inst/CU/resultReg[30]_i_1/O
                         net (fo=44, routed)          2.785    24.237    CPU_Core_inst/ALU_inst/resultReg
    SLICE_X7Y116         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.675    28.229    CPU_Core_inst/ALU_inst/sysClk_BUFG
    SLICE_X7Y116         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[1]/C
                         clock pessimism              0.180    28.408    
                         clock uncertainty           -0.180    28.228    
    SLICE_X7Y116         FDCE (Setup_fdce_C_CE)      -0.205    28.023    CPU_Core_inst/ALU_inst/resultReg_reg[1]
  -------------------------------------------------------------------
                         required time                         28.023    
                         arrival time                         -24.237    
  -------------------------------------------------------------------
                         slack                                  3.786    

Slack (MET) :             3.823ns  (required time - arrival time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/CU/instructionReg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        9.114ns  (logic 1.056ns (11.586%)  route 8.058ns (88.414%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        3.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.154ns = ( 28.154 - 20.000 ) 
    Source Clock Delay      (SCD):    5.245ns = ( 15.245 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.724    15.245    externalClk_IBUF_BUFG
    SLICE_X51Y128        FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDRE (Prop_fdre_C_Q)         0.456    15.701 r  programmingModeReg_reg/Q
                         net (fo=42, routed)          4.557    20.258    CPU_Core_inst/ALU_inst/instructionReg_reg[21]
    SLICE_X25Y112        LUT3 (Prop_lut3_I0_O)        0.150    20.408 r  CPU_Core_inst/ALU_inst/instructionReg[28]_i_2/O
                         net (fo=6, routed)           1.868    22.277    CPU_Core_inst/ALU_inst/instructionReg[28]_i_2_n_0
    SLICE_X36Y113        LUT5 (Prop_lut5_I0_O)        0.326    22.603 r  CPU_Core_inst/ALU_inst/instructionReg[31]_i_3/O
                         net (fo=3, routed)           1.633    24.236    CPU_Core_inst/ALU_inst/instructionReg[31]_i_3_n_0
    SLICE_X39Y117        LUT3 (Prop_lut3_I0_O)        0.124    24.360 r  CPU_Core_inst/ALU_inst/instructionReg[29]_i_1/O
                         net (fo=1, routed)           0.000    24.360    CPU_Core_inst/CU/instructionReg_reg[31]_0[26]
    SLICE_X39Y117        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.600    28.154    CPU_Core_inst/CU/sysClk_BUFG
    SLICE_X39Y117        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[29]/C
                         clock pessimism              0.180    28.333    
                         clock uncertainty           -0.180    28.153    
    SLICE_X39Y117        FDCE (Setup_fdce_C_D)        0.029    28.182    CPU_Core_inst/CU/instructionReg_reg[29]
  -------------------------------------------------------------------
                         required time                         28.182    
                         arrival time                         -24.360    
  -------------------------------------------------------------------
                         slack                                  3.823    

Slack (MET) :             3.841ns  (required time - arrival time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/CU/instructionReg_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        9.142ns  (logic 1.084ns (11.857%)  route 8.058ns (88.143%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        3.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.154ns = ( 28.154 - 20.000 ) 
    Source Clock Delay      (SCD):    5.245ns = ( 15.245 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.724    15.245    externalClk_IBUF_BUFG
    SLICE_X51Y128        FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDRE (Prop_fdre_C_Q)         0.456    15.701 r  programmingModeReg_reg/Q
                         net (fo=42, routed)          4.557    20.258    CPU_Core_inst/ALU_inst/instructionReg_reg[21]
    SLICE_X25Y112        LUT3 (Prop_lut3_I0_O)        0.150    20.408 r  CPU_Core_inst/ALU_inst/instructionReg[28]_i_2/O
                         net (fo=6, routed)           1.868    22.277    CPU_Core_inst/ALU_inst/instructionReg[28]_i_2_n_0
    SLICE_X36Y113        LUT5 (Prop_lut5_I0_O)        0.326    22.603 r  CPU_Core_inst/ALU_inst/instructionReg[31]_i_3/O
                         net (fo=3, routed)           1.633    24.236    CPU_Core_inst/ALU_inst/instructionReg[31]_i_3_n_0
    SLICE_X39Y117        LUT3 (Prop_lut3_I0_O)        0.152    24.388 r  CPU_Core_inst/ALU_inst/instructionReg[30]_i_1/O
                         net (fo=1, routed)           0.000    24.388    CPU_Core_inst/CU/instructionReg_reg[31]_0[27]
    SLICE_X39Y117        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.600    28.154    CPU_Core_inst/CU/sysClk_BUFG
    SLICE_X39Y117        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[30]/C
                         clock pessimism              0.180    28.333    
                         clock uncertainty           -0.180    28.153    
    SLICE_X39Y117        FDCE (Setup_fdce_C_D)        0.075    28.228    CPU_Core_inst/CU/instructionReg_reg[30]
  -------------------------------------------------------------------
                         required time                         28.228    
                         arrival time                         -24.388    
  -------------------------------------------------------------------
                         slack                                  3.841    

Slack (MET) :             3.924ns  (required time - arrival time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        8.886ns  (logic 0.940ns (10.579%)  route 7.946ns (89.421%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        3.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.225ns = ( 28.225 - 20.000 ) 
    Source Clock Delay      (SCD):    5.245ns = ( 15.245 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.724    15.245    externalClk_IBUF_BUFG
    SLICE_X51Y128        FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDRE (Prop_fdre_C_Q)         0.456    15.701 r  programmingModeReg_reg/Q
                         net (fo=42, routed)          4.325    20.026    CPU_Core_inst/CU/reset_reg
    SLICE_X29Y115        LUT5 (Prop_lut5_I4_O)        0.152    20.178 r  CPU_Core_inst/CU/resultReg[30]_i_4/O
                         net (fo=2, routed)           0.942    21.120    CPU_Core_inst/CU/resultReg[30]_i_4_n_0
    SLICE_X29Y118        LUT5 (Prop_lut5_I1_O)        0.332    21.452 r  CPU_Core_inst/CU/resultReg[30]_i_1/O
                         net (fo=44, routed)          2.679    24.131    CPU_Core_inst/ALU_inst/resultReg
    SLICE_X6Y119         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.671    28.225    CPU_Core_inst/ALU_inst/sysClk_BUFG
    SLICE_X6Y119         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[18]/C
                         clock pessimism              0.180    28.404    
                         clock uncertainty           -0.180    28.224    
    SLICE_X6Y119         FDCE (Setup_fdce_C_CE)      -0.169    28.055    CPU_Core_inst/ALU_inst/resultReg_reg[18]
  -------------------------------------------------------------------
                         required time                         28.055    
                         arrival time                         -24.131    
  -------------------------------------------------------------------
                         slack                                  3.924    

Slack (MET) :             3.924ns  (required time - arrival time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        8.886ns  (logic 0.940ns (10.579%)  route 7.946ns (89.421%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        3.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.225ns = ( 28.225 - 20.000 ) 
    Source Clock Delay      (SCD):    5.245ns = ( 15.245 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.724    15.245    externalClk_IBUF_BUFG
    SLICE_X51Y128        FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDRE (Prop_fdre_C_Q)         0.456    15.701 r  programmingModeReg_reg/Q
                         net (fo=42, routed)          4.325    20.026    CPU_Core_inst/CU/reset_reg
    SLICE_X29Y115        LUT5 (Prop_lut5_I4_O)        0.152    20.178 r  CPU_Core_inst/CU/resultReg[30]_i_4/O
                         net (fo=2, routed)           0.942    21.120    CPU_Core_inst/CU/resultReg[30]_i_4_n_0
    SLICE_X29Y118        LUT5 (Prop_lut5_I1_O)        0.332    21.452 r  CPU_Core_inst/CU/resultReg[30]_i_1/O
                         net (fo=44, routed)          2.679    24.131    CPU_Core_inst/ALU_inst/resultReg
    SLICE_X6Y119         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.671    28.225    CPU_Core_inst/ALU_inst/sysClk_BUFG
    SLICE_X6Y119         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[20]/C
                         clock pessimism              0.180    28.404    
                         clock uncertainty           -0.180    28.224    
    SLICE_X6Y119         FDCE (Setup_fdce_C_CE)      -0.169    28.055    CPU_Core_inst/ALU_inst/resultReg_reg[20]
  -------------------------------------------------------------------
                         required time                         28.055    
                         arrival time                         -24.131    
  -------------------------------------------------------------------
                         slack                                  3.924    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/CU/instructionReg_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.258ns  (logic 0.186ns (8.238%)  route 2.072ns (91.762%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.705ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.468ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.635     1.519    externalClk_IBUF_BUFG
    SLICE_X51Y128        FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDRE (Prop_fdre_C_Q)         0.141     1.660 r  programmingModeReg_reg/Q
                         net (fo=42, routed)          2.072     3.732    CPU_Core_inst/ALU_inst/instructionReg_reg[21]
    SLICE_X26Y115        LUT6 (Prop_lut6_I4_O)        0.045     3.777 r  CPU_Core_inst/ALU_inst/instructionReg[25]_i_1/O
                         net (fo=1, routed)           0.000     3.777    CPU_Core_inst/CU/instructionReg_reg[31]_0[22]
    SLICE_X26Y115        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.912     3.468    CPU_Core_inst/CU/sysClk_BUFG
    SLICE_X26Y115        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[25]/C
                         clock pessimism             -0.244     3.224    
                         clock uncertainty            0.180     3.404    
    SLICE_X26Y115        FDCE (Hold_fdce_C_D)         0.092     3.496    CPU_Core_inst/CU/instructionReg_reg[25]
  -------------------------------------------------------------------
                         required time                         -3.496    
                         arrival time                           3.777    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/CU/instructionReg_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.257ns  (logic 0.186ns (8.241%)  route 2.071ns (91.759%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.705ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.468ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.635     1.519    externalClk_IBUF_BUFG
    SLICE_X51Y128        FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDRE (Prop_fdre_C_Q)         0.141     1.660 r  programmingModeReg_reg/Q
                         net (fo=42, routed)          2.071     3.731    CPU_Core_inst/ALU_inst/instructionReg_reg[21]
    SLICE_X26Y115        LUT6 (Prop_lut6_I4_O)        0.045     3.776 r  CPU_Core_inst/ALU_inst/instructionReg[22]_i_1/O
                         net (fo=1, routed)           0.000     3.776    CPU_Core_inst/CU/instructionReg_reg[31]_0[19]
    SLICE_X26Y115        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.912     3.468    CPU_Core_inst/CU/sysClk_BUFG
    SLICE_X26Y115        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[22]/C
                         clock pessimism             -0.244     3.224    
                         clock uncertainty            0.180     3.404    
    SLICE_X26Y115        FDCE (Hold_fdce_C_D)         0.091     3.495    CPU_Core_inst/CU/instructionReg_reg[22]
  -------------------------------------------------------------------
                         required time                         -3.495    
                         arrival time                           3.776    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/CU/instructionReg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.262ns  (logic 0.186ns (8.221%)  route 2.076ns (91.779%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.705ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.468ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.635     1.519    externalClk_IBUF_BUFG
    SLICE_X51Y128        FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDRE (Prop_fdre_C_Q)         0.141     1.660 f  programmingModeReg_reg/Q
                         net (fo=42, routed)          1.663     3.322    CPU_Core_inst/CU/reset_reg
    SLICE_X29Y114        LUT5 (Prop_lut5_I4_O)        0.045     3.367 r  CPU_Core_inst/CU/instructionReg[16]_i_1/O
                         net (fo=1, routed)           0.414     3.781    CPU_Core_inst/CU/instructionReg_nxt[16]
    SLICE_X29Y114        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.912     3.468    CPU_Core_inst/CU/sysClk_BUFG
    SLICE_X29Y114        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[16]/C
                         clock pessimism             -0.244     3.224    
                         clock uncertainty            0.180     3.404    
    SLICE_X29Y114        FDCE (Hold_fdce_C_D)         0.075     3.479    CPU_Core_inst/CU/instructionReg_reg[16]
  -------------------------------------------------------------------
                         required time                         -3.479    
                         arrival time                           3.781    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/CU/instructionReg_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.347ns  (logic 0.184ns (7.841%)  route 2.163ns (92.159%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.465ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.635     1.519    externalClk_IBUF_BUFG
    SLICE_X51Y128        FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDRE (Prop_fdre_C_Q)         0.141     1.660 f  programmingModeReg_reg/Q
                         net (fo=42, routed)          2.163     3.822    CPU_Core_inst/CU/reset_reg
    SLICE_X38Y116        LUT5 (Prop_lut5_I4_O)        0.043     3.865 r  CPU_Core_inst/CU/instructionReg[17]_i_1/O
                         net (fo=1, routed)           0.000     3.865    CPU_Core_inst/CU/instructionReg_nxt[17]
    SLICE_X38Y116        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.909     3.465    CPU_Core_inst/CU/sysClk_BUFG
    SLICE_X38Y116        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[17]/C
                         clock pessimism             -0.244     3.221    
                         clock uncertainty            0.180     3.401    
    SLICE_X38Y116        FDCE (Hold_fdce_C_D)         0.133     3.534    CPU_Core_inst/CU/instructionReg_reg[17]
  -------------------------------------------------------------------
                         required time                         -3.534    
                         arrival time                           3.865    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/CU/instructionReg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.308ns  (logic 0.186ns (8.058%)  route 2.122ns (91.942%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.466ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.635     1.519    externalClk_IBUF_BUFG
    SLICE_X51Y128        FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDRE (Prop_fdre_C_Q)         0.141     1.660 r  programmingModeReg_reg/Q
                         net (fo=42, routed)          2.122     3.782    CPU_Core_inst/ALU_inst/instructionReg_reg[21]
    SLICE_X35Y115        LUT6 (Prop_lut6_I4_O)        0.045     3.827 r  CPU_Core_inst/ALU_inst/instructionReg[4]_i_1/O
                         net (fo=1, routed)           0.000     3.827    CPU_Core_inst/CU/instructionReg_reg[31]_0[4]
    SLICE_X35Y115        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.910     3.466    CPU_Core_inst/CU/sysClk_BUFG
    SLICE_X35Y115        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[4]/C
                         clock pessimism             -0.244     3.222    
                         clock uncertainty            0.180     3.402    
    SLICE_X35Y115        FDCE (Hold_fdce_C_D)         0.092     3.494    CPU_Core_inst/CU/instructionReg_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.494    
                         arrival time                           3.827    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/CU/instructionReg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.309ns  (logic 0.186ns (8.055%)  route 2.123ns (91.945%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.466ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.635     1.519    externalClk_IBUF_BUFG
    SLICE_X51Y128        FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDRE (Prop_fdre_C_Q)         0.141     1.660 r  programmingModeReg_reg/Q
                         net (fo=42, routed)          2.123     3.783    CPU_Core_inst/ALU_inst/instructionReg_reg[21]
    SLICE_X35Y115        LUT6 (Prop_lut6_I4_O)        0.045     3.828 r  CPU_Core_inst/ALU_inst/instructionReg[1]_i_1/O
                         net (fo=1, routed)           0.000     3.828    CPU_Core_inst/CU/instructionReg_reg[31]_0[1]
    SLICE_X35Y115        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.910     3.466    CPU_Core_inst/CU/sysClk_BUFG
    SLICE_X35Y115        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[1]/C
                         clock pessimism             -0.244     3.222    
                         clock uncertainty            0.180     3.402    
    SLICE_X35Y115        FDCE (Hold_fdce_C_D)         0.091     3.493    CPU_Core_inst/CU/instructionReg_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.493    
                         arrival time                           3.828    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/clockController_inst/alteredClkRegister_reg/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.318ns  (logic 0.186ns (8.023%)  route 2.132ns (91.977%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.710ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.473ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.635     1.519    externalClk_IBUF_BUFG
    SLICE_X51Y128        FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDRE (Prop_fdre_C_Q)         0.141     1.660 r  programmingModeReg_reg/Q
                         net (fo=42, routed)          2.132     3.792    memoryMapping_inst/clockController_inst/alteredClkRegister_reg_0
    SLICE_X53Y111        LUT6 (Prop_lut6_I0_O)        0.045     3.837 r  memoryMapping_inst/clockController_inst/alteredClkRegister_i_2/O
                         net (fo=1, routed)           0.000     3.837    memoryMapping_inst/clockController_inst/alteredClkRegister_i_2_n_0
    SLICE_X53Y111        FDCE                                         r  memoryMapping_inst/clockController_inst/alteredClkRegister_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.917     3.473    memoryMapping_inst/clockController_inst/CLK
    SLICE_X53Y111        FDCE                                         r  memoryMapping_inst/clockController_inst/alteredClkRegister_reg/C
                         clock pessimism             -0.244     3.229    
                         clock uncertainty            0.180     3.409    
    SLICE_X53Y111        FDCE (Hold_fdce_C_D)         0.092     3.501    memoryMapping_inst/clockController_inst/alteredClkRegister_reg
  -------------------------------------------------------------------
                         required time                         -3.501    
                         arrival time                           3.837    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/CU/instructionReg_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.327ns  (logic 0.183ns (7.863%)  route 2.144ns (92.137%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.701ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.464ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.635     1.519    externalClk_IBUF_BUFG
    SLICE_X51Y128        FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDRE (Prop_fdre_C_Q)         0.141     1.660 f  programmingModeReg_reg/Q
                         net (fo=42, routed)          2.144     3.804    CPU_Core_inst/ALU_inst/instructionReg_reg[21]
    SLICE_X39Y117        LUT3 (Prop_lut3_I1_O)        0.042     3.846 r  CPU_Core_inst/ALU_inst/instructionReg[30]_i_1/O
                         net (fo=1, routed)           0.000     3.846    CPU_Core_inst/CU/instructionReg_reg[31]_0[27]
    SLICE_X39Y117        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.908     3.464    CPU_Core_inst/CU/sysClk_BUFG
    SLICE_X39Y117        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[30]/C
                         clock pessimism             -0.244     3.220    
                         clock uncertainty            0.180     3.400    
    SLICE_X39Y117        FDCE (Hold_fdce_C_D)         0.107     3.507    CPU_Core_inst/CU/instructionReg_reg[30]
  -------------------------------------------------------------------
                         required time                         -3.507    
                         arrival time                           3.846    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/CU/instructionReg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.345ns  (logic 0.231ns (9.852%)  route 2.114ns (90.148%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.466ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.635     1.519    externalClk_IBUF_BUFG
    SLICE_X51Y128        FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDRE (Prop_fdre_C_Q)         0.141     1.660 r  programmingModeReg_reg/Q
                         net (fo=42, routed)          1.509     3.168    CPU_Core_inst/CU/reset_reg
    SLICE_X30Y115        LUT6 (Prop_lut6_I2_O)        0.045     3.213 r  CPU_Core_inst/CU/instructionReg[14]_i_5/O
                         net (fo=4, routed)           0.605     3.818    CPU_Core_inst/ALU_inst/instructionReg_reg[11]_0
    SLICE_X30Y115        LUT5 (Prop_lut5_I3_O)        0.045     3.863 r  CPU_Core_inst/ALU_inst/instructionReg[7]_i_1/O
                         net (fo=1, routed)           0.000     3.863    CPU_Core_inst/CU/instructionReg_reg[31]_0[7]
    SLICE_X30Y115        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.910     3.466    CPU_Core_inst/CU/sysClk_BUFG
    SLICE_X30Y115        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[7]/C
                         clock pessimism             -0.244     3.222    
                         clock uncertainty            0.180     3.402    
    SLICE_X30Y115        FDCE (Hold_fdce_C_D)         0.120     3.522    CPU_Core_inst/CU/instructionReg_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.522    
                         arrival time                           3.863    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/CU/instructionReg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.349ns  (logic 0.186ns (7.919%)  route 2.163ns (92.081%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.465ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.635     1.519    externalClk_IBUF_BUFG
    SLICE_X51Y128        FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDRE (Prop_fdre_C_Q)         0.141     1.660 f  programmingModeReg_reg/Q
                         net (fo=42, routed)          2.163     3.822    CPU_Core_inst/CU/reset_reg
    SLICE_X38Y116        LUT6 (Prop_lut6_I0_O)        0.045     3.867 r  CPU_Core_inst/CU/instructionReg[9]_i_1/O
                         net (fo=1, routed)           0.000     3.867    CPU_Core_inst/CU/instructionReg_nxt[9]
    SLICE_X38Y116        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.909     3.465    CPU_Core_inst/CU/sysClk_BUFG
    SLICE_X38Y116        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[9]/C
                         clock pessimism             -0.244     3.221    
                         clock uncertainty            0.180     3.401    
    SLICE_X38Y116        FDCE (Hold_fdce_C_D)         0.121     3.522    CPU_Core_inst/CU/instructionReg_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.522    
                         arrival time                           3.867    
  -------------------------------------------------------------------
                         slack                                  0.345    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  VGA_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.246ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Controller_inst/horizontalCount2_reg[7]/CLR
                            (recovery check against rising-edge clock VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (VGA_clk rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        12.163ns  (logic 0.456ns (3.749%)  route 11.707ns (96.251%))
  Logic Levels:           0  
  Clock Path Skew:        2.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.983ns = ( 47.983 - 40.000 ) 
    Source Clock Delay      (SCD):    5.253ns = ( 35.253 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  externalClk (IN)
                         net (fo=0)                   0.000    30.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.732    35.253    externalClk_IBUF_BUFG
    SLICE_X36Y111        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDSE (Prop_fdse_C_Q)         0.456    35.709 f  reset_reg/Q
                         net (fo=3417, routed)       11.707    47.416    VGA_Controller_inst/AR[0]
    SLICE_X48Y73         FDCE                                         f  VGA_Controller_inst/horizontalCount2_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.426    47.983    VGA_Controller_inst/CLK
    SLICE_X48Y73         FDCE                                         r  VGA_Controller_inst/horizontalCount2_reg[7]/C
                         clock pessimism              0.180    48.163    
                         clock uncertainty           -0.190    47.973    
    SLICE_X48Y73         FDCE (Recov_fdce_C_CLR)     -0.405    47.568    VGA_Controller_inst/horizontalCount2_reg[7]
  -------------------------------------------------------------------
                         required time                         47.568    
                         arrival time                         -47.416    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.258ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Controller_inst/verticalCount1_reg[6]/CLR
                            (recovery check against rising-edge clock VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (VGA_clk rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        12.059ns  (logic 0.456ns (3.781%)  route 11.603ns (96.219%))
  Logic Levels:           0  
  Clock Path Skew:        2.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.985ns = ( 47.985 - 40.000 ) 
    Source Clock Delay      (SCD):    5.253ns = ( 35.253 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  externalClk (IN)
                         net (fo=0)                   0.000    30.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.732    35.253    externalClk_IBUF_BUFG
    SLICE_X36Y111        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDSE (Prop_fdse_C_Q)         0.456    35.709 f  reset_reg/Q
                         net (fo=3417, routed)       11.603    47.312    VGA_Controller_inst/AR[0]
    SLICE_X53Y72         FDCE                                         f  VGA_Controller_inst/verticalCount1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.428    47.985    VGA_Controller_inst/CLK
    SLICE_X53Y72         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[6]/C
                         clock pessimism              0.180    48.165    
                         clock uncertainty           -0.190    47.975    
    SLICE_X53Y72         FDCE (Recov_fdce_C_CLR)     -0.405    47.570    VGA_Controller_inst/verticalCount1_reg[6]
  -------------------------------------------------------------------
                         required time                         47.570    
                         arrival time                         -47.312    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Controller_inst/verticalCount1_reg[7]/CLR
                            (recovery check against rising-edge clock VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (VGA_clk rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        12.059ns  (logic 0.456ns (3.781%)  route 11.603ns (96.219%))
  Logic Levels:           0  
  Clock Path Skew:        2.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.985ns = ( 47.985 - 40.000 ) 
    Source Clock Delay      (SCD):    5.253ns = ( 35.253 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  externalClk (IN)
                         net (fo=0)                   0.000    30.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.732    35.253    externalClk_IBUF_BUFG
    SLICE_X36Y111        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDSE (Prop_fdse_C_Q)         0.456    35.709 f  reset_reg/Q
                         net (fo=3417, routed)       11.603    47.312    VGA_Controller_inst/AR[0]
    SLICE_X53Y72         FDCE                                         f  VGA_Controller_inst/verticalCount1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.428    47.985    VGA_Controller_inst/CLK
    SLICE_X53Y72         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[7]/C
                         clock pessimism              0.180    48.165    
                         clock uncertainty           -0.190    47.975    
    SLICE_X53Y72         FDCE (Recov_fdce_C_CLR)     -0.405    47.570    VGA_Controller_inst/verticalCount1_reg[7]
  -------------------------------------------------------------------
                         required time                         47.570    
                         arrival time                         -47.312    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Controller_inst/verticalCount1_reg[8]/CLR
                            (recovery check against rising-edge clock VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (VGA_clk rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        12.059ns  (logic 0.456ns (3.781%)  route 11.603ns (96.219%))
  Logic Levels:           0  
  Clock Path Skew:        2.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.985ns = ( 47.985 - 40.000 ) 
    Source Clock Delay      (SCD):    5.253ns = ( 35.253 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  externalClk (IN)
                         net (fo=0)                   0.000    30.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.732    35.253    externalClk_IBUF_BUFG
    SLICE_X36Y111        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDSE (Prop_fdse_C_Q)         0.456    35.709 f  reset_reg/Q
                         net (fo=3417, routed)       11.603    47.312    VGA_Controller_inst/AR[0]
    SLICE_X53Y72         FDCE                                         f  VGA_Controller_inst/verticalCount1_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.428    47.985    VGA_Controller_inst/CLK
    SLICE_X53Y72         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[8]/C
                         clock pessimism              0.180    48.165    
                         clock uncertainty           -0.190    47.975    
    SLICE_X53Y72         FDCE (Recov_fdce_C_CLR)     -0.405    47.570    VGA_Controller_inst/verticalCount1_reg[8]
  -------------------------------------------------------------------
                         required time                         47.570    
                         arrival time                         -47.312    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.321ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Controller_inst/horizontalCount3_reg[7]/CLR
                            (recovery check against rising-edge clock VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (VGA_clk rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        11.992ns  (logic 0.456ns (3.802%)  route 11.536ns (96.198%))
  Logic Levels:           0  
  Clock Path Skew:        2.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.981ns = ( 47.981 - 40.000 ) 
    Source Clock Delay      (SCD):    5.253ns = ( 35.253 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  externalClk (IN)
                         net (fo=0)                   0.000    30.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.732    35.253    externalClk_IBUF_BUFG
    SLICE_X36Y111        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDSE (Prop_fdse_C_Q)         0.456    35.709 f  reset_reg/Q
                         net (fo=3417, routed)       11.536    47.246    VGA_Controller_inst/AR[0]
    SLICE_X47Y72         FDCE                                         f  VGA_Controller_inst/horizontalCount3_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.424    47.981    VGA_Controller_inst/CLK
    SLICE_X47Y72         FDCE                                         r  VGA_Controller_inst/horizontalCount3_reg[7]/C
                         clock pessimism              0.180    48.161    
                         clock uncertainty           -0.190    47.971    
    SLICE_X47Y72         FDCE (Recov_fdce_C_CLR)     -0.405    47.566    VGA_Controller_inst/horizontalCount3_reg[7]
  -------------------------------------------------------------------
                         required time                         47.566    
                         arrival time                         -47.246    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.321ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Controller_inst/horizontalCount3_reg[8]/CLR
                            (recovery check against rising-edge clock VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (VGA_clk rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        11.992ns  (logic 0.456ns (3.802%)  route 11.536ns (96.198%))
  Logic Levels:           0  
  Clock Path Skew:        2.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.981ns = ( 47.981 - 40.000 ) 
    Source Clock Delay      (SCD):    5.253ns = ( 35.253 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  externalClk (IN)
                         net (fo=0)                   0.000    30.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.732    35.253    externalClk_IBUF_BUFG
    SLICE_X36Y111        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDSE (Prop_fdse_C_Q)         0.456    35.709 f  reset_reg/Q
                         net (fo=3417, routed)       11.536    47.246    VGA_Controller_inst/AR[0]
    SLICE_X47Y72         FDCE                                         f  VGA_Controller_inst/horizontalCount3_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.424    47.981    VGA_Controller_inst/CLK
    SLICE_X47Y72         FDCE                                         r  VGA_Controller_inst/horizontalCount3_reg[8]/C
                         clock pessimism              0.180    48.161    
                         clock uncertainty           -0.190    47.971    
    SLICE_X47Y72         FDCE (Recov_fdce_C_CLR)     -0.405    47.566    VGA_Controller_inst/horizontalCount3_reg[8]
  -------------------------------------------------------------------
                         required time                         47.566    
                         arrival time                         -47.246    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.326ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Controller_inst/verticalCount3_reg[7]/CLR
                            (recovery check against rising-edge clock VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (VGA_clk rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        12.075ns  (logic 0.456ns (3.776%)  route 11.619ns (96.224%))
  Logic Levels:           0  
  Clock Path Skew:        2.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.983ns = ( 47.983 - 40.000 ) 
    Source Clock Delay      (SCD):    5.253ns = ( 35.253 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  externalClk (IN)
                         net (fo=0)                   0.000    30.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.732    35.253    externalClk_IBUF_BUFG
    SLICE_X36Y111        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDSE (Prop_fdse_C_Q)         0.456    35.709 f  reset_reg/Q
                         net (fo=3417, routed)       11.619    47.328    VGA_Controller_inst/AR[0]
    SLICE_X46Y71         FDCE                                         f  VGA_Controller_inst/verticalCount3_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.426    47.983    VGA_Controller_inst/CLK
    SLICE_X46Y71         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[7]/C
                         clock pessimism              0.180    48.163    
                         clock uncertainty           -0.190    47.973    
    SLICE_X46Y71         FDCE (Recov_fdce_C_CLR)     -0.319    47.654    VGA_Controller_inst/verticalCount3_reg[7]
  -------------------------------------------------------------------
                         required time                         47.654    
                         arrival time                         -47.328    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Controller_inst/verticalCount2_reg[5]/CLR
                            (recovery check against rising-edge clock VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (VGA_clk rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        12.059ns  (logic 0.456ns (3.781%)  route 11.603ns (96.219%))
  Logic Levels:           0  
  Clock Path Skew:        2.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.985ns = ( 47.985 - 40.000 ) 
    Source Clock Delay      (SCD):    5.253ns = ( 35.253 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  externalClk (IN)
                         net (fo=0)                   0.000    30.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.732    35.253    externalClk_IBUF_BUFG
    SLICE_X36Y111        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDSE (Prop_fdse_C_Q)         0.456    35.709 f  reset_reg/Q
                         net (fo=3417, routed)       11.603    47.312    VGA_Controller_inst/AR[0]
    SLICE_X52Y72         FDCE                                         f  VGA_Controller_inst/verticalCount2_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.428    47.985    VGA_Controller_inst/CLK
    SLICE_X52Y72         FDCE                                         r  VGA_Controller_inst/verticalCount2_reg[5]/C
                         clock pessimism              0.180    48.165    
                         clock uncertainty           -0.190    47.975    
    SLICE_X52Y72         FDCE (Recov_fdce_C_CLR)     -0.319    47.656    VGA_Controller_inst/verticalCount2_reg[5]
  -------------------------------------------------------------------
                         required time                         47.656    
                         arrival time                         -47.312    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Controller_inst/verticalCount2_reg[8]/CLR
                            (recovery check against rising-edge clock VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (VGA_clk rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        12.059ns  (logic 0.456ns (3.781%)  route 11.603ns (96.219%))
  Logic Levels:           0  
  Clock Path Skew:        2.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.985ns = ( 47.985 - 40.000 ) 
    Source Clock Delay      (SCD):    5.253ns = ( 35.253 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  externalClk (IN)
                         net (fo=0)                   0.000    30.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.732    35.253    externalClk_IBUF_BUFG
    SLICE_X36Y111        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDSE (Prop_fdse_C_Q)         0.456    35.709 f  reset_reg/Q
                         net (fo=3417, routed)       11.603    47.312    VGA_Controller_inst/AR[0]
    SLICE_X52Y72         FDCE                                         f  VGA_Controller_inst/verticalCount2_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.428    47.985    VGA_Controller_inst/CLK
    SLICE_X52Y72         FDCE                                         r  VGA_Controller_inst/verticalCount2_reg[8]/C
                         clock pessimism              0.180    48.165    
                         clock uncertainty           -0.190    47.975    
    SLICE_X52Y72         FDCE (Recov_fdce_C_CLR)     -0.319    47.656    VGA_Controller_inst/verticalCount2_reg[8]
  -------------------------------------------------------------------
                         required time                         47.656    
                         arrival time                         -47.312    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.387ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Controller_inst/horizontalCount2_reg[3]/CLR
                            (recovery check against rising-edge clock VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (VGA_clk rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        11.932ns  (logic 0.456ns (3.822%)  route 11.476ns (96.178%))
  Logic Levels:           0  
  Clock Path Skew:        2.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.987ns = ( 47.987 - 40.000 ) 
    Source Clock Delay      (SCD):    5.253ns = ( 35.253 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  externalClk (IN)
                         net (fo=0)                   0.000    30.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.732    35.253    externalClk_IBUF_BUFG
    SLICE_X36Y111        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDSE (Prop_fdse_C_Q)         0.456    35.709 f  reset_reg/Q
                         net (fo=3417, routed)       11.476    47.185    VGA_Controller_inst/AR[0]
    SLICE_X48Y70         FDCE                                         f  VGA_Controller_inst/horizontalCount2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.430    47.987    VGA_Controller_inst/CLK
    SLICE_X48Y70         FDCE                                         r  VGA_Controller_inst/horizontalCount2_reg[3]/C
                         clock pessimism              0.180    48.167    
                         clock uncertainty           -0.190    47.977    
    SLICE_X48Y70         FDCE (Recov_fdce_C_CLR)     -0.405    47.572    VGA_Controller_inst/horizontalCount2_reg[3]
  -------------------------------------------------------------------
                         required time                         47.572    
                         arrival time                         -47.185    
  -------------------------------------------------------------------
                         slack                                  0.387    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Controller_inst/verticalCount1_reg[9]/CLR
                            (removal check against rising-edge clock VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.982ns  (logic 0.141ns (7.115%)  route 1.841ns (92.885%))
  Logic Levels:           0  
  Clock Path Skew:        1.613ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.380ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.640     1.524    externalClk_IBUF_BUFG
    SLICE_X36Y111        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDSE (Prop_fdse_C_Q)         0.141     1.665 f  reset_reg/Q
                         net (fo=3417, routed)        1.841     3.505    VGA_Controller_inst/AR[0]
    SLICE_X54Y72         FDCE                                         f  VGA_Controller_inst/verticalCount1_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.821     3.380    VGA_Controller_inst/CLK
    SLICE_X54Y72         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[9]/C
                         clock pessimism             -0.244     3.136    
                         clock uncertainty            0.190     3.326    
    SLICE_X54Y72         FDCE (Remov_fdce_C_CLR)     -0.067     3.259    VGA_Controller_inst/verticalCount1_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.259    
                         arrival time                           3.505    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Controller_inst/verticalCount3_reg[2]/CLR
                            (removal check against rising-edge clock VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.090ns  (logic 0.141ns (6.746%)  route 1.949ns (93.254%))
  Logic Levels:           0  
  Clock Path Skew:        1.610ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.377ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.640     1.524    externalClk_IBUF_BUFG
    SLICE_X36Y111        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDSE (Prop_fdse_C_Q)         0.141     1.665 f  reset_reg/Q
                         net (fo=3417, routed)        1.949     3.614    VGA_Controller_inst/AR[0]
    SLICE_X50Y74         FDCE                                         f  VGA_Controller_inst/verticalCount3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.818     3.377    VGA_Controller_inst/CLK
    SLICE_X50Y74         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[2]/C
                         clock pessimism             -0.244     3.133    
                         clock uncertainty            0.190     3.323    
    SLICE_X50Y74         FDCE (Remov_fdce_C_CLR)     -0.067     3.256    VGA_Controller_inst/verticalCount3_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.256    
                         arrival time                           3.614    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Controller_inst/verticalCount3_reg[3]/CLR
                            (removal check against rising-edge clock VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.090ns  (logic 0.141ns (6.746%)  route 1.949ns (93.254%))
  Logic Levels:           0  
  Clock Path Skew:        1.610ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.377ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.640     1.524    externalClk_IBUF_BUFG
    SLICE_X36Y111        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDSE (Prop_fdse_C_Q)         0.141     1.665 f  reset_reg/Q
                         net (fo=3417, routed)        1.949     3.614    VGA_Controller_inst/AR[0]
    SLICE_X50Y74         FDCE                                         f  VGA_Controller_inst/verticalCount3_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.818     3.377    VGA_Controller_inst/CLK
    SLICE_X50Y74         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[3]/C
                         clock pessimism             -0.244     3.133    
                         clock uncertainty            0.190     3.323    
    SLICE_X50Y74         FDCE (Remov_fdce_C_CLR)     -0.067     3.256    VGA_Controller_inst/verticalCount3_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.256    
                         arrival time                           3.614    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Controller_inst/verticalCount3_reg[4]/CLR
                            (removal check against rising-edge clock VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.090ns  (logic 0.141ns (6.746%)  route 1.949ns (93.254%))
  Logic Levels:           0  
  Clock Path Skew:        1.610ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.377ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.640     1.524    externalClk_IBUF_BUFG
    SLICE_X36Y111        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDSE (Prop_fdse_C_Q)         0.141     1.665 f  reset_reg/Q
                         net (fo=3417, routed)        1.949     3.614    VGA_Controller_inst/AR[0]
    SLICE_X50Y74         FDCE                                         f  VGA_Controller_inst/verticalCount3_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.818     3.377    VGA_Controller_inst/CLK
    SLICE_X50Y74         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[4]/C
                         clock pessimism             -0.244     3.133    
                         clock uncertainty            0.190     3.323    
    SLICE_X50Y74         FDCE (Remov_fdce_C_CLR)     -0.067     3.256    VGA_Controller_inst/verticalCount3_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.256    
                         arrival time                           3.614    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Controller_inst/verticalCount3_reg[9]/CLR
                            (removal check against rising-edge clock VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.090ns  (logic 0.141ns (6.746%)  route 1.949ns (93.254%))
  Logic Levels:           0  
  Clock Path Skew:        1.610ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.377ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.640     1.524    externalClk_IBUF_BUFG
    SLICE_X36Y111        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDSE (Prop_fdse_C_Q)         0.141     1.665 f  reset_reg/Q
                         net (fo=3417, routed)        1.949     3.614    VGA_Controller_inst/AR[0]
    SLICE_X50Y74         FDCE                                         f  VGA_Controller_inst/verticalCount3_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.818     3.377    VGA_Controller_inst/CLK
    SLICE_X50Y74         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[9]/C
                         clock pessimism             -0.244     3.133    
                         clock uncertainty            0.190     3.323    
    SLICE_X50Y74         FDCE (Remov_fdce_C_CLR)     -0.067     3.256    VGA_Controller_inst/verticalCount3_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.256    
                         arrival time                           3.614    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Controller_inst/horizontalCount1_reg[5]/CLR
                            (removal check against rising-edge clock VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.096ns  (logic 0.141ns (6.728%)  route 1.955ns (93.272%))
  Logic Levels:           0  
  Clock Path Skew:        1.613ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.380ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.640     1.524    externalClk_IBUF_BUFG
    SLICE_X36Y111        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDSE (Prop_fdse_C_Q)         0.141     1.665 f  reset_reg/Q
                         net (fo=3417, routed)        1.955     3.619    VGA_Controller_inst/AR[0]
    SLICE_X50Y72         FDCE                                         f  VGA_Controller_inst/horizontalCount1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.821     3.380    VGA_Controller_inst/CLK
    SLICE_X50Y72         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[5]/C
                         clock pessimism             -0.244     3.136    
                         clock uncertainty            0.190     3.326    
    SLICE_X50Y72         FDCE (Remov_fdce_C_CLR)     -0.067     3.259    VGA_Controller_inst/horizontalCount1_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.259    
                         arrival time                           3.619    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Controller_inst/horizontalCount1_reg[6]/CLR
                            (removal check against rising-edge clock VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.096ns  (logic 0.141ns (6.728%)  route 1.955ns (93.272%))
  Logic Levels:           0  
  Clock Path Skew:        1.613ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.380ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.640     1.524    externalClk_IBUF_BUFG
    SLICE_X36Y111        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDSE (Prop_fdse_C_Q)         0.141     1.665 f  reset_reg/Q
                         net (fo=3417, routed)        1.955     3.619    VGA_Controller_inst/AR[0]
    SLICE_X50Y72         FDCE                                         f  VGA_Controller_inst/horizontalCount1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.821     3.380    VGA_Controller_inst/CLK
    SLICE_X50Y72         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[6]/C
                         clock pessimism             -0.244     3.136    
                         clock uncertainty            0.190     3.326    
    SLICE_X50Y72         FDCE (Remov_fdce_C_CLR)     -0.067     3.259    VGA_Controller_inst/horizontalCount1_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.259    
                         arrival time                           3.619    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Controller_inst/horizontalCount1_reg[7]/CLR
                            (removal check against rising-edge clock VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.096ns  (logic 0.141ns (6.728%)  route 1.955ns (93.272%))
  Logic Levels:           0  
  Clock Path Skew:        1.613ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.380ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.640     1.524    externalClk_IBUF_BUFG
    SLICE_X36Y111        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDSE (Prop_fdse_C_Q)         0.141     1.665 f  reset_reg/Q
                         net (fo=3417, routed)        1.955     3.619    VGA_Controller_inst/AR[0]
    SLICE_X50Y72         FDCE                                         f  VGA_Controller_inst/horizontalCount1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.821     3.380    VGA_Controller_inst/CLK
    SLICE_X50Y72         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[7]/C
                         clock pessimism             -0.244     3.136    
                         clock uncertainty            0.190     3.326    
    SLICE_X50Y72         FDCE (Remov_fdce_C_CLR)     -0.067     3.259    VGA_Controller_inst/horizontalCount1_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.259    
                         arrival time                           3.619    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Controller_inst/horizontalCount1_reg[8]/CLR
                            (removal check against rising-edge clock VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.096ns  (logic 0.141ns (6.728%)  route 1.955ns (93.272%))
  Logic Levels:           0  
  Clock Path Skew:        1.613ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.380ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.640     1.524    externalClk_IBUF_BUFG
    SLICE_X36Y111        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDSE (Prop_fdse_C_Q)         0.141     1.665 f  reset_reg/Q
                         net (fo=3417, routed)        1.955     3.619    VGA_Controller_inst/AR[0]
    SLICE_X50Y72         FDCE                                         f  VGA_Controller_inst/horizontalCount1_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.821     3.380    VGA_Controller_inst/CLK
    SLICE_X50Y72         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[8]/C
                         clock pessimism             -0.244     3.136    
                         clock uncertainty            0.190     3.326    
    SLICE_X50Y72         FDCE (Remov_fdce_C_CLR)     -0.067     3.259    VGA_Controller_inst/horizontalCount1_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.259    
                         arrival time                           3.619    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Controller_inst/horizontalCount1_reg[9]/CLR
                            (removal check against rising-edge clock VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.096ns  (logic 0.141ns (6.728%)  route 1.955ns (93.272%))
  Logic Levels:           0  
  Clock Path Skew:        1.613ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.380ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.640     1.524    externalClk_IBUF_BUFG
    SLICE_X36Y111        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDSE (Prop_fdse_C_Q)         0.141     1.665 f  reset_reg/Q
                         net (fo=3417, routed)        1.955     3.619    VGA_Controller_inst/AR[0]
    SLICE_X50Y72         FDCE                                         f  VGA_Controller_inst/horizontalCount1_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.821     3.380    VGA_Controller_inst/CLK
    SLICE_X50Y72         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[9]/C
                         clock pessimism             -0.244     3.136    
                         clock uncertainty            0.190     3.326    
    SLICE_X50Y72         FDCE (Remov_fdce_C_CLR)     -0.067     3.259    VGA_Controller_inst/horizontalCount1_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.259    
                         arrival time                           3.619    
  -------------------------------------------------------------------
                         slack                                  0.360    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sysClk

Setup :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/hardwareTimer2_inst/prescalerCountReg_reg[10]/CLR
                            (recovery check against rising-edge clock sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        12.262ns  (logic 0.456ns (3.719%)  route 11.806ns (96.281%))
  Logic Levels:           0  
  Clock Path Skew:        2.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.986ns = ( 27.986 - 20.000 ) 
    Source Clock Delay      (SCD):    5.253ns = ( 15.253 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.732    15.253    externalClk_IBUF_BUFG
    SLICE_X36Y111        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDSE (Prop_fdse_C_Q)         0.456    15.709 f  reset_reg/Q
                         net (fo=3417, routed)       11.806    27.516    memoryMapping_inst/hardwareTimer2_inst/AR[0]
    SLICE_X38Y90         FDCE                                         f  memoryMapping_inst/hardwareTimer2_inst/prescalerCountReg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.433    27.986    memoryMapping_inst/hardwareTimer2_inst/CLK
    SLICE_X38Y90         FDCE                                         r  memoryMapping_inst/hardwareTimer2_inst/prescalerCountReg_reg[10]/C
                         clock pessimism              0.180    28.166    
                         clock uncertainty           -0.180    27.986    
    SLICE_X38Y90         FDCE (Recov_fdce_C_CLR)     -0.319    27.667    memoryMapping_inst/hardwareTimer2_inst/prescalerCountReg_reg[10]
  -------------------------------------------------------------------
                         required time                         27.667    
                         arrival time                         -27.516    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/hardwareTimer2_inst/prescalerCountReg_reg[11]/CLR
                            (recovery check against rising-edge clock sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        12.262ns  (logic 0.456ns (3.719%)  route 11.806ns (96.281%))
  Logic Levels:           0  
  Clock Path Skew:        2.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.986ns = ( 27.986 - 20.000 ) 
    Source Clock Delay      (SCD):    5.253ns = ( 15.253 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.732    15.253    externalClk_IBUF_BUFG
    SLICE_X36Y111        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDSE (Prop_fdse_C_Q)         0.456    15.709 f  reset_reg/Q
                         net (fo=3417, routed)       11.806    27.516    memoryMapping_inst/hardwareTimer2_inst/AR[0]
    SLICE_X38Y90         FDCE                                         f  memoryMapping_inst/hardwareTimer2_inst/prescalerCountReg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.433    27.986    memoryMapping_inst/hardwareTimer2_inst/CLK
    SLICE_X38Y90         FDCE                                         r  memoryMapping_inst/hardwareTimer2_inst/prescalerCountReg_reg[11]/C
                         clock pessimism              0.180    28.166    
                         clock uncertainty           -0.180    27.986    
    SLICE_X38Y90         FDCE (Recov_fdce_C_CLR)     -0.319    27.667    memoryMapping_inst/hardwareTimer2_inst/prescalerCountReg_reg[11]
  -------------------------------------------------------------------
                         required time                         27.667    
                         arrival time                         -27.516    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/hardwareTimer2_inst/prescalerCountReg_reg[8]/CLR
                            (recovery check against rising-edge clock sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        12.262ns  (logic 0.456ns (3.719%)  route 11.806ns (96.281%))
  Logic Levels:           0  
  Clock Path Skew:        2.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.986ns = ( 27.986 - 20.000 ) 
    Source Clock Delay      (SCD):    5.253ns = ( 15.253 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.732    15.253    externalClk_IBUF_BUFG
    SLICE_X36Y111        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDSE (Prop_fdse_C_Q)         0.456    15.709 f  reset_reg/Q
                         net (fo=3417, routed)       11.806    27.516    memoryMapping_inst/hardwareTimer2_inst/AR[0]
    SLICE_X38Y90         FDCE                                         f  memoryMapping_inst/hardwareTimer2_inst/prescalerCountReg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.433    27.986    memoryMapping_inst/hardwareTimer2_inst/CLK
    SLICE_X38Y90         FDCE                                         r  memoryMapping_inst/hardwareTimer2_inst/prescalerCountReg_reg[8]/C
                         clock pessimism              0.180    28.166    
                         clock uncertainty           -0.180    27.986    
    SLICE_X38Y90         FDCE (Recov_fdce_C_CLR)     -0.319    27.667    memoryMapping_inst/hardwareTimer2_inst/prescalerCountReg_reg[8]
  -------------------------------------------------------------------
                         required time                         27.667    
                         arrival time                         -27.516    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/hardwareTimer2_inst/prescalerCountReg_reg[9]/CLR
                            (recovery check against rising-edge clock sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        12.262ns  (logic 0.456ns (3.719%)  route 11.806ns (96.281%))
  Logic Levels:           0  
  Clock Path Skew:        2.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.986ns = ( 27.986 - 20.000 ) 
    Source Clock Delay      (SCD):    5.253ns = ( 15.253 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.732    15.253    externalClk_IBUF_BUFG
    SLICE_X36Y111        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDSE (Prop_fdse_C_Q)         0.456    15.709 f  reset_reg/Q
                         net (fo=3417, routed)       11.806    27.516    memoryMapping_inst/hardwareTimer2_inst/AR[0]
    SLICE_X38Y90         FDCE                                         f  memoryMapping_inst/hardwareTimer2_inst/prescalerCountReg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.433    27.986    memoryMapping_inst/hardwareTimer2_inst/CLK
    SLICE_X38Y90         FDCE                                         r  memoryMapping_inst/hardwareTimer2_inst/prescalerCountReg_reg[9]/C
                         clock pessimism              0.180    28.166    
                         clock uncertainty           -0.180    27.986    
    SLICE_X38Y90         FDCE (Recov_fdce_C_CLR)     -0.319    27.667    memoryMapping_inst/hardwareTimer2_inst/prescalerCountReg_reg[9]
  -------------------------------------------------------------------
                         required time                         27.667    
                         arrival time                         -27.516    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.193ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/serialInterface_inst/receiveFIFO_reg_reg[1][0]/CLR
                            (recovery check against rising-edge clock sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        12.137ns  (logic 0.456ns (3.757%)  route 11.681ns (96.243%))
  Logic Levels:           0  
  Clock Path Skew:        2.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.988ns = ( 27.988 - 20.000 ) 
    Source Clock Delay      (SCD):    5.253ns = ( 15.253 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.732    15.253    externalClk_IBUF_BUFG
    SLICE_X36Y111        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDSE (Prop_fdse_C_Q)         0.456    15.709 f  reset_reg/Q
                         net (fo=3417, routed)       11.681    27.390    memoryMapping_inst/serialInterface_inst/AR[0]
    SLICE_X43Y89         FDCE                                         f  memoryMapping_inst/serialInterface_inst/receiveFIFO_reg_reg[1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.435    27.988    memoryMapping_inst/serialInterface_inst/CLK
    SLICE_X43Y89         FDCE                                         r  memoryMapping_inst/serialInterface_inst/receiveFIFO_reg_reg[1][0]/C
                         clock pessimism              0.180    28.168    
                         clock uncertainty           -0.180    27.988    
    SLICE_X43Y89         FDCE (Recov_fdce_C_CLR)     -0.405    27.583    memoryMapping_inst/serialInterface_inst/receiveFIFO_reg_reg[1][0]
  -------------------------------------------------------------------
                         required time                         27.583    
                         arrival time                         -27.390    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/serialInterface_inst/receiveFIFO_reg_reg[1][1]/CLR
                            (recovery check against rising-edge clock sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        12.137ns  (logic 0.456ns (3.757%)  route 11.681ns (96.243%))
  Logic Levels:           0  
  Clock Path Skew:        2.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.988ns = ( 27.988 - 20.000 ) 
    Source Clock Delay      (SCD):    5.253ns = ( 15.253 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.732    15.253    externalClk_IBUF_BUFG
    SLICE_X36Y111        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDSE (Prop_fdse_C_Q)         0.456    15.709 f  reset_reg/Q
                         net (fo=3417, routed)       11.681    27.390    memoryMapping_inst/serialInterface_inst/AR[0]
    SLICE_X43Y89         FDCE                                         f  memoryMapping_inst/serialInterface_inst/receiveFIFO_reg_reg[1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.435    27.988    memoryMapping_inst/serialInterface_inst/CLK
    SLICE_X43Y89         FDCE                                         r  memoryMapping_inst/serialInterface_inst/receiveFIFO_reg_reg[1][1]/C
                         clock pessimism              0.180    28.168    
                         clock uncertainty           -0.180    27.988    
    SLICE_X43Y89         FDCE (Recov_fdce_C_CLR)     -0.405    27.583    memoryMapping_inst/serialInterface_inst/receiveFIFO_reg_reg[1][1]
  -------------------------------------------------------------------
                         required time                         27.583    
                         arrival time                         -27.390    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.201ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/serialInterface_inst/receiveFIFO_reg_reg[6][0]/CLR
                            (recovery check against rising-edge clock sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        12.129ns  (logic 0.456ns (3.760%)  route 11.673ns (96.240%))
  Logic Levels:           0  
  Clock Path Skew:        2.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.988ns = ( 27.988 - 20.000 ) 
    Source Clock Delay      (SCD):    5.253ns = ( 15.253 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.732    15.253    externalClk_IBUF_BUFG
    SLICE_X36Y111        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDSE (Prop_fdse_C_Q)         0.456    15.709 f  reset_reg/Q
                         net (fo=3417, routed)       11.673    27.382    memoryMapping_inst/serialInterface_inst/AR[0]
    SLICE_X44Y88         FDCE                                         f  memoryMapping_inst/serialInterface_inst/receiveFIFO_reg_reg[6][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.435    27.988    memoryMapping_inst/serialInterface_inst/CLK
    SLICE_X44Y88         FDCE                                         r  memoryMapping_inst/serialInterface_inst/receiveFIFO_reg_reg[6][0]/C
                         clock pessimism              0.180    28.168    
                         clock uncertainty           -0.180    27.988    
    SLICE_X44Y88         FDCE (Recov_fdce_C_CLR)     -0.405    27.583    memoryMapping_inst/serialInterface_inst/receiveFIFO_reg_reg[6][0]
  -------------------------------------------------------------------
                         required time                         27.583    
                         arrival time                         -27.382    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/serialInterface_inst/transmitFIFO_reg_reg[9][0]/CLR
                            (recovery check against rising-edge clock sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        12.207ns  (logic 0.456ns (3.735%)  route 11.751ns (96.265%))
  Logic Levels:           0  
  Clock Path Skew:        2.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.981ns = ( 27.981 - 20.000 ) 
    Source Clock Delay      (SCD):    5.253ns = ( 15.253 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.732    15.253    externalClk_IBUF_BUFG
    SLICE_X36Y111        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDSE (Prop_fdse_C_Q)         0.456    15.709 f  reset_reg/Q
                         net (fo=3417, routed)       11.751    27.461    memoryMapping_inst/serialInterface_inst/AR[0]
    SLICE_X30Y83         FDCE                                         f  memoryMapping_inst/serialInterface_inst/transmitFIFO_reg_reg[9][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.428    27.981    memoryMapping_inst/serialInterface_inst/CLK
    SLICE_X30Y83         FDCE                                         r  memoryMapping_inst/serialInterface_inst/transmitFIFO_reg_reg[9][0]/C
                         clock pessimism              0.180    28.161    
                         clock uncertainty           -0.180    27.981    
    SLICE_X30Y83         FDCE (Recov_fdce_C_CLR)     -0.319    27.662    memoryMapping_inst/serialInterface_inst/transmitFIFO_reg_reg[9][0]
  -------------------------------------------------------------------
                         required time                         27.662    
                         arrival time                         -27.461    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.205ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/serialInterface_inst/receiveFIFO_reg_reg[3][0]/CLR
                            (recovery check against rising-edge clock sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        12.124ns  (logic 0.456ns (3.761%)  route 11.668ns (96.239%))
  Logic Levels:           0  
  Clock Path Skew:        2.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.988ns = ( 27.988 - 20.000 ) 
    Source Clock Delay      (SCD):    5.253ns = ( 15.253 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.732    15.253    externalClk_IBUF_BUFG
    SLICE_X36Y111        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDSE (Prop_fdse_C_Q)         0.456    15.709 f  reset_reg/Q
                         net (fo=3417, routed)       11.668    27.378    memoryMapping_inst/serialInterface_inst/AR[0]
    SLICE_X45Y88         FDCE                                         f  memoryMapping_inst/serialInterface_inst/receiveFIFO_reg_reg[3][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.435    27.988    memoryMapping_inst/serialInterface_inst/CLK
    SLICE_X45Y88         FDCE                                         r  memoryMapping_inst/serialInterface_inst/receiveFIFO_reg_reg[3][0]/C
                         clock pessimism              0.180    28.168    
                         clock uncertainty           -0.180    27.988    
    SLICE_X45Y88         FDCE (Recov_fdce_C_CLR)     -0.405    27.583    memoryMapping_inst/serialInterface_inst/receiveFIFO_reg_reg[3][0]
  -------------------------------------------------------------------
                         required time                         27.583    
                         arrival time                         -27.378    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/serialInterface_inst/receiveFIFO_reg_reg[3][1]/CLR
                            (recovery check against rising-edge clock sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        12.124ns  (logic 0.456ns (3.761%)  route 11.668ns (96.239%))
  Logic Levels:           0  
  Clock Path Skew:        2.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.988ns = ( 27.988 - 20.000 ) 
    Source Clock Delay      (SCD):    5.253ns = ( 15.253 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.732    15.253    externalClk_IBUF_BUFG
    SLICE_X36Y111        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDSE (Prop_fdse_C_Q)         0.456    15.709 f  reset_reg/Q
                         net (fo=3417, routed)       11.668    27.378    memoryMapping_inst/serialInterface_inst/AR[0]
    SLICE_X45Y88         FDCE                                         f  memoryMapping_inst/serialInterface_inst/receiveFIFO_reg_reg[3][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.435    27.988    memoryMapping_inst/serialInterface_inst/CLK
    SLICE_X45Y88         FDCE                                         r  memoryMapping_inst/serialInterface_inst/receiveFIFO_reg_reg[3][1]/C
                         clock pessimism              0.180    28.168    
                         clock uncertainty           -0.180    27.988    
    SLICE_X45Y88         FDCE (Recov_fdce_C_CLR)     -0.405    27.583    memoryMapping_inst/serialInterface_inst/receiveFIFO_reg_reg[3][1]
  -------------------------------------------------------------------
                         required time                         27.583    
                         arrival time                         -27.378    
  -------------------------------------------------------------------
                         slack                                  0.205    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[287]/CLR
                            (removal check against rising-edge clock sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.917ns  (logic 0.141ns (7.356%)  route 1.776ns (92.644%))
  Logic Levels:           0  
  Clock Path Skew:        1.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.471ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.640     1.524    externalClk_IBUF_BUFG
    SLICE_X36Y111        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDSE (Prop_fdse_C_Q)         0.141     1.665 f  reset_reg/Q
                         net (fo=3417, routed)        1.776     3.440    memoryMapping_inst/AR[0]
    SLICE_X15Y136        FDCE                                         f  memoryMapping_inst/debugSignalsReg_reg[287]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.915     3.471    memoryMapping_inst/CLK
    SLICE_X15Y136        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[287]/C
                         clock pessimism             -0.244     3.227    
                         clock uncertainty            0.180     3.407    
    SLICE_X15Y136        FDCE (Remov_fdce_C_CLR)     -0.092     3.315    memoryMapping_inst/debugSignalsReg_reg[287]
  -------------------------------------------------------------------
                         required time                         -3.315    
                         arrival time                           3.440    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[293]/CLR
                            (removal check against rising-edge clock sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.917ns  (logic 0.141ns (7.356%)  route 1.776ns (92.644%))
  Logic Levels:           0  
  Clock Path Skew:        1.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.471ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.640     1.524    externalClk_IBUF_BUFG
    SLICE_X36Y111        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDSE (Prop_fdse_C_Q)         0.141     1.665 f  reset_reg/Q
                         net (fo=3417, routed)        1.776     3.440    memoryMapping_inst/AR[0]
    SLICE_X15Y136        FDCE                                         f  memoryMapping_inst/debugSignalsReg_reg[293]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.915     3.471    memoryMapping_inst/CLK
    SLICE_X15Y136        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[293]/C
                         clock pessimism             -0.244     3.227    
                         clock uncertainty            0.180     3.407    
    SLICE_X15Y136        FDCE (Remov_fdce_C_CLR)     -0.092     3.315    memoryMapping_inst/debugSignalsReg_reg[293]
  -------------------------------------------------------------------
                         required time                         -3.315    
                         arrival time                           3.440    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[301]/CLR
                            (removal check against rising-edge clock sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.917ns  (logic 0.141ns (7.356%)  route 1.776ns (92.644%))
  Logic Levels:           0  
  Clock Path Skew:        1.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.471ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.640     1.524    externalClk_IBUF_BUFG
    SLICE_X36Y111        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDSE (Prop_fdse_C_Q)         0.141     1.665 f  reset_reg/Q
                         net (fo=3417, routed)        1.776     3.440    memoryMapping_inst/AR[0]
    SLICE_X15Y136        FDCE                                         f  memoryMapping_inst/debugSignalsReg_reg[301]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.915     3.471    memoryMapping_inst/CLK
    SLICE_X15Y136        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[301]/C
                         clock pessimism             -0.244     3.227    
                         clock uncertainty            0.180     3.407    
    SLICE_X15Y136        FDCE (Remov_fdce_C_CLR)     -0.092     3.315    memoryMapping_inst/debugSignalsReg_reg[301]
  -------------------------------------------------------------------
                         required time                         -3.315    
                         arrival time                           3.440    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/serialInterface_inst/transmitFIFO_reg_reg[5][0]/CLR
                            (removal check against rising-edge clock sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.916ns  (logic 0.141ns (7.358%)  route 1.775ns (92.642%))
  Logic Levels:           0  
  Clock Path Skew:        1.611ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.378ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.640     1.524    externalClk_IBUF_BUFG
    SLICE_X36Y111        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDSE (Prop_fdse_C_Q)         0.141     1.665 f  reset_reg/Q
                         net (fo=3417, routed)        1.775     3.440    memoryMapping_inst/serialInterface_inst/AR[0]
    SLICE_X31Y83         FDCE                                         f  memoryMapping_inst/serialInterface_inst/transmitFIFO_reg_reg[5][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.822     3.378    memoryMapping_inst/serialInterface_inst/CLK
    SLICE_X31Y83         FDCE                                         r  memoryMapping_inst/serialInterface_inst/transmitFIFO_reg_reg[5][0]/C
                         clock pessimism             -0.244     3.134    
                         clock uncertainty            0.180     3.314    
    SLICE_X31Y83         FDCE (Remov_fdce_C_CLR)     -0.092     3.222    memoryMapping_inst/serialInterface_inst/transmitFIFO_reg_reg[5][0]
  -------------------------------------------------------------------
                         required time                         -3.222    
                         arrival time                           3.440    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/serialInterface_inst/transmitFIFO_reg_reg[5][3]/CLR
                            (removal check against rising-edge clock sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.916ns  (logic 0.141ns (7.358%)  route 1.775ns (92.642%))
  Logic Levels:           0  
  Clock Path Skew:        1.611ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.378ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.640     1.524    externalClk_IBUF_BUFG
    SLICE_X36Y111        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDSE (Prop_fdse_C_Q)         0.141     1.665 f  reset_reg/Q
                         net (fo=3417, routed)        1.775     3.440    memoryMapping_inst/serialInterface_inst/AR[0]
    SLICE_X31Y83         FDCE                                         f  memoryMapping_inst/serialInterface_inst/transmitFIFO_reg_reg[5][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.822     3.378    memoryMapping_inst/serialInterface_inst/CLK
    SLICE_X31Y83         FDCE                                         r  memoryMapping_inst/serialInterface_inst/transmitFIFO_reg_reg[5][3]/C
                         clock pessimism             -0.244     3.134    
                         clock uncertainty            0.180     3.314    
    SLICE_X31Y83         FDCE (Remov_fdce_C_CLR)     -0.092     3.222    memoryMapping_inst/serialInterface_inst/transmitFIFO_reg_reg[5][3]
  -------------------------------------------------------------------
                         required time                         -3.222    
                         arrival time                           3.440    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[10][16]/CLR
                            (removal check against rising-edge clock sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.000ns  (logic 0.141ns (7.049%)  route 1.859ns (92.951%))
  Logic Levels:           0  
  Clock Path Skew:        1.691ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.459ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.640     1.524    externalClk_IBUF_BUFG
    SLICE_X36Y111        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDSE (Prop_fdse_C_Q)         0.141     1.665 f  reset_reg/Q
                         net (fo=3417, routed)        1.859     3.524    CPU_Core_inst/RegisterFile_inst/reset
    SLICE_X17Y125        FDCE                                         f  CPU_Core_inst/RegisterFile_inst/registers_reg[10][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.903     3.459    CPU_Core_inst/RegisterFile_inst/sysClk_BUFG
    SLICE_X17Y125        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[10][16]/C
                         clock pessimism             -0.244     3.215    
                         clock uncertainty            0.180     3.395    
    SLICE_X17Y125        FDCE (Remov_fdce_C_CLR)     -0.092     3.303    CPU_Core_inst/RegisterFile_inst/registers_reg[10][16]
  -------------------------------------------------------------------
                         required time                         -3.303    
                         arrival time                           3.524    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[7][16]/CLR
                            (removal check against rising-edge clock sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.005ns  (logic 0.141ns (7.034%)  route 1.864ns (92.966%))
  Logic Levels:           0  
  Clock Path Skew:        1.691ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.459ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.640     1.524    externalClk_IBUF_BUFG
    SLICE_X36Y111        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDSE (Prop_fdse_C_Q)         0.141     1.665 f  reset_reg/Q
                         net (fo=3417, routed)        1.864     3.528    CPU_Core_inst/RegisterFile_inst/reset
    SLICE_X16Y125        FDCE                                         f  CPU_Core_inst/RegisterFile_inst/registers_reg[7][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.903     3.459    CPU_Core_inst/RegisterFile_inst/sysClk_BUFG
    SLICE_X16Y125        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[7][16]/C
                         clock pessimism             -0.244     3.215    
                         clock uncertainty            0.180     3.395    
    SLICE_X16Y125        FDCE (Remov_fdce_C_CLR)     -0.092     3.303    CPU_Core_inst/RegisterFile_inst/registers_reg[7][16]
  -------------------------------------------------------------------
                         required time                         -3.303    
                         arrival time                           3.528    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[0][12]/CLR
                            (removal check against rising-edge clock sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.022ns  (logic 0.141ns (6.974%)  route 1.881ns (93.026%))
  Logic Levels:           0  
  Clock Path Skew:        1.696ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.464ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.640     1.524    externalClk_IBUF_BUFG
    SLICE_X36Y111        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDSE (Prop_fdse_C_Q)         0.141     1.665 f  reset_reg/Q
                         net (fo=3417, routed)        1.881     3.545    CPU_Core_inst/RegisterFile_inst/reset
    SLICE_X19Y129        FDCE                                         f  CPU_Core_inst/RegisterFile_inst/registers_reg[0][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.908     3.464    CPU_Core_inst/RegisterFile_inst/sysClk_BUFG
    SLICE_X19Y129        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[0][12]/C
                         clock pessimism             -0.244     3.220    
                         clock uncertainty            0.180     3.400    
    SLICE_X19Y129        FDCE (Remov_fdce_C_CLR)     -0.092     3.308    CPU_Core_inst/RegisterFile_inst/registers_reg[0][12]
  -------------------------------------------------------------------
                         required time                         -3.308    
                         arrival time                           3.545    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[0][14]/CLR
                            (removal check against rising-edge clock sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.022ns  (logic 0.141ns (6.974%)  route 1.881ns (93.026%))
  Logic Levels:           0  
  Clock Path Skew:        1.696ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.464ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.640     1.524    externalClk_IBUF_BUFG
    SLICE_X36Y111        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDSE (Prop_fdse_C_Q)         0.141     1.665 f  reset_reg/Q
                         net (fo=3417, routed)        1.881     3.545    CPU_Core_inst/RegisterFile_inst/reset
    SLICE_X19Y129        FDCE                                         f  CPU_Core_inst/RegisterFile_inst/registers_reg[0][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.908     3.464    CPU_Core_inst/RegisterFile_inst/sysClk_BUFG
    SLICE_X19Y129        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[0][14]/C
                         clock pessimism             -0.244     3.220    
                         clock uncertainty            0.180     3.400    
    SLICE_X19Y129        FDCE (Remov_fdce_C_CLR)     -0.092     3.308    CPU_Core_inst/RegisterFile_inst/registers_reg[0][14]
  -------------------------------------------------------------------
                         required time                         -3.308    
                         arrival time                           3.545    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[0][17]/CLR
                            (removal check against rising-edge clock sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.022ns  (logic 0.141ns (6.974%)  route 1.881ns (93.026%))
  Logic Levels:           0  
  Clock Path Skew:        1.696ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.464ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.640     1.524    externalClk_IBUF_BUFG
    SLICE_X36Y111        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDSE (Prop_fdse_C_Q)         0.141     1.665 f  reset_reg/Q
                         net (fo=3417, routed)        1.881     3.545    CPU_Core_inst/RegisterFile_inst/reset
    SLICE_X19Y129        FDCE                                         f  CPU_Core_inst/RegisterFile_inst/registers_reg[0][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.908     3.464    CPU_Core_inst/RegisterFile_inst/sysClk_BUFG
    SLICE_X19Y129        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[0][17]/C
                         clock pessimism             -0.244     3.220    
                         clock uncertainty            0.180     3.400    
    SLICE_X19Y129        FDCE (Remov_fdce_C_CLR)     -0.092     3.308    CPU_Core_inst/RegisterFile_inst/registers_reg[0][17]
  -------------------------------------------------------------------
                         required time                         -3.308    
                         arrival time                           3.545    
  -------------------------------------------------------------------
                         slack                                  0.237    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  VGA_clk
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA_Controller_inst/verticalCount3_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            V_Sync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.670ns  (logic 4.269ns (40.014%)  route 6.400ns (59.986%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.541     8.487    VGA_Controller_inst/CLK
    SLICE_X46Y71         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71         FDCE (Prop_fdce_C_Q)         0.518     9.005 f  VGA_Controller_inst/verticalCount3_reg[7]/Q
                         net (fo=1, routed)           0.812     9.817    VGA_Controller_inst/verticalCount3_reg_n_0_[7]
    SLICE_X46Y72         LUT4 (Prop_lut4_I3_O)        0.124     9.941 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           1.208    11.149    VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2_n_0
    SLICE_X50Y74         LUT6 (Prop_lut6_I5_O)        0.124    11.273 r  VGA_Controller_inst/V_Sync_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.380    15.653    V_Sync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503    19.156 r  V_Sync_OBUF_inst/O
                         net (fo=0)                   0.000    19.156    V_Sync
    R19                                                               r  V_Sync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/verticalCount3_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.210ns  (logic 4.137ns (40.522%)  route 6.073ns (59.478%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.539     8.485    VGA_Controller_inst/CLK
    SLICE_X50Y74         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y74         FDCE (Prop_fdce_C_Q)         0.518     9.003 f  VGA_Controller_inst/verticalCount3_reg[9]/Q
                         net (fo=2, routed)           1.220    10.223    VGA_Controller_inst/verticalCount3_reg_n_0_[9]
    SLICE_X46Y72         LUT6 (Prop_lut6_I4_O)        0.124    10.347 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           4.852    15.199    VGA_Green_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    18.695 r  VGA_Blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.695    VGA_Blue[0]
    N18                                                               r  VGA_Blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/verticalCount3_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.093ns  (logic 4.161ns (41.223%)  route 5.933ns (58.777%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.539     8.485    VGA_Controller_inst/CLK
    SLICE_X50Y74         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y74         FDCE (Prop_fdce_C_Q)         0.518     9.003 f  VGA_Controller_inst/verticalCount3_reg[9]/Q
                         net (fo=2, routed)           1.220    10.223    VGA_Controller_inst/verticalCount3_reg_n_0_[9]
    SLICE_X46Y72         LUT6 (Prop_lut6_I4_O)        0.124    10.347 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           4.712    15.059    VGA_Green_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.519    18.578 r  VGA_Blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    18.578    VGA_Blue[2]
    K18                                                               r  VGA_Blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/verticalCount3_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.928ns  (logic 4.145ns (41.754%)  route 5.783ns (58.246%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.539     8.485    VGA_Controller_inst/CLK
    SLICE_X50Y74         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y74         FDCE (Prop_fdce_C_Q)         0.518     9.003 f  VGA_Controller_inst/verticalCount3_reg[9]/Q
                         net (fo=2, routed)           1.220    10.223    VGA_Controller_inst/verticalCount3_reg_n_0_[9]
    SLICE_X46Y72         LUT6 (Prop_lut6_I4_O)        0.124    10.347 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           4.563    14.909    VGA_Green_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.503    18.413 r  VGA_Blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.413    VGA_Blue[1]
    L18                                                               r  VGA_Blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/verticalCount3_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.799ns  (logic 4.167ns (42.520%)  route 5.633ns (57.480%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.539     8.485    VGA_Controller_inst/CLK
    SLICE_X50Y74         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y74         FDCE (Prop_fdce_C_Q)         0.518     9.003 f  VGA_Controller_inst/verticalCount3_reg[9]/Q
                         net (fo=2, routed)           1.220    10.223    VGA_Controller_inst/verticalCount3_reg_n_0_[9]
    SLICE_X46Y72         LUT6 (Prop_lut6_I4_O)        0.124    10.347 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           4.413    14.759    VGA_Green_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525    18.284 r  VGA_Blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.284    VGA_Blue[3]
    J18                                                               r  VGA_Blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/verticalCount3_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.646ns  (logic 4.163ns (43.158%)  route 5.483ns (56.842%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.539     8.485    VGA_Controller_inst/CLK
    SLICE_X50Y74         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y74         FDCE (Prop_fdce_C_Q)         0.518     9.003 f  VGA_Controller_inst/verticalCount3_reg[9]/Q
                         net (fo=2, routed)           1.220    10.223    VGA_Controller_inst/verticalCount3_reg_n_0_[9]
    SLICE_X46Y72         LUT6 (Prop_lut6_I4_O)        0.124    10.347 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           4.263    14.609    VGA_Green_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    18.130 r  VGA_Green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.130    VGA_Green[0]
    J17                                                               r  VGA_Green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/horizontalCount3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            H_Sync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.415ns  (logic 4.077ns (43.297%)  route 5.339ns (56.703%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.545     8.491    VGA_Controller_inst/CLK
    SLICE_X48Y70         FDCE                                         r  VGA_Controller_inst/horizontalCount3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y70         FDCE (Prop_fdce_C_Q)         0.456     8.947 r  VGA_Controller_inst/horizontalCount3_reg[4]/Q
                         net (fo=1, routed)           1.180    10.127    VGA_Controller_inst/horizontalCount3_reg_n_0_[4]
    SLICE_X46Y72         LUT6 (Prop_lut6_I2_O)        0.124    10.251 r  VGA_Controller_inst/H_Sync_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.158    14.409    H_Sync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497    17.906 r  H_Sync_OBUF_inst/O
                         net (fo=0)                   0.000    17.906    H_Sync
    P19                                                               r  H_Sync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/verticalCount3_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.360ns  (logic 4.171ns (44.565%)  route 5.189ns (55.435%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.539     8.485    VGA_Controller_inst/CLK
    SLICE_X50Y74         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y74         FDCE (Prop_fdce_C_Q)         0.518     9.003 f  VGA_Controller_inst/verticalCount3_reg[9]/Q
                         net (fo=2, routed)           1.220    10.223    VGA_Controller_inst/verticalCount3_reg_n_0_[9]
    SLICE_X46Y72         LUT6 (Prop_lut6_I4_O)        0.124    10.347 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           3.968    14.315    VGA_Green_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529    17.844 r  VGA_Green_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.844    VGA_Green[2]
    G17                                                               r  VGA_Green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/verticalCount3_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.186ns  (logic 4.147ns (45.149%)  route 5.039ns (54.851%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.539     8.485    VGA_Controller_inst/CLK
    SLICE_X50Y74         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y74         FDCE (Prop_fdce_C_Q)         0.518     9.003 f  VGA_Controller_inst/verticalCount3_reg[9]/Q
                         net (fo=2, routed)           1.220    10.223    VGA_Controller_inst/verticalCount3_reg_n_0_[9]
    SLICE_X46Y72         LUT6 (Prop_lut6_I4_O)        0.124    10.347 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           3.819    14.165    VGA_Green_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.505    17.671 r  VGA_Green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.671    VGA_Green[1]
    H17                                                               r  VGA_Green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/verticalCount3_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.713ns  (logic 4.172ns (47.885%)  route 4.541ns (52.115%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.539     8.485    VGA_Controller_inst/CLK
    SLICE_X50Y74         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y74         FDCE (Prop_fdce_C_Q)         0.518     9.003 f  VGA_Controller_inst/verticalCount3_reg[9]/Q
                         net (fo=2, routed)           1.220    10.223    VGA_Controller_inst/verticalCount3_reg_n_0_[9]
    SLICE_X46Y72         LUT6 (Prop_lut6_I4_O)        0.124    10.347 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           3.321    13.668    VGA_Green_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         3.530    17.198 r  VGA_Green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.198    VGA_Green[3]
    D17                                                               r  VGA_Green[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA_Controller_inst/horizontalCount3_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.591ns  (logic 1.417ns (54.694%)  route 1.174ns (45.306%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.552     2.549    VGA_Controller_inst/CLK
    SLICE_X47Y72         FDCE                                         r  VGA_Controller_inst/horizontalCount3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDCE (Prop_fdce_C_Q)         0.141     2.690 f  VGA_Controller_inst/horizontalCount3_reg[7]/Q
                         net (fo=2, routed)           0.102     2.792    VGA_Controller_inst/horizontalCount3_reg_n_0_[7]
    SLICE_X46Y72         LUT6 (Prop_lut6_I1_O)        0.045     2.837 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           1.072     3.909    VGA_Green_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         1.231     5.140 r  VGA_Green_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.140    VGA_Green[3]
    D17                                                               r  VGA_Green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/horizontalCount3_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.775ns  (logic 1.393ns (50.177%)  route 1.383ns (49.823%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.552     2.549    VGA_Controller_inst/CLK
    SLICE_X47Y72         FDCE                                         r  VGA_Controller_inst/horizontalCount3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDCE (Prop_fdce_C_Q)         0.141     2.690 f  VGA_Controller_inst/horizontalCount3_reg[7]/Q
                         net (fo=2, routed)           0.102     2.792    VGA_Controller_inst/horizontalCount3_reg_n_0_[7]
    SLICE_X46Y72         LUT6 (Prop_lut6_I1_O)        0.045     2.837 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           1.281     4.118    VGA_Green_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.207     5.324 r  VGA_Green_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.324    VGA_Green[1]
    H17                                                               r  VGA_Green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/horizontalCount3_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.862ns  (logic 1.416ns (49.481%)  route 1.446ns (50.519%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.552     2.549    VGA_Controller_inst/CLK
    SLICE_X47Y72         FDCE                                         r  VGA_Controller_inst/horizontalCount3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDCE (Prop_fdce_C_Q)         0.141     2.690 f  VGA_Controller_inst/horizontalCount3_reg[7]/Q
                         net (fo=2, routed)           0.102     2.792    VGA_Controller_inst/horizontalCount3_reg_n_0_[7]
    SLICE_X46Y72         LUT6 (Prop_lut6_I1_O)        0.045     2.837 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           1.343     4.180    VGA_Green_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         1.230     5.410 r  VGA_Green_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.410    VGA_Green[2]
    G17                                                               r  VGA_Green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/horizontalCount3_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            H_Sync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.966ns  (logic 1.384ns (46.648%)  route 1.583ns (53.352%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.552     2.549    VGA_Controller_inst/CLK
    SLICE_X47Y72         FDCE                                         r  VGA_Controller_inst/horizontalCount3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDCE (Prop_fdce_C_Q)         0.141     2.690 f  VGA_Controller_inst/horizontalCount3_reg[7]/Q
                         net (fo=2, routed)           0.098     2.788    VGA_Controller_inst/horizontalCount3_reg_n_0_[7]
    SLICE_X46Y72         LUT6 (Prop_lut6_I3_O)        0.045     2.833 r  VGA_Controller_inst/H_Sync_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.484     4.317    H_Sync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     5.515 r  H_Sync_OBUF_inst/O
                         net (fo=0)                   0.000     5.515    H_Sync
    P19                                                               r  H_Sync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/horizontalCount3_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.977ns  (logic 1.408ns (47.295%)  route 1.569ns (52.705%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.552     2.549    VGA_Controller_inst/CLK
    SLICE_X47Y72         FDCE                                         r  VGA_Controller_inst/horizontalCount3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDCE (Prop_fdce_C_Q)         0.141     2.690 f  VGA_Controller_inst/horizontalCount3_reg[7]/Q
                         net (fo=2, routed)           0.102     2.792    VGA_Controller_inst/horizontalCount3_reg_n_0_[7]
    SLICE_X46Y72         LUT6 (Prop_lut6_I1_O)        0.045     2.837 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           1.467     4.304    VGA_Green_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.222     5.525 r  VGA_Green_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.525    VGA_Green[0]
    J17                                                               r  VGA_Green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/verticalCount3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            V_Sync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.027ns  (logic 1.390ns (45.935%)  route 1.637ns (54.065%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.551     2.548    VGA_Controller_inst/CLK
    SLICE_X51Y74         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y74         FDCE (Prop_fdce_C_Q)         0.141     2.689 f  VGA_Controller_inst/verticalCount3_reg[1]/Q
                         net (fo=1, routed)           0.056     2.745    VGA_Controller_inst/verticalCount3_reg_n_0_[1]
    SLICE_X50Y74         LUT6 (Prop_lut6_I3_O)        0.045     2.790 r  VGA_Controller_inst/V_Sync_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.580     4.370    V_Sync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     5.575 r  V_Sync_OBUF_inst/O
                         net (fo=0)                   0.000     5.575    V_Sync
    R19                                                               r  V_Sync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/horizontalCount3_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.043ns  (logic 1.412ns (46.383%)  route 1.632ns (53.617%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.552     2.549    VGA_Controller_inst/CLK
    SLICE_X47Y72         FDCE                                         r  VGA_Controller_inst/horizontalCount3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDCE (Prop_fdce_C_Q)         0.141     2.690 f  VGA_Controller_inst/horizontalCount3_reg[7]/Q
                         net (fo=2, routed)           0.102     2.792    VGA_Controller_inst/horizontalCount3_reg_n_0_[7]
    SLICE_X46Y72         LUT6 (Prop_lut6_I1_O)        0.045     2.837 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           1.530     4.367    VGA_Green_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         1.226     5.592 r  VGA_Blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.592    VGA_Blue[3]
    J18                                                               r  VGA_Blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/horizontalCount3_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.085ns  (logic 1.391ns (45.070%)  route 1.695ns (54.930%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.552     2.549    VGA_Controller_inst/CLK
    SLICE_X47Y72         FDCE                                         r  VGA_Controller_inst/horizontalCount3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDCE (Prop_fdce_C_Q)         0.141     2.690 f  VGA_Controller_inst/horizontalCount3_reg[7]/Q
                         net (fo=2, routed)           0.102     2.792    VGA_Controller_inst/horizontalCount3_reg_n_0_[7]
    SLICE_X46Y72         LUT6 (Prop_lut6_I1_O)        0.045     2.837 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           1.593     4.429    VGA_Green_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.205     5.634 r  VGA_Blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.634    VGA_Blue[1]
    L18                                                               r  VGA_Blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/horizontalCount3_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.163ns  (logic 1.406ns (44.439%)  route 1.758ns (55.561%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.552     2.549    VGA_Controller_inst/CLK
    SLICE_X47Y72         FDCE                                         r  VGA_Controller_inst/horizontalCount3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDCE (Prop_fdce_C_Q)         0.141     2.690 f  VGA_Controller_inst/horizontalCount3_reg[7]/Q
                         net (fo=2, routed)           0.102     2.792    VGA_Controller_inst/horizontalCount3_reg_n_0_[7]
    SLICE_X46Y72         LUT6 (Prop_lut6_I1_O)        0.045     2.837 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           1.655     4.492    VGA_Green_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         1.220     5.712 r  VGA_Blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.712    VGA_Blue[2]
    K18                                                               r  VGA_Blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/horizontalCount3_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.193ns  (logic 1.383ns (43.296%)  route 1.811ns (56.704%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.552     2.549    VGA_Controller_inst/CLK
    SLICE_X47Y72         FDCE                                         r  VGA_Controller_inst/horizontalCount3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDCE (Prop_fdce_C_Q)         0.141     2.690 f  VGA_Controller_inst/horizontalCount3_reg[7]/Q
                         net (fo=2, routed)           0.102     2.792    VGA_Controller_inst/horizontalCount3_reg_n_0_[7]
    SLICE_X46Y72         LUT6 (Prop_lut6_I1_O)        0.045     2.837 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           1.708     4.545    VGA_Green_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.197     5.742 r  VGA_Blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.742    VGA_Blue[0]
    N18                                                               r  VGA_Blue[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfb
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA_ClkGenerator_inst/mmcm_inst/CLKFBOUT
                            (clock source 'clkfb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_ClkGenerator_inst/mmcm_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (99.997%))
  Logic Levels:           0  
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfb fall edge)      5.000     5.000 f  
    W5                                                0.000     5.000 f  externalClk (IN)
                         net (fo=0)                   0.000     5.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 f  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574    10.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.088    10.183 f  VGA_ClkGenerator_inst/mmcm_inst/CLKFBOUT
                         net (fo=1, routed)           0.014    10.197    VGA_ClkGenerator_inst/clkfb
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  VGA_ClkGenerator_inst/mmcm_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA_ClkGenerator_inst/mmcm_inst/CLKFBOUT
                            (clock source 'clkfb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_ClkGenerator_inst/mmcm_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfb rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     1.487    VGA_ClkGenerator_inst/clkfb
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  VGA_ClkGenerator_inst/mmcm_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfb_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 internalClockGenerator_inst/mmcm_inst/CLKFBOUT
                            (clock source 'clkfb_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            internalClockGenerator_inst/mmcm_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (99.997%))
  Logic Levels:           0  
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfb_1 fall edge)    5.000     5.000 f  
    W5                                                0.000     5.000 f  externalClk (IN)
                         net (fo=0)                   0.000     5.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 f  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575    10.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.088    10.184 f  internalClockGenerator_inst/mmcm_inst/CLKFBOUT
                         net (fo=1, routed)           0.014    10.198    internalClockGenerator_inst/clkfb
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  internalClockGenerator_inst/mmcm_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 internalClockGenerator_inst/mmcm_inst/CLKFBOUT
                            (clock source 'clkfb_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            internalClockGenerator_inst/mmcm_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfb_1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     1.487    internalClockGenerator_inst/clkfb
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  internalClockGenerator_inst/mmcm_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sysClk
  To Clock:  

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 memoryMapping_inst/serialInterface_inst/debugPtr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.178ns  (logic 6.697ns (27.697%)  route 17.482ns (72.303%))
  Logic Levels:           14  (CARRY4=2 LUT2=2 LUT6=5 MUXF7=2 MUXF8=2 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.554     8.496    memoryMapping_inst/serialInterface_inst/CLK
    SLICE_X28Y94         FDCE                                         r  memoryMapping_inst/serialInterface_inst/debugPtr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y94         FDCE (Prop_fdce_C_Q)         0.456     8.952 r  memoryMapping_inst/serialInterface_inst/debugPtr_reg[1]/Q
                         net (fo=16, routed)          1.037     9.989    memoryMapping_inst/serialInterface_inst/debugPtr_reg_n_0_[1]
    SLICE_X30Y94         LUT2 (Prop_lut2_I1_O)        0.124    10.113 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_142/O
                         net (fo=1, routed)           0.000    10.113    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_142_n_0
    SLICE_X30Y94         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    10.343 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_58/O[1]
                         net (fo=2, routed)           0.809    11.152    memoryMapping_inst/serialInterface_inst/PCOUT[1]
    SLICE_X31Y95         LUT2 (Prop_lut2_I0_O)        0.306    11.458 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_90/O
                         net (fo=1, routed)           0.000    11.458    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_90_n_0
    SLICE_X31Y95         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    11.685 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_40/O[1]
                         net (fo=248, routed)         8.631    20.315    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_40_n_6
    SLICE_X5Y117         LUT6 (Prop_lut6_I2_O)        0.303    20.618 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_447/O
                         net (fo=1, routed)           0.000    20.618    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_447_n_0
    SLICE_X5Y117         MUXF7 (Prop_muxf7_I1_O)      0.217    20.835 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_260/O
                         net (fo=1, routed)           0.000    20.835    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_260_n_0
    SLICE_X5Y117         MUXF8 (Prop_muxf8_I1_O)      0.094    20.929 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_124/O
                         net (fo=1, routed)           1.937    22.867    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_124_n_0
    SLICE_X33Y112        LUT6 (Prop_lut6_I1_O)        0.316    23.183 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_54/O
                         net (fo=1, routed)           0.000    23.183    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_54_n_0
    SLICE_X33Y112        MUXF7 (Prop_muxf7_I0_O)      0.238    23.421 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_25/O
                         net (fo=1, routed)           0.000    23.421    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_25_n_0
    SLICE_X33Y112        MUXF8 (Prop_muxf8_I0_O)      0.104    23.525 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_14/O
                         net (fo=1, routed)           0.796    24.321    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_14_n_0
    SLICE_X31Y112        LUT6 (Prop_lut6_I2_O)        0.316    24.637 f  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_5/O
                         net (fo=1, routed)           1.044    25.681    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_5_n_0
    SLICE_X32Y95         LUT6 (Prop_lut6_I1_O)        0.124    25.805 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.280    26.084    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_2_n_0
    SLICE_X32Y95         LUT6 (Prop_lut6_I0_O)        0.124    26.208 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.948    29.156    tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    32.674 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    32.674    tx
    A18                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[0][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.662ns  (logic 5.902ns (35.422%)  route 10.760ns (64.578%))
  Logic Levels:           10  (CARRY4=2 LUT1=1 LUT5=1 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.560     8.502    memoryMapping_inst/CLK
    SLICE_X51Y99         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDCE (Prop_fdce_C_Q)         0.419     8.921 f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[6]/Q
                         net (fo=5, routed)           1.853    10.774    memoryMapping_inst/Q[5]
    SLICE_X56Y96         LUT1 (Prop_lut1_I0_O)        0.296    11.070 r  memoryMapping_inst/g0_b0_i_20/O
                         net (fo=1, routed)           0.000    11.070    memoryMapping_inst/g0_b0_i_20_n_0
    SLICE_X56Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.603 r  memoryMapping_inst/g0_b0_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.603    memoryMapping_inst/g0_b0_i_11_n_0
    SLICE_X56Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.822 f  memoryMapping_inst/g0_b0__0_i_9/O[0]
                         net (fo=1, routed)           0.574    12.395    memoryMapping_inst/p_1_out2_in[1]
    SLICE_X54Y97         LUT6 (Prop_lut6_I5_O)        0.295    12.690 f  memoryMapping_inst/g0_b0__0_i_7/O
                         net (fo=1, routed)           0.795    13.485    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_0
    SLICE_X54Y97         LUT6 (Prop_lut6_I0_O)        0.124    13.609 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_2/O
                         net (fo=7, routed)           0.890    14.500    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_2_n_0
    SLICE_X54Y96         LUT5 (Prop_lut5_I1_O)        0.124    14.624 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b4__0/O
                         net (fo=1, routed)           0.844    15.468    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b4__0_n_0
    SLICE_X54Y96         LUT6 (Prop_lut6_I1_O)        0.124    15.592 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][4]_INST_0_i_4/O
                         net (fo=1, routed)           0.788    16.380    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][4]_INST_0_i_4_n_0
    SLICE_X54Y95         LUT6 (Prop_lut6_I0_O)        0.124    16.504 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][4]_INST_0_i_2/O
                         net (fo=1, routed)           0.308    16.813    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][4]_INST_0_i_2_n_0
    SLICE_X57Y96         LUT6 (Prop_lut6_I0_O)        0.124    16.937 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][4]_INST_0_i_1/O
                         net (fo=1, routed)           4.707    21.644    sevenSegmentLEDs[0]_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    25.163 r  sevenSegmentLEDs[0][4]_INST_0/O
                         net (fo=0)                   0.000    25.163    sevenSegmentLEDs[0][4]
    U5                                                                r  sevenSegmentLEDs[0][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[0][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.562ns  (logic 6.386ns (38.555%)  route 10.177ns (61.445%))
  Logic Levels:           11  (CARRY4=3 LUT1=1 LUT5=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.560     8.502    memoryMapping_inst/CLK
    SLICE_X51Y99         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDCE (Prop_fdce_C_Q)         0.419     8.921 f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[6]/Q
                         net (fo=5, routed)           1.853    10.774    memoryMapping_inst/Q[5]
    SLICE_X56Y96         LUT1 (Prop_lut1_I0_O)        0.296    11.070 r  memoryMapping_inst/g0_b0_i_20/O
                         net (fo=1, routed)           0.000    11.070    memoryMapping_inst/g0_b0_i_20_n_0
    SLICE_X56Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.603 r  memoryMapping_inst/g0_b0_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.603    memoryMapping_inst/g0_b0_i_11_n_0
    SLICE_X56Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.720 r  memoryMapping_inst/g0_b0__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.720    memoryMapping_inst/g0_b0__0_i_9_n_0
    SLICE_X56Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.043 r  memoryMapping_inst/g0_b0__1_i_9/O[1]
                         net (fo=1, routed)           0.823    12.865    memoryMapping_inst/p_0_out2_in[2]
    SLICE_X54Y98         LUT6 (Prop_lut6_I0_O)        0.306    13.171 r  memoryMapping_inst/g0_b0__1_i_8/O
                         net (fo=1, routed)           0.670    13.841    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_2
    SLICE_X54Y98         LUT6 (Prop_lut6_I5_O)        0.124    13.965 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_3/O
                         net (fo=7, routed)           0.847    14.813    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_3_n_0
    SLICE_X57Y97         LUT5 (Prop_lut5_I2_O)        0.152    14.965 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b3__1/O
                         net (fo=1, routed)           0.586    15.551    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b3__1_n_0
    SLICE_X55Y97         LUT5 (Prop_lut5_I2_O)        0.332    15.883 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][3]_INST_0_i_6/O
                         net (fo=1, routed)           0.936    16.819    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][3]_INST_0_i_6_n_0
    SLICE_X54Y93         LUT6 (Prop_lut6_I0_O)        0.124    16.943 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][3]_INST_0_i_2/O
                         net (fo=1, routed)           0.162    17.105    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][3]_INST_0_i_2_n_0
    SLICE_X54Y93         LUT6 (Prop_lut6_I0_O)        0.124    17.229 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][3]_INST_0_i_1/O
                         net (fo=1, routed)           4.300    21.528    sevenSegmentLEDs[0]_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    25.064 r  sevenSegmentLEDs[0][3]_INST_0/O
                         net (fo=0)                   0.000    25.064    sevenSegmentLEDs[0][3]
    V8                                                                r  sevenSegmentLEDs[0][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[0][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.430ns  (logic 6.032ns (36.716%)  route 10.398ns (63.284%))
  Logic Levels:           9  (CARRY4=2 LUT1=1 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.559     8.501    memoryMapping_inst/CLK
    SLICE_X52Y96         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.518     9.019 f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[2]/Q
                         net (fo=14, routed)          1.371    10.389    memoryMapping_inst/Q[2]
    SLICE_X56Y95         LUT1 (Prop_lut1_I0_O)        0.124    10.513 r  memoryMapping_inst/g0_b0_i_15/O
                         net (fo=1, routed)           0.000    10.513    memoryMapping_inst/g0_b0_i_15_n_0
    SLICE_X56Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.046 r  memoryMapping_inst/g0_b0_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.046    memoryMapping_inst/g0_b0_i_7_n_0
    SLICE_X56Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.369 r  memoryMapping_inst/g0_b0_i_11/O[1]
                         net (fo=1, routed)           1.023    12.393    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_3[1]
    SLICE_X59Y97         LUT6 (Prop_lut6_I0_O)        0.306    12.699 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_10/O
                         net (fo=1, routed)           0.663    13.362    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_10_n_0
    SLICE_X56Y99         LUT5 (Prop_lut5_I4_O)        0.124    13.486 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_3/O
                         net (fo=7, routed)           1.039    14.525    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sel0[2]
    SLICE_X55Y99         LUT5 (Prop_lut5_I2_O)        0.150    14.675 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b5/O
                         net (fo=1, routed)           1.147    15.822    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b5_n_0
    SLICE_X55Y95         LUT6 (Prop_lut6_I5_O)        0.326    16.148 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][5]_INST_0_i_2/O
                         net (fo=1, routed)           0.607    16.755    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][5]_INST_0_i_2_n_0
    SLICE_X54Y94         LUT6 (Prop_lut6_I0_O)        0.124    16.879 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][5]_INST_0_i_1/O
                         net (fo=1, routed)           4.547    21.426    sevenSegmentLEDs[0]_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    24.931 r  sevenSegmentLEDs[0][5]_INST_0/O
                         net (fo=0)                   0.000    24.931    sevenSegmentLEDs[0][5]
    V5                                                                r  sevenSegmentLEDs[0][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[0][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.419ns  (logic 6.008ns (36.590%)  route 10.411ns (63.410%))
  Logic Levels:           10  (CARRY4=2 LUT1=1 LUT5=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.560     8.502    memoryMapping_inst/CLK
    SLICE_X51Y99         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDCE (Prop_fdce_C_Q)         0.419     8.921 f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[6]/Q
                         net (fo=5, routed)           1.853    10.774    memoryMapping_inst/Q[5]
    SLICE_X56Y96         LUT1 (Prop_lut1_I0_O)        0.296    11.070 r  memoryMapping_inst/g0_b0_i_20/O
                         net (fo=1, routed)           0.000    11.070    memoryMapping_inst/g0_b0_i_20_n_0
    SLICE_X56Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.603 r  memoryMapping_inst/g0_b0_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.603    memoryMapping_inst/g0_b0_i_11_n_0
    SLICE_X56Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.926 r  memoryMapping_inst/g0_b0__0_i_9/O[1]
                         net (fo=1, routed)           0.825    12.751    memoryMapping_inst/p_1_out2_in[2]
    SLICE_X54Y98         LUT6 (Prop_lut6_I5_O)        0.306    13.057 r  memoryMapping_inst/g0_b0__0_i_8/O
                         net (fo=1, routed)           0.432    13.489    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_2
    SLICE_X54Y97         LUT6 (Prop_lut6_I0_O)        0.124    13.613 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_3/O
                         net (fo=7, routed)           0.752    14.365    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_3_n_0
    SLICE_X55Y96         LUT5 (Prop_lut5_I2_O)        0.124    14.489 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0/O
                         net (fo=1, routed)           0.797    15.286    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_n_0
    SLICE_X55Y95         LUT6 (Prop_lut6_I2_O)        0.124    15.410 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][0]_INST_0_i_3/O
                         net (fo=1, routed)           0.653    16.063    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][0]_INST_0_i_3_n_0
    SLICE_X56Y93         LUT6 (Prop_lut6_I0_O)        0.124    16.187 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][0]_INST_0_i_2/O
                         net (fo=1, routed)           0.477    16.663    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][0]_INST_0_i_2_n_0
    SLICE_X55Y97         LUT5 (Prop_lut5_I4_O)        0.124    16.787 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][0]_INST_0_i_1/O
                         net (fo=1, routed)           4.623    21.410    sevenSegmentLEDs[0]_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    24.921 r  sevenSegmentLEDs[0][0]_INST_0/O
                         net (fo=0)                   0.000    24.921    sevenSegmentLEDs[0][0]
    W7                                                                r  sevenSegmentLEDs[0][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[0][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.071ns  (logic 6.176ns (38.431%)  route 9.895ns (61.569%))
  Logic Levels:           9  (CARRY4=2 LUT1=1 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.559     8.501    memoryMapping_inst/CLK
    SLICE_X52Y96         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.518     9.019 f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[2]/Q
                         net (fo=14, routed)          1.371    10.389    memoryMapping_inst/Q[2]
    SLICE_X56Y95         LUT1 (Prop_lut1_I0_O)        0.124    10.513 r  memoryMapping_inst/g0_b0_i_15/O
                         net (fo=1, routed)           0.000    10.513    memoryMapping_inst/g0_b0_i_15_n_0
    SLICE_X56Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.046 r  memoryMapping_inst/g0_b0_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.046    memoryMapping_inst/g0_b0_i_7_n_0
    SLICE_X56Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.265 r  memoryMapping_inst/g0_b0_i_11/O[0]
                         net (fo=1, routed)           0.805    12.070    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_3[0]
    SLICE_X59Y97         LUT6 (Prop_lut6_I0_O)        0.295    12.365 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_9/O
                         net (fo=1, routed)           0.957    13.322    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_9_n_0
    SLICE_X55Y99         LUT5 (Prop_lut5_I4_O)        0.153    13.475 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2/O
                         net (fo=7, routed)           0.839    14.314    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sel0[1]
    SLICE_X55Y98         LUT5 (Prop_lut5_I1_O)        0.355    14.669 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b1/O
                         net (fo=1, routed)           1.001    15.670    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b1_n_0
    SLICE_X55Y97         LUT6 (Prop_lut6_I3_O)        0.326    15.996 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][1]_INST_0_i_2/O
                         net (fo=1, routed)           0.628    16.624    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][1]_INST_0_i_2_n_0
    SLICE_X55Y93         LUT6 (Prop_lut6_I0_O)        0.124    16.748 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][1]_INST_0_i_1/O
                         net (fo=1, routed)           4.294    21.042    sevenSegmentLEDs[0]_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    24.571 r  sevenSegmentLEDs[0][1]_INST_0/O
                         net (fo=0)                   0.000    24.571    sevenSegmentLEDs[0][1]
    W6                                                                r  sevenSegmentLEDs[0][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[0][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.991ns  (logic 5.908ns (36.946%)  route 10.083ns (63.054%))
  Logic Levels:           9  (CARRY4=2 LUT1=1 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.560     8.502    memoryMapping_inst/CLK
    SLICE_X51Y99         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDCE (Prop_fdce_C_Q)         0.419     8.921 f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[6]/Q
                         net (fo=5, routed)           1.853    10.774    memoryMapping_inst/Q[5]
    SLICE_X56Y96         LUT1 (Prop_lut1_I0_O)        0.296    11.070 r  memoryMapping_inst/g0_b0_i_20/O
                         net (fo=1, routed)           0.000    11.070    memoryMapping_inst/g0_b0_i_20_n_0
    SLICE_X56Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.603 r  memoryMapping_inst/g0_b0_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.603    memoryMapping_inst/g0_b0_i_11_n_0
    SLICE_X56Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.926 r  memoryMapping_inst/g0_b0__0_i_9/O[1]
                         net (fo=1, routed)           0.825    12.751    memoryMapping_inst/p_1_out2_in[2]
    SLICE_X54Y98         LUT6 (Prop_lut6_I5_O)        0.306    13.057 r  memoryMapping_inst/g0_b0__0_i_8/O
                         net (fo=1, routed)           0.432    13.489    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_2
    SLICE_X54Y97         LUT6 (Prop_lut6_I0_O)        0.124    13.613 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_3/O
                         net (fo=7, routed)           0.750    14.363    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_3_n_0
    SLICE_X55Y96         LUT5 (Prop_lut5_I2_O)        0.124    14.487 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b2__0/O
                         net (fo=1, routed)           1.119    15.606    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b2__0_n_0
    SLICE_X55Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.730 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][2]_INST_0_i_2/O
                         net (fo=1, routed)           0.799    16.529    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][2]_INST_0_i_2_n_0
    SLICE_X56Y93         LUT5 (Prop_lut5_I0_O)        0.124    16.653 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][2]_INST_0_i_1/O
                         net (fo=1, routed)           4.305    20.958    sevenSegmentLEDs[0]_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    24.493 r  sevenSegmentLEDs[0][2]_INST_0/O
                         net (fo=0)                   0.000    24.493    sevenSegmentLEDs[0][2]
    U8                                                                r  sevenSegmentLEDs[0][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[0][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.370ns  (logic 5.948ns (38.701%)  route 9.422ns (61.299%))
  Logic Levels:           9  (CARRY4=2 LUT1=1 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.559     8.501    memoryMapping_inst/CLK
    SLICE_X52Y96         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.518     9.019 f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[2]/Q
                         net (fo=14, routed)          1.371    10.389    memoryMapping_inst/Q[2]
    SLICE_X56Y95         LUT1 (Prop_lut1_I0_O)        0.124    10.513 r  memoryMapping_inst/g0_b0_i_15/O
                         net (fo=1, routed)           0.000    10.513    memoryMapping_inst/g0_b0_i_15_n_0
    SLICE_X56Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.046 r  memoryMapping_inst/g0_b0_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.046    memoryMapping_inst/g0_b0_i_7_n_0
    SLICE_X56Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.265 r  memoryMapping_inst/g0_b0_i_11/O[0]
                         net (fo=1, routed)           0.805    12.070    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_3[0]
    SLICE_X59Y97         LUT6 (Prop_lut6_I0_O)        0.295    12.365 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_9/O
                         net (fo=1, routed)           0.957    13.322    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_9_n_0
    SLICE_X55Y99         LUT5 (Prop_lut5_I4_O)        0.153    13.475 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2/O
                         net (fo=7, routed)           0.704    14.179    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sel0[1]
    SLICE_X55Y99         LUT5 (Prop_lut5_I1_O)        0.327    14.506 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b6/O
                         net (fo=1, routed)           0.883    15.389    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b6_n_0
    SLICE_X55Y96         LUT6 (Prop_lut6_I3_O)        0.124    15.513 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][6]_INST_0_i_4/O
                         net (fo=1, routed)           0.787    16.299    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][6]_INST_0_i_4_n_0
    SLICE_X56Y94         LUT6 (Prop_lut6_I5_O)        0.124    16.423 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][6]_INST_0_i_1/O
                         net (fo=1, routed)           3.916    20.340    sevenSegmentLEDs[0]_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    23.871 r  sevenSegmentLEDs[0][6]_INST_0/O
                         net (fo=0)                   0.000    23.871    sevenSegmentLEDs[0][6]
    U7                                                                r  sevenSegmentLEDs[0][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/hardwareTimer0_inst/countReg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digitalIO_pins[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.149ns  (logic 4.739ns (39.007%)  route 7.410ns (60.993%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.737     8.679    memoryMapping_inst/hardwareTimer0_inst/CLK
    SLICE_X31Y100        FDCE                                         r  memoryMapping_inst/hardwareTimer0_inst/countReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDCE (Prop_fdce_C_Q)         0.456     9.135 r  memoryMapping_inst/hardwareTimer0_inst/countReg_reg[0]/Q
                         net (fo=44, routed)          2.943    12.078    memoryMapping_inst/hardwareTimer0_inst/countReg_reg[7]_0[0]
    SLICE_X31Y111        LUT4 (Prop_lut4_I1_O)        0.124    12.202 r  memoryMapping_inst/hardwareTimer0_inst/digitalIO_pins_IOBUF[12]_inst_i_10/O
                         net (fo=1, routed)           0.000    12.202    memoryMapping_inst/hardwareTimer0_inst/digitalIO_pins_IOBUF[12]_inst_i_10_n_0
    SLICE_X31Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.734 r  memoryMapping_inst/hardwareTimer0_inst/digitalIO_pins_IOBUF[12]_inst_i_2/CO[3]
                         net (fo=1, routed)           1.272    14.006    memoryMapping_inst/hardwareTimer0_inst/digitalIO_pins_IOBUF[12]_inst_i_2_n_0
    SLICE_X29Y111        LUT3 (Prop_lut3_I0_O)        0.124    14.130 r  memoryMapping_inst/hardwareTimer0_inst/digitalIO_pins_IOBUF[12]_inst_i_1/O
                         net (fo=1, routed)           3.196    17.325    digitalIO_pins_IOBUF[12]_inst/I
    A15                  OBUFT (Prop_obuft_I_O)       3.503    20.828 r  digitalIO_pins_IOBUF[12]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    20.828    digitalIO_pins[12]
    A15                                                               r  digitalIO_pins[12] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/hardwareTimer0_inst/countReg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digitalIO_pins[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.003ns  (logic 4.756ns (39.623%)  route 7.247ns (60.377%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.737     8.679    memoryMapping_inst/hardwareTimer0_inst/CLK
    SLICE_X31Y100        FDCE                                         r  memoryMapping_inst/hardwareTimer0_inst/countReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDCE (Prop_fdce_C_Q)         0.456     9.135 r  memoryMapping_inst/hardwareTimer0_inst/countReg_reg[0]/Q
                         net (fo=44, routed)          2.610    11.745    memoryMapping_inst/hardwareTimer0_inst/countReg_reg[7]_0[0]
    SLICE_X37Y110        LUT4 (Prop_lut4_I1_O)        0.124    11.869 r  memoryMapping_inst/hardwareTimer0_inst/digitalIO_pins_IOBUF[8]_inst_i_10/O
                         net (fo=1, routed)           0.000    11.869    memoryMapping_inst/hardwareTimer0_inst/digitalIO_pins_IOBUF[8]_inst_i_10_n_0
    SLICE_X37Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.401 r  memoryMapping_inst/hardwareTimer0_inst/digitalIO_pins_IOBUF[8]_inst_i_2/CO[3]
                         net (fo=1, routed)           1.122    13.523    memoryMapping_inst/hardwareTimer0_inst/digitalIO_pins_IOBUF[8]_inst_i_2_n_0
    SLICE_X35Y110        LUT3 (Prop_lut3_I0_O)        0.124    13.647 r  memoryMapping_inst/hardwareTimer0_inst/digitalIO_pins_IOBUF[8]_inst_i_1/O
                         net (fo=1, routed)           3.515    17.162    digitalIO_pins_IOBUF[8]_inst/I
    A14                  OBUFT (Prop_obuft_I_O)       3.520    20.682 r  digitalIO_pins_IOBUF[8]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    20.682    digitalIO_pins[8]
    A14                                                               r  digitalIO_pins[8] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 memoryMapping_inst/IO_PinsDigitalModeReg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digitalIO_pins[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.124ns  (logic 0.965ns (45.438%)  route 1.159ns (54.562%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.642     2.636    memoryMapping_inst/CLK
    SLICE_X36Y103        FDCE                                         r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y103        FDCE (Prop_fdce_C_Q)         0.141     2.777 r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[4]/Q
                         net (fo=4, routed)           1.159     3.936    digitalIO_pins_IOBUF[2]_inst/T
    J2                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.760 r  digitalIO_pins_IOBUF[2]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.760    digitalIO_pins[2]
    J2                                                                r  digitalIO_pins[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_PinsDigitalModeReg_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digitalIO_pins[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.137ns  (logic 0.988ns (46.237%)  route 1.149ns (53.763%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.642     2.636    memoryMapping_inst/CLK
    SLICE_X30Y109        FDCE                                         r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y109        FDCE (Prop_fdce_C_Q)         0.164     2.800 r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[28]/Q
                         net (fo=4, routed)           1.149     3.949    digitalIO_pins_IOBUF[14]_inst/T
    C15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.773 r  digitalIO_pins_IOBUF[14]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.773    digitalIO_pins[14]
    C15                                                               r  digitalIO_pins[14] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_PinsDigitalModeReg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digitalIO_pins[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.156ns  (logic 0.988ns (45.830%)  route 1.168ns (54.170%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.641     2.635    memoryMapping_inst/CLK
    SLICE_X38Y107        FDCE                                         r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y107        FDCE (Prop_fdce_C_Q)         0.164     2.799 r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[14]/Q
                         net (fo=4, routed)           1.168     3.967    digitalIO_pins_IOBUF[7]_inst/T
    G3                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.791 r  digitalIO_pins_IOBUF[7]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.791    digitalIO_pins[7]
    G3                                                                r  digitalIO_pins[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_PinsDigitalModeReg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digitalIO_pins[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.158ns  (logic 1.006ns (46.624%)  route 1.152ns (53.376%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.642     2.636    memoryMapping_inst/CLK
    SLICE_X36Y103        FDCE                                         r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y103        FDCE (Prop_fdce_C_Q)         0.128     2.764 r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[6]/Q
                         net (fo=4, routed)           1.152     3.916    digitalIO_pins_IOBUF[3]_inst/T
    G2                   OBUFT (TriStatD_obuft_T_O)
                                                      0.878     4.794 r  digitalIO_pins_IOBUF[3]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.794    digitalIO_pins[3]
    G2                                                                r  digitalIO_pins[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_PinsDigitalModeReg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digitalIO_pins[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.200ns  (logic 1.006ns (45.737%)  route 1.194ns (54.263%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.641     2.635    memoryMapping_inst/CLK
    SLICE_X28Y111        FDCE                                         r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y111        FDCE (Prop_fdce_C_Q)         0.128     2.763 r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[26]/Q
                         net (fo=4, routed)           1.194     3.957    digitalIO_pins_IOBUF[13]_inst/T
    A17                  OBUFT (TriStatD_obuft_T_O)
                                                      0.878     4.835 r  digitalIO_pins_IOBUF[13]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.835    digitalIO_pins[13]
    A17                                                               r  digitalIO_pins[13] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_PinsDigitalModeReg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digitalIO_pins[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.268ns  (logic 0.988ns (43.569%)  route 1.280ns (56.431%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.642     2.636    memoryMapping_inst/CLK
    SLICE_X34Y104        FDCE                                         r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y104        FDCE (Prop_fdce_C_Q)         0.164     2.800 r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[0]/Q
                         net (fo=4, routed)           1.280     4.080    digitalIO_pins_IOBUF[0]_inst/T
    J1                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.904 r  digitalIO_pins_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.904    digitalIO_pins[0]
    J1                                                                r  digitalIO_pins[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_PinsDigitalModeReg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digitalIO_pins[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.287ns  (logic 0.988ns (43.202%)  route 1.299ns (56.798%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.641     2.635    memoryMapping_inst/CLK
    SLICE_X38Y107        FDCE                                         r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y107        FDCE (Prop_fdce_C_Q)         0.164     2.799 r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[12]/Q
                         net (fo=4, routed)           1.299     4.098    digitalIO_pins_IOBUF[6]_inst/T
    H2                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.922 r  digitalIO_pins_IOBUF[6]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.922    digitalIO_pins[6]
    H2                                                                r  digitalIO_pins[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_PinsDigitalModeReg_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digitalIO_pins[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.290ns  (logic 0.988ns (43.152%)  route 1.302ns (56.848%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.640     2.634    memoryMapping_inst/CLK
    SLICE_X30Y112        FDCE                                         r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y112        FDCE (Prop_fdce_C_Q)         0.164     2.798 r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[20]/Q
                         net (fo=4, routed)           1.302     4.100    digitalIO_pins_IOBUF[10]_inst/T
    B15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.924 r  digitalIO_pins_IOBUF[10]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.924    digitalIO_pins[10]
    B15                                                               r  digitalIO_pins[10] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_PinsDigitalModeReg_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digitalIO_pins[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.297ns  (logic 1.025ns (44.614%)  route 1.272ns (55.386%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.640     2.634    memoryMapping_inst/CLK
    SLICE_X30Y112        FDCE                                         r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y112        FDCE (Prop_fdce_C_Q)         0.148     2.782 r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[22]/Q
                         net (fo=4, routed)           1.272     4.055    digitalIO_pins_IOBUF[11]_inst/T
    B16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.877     4.932 r  digitalIO_pins_IOBUF[11]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.932    digitalIO_pins[11]
    B16                                                               r  digitalIO_pins[11] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_PinsDigitalModeReg_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digitalIO_pins[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.314ns  (logic 1.026ns (44.335%)  route 1.288ns (55.665%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.641     2.635    memoryMapping_inst/CLK
    SLICE_X34Y109        FDCE                                         r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y109        FDCE (Prop_fdce_C_Q)         0.148     2.783 r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[18]/Q
                         net (fo=4, routed)           1.288     4.071    digitalIO_pins_IOBUF[9]_inst/T
    A16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.878     4.949 r  digitalIO_pins_IOBUF[9]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.949    digitalIO_pins[9]
    A16                                                               r  digitalIO_pins[9] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  VGA_clk

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA_ClkGenerator_inst/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            VGA_Controller_inst/verticalCount1_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.354ns  (logic 0.116ns (2.166%)  route 5.238ns (97.834%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  VGA_ClkGenerator_inst/mmcm_inst/LOCKED
                         net (fo=2, routed)           4.143     4.143    VGA_ClkGenerator_inst/VGA_clkLocked
    SLICE_X50Y70         LUT3 (Prop_lut3_I0_O)        0.116     4.259 r  VGA_ClkGenerator_inst/verticalCount1[9]_i_1/O
                         net (fo=10, routed)          1.095     5.354    VGA_Controller_inst/verticalCount1_reg[9]_0[0]
    SLICE_X54Y72         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455     4.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.558 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.428     7.985    VGA_Controller_inst/CLK
    SLICE_X54Y72         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[9]/C

Slack:                    inf
  Source:                 VGA_ClkGenerator_inst/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            VGA_Controller_inst/horizontalCount1_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.245ns  (logic 0.124ns (2.364%)  route 5.121ns (97.636%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  VGA_ClkGenerator_inst/mmcm_inst/LOCKED
                         net (fo=2, routed)           4.143     4.143    VGA_ClkGenerator_inst/VGA_clkLocked
    SLICE_X50Y70         LUT2 (Prop_lut2_I1_O)        0.124     4.267 r  VGA_ClkGenerator_inst/pixelReg_i_1/O
                         net (fo=11, routed)          0.978     5.245    VGA_Controller_inst/E[0]
    SLICE_X50Y72         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455     4.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.558 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.428     7.985    VGA_Controller_inst/CLK
    SLICE_X50Y72         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[5]/C

Slack:                    inf
  Source:                 VGA_ClkGenerator_inst/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            VGA_Controller_inst/horizontalCount1_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.245ns  (logic 0.124ns (2.364%)  route 5.121ns (97.636%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  VGA_ClkGenerator_inst/mmcm_inst/LOCKED
                         net (fo=2, routed)           4.143     4.143    VGA_ClkGenerator_inst/VGA_clkLocked
    SLICE_X50Y70         LUT2 (Prop_lut2_I1_O)        0.124     4.267 r  VGA_ClkGenerator_inst/pixelReg_i_1/O
                         net (fo=11, routed)          0.978     5.245    VGA_Controller_inst/E[0]
    SLICE_X50Y72         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455     4.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.558 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.428     7.985    VGA_Controller_inst/CLK
    SLICE_X50Y72         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[6]/C

Slack:                    inf
  Source:                 VGA_ClkGenerator_inst/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            VGA_Controller_inst/horizontalCount1_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.245ns  (logic 0.124ns (2.364%)  route 5.121ns (97.636%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  VGA_ClkGenerator_inst/mmcm_inst/LOCKED
                         net (fo=2, routed)           4.143     4.143    VGA_ClkGenerator_inst/VGA_clkLocked
    SLICE_X50Y70         LUT2 (Prop_lut2_I1_O)        0.124     4.267 r  VGA_ClkGenerator_inst/pixelReg_i_1/O
                         net (fo=11, routed)          0.978     5.245    VGA_Controller_inst/E[0]
    SLICE_X50Y72         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455     4.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.558 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.428     7.985    VGA_Controller_inst/CLK
    SLICE_X50Y72         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[7]/C

Slack:                    inf
  Source:                 VGA_ClkGenerator_inst/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            VGA_Controller_inst/horizontalCount1_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.245ns  (logic 0.124ns (2.364%)  route 5.121ns (97.636%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  VGA_ClkGenerator_inst/mmcm_inst/LOCKED
                         net (fo=2, routed)           4.143     4.143    VGA_ClkGenerator_inst/VGA_clkLocked
    SLICE_X50Y70         LUT2 (Prop_lut2_I1_O)        0.124     4.267 r  VGA_ClkGenerator_inst/pixelReg_i_1/O
                         net (fo=11, routed)          0.978     5.245    VGA_Controller_inst/E[0]
    SLICE_X50Y72         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455     4.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.558 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.428     7.985    VGA_Controller_inst/CLK
    SLICE_X50Y72         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[8]/C

Slack:                    inf
  Source:                 VGA_ClkGenerator_inst/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            VGA_Controller_inst/horizontalCount1_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.245ns  (logic 0.124ns (2.364%)  route 5.121ns (97.636%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  VGA_ClkGenerator_inst/mmcm_inst/LOCKED
                         net (fo=2, routed)           4.143     4.143    VGA_ClkGenerator_inst/VGA_clkLocked
    SLICE_X50Y70         LUT2 (Prop_lut2_I1_O)        0.124     4.267 r  VGA_ClkGenerator_inst/pixelReg_i_1/O
                         net (fo=11, routed)          0.978     5.245    VGA_Controller_inst/E[0]
    SLICE_X50Y72         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455     4.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.558 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.428     7.985    VGA_Controller_inst/CLK
    SLICE_X50Y72         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[9]/C

Slack:                    inf
  Source:                 VGA_ClkGenerator_inst/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            VGA_Controller_inst/verticalCount1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.230ns  (logic 0.116ns (2.218%)  route 5.114ns (97.782%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  VGA_ClkGenerator_inst/mmcm_inst/LOCKED
                         net (fo=2, routed)           4.143     4.143    VGA_ClkGenerator_inst/VGA_clkLocked
    SLICE_X50Y70         LUT3 (Prop_lut3_I0_O)        0.116     4.259 r  VGA_ClkGenerator_inst/verticalCount1[9]_i_1/O
                         net (fo=10, routed)          0.971     5.230    VGA_Controller_inst/verticalCount1_reg[9]_0[0]
    SLICE_X54Y71         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455     4.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.558 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.430     7.987    VGA_Controller_inst/CLK
    SLICE_X54Y71         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[2]/C

Slack:                    inf
  Source:                 VGA_ClkGenerator_inst/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            VGA_Controller_inst/verticalCount1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.230ns  (logic 0.116ns (2.218%)  route 5.114ns (97.782%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  VGA_ClkGenerator_inst/mmcm_inst/LOCKED
                         net (fo=2, routed)           4.143     4.143    VGA_ClkGenerator_inst/VGA_clkLocked
    SLICE_X50Y70         LUT3 (Prop_lut3_I0_O)        0.116     4.259 r  VGA_ClkGenerator_inst/verticalCount1[9]_i_1/O
                         net (fo=10, routed)          0.971     5.230    VGA_Controller_inst/verticalCount1_reg[9]_0[0]
    SLICE_X54Y71         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455     4.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.558 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.430     7.987    VGA_Controller_inst/CLK
    SLICE_X54Y71         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[3]/C

Slack:                    inf
  Source:                 VGA_ClkGenerator_inst/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            VGA_Controller_inst/verticalCount1_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.230ns  (logic 0.116ns (2.218%)  route 5.114ns (97.782%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  VGA_ClkGenerator_inst/mmcm_inst/LOCKED
                         net (fo=2, routed)           4.143     4.143    VGA_ClkGenerator_inst/VGA_clkLocked
    SLICE_X50Y70         LUT3 (Prop_lut3_I0_O)        0.116     4.259 r  VGA_ClkGenerator_inst/verticalCount1[9]_i_1/O
                         net (fo=10, routed)          0.971     5.230    VGA_Controller_inst/verticalCount1_reg[9]_0[0]
    SLICE_X54Y71         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455     4.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.558 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.430     7.987    VGA_Controller_inst/CLK
    SLICE_X54Y71         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[4]/C

Slack:                    inf
  Source:                 VGA_ClkGenerator_inst/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            VGA_Controller_inst/verticalCount1_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.230ns  (logic 0.116ns (2.218%)  route 5.114ns (97.782%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  VGA_ClkGenerator_inst/mmcm_inst/LOCKED
                         net (fo=2, routed)           4.143     4.143    VGA_ClkGenerator_inst/VGA_clkLocked
    SLICE_X50Y70         LUT3 (Prop_lut3_I0_O)        0.116     4.259 r  VGA_ClkGenerator_inst/verticalCount1[9]_i_1/O
                         net (fo=10, routed)          0.971     5.230    VGA_Controller_inst/verticalCount1_reg[9]_0[0]
    SLICE_X54Y71         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455     4.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.558 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.430     7.987    VGA_Controller_inst/CLK
    SLICE_X54Y71         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            VGA_Controller_inst/horizontalCount1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.353ns  (logic 0.269ns (19.894%)  route 1.084ns (80.106%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        3.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.382ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  enableSw_IBUF_inst/O
                         net (fo=3, routed)           0.955     1.180    VGA_ClkGenerator_inst/enableSw_IBUF
    SLICE_X50Y70         LUT2 (Prop_lut2_I0_O)        0.045     1.225 r  VGA_ClkGenerator_inst/pixelReg_i_1/O
                         net (fo=11, routed)          0.129     1.353    VGA_Controller_inst/E[0]
    SLICE_X50Y70         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.823     3.382    VGA_Controller_inst/CLK
    SLICE_X50Y70         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[0]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            VGA_Controller_inst/horizontalCount1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.353ns  (logic 0.269ns (19.894%)  route 1.084ns (80.106%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        3.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.382ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  enableSw_IBUF_inst/O
                         net (fo=3, routed)           0.955     1.180    VGA_ClkGenerator_inst/enableSw_IBUF
    SLICE_X50Y70         LUT2 (Prop_lut2_I0_O)        0.045     1.225 r  VGA_ClkGenerator_inst/pixelReg_i_1/O
                         net (fo=11, routed)          0.129     1.353    VGA_Controller_inst/E[0]
    SLICE_X50Y70         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.823     3.382    VGA_Controller_inst/CLK
    SLICE_X50Y70         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[1]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            VGA_Controller_inst/horizontalCount1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.410ns  (logic 0.269ns (19.098%)  route 1.141ns (80.902%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        3.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.381ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  enableSw_IBUF_inst/O
                         net (fo=3, routed)           0.955     1.180    VGA_ClkGenerator_inst/enableSw_IBUF
    SLICE_X50Y70         LUT2 (Prop_lut2_I0_O)        0.045     1.225 r  VGA_ClkGenerator_inst/pixelReg_i_1/O
                         net (fo=11, routed)          0.185     1.410    VGA_Controller_inst/E[0]
    SLICE_X50Y71         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.822     3.381    VGA_Controller_inst/CLK
    SLICE_X50Y71         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[2]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            VGA_Controller_inst/horizontalCount1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.410ns  (logic 0.269ns (19.098%)  route 1.141ns (80.902%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        3.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.381ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  enableSw_IBUF_inst/O
                         net (fo=3, routed)           0.955     1.180    VGA_ClkGenerator_inst/enableSw_IBUF
    SLICE_X50Y70         LUT2 (Prop_lut2_I0_O)        0.045     1.225 r  VGA_ClkGenerator_inst/pixelReg_i_1/O
                         net (fo=11, routed)          0.185     1.410    VGA_Controller_inst/E[0]
    SLICE_X50Y71         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.822     3.381    VGA_Controller_inst/CLK
    SLICE_X50Y71         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[3]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            VGA_Controller_inst/horizontalCount1_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.410ns  (logic 0.269ns (19.098%)  route 1.141ns (80.902%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        3.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.381ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  enableSw_IBUF_inst/O
                         net (fo=3, routed)           0.955     1.180    VGA_ClkGenerator_inst/enableSw_IBUF
    SLICE_X50Y70         LUT2 (Prop_lut2_I0_O)        0.045     1.225 r  VGA_ClkGenerator_inst/pixelReg_i_1/O
                         net (fo=11, routed)          0.185     1.410    VGA_Controller_inst/E[0]
    SLICE_X50Y71         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.822     3.381    VGA_Controller_inst/CLK
    SLICE_X50Y71         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[4]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            VGA_Controller_inst/verticalCount1_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.452ns  (logic 0.270ns (18.617%)  route 1.181ns (81.383%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        3.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.380ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  enableSw_IBUF_inst/O
                         net (fo=3, routed)           0.955     1.180    VGA_ClkGenerator_inst/enableSw_IBUF
    SLICE_X50Y70         LUT3 (Prop_lut3_I1_O)        0.046     1.226 r  VGA_ClkGenerator_inst/verticalCount1[9]_i_1/O
                         net (fo=10, routed)          0.226     1.452    VGA_Controller_inst/verticalCount1_reg[9]_0[0]
    SLICE_X53Y72         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.821     3.380    VGA_Controller_inst/CLK
    SLICE_X53Y72         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[6]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            VGA_Controller_inst/verticalCount1_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.452ns  (logic 0.270ns (18.617%)  route 1.181ns (81.383%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        3.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.380ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  enableSw_IBUF_inst/O
                         net (fo=3, routed)           0.955     1.180    VGA_ClkGenerator_inst/enableSw_IBUF
    SLICE_X50Y70         LUT3 (Prop_lut3_I1_O)        0.046     1.226 r  VGA_ClkGenerator_inst/verticalCount1[9]_i_1/O
                         net (fo=10, routed)          0.226     1.452    VGA_Controller_inst/verticalCount1_reg[9]_0[0]
    SLICE_X53Y72         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.821     3.380    VGA_Controller_inst/CLK
    SLICE_X53Y72         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[7]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            VGA_Controller_inst/verticalCount1_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.452ns  (logic 0.270ns (18.617%)  route 1.181ns (81.383%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        3.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.380ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  enableSw_IBUF_inst/O
                         net (fo=3, routed)           0.955     1.180    VGA_ClkGenerator_inst/enableSw_IBUF
    SLICE_X50Y70         LUT3 (Prop_lut3_I1_O)        0.046     1.226 r  VGA_ClkGenerator_inst/verticalCount1[9]_i_1/O
                         net (fo=10, routed)          0.226     1.452    VGA_Controller_inst/verticalCount1_reg[9]_0[0]
    SLICE_X53Y72         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.821     3.380    VGA_Controller_inst/CLK
    SLICE_X53Y72         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[8]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            VGA_Controller_inst/verticalCount1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.464ns  (logic 0.270ns (18.466%)  route 1.193ns (81.534%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        3.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.382ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  enableSw_IBUF_inst/O
                         net (fo=3, routed)           0.955     1.180    VGA_ClkGenerator_inst/enableSw_IBUF
    SLICE_X50Y70         LUT3 (Prop_lut3_I1_O)        0.046     1.226 r  VGA_ClkGenerator_inst/verticalCount1[9]_i_1/O
                         net (fo=10, routed)          0.238     1.464    VGA_Controller_inst/verticalCount1_reg[9]_0[0]
    SLICE_X54Y70         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.823     3.382    VGA_Controller_inst/CLK
    SLICE_X54Y70         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[0]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            VGA_Controller_inst/verticalCount1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.464ns  (logic 0.270ns (18.466%)  route 1.193ns (81.534%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        3.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.382ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  enableSw_IBUF_inst/O
                         net (fo=3, routed)           0.955     1.180    VGA_ClkGenerator_inst/enableSw_IBUF
    SLICE_X50Y70         LUT3 (Prop_lut3_I1_O)        0.046     1.226 r  VGA_ClkGenerator_inst/verticalCount1[9]_i_1/O
                         net (fo=10, routed)          0.238     1.464    VGA_Controller_inst/verticalCount1_reg[9]_0[0]
    SLICE_X54Y70         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.823     3.382    VGA_Controller_inst/CLK
    SLICE_X54Y70         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sysClk

Max Delay          3129 Endpoints
Min Delay          3129 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            CPU_Core_inst/CU/FSM_sequential_procState_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.976ns  (logic 1.952ns (13.036%)  route 13.023ns (86.964%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        8.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.148ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=3, routed)           1.799     3.255    internalClockGenerator_inst/enableSw_IBUF
    SLICE_X58Y65         LUT2 (Prop_lut2_I1_O)        0.124     3.379 r  internalClockGenerator_inst/alteredClkRegister_i_1/O
                         net (fo=1068, routed)        7.306    10.685    internalClockGenerator_inst/enable0_out
    SLICE_X37Y134        LUT2 (Prop_lut2_I0_O)        0.124    10.809 r  internalClockGenerator_inst/CPSR_Reg[3]_i_5/O
                         net (fo=2, routed)           1.236    12.045    CPU_Core_inst/CU/CPSR_Reg_reg[0]_0
    SLICE_X36Y115        LUT6 (Prop_lut6_I0_O)        0.124    12.169 r  CPU_Core_inst/CU/FSM_sequential_procState[2]_i_6/O
                         net (fo=3, routed)           1.623    13.792    CPU_Core_inst/CU/procState
    SLICE_X32Y121        LUT4 (Prop_lut4_I2_O)        0.124    13.916 r  CPU_Core_inst/CU/FSM_sequential_procState[1]_i_1/O
                         net (fo=1, routed)           1.059    14.976    CPU_Core_inst/CU/FSM_sequential_procState[1]_i_1_n_0
    SLICE_X30Y123        FDCE                                         r  CPU_Core_inst/CU/FSM_sequential_procState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457     4.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.594     8.148    CPU_Core_inst/CU/sysClk_BUFG
    SLICE_X30Y123        FDCE                                         r  CPU_Core_inst/CU/FSM_sequential_procState_reg[1]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            CPU_Core_inst/CU/FSM_sequential_procState_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.856ns  (logic 1.952ns (13.141%)  route 12.904ns (86.859%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT6=2)
  Clock Path Skew:        8.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.148ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=3, routed)           1.799     3.255    internalClockGenerator_inst/enableSw_IBUF
    SLICE_X58Y65         LUT2 (Prop_lut2_I1_O)        0.124     3.379 r  internalClockGenerator_inst/alteredClkRegister_i_1/O
                         net (fo=1068, routed)        7.306    10.685    internalClockGenerator_inst/enable0_out
    SLICE_X37Y134        LUT2 (Prop_lut2_I0_O)        0.124    10.809 r  internalClockGenerator_inst/CPSR_Reg[3]_i_5/O
                         net (fo=2, routed)           1.236    12.045    CPU_Core_inst/CU/CPSR_Reg_reg[0]_0
    SLICE_X36Y115        LUT6 (Prop_lut6_I0_O)        0.124    12.169 r  CPU_Core_inst/CU/FSM_sequential_procState[2]_i_6/O
                         net (fo=3, routed)           1.323    13.492    CPU_Core_inst/CU/procState
    SLICE_X34Y119        LUT6 (Prop_lut6_I4_O)        0.124    13.616 r  CPU_Core_inst/CU/FSM_sequential_procState[0]_i_1/O
                         net (fo=1, routed)           1.240    14.856    CPU_Core_inst/CU/FSM_sequential_procState[0]_i_1_n_0
    SLICE_X30Y123        FDCE                                         r  CPU_Core_inst/CU/FSM_sequential_procState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457     4.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.594     8.148    CPU_Core_inst/CU/sysClk_BUFG
    SLICE_X30Y123        FDCE                                         r  CPU_Core_inst/CU/FSM_sequential_procState_reg[0]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            CPU_Core_inst/CU/FSM_sequential_procState_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.643ns  (logic 1.952ns (13.332%)  route 12.691ns (86.668%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT6=2)
  Clock Path Skew:        8.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.148ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=3, routed)           1.799     3.255    internalClockGenerator_inst/enableSw_IBUF
    SLICE_X58Y65         LUT2 (Prop_lut2_I1_O)        0.124     3.379 r  internalClockGenerator_inst/alteredClkRegister_i_1/O
                         net (fo=1068, routed)        7.306    10.685    internalClockGenerator_inst/enable0_out
    SLICE_X37Y134        LUT2 (Prop_lut2_I0_O)        0.124    10.809 r  internalClockGenerator_inst/CPSR_Reg[3]_i_5/O
                         net (fo=2, routed)           1.236    12.045    CPU_Core_inst/CU/CPSR_Reg_reg[0]_0
    SLICE_X36Y115        LUT6 (Prop_lut6_I0_O)        0.124    12.169 r  CPU_Core_inst/CU/FSM_sequential_procState[2]_i_6/O
                         net (fo=3, routed)           1.180    13.349    CPU_Core_inst/CU/procState
    SLICE_X36Y121        LUT6 (Prop_lut6_I4_O)        0.124    13.473 r  CPU_Core_inst/CU/FSM_sequential_procState[2]_i_1/O
                         net (fo=1, routed)           1.170    14.643    CPU_Core_inst/CU/FSM_sequential_procState[2]_i_1_n_0
    SLICE_X30Y123        FDCE                                         r  CPU_Core_inst/CU/FSM_sequential_procState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457     4.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.594     8.148    CPU_Core_inst/CU/sysClk_BUFG
    SLICE_X30Y123        FDCE                                         r  CPU_Core_inst/CU/FSM_sequential_procState_reg[2]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[1][16]/CE
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.510ns  (logic 1.730ns (11.924%)  route 12.780ns (88.076%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        8.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.155ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=3, routed)           1.799     3.255    internalClockGenerator_inst/enableSw_IBUF
    SLICE_X58Y65         LUT2 (Prop_lut2_I1_O)        0.124     3.379 r  internalClockGenerator_inst/alteredClkRegister_i_1/O
                         net (fo=1068, routed)        7.550    10.930    internalClockGenerator_inst/enable0_out
    SLICE_X36Y134        LUT3 (Prop_lut3_I0_O)        0.150    11.080 r  internalClockGenerator_inst/registers[1][31]_i_1/O
                         net (fo=32, routed)          3.430    14.510    CPU_Core_inst/RegisterFile_inst/registers_reg[1][0]_0[0]
    SLICE_X13Y127        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[1][16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457     4.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.601     8.155    CPU_Core_inst/RegisterFile_inst/sysClk_BUFG
    SLICE_X13Y127        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[1][16]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[10][22]/CE
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.500ns  (logic 1.704ns (11.753%)  route 12.796ns (88.247%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        8.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.150ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=3, routed)           1.799     3.255    internalClockGenerator_inst/enableSw_IBUF
    SLICE_X58Y65         LUT2 (Prop_lut2_I1_O)        0.124     3.379 r  internalClockGenerator_inst/alteredClkRegister_i_1/O
                         net (fo=1068, routed)        7.533    10.912    internalClockGenerator_inst/enable0_out
    SLICE_X40Y134        LUT3 (Prop_lut3_I0_O)        0.124    11.036 r  internalClockGenerator_inst/registers[10][31]_i_1/O
                         net (fo=32, routed)          3.464    14.500    CPU_Core_inst/RegisterFile_inst/registers_reg[10][0]_0[0]
    SLICE_X21Y124        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[10][22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457     4.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.596     8.150    CPU_Core_inst/RegisterFile_inst/sysClk_BUFG
    SLICE_X21Y124        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[10][22]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[1][12]/CE
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.246ns  (logic 1.730ns (12.145%)  route 12.515ns (87.855%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        8.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.153ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=3, routed)           1.799     3.255    internalClockGenerator_inst/enableSw_IBUF
    SLICE_X58Y65         LUT2 (Prop_lut2_I1_O)        0.124     3.379 r  internalClockGenerator_inst/alteredClkRegister_i_1/O
                         net (fo=1068, routed)        7.550    10.930    internalClockGenerator_inst/enable0_out
    SLICE_X36Y134        LUT3 (Prop_lut3_I0_O)        0.150    11.080 r  internalClockGenerator_inst/registers[1][31]_i_1/O
                         net (fo=32, routed)          3.166    14.246    CPU_Core_inst/RegisterFile_inst/registers_reg[1][0]_0[0]
    SLICE_X18Y126        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[1][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457     4.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.599     8.153    CPU_Core_inst/RegisterFile_inst/sysClk_BUFG
    SLICE_X18Y126        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[1][12]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[1][24]/CE
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.246ns  (logic 1.730ns (12.145%)  route 12.515ns (87.855%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        8.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.153ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=3, routed)           1.799     3.255    internalClockGenerator_inst/enableSw_IBUF
    SLICE_X58Y65         LUT2 (Prop_lut2_I1_O)        0.124     3.379 r  internalClockGenerator_inst/alteredClkRegister_i_1/O
                         net (fo=1068, routed)        7.550    10.930    internalClockGenerator_inst/enable0_out
    SLICE_X36Y134        LUT3 (Prop_lut3_I0_O)        0.150    11.080 r  internalClockGenerator_inst/registers[1][31]_i_1/O
                         net (fo=32, routed)          3.166    14.246    CPU_Core_inst/RegisterFile_inst/registers_reg[1][0]_0[0]
    SLICE_X18Y126        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[1][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457     4.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.599     8.153    CPU_Core_inst/RegisterFile_inst/sysClk_BUFG
    SLICE_X18Y126        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[1][24]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            memoryMapping_inst/SevenSegmentDisplayControlReg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.960ns  (logic 2.418ns (17.322%)  route 11.542ns (82.678%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        7.996ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.996ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=3, routed)           1.799     3.255    internalClockGenerator_inst/enableSw_IBUF
    SLICE_X58Y65         LUT2 (Prop_lut2_I1_O)        0.124     3.379 r  internalClockGenerator_inst/alteredClkRegister_i_1/O
                         net (fo=1068, routed)        6.329     9.709    CPU_Core_inst/CU/enable0_out
    SLICE_X28Y108        LUT3 (Prop_lut3_I1_O)        0.152     9.861 r  CPU_Core_inst/CU/clockControllerPrescalerReg[31]_i_2/O
                         net (fo=9, routed)           0.872    10.732    CPU_Core_inst/ALU_inst/hardwareTimer3MaxCountReg_reg[31]
    SLICE_X28Y107        LUT3 (Prop_lut3_I0_O)        0.360    11.092 r  CPU_Core_inst/ALU_inst/SevenSegmentDisplayControlReg[31]_i_2/O
                         net (fo=4, routed)           0.824    11.916    CPU_Core_inst/ALU_inst/SevenSegmentDisplayControlReg[31]_i_2_n_0
    SLICE_X38Y107        LUT6 (Prop_lut6_I5_O)        0.326    12.242 r  CPU_Core_inst/ALU_inst/SevenSegmentDisplayControlReg[31]_i_1/O
                         net (fo=32, routed)          1.718    13.960    memoryMapping_inst/SevenSegmentDisplayControlReg_reg[31]_0[0]
    SLICE_X53Y99         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayControlReg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457     4.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.443     7.996    memoryMapping_inst/CLK
    SLICE_X53Y99         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayControlReg_reg[1]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            memoryMapping_inst/SevenSegmentDisplayControlReg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.960ns  (logic 2.418ns (17.322%)  route 11.542ns (82.678%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        7.996ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.996ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=3, routed)           1.799     3.255    internalClockGenerator_inst/enableSw_IBUF
    SLICE_X58Y65         LUT2 (Prop_lut2_I1_O)        0.124     3.379 r  internalClockGenerator_inst/alteredClkRegister_i_1/O
                         net (fo=1068, routed)        6.329     9.709    CPU_Core_inst/CU/enable0_out
    SLICE_X28Y108        LUT3 (Prop_lut3_I1_O)        0.152     9.861 r  CPU_Core_inst/CU/clockControllerPrescalerReg[31]_i_2/O
                         net (fo=9, routed)           0.872    10.732    CPU_Core_inst/ALU_inst/hardwareTimer3MaxCountReg_reg[31]
    SLICE_X28Y107        LUT3 (Prop_lut3_I0_O)        0.360    11.092 r  CPU_Core_inst/ALU_inst/SevenSegmentDisplayControlReg[31]_i_2/O
                         net (fo=4, routed)           0.824    11.916    CPU_Core_inst/ALU_inst/SevenSegmentDisplayControlReg[31]_i_2_n_0
    SLICE_X38Y107        LUT6 (Prop_lut6_I5_O)        0.326    12.242 r  CPU_Core_inst/ALU_inst/SevenSegmentDisplayControlReg[31]_i_1/O
                         net (fo=32, routed)          1.718    13.960    memoryMapping_inst/SevenSegmentDisplayControlReg_reg[31]_0[0]
    SLICE_X53Y99         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayControlReg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457     4.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.443     7.996    memoryMapping_inst/CLK
    SLICE_X53Y99         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayControlReg_reg[2]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            memoryMapping_inst/SevenSegmentDisplayControlReg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.960ns  (logic 2.418ns (17.322%)  route 11.542ns (82.678%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        7.996ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.996ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=3, routed)           1.799     3.255    internalClockGenerator_inst/enableSw_IBUF
    SLICE_X58Y65         LUT2 (Prop_lut2_I1_O)        0.124     3.379 r  internalClockGenerator_inst/alteredClkRegister_i_1/O
                         net (fo=1068, routed)        6.329     9.709    CPU_Core_inst/CU/enable0_out
    SLICE_X28Y108        LUT3 (Prop_lut3_I1_O)        0.152     9.861 r  CPU_Core_inst/CU/clockControllerPrescalerReg[31]_i_2/O
                         net (fo=9, routed)           0.872    10.732    CPU_Core_inst/ALU_inst/hardwareTimer3MaxCountReg_reg[31]
    SLICE_X28Y107        LUT3 (Prop_lut3_I0_O)        0.360    11.092 r  CPU_Core_inst/ALU_inst/SevenSegmentDisplayControlReg[31]_i_2/O
                         net (fo=4, routed)           0.824    11.916    CPU_Core_inst/ALU_inst/SevenSegmentDisplayControlReg[31]_i_2_n_0
    SLICE_X38Y107        LUT6 (Prop_lut6_I5_O)        0.326    12.242 r  CPU_Core_inst/ALU_inst/SevenSegmentDisplayControlReg[31]_i_1/O
                         net (fo=32, routed)          1.718    13.960    memoryMapping_inst/SevenSegmentDisplayControlReg_reg[31]_0[0]
    SLICE_X53Y99         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayControlReg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457     4.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        1.443     7.996    memoryMapping_inst/CLK
    SLICE_X53Y99         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayControlReg_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            memoryMapping_inst/serialInterface_inst/rxShiftReg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.334ns  (logic 0.224ns (16.815%)  route 1.110ns (83.185%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.387ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  rx_IBUF_inst/O
                         net (fo=1, routed)           1.110     1.334    memoryMapping_inst/serialInterface_inst/rxShiftReg_reg[0]_0[0]
    SLICE_X46Y93         FDPE                                         r  memoryMapping_inst/serialInterface_inst/rxShiftReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.831     3.387    memoryMapping_inst/serialInterface_inst/CLK
    SLICE_X46Y93         FDPE                                         r  memoryMapping_inst/serialInterface_inst/rxShiftReg_reg[0]/C

Slack:                    inf
  Source:                 manualClocking
                            (input port)
  Destination:            memoryMapping_inst/clockController_inst/alteredClkRegister_reg/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.679ns  (logic 0.268ns (15.975%)  route 1.411ns (84.025%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.473ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.473ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  manualClocking (IN)
                         net (fo=0)                   0.000     0.000    manualClocking
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  manualClocking_IBUF_inst/O
                         net (fo=4, routed)           1.411     1.634    memoryMapping_inst/clockController_inst/manualClocking_IBUF
    SLICE_X53Y111        LUT6 (Prop_lut6_I2_O)        0.045     1.679 r  memoryMapping_inst/clockController_inst/alteredClkRegister_i_2/O
                         net (fo=1, routed)           0.000     1.679    memoryMapping_inst/clockController_inst/alteredClkRegister_i_2_n_0
    SLICE_X53Y111        FDCE                                         r  memoryMapping_inst/clockController_inst/alteredClkRegister_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.917     3.473    memoryMapping_inst/clockController_inst/CLK
    SLICE_X53Y111        FDCE                                         r  memoryMapping_inst/clockController_inst/alteredClkRegister_reg/C

Slack:                    inf
  Source:                 internalClockGenerator_inst/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            memoryMapping_inst/debugSignalsReg_reg[991]/CE
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.704ns  (logic 0.045ns (2.641%)  route 1.659ns (97.359%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  internalClockGenerator_inst/mmcm_inst/LOCKED
                         net (fo=1, routed)           1.019     1.019    internalClockGenerator_inst/locked
    SLICE_X58Y65         LUT2 (Prop_lut2_I0_O)        0.045     1.064 r  internalClockGenerator_inst/alteredClkRegister_i_1/O
                         net (fo=1068, routed)        0.640     1.704    memoryMapping_inst/enable0_out
    SLICE_X55Y96         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[991]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.834     3.390    memoryMapping_inst/CLK
    SLICE_X55Y96         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[991]/C

Slack:                    inf
  Source:                 internalClockGenerator_inst/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            memoryMapping_inst/debugSignalsReg_reg[990]/CE
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.783ns  (logic 0.045ns (2.523%)  route 1.738ns (97.477%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  internalClockGenerator_inst/mmcm_inst/LOCKED
                         net (fo=1, routed)           1.019     1.019    internalClockGenerator_inst/locked
    SLICE_X58Y65         LUT2 (Prop_lut2_I0_O)        0.045     1.064 r  internalClockGenerator_inst/alteredClkRegister_i_1/O
                         net (fo=1068, routed)        0.719     1.783    memoryMapping_inst/enable0_out
    SLICE_X55Y98         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[990]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.835     3.391    memoryMapping_inst/CLK
    SLICE_X55Y98         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[990]/C

Slack:                    inf
  Source:                 internalClockGenerator_inst/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            memoryMapping_inst/debugSignalsReg_reg[995]/CE
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.783ns  (logic 0.045ns (2.523%)  route 1.738ns (97.477%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  internalClockGenerator_inst/mmcm_inst/LOCKED
                         net (fo=1, routed)           1.019     1.019    internalClockGenerator_inst/locked
    SLICE_X58Y65         LUT2 (Prop_lut2_I0_O)        0.045     1.064 r  internalClockGenerator_inst/alteredClkRegister_i_1/O
                         net (fo=1068, routed)        0.719     1.783    memoryMapping_inst/enable0_out
    SLICE_X55Y98         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[995]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.835     3.391    memoryMapping_inst/CLK
    SLICE_X55Y98         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[995]/C

Slack:                    inf
  Source:                 internalClockGenerator_inst/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            memoryMapping_inst/debugSignalsReg_reg[999]/CE
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.783ns  (logic 0.045ns (2.523%)  route 1.738ns (97.477%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  internalClockGenerator_inst/mmcm_inst/LOCKED
                         net (fo=1, routed)           1.019     1.019    internalClockGenerator_inst/locked
    SLICE_X58Y65         LUT2 (Prop_lut2_I0_O)        0.045     1.064 r  internalClockGenerator_inst/alteredClkRegister_i_1/O
                         net (fo=1068, routed)        0.719     1.783    memoryMapping_inst/enable0_out
    SLICE_X55Y98         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[999]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.835     3.391    memoryMapping_inst/CLK
    SLICE_X55Y98         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[999]/C

Slack:                    inf
  Source:                 debugMode
                            (input port)
  Destination:            memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.811ns  (logic 0.263ns (14.526%)  route 1.548ns (85.474%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        3.385ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.385ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  debugMode (IN)
                         net (fo=0)                   0.000     0.000    debugMode
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  debugMode_IBUF_inst/O
                         net (fo=41, routed)          1.548     1.769    memoryMapping_inst/serialInterface_inst/debugMode_IBUF
    SLICE_X37Y96         LUT4 (Prop_lut4_I3_O)        0.042     1.811 r  memoryMapping_inst/serialInterface_inst/countTransmitCycles[5]_i_1/O
                         net (fo=1, routed)           0.000     1.811    memoryMapping_inst/serialInterface_inst/countTransmitCycles[5]_i_1_n_0
    SLICE_X37Y96         FDCE                                         r  memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.829     3.385    memoryMapping_inst/serialInterface_inst/CLK
    SLICE_X37Y96         FDCE                                         r  memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[5]/C

Slack:                    inf
  Source:                 debugMode
                            (input port)
  Destination:            memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.814ns  (logic 0.266ns (14.668%)  route 1.548ns (85.332%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        3.385ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.385ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  debugMode (IN)
                         net (fo=0)                   0.000     0.000    debugMode
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  debugMode_IBUF_inst/O
                         net (fo=41, routed)          1.548     1.769    memoryMapping_inst/serialInterface_inst/debugMode_IBUF
    SLICE_X37Y96         LUT4 (Prop_lut4_I3_O)        0.045     1.814 r  memoryMapping_inst/serialInterface_inst/countTransmitCycles[4]_i_1/O
                         net (fo=1, routed)           0.000     1.814    memoryMapping_inst/serialInterface_inst/countTransmitCycles[4]_i_1_n_0
    SLICE_X37Y96         FDCE                                         r  memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.829     3.385    memoryMapping_inst/serialInterface_inst/CLK
    SLICE_X37Y96         FDCE                                         r  memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[4]/C

Slack:                    inf
  Source:                 debugMode
                            (input port)
  Destination:            memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.814ns  (logic 0.264ns (14.557%)  route 1.550ns (85.443%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        3.385ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.385ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  debugMode (IN)
                         net (fo=0)                   0.000     0.000    debugMode
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  debugMode_IBUF_inst/O
                         net (fo=41, routed)          1.550     1.771    memoryMapping_inst/serialInterface_inst/debugMode_IBUF
    SLICE_X37Y96         LUT4 (Prop_lut4_I3_O)        0.043     1.814 r  memoryMapping_inst/serialInterface_inst/countTransmitCycles[7]_i_1/O
                         net (fo=1, routed)           0.000     1.814    memoryMapping_inst/serialInterface_inst/countTransmitCycles[7]_i_1_n_0
    SLICE_X37Y96         FDCE                                         r  memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.829     3.385    memoryMapping_inst/serialInterface_inst/CLK
    SLICE_X37Y96         FDCE                                         r  memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[7]/C

Slack:                    inf
  Source:                 debugMode
                            (input port)
  Destination:            memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.816ns  (logic 0.266ns (14.651%)  route 1.550ns (85.349%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        3.385ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.385ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  debugMode (IN)
                         net (fo=0)                   0.000     0.000    debugMode
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  debugMode_IBUF_inst/O
                         net (fo=41, routed)          1.550     1.771    memoryMapping_inst/serialInterface_inst/debugMode_IBUF
    SLICE_X37Y96         LUT4 (Prop_lut4_I3_O)        0.045     1.816 r  memoryMapping_inst/serialInterface_inst/countTransmitCycles[6]_i_1/O
                         net (fo=1, routed)           0.000     1.816    memoryMapping_inst/serialInterface_inst/countTransmitCycles[6]_i_1_n_0
    SLICE_X37Y96         FDCE                                         r  memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=3415, routed)        0.829     3.385    memoryMapping_inst/serialInterface_inst/CLK
    SLICE_X37Y96         FDCE                                         r  memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[6]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.117ns  (logic 1.593ns (26.038%)  route 4.524ns (73.962%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           3.588     5.057    programmingMode_IBUF
    SLICE_X51Y128        LUT3 (Prop_lut3_I1_O)        0.124     5.181 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.936     6.117    clear
    SLICE_X50Y132        FDRE                                         r  debounceCount_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.604     4.945    externalClk_IBUF_BUFG
    SLICE_X50Y132        FDRE                                         r  debounceCount_reg[16]/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.117ns  (logic 1.593ns (26.038%)  route 4.524ns (73.962%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           3.588     5.057    programmingMode_IBUF
    SLICE_X51Y128        LUT3 (Prop_lut3_I1_O)        0.124     5.181 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.936     6.117    clear
    SLICE_X50Y132        FDRE                                         r  debounceCount_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.604     4.945    externalClk_IBUF_BUFG
    SLICE_X50Y132        FDRE                                         r  debounceCount_reg[17]/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.117ns  (logic 1.593ns (26.038%)  route 4.524ns (73.962%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           3.588     5.057    programmingMode_IBUF
    SLICE_X51Y128        LUT3 (Prop_lut3_I1_O)        0.124     5.181 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.936     6.117    clear
    SLICE_X50Y132        FDRE                                         r  debounceCount_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.604     4.945    externalClk_IBUF_BUFG
    SLICE_X50Y132        FDRE                                         r  debounceCount_reg[18]/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.978ns  (logic 1.593ns (26.641%)  route 4.386ns (73.359%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           3.588     5.057    programmingMode_IBUF
    SLICE_X51Y128        LUT3 (Prop_lut3_I1_O)        0.124     5.181 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.797     5.978    clear
    SLICE_X50Y131        FDRE                                         r  debounceCount_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.602     4.943    externalClk_IBUF_BUFG
    SLICE_X50Y131        FDRE                                         r  debounceCount_reg[12]/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.978ns  (logic 1.593ns (26.641%)  route 4.386ns (73.359%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           3.588     5.057    programmingMode_IBUF
    SLICE_X51Y128        LUT3 (Prop_lut3_I1_O)        0.124     5.181 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.797     5.978    clear
    SLICE_X50Y131        FDRE                                         r  debounceCount_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.602     4.943    externalClk_IBUF_BUFG
    SLICE_X50Y131        FDRE                                         r  debounceCount_reg[13]/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.978ns  (logic 1.593ns (26.641%)  route 4.386ns (73.359%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           3.588     5.057    programmingMode_IBUF
    SLICE_X51Y128        LUT3 (Prop_lut3_I1_O)        0.124     5.181 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.797     5.978    clear
    SLICE_X50Y131        FDRE                                         r  debounceCount_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.602     4.943    externalClk_IBUF_BUFG
    SLICE_X50Y131        FDRE                                         r  debounceCount_reg[14]/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.978ns  (logic 1.593ns (26.641%)  route 4.386ns (73.359%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           3.588     5.057    programmingMode_IBUF
    SLICE_X51Y128        LUT3 (Prop_lut3_I1_O)        0.124     5.181 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.797     5.978    clear
    SLICE_X50Y131        FDRE                                         r  debounceCount_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.602     4.943    externalClk_IBUF_BUFG
    SLICE_X50Y131        FDRE                                         r  debounceCount_reg[15]/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.868ns  (logic 1.593ns (27.141%)  route 4.276ns (72.859%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           3.588     5.057    programmingMode_IBUF
    SLICE_X51Y128        LUT3 (Prop_lut3_I1_O)        0.124     5.181 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.687     5.868    clear
    SLICE_X50Y129        FDRE                                         r  debounceCount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.601     4.942    externalClk_IBUF_BUFG
    SLICE_X50Y129        FDRE                                         r  debounceCount_reg[4]/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.868ns  (logic 1.593ns (27.141%)  route 4.276ns (72.859%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           3.588     5.057    programmingMode_IBUF
    SLICE_X51Y128        LUT3 (Prop_lut3_I1_O)        0.124     5.181 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.687     5.868    clear
    SLICE_X50Y129        FDRE                                         r  debounceCount_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.601     4.942    externalClk_IBUF_BUFG
    SLICE_X50Y129        FDRE                                         r  debounceCount_reg[5]/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.868ns  (logic 1.593ns (27.141%)  route 4.276ns (72.859%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           3.588     5.057    programmingMode_IBUF
    SLICE_X51Y128        LUT3 (Prop_lut3_I1_O)        0.124     5.181 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.687     5.868    clear
    SLICE_X50Y129        FDRE                                         r  debounceCount_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.601     4.942    externalClk_IBUF_BUFG
    SLICE_X50Y129        FDRE                                         r  debounceCount_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            programmingModeReg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.698ns  (logic 0.237ns (13.936%)  route 1.461ns (86.064%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           1.461     1.698    programmingMode_IBUF
    SLICE_X51Y128        FDRE                                         r  programmingModeReg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.907     2.035    externalClk_IBUF_BUFG
    SLICE_X51Y128        FDRE                                         r  programmingModeReg_reg/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.961ns  (logic 0.282ns (14.359%)  route 1.680ns (85.641%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           1.487     1.724    programmingMode_IBUF
    SLICE_X51Y128        LUT3 (Prop_lut3_I1_O)        0.045     1.769 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.192     1.961    clear
    SLICE_X50Y128        FDRE                                         r  debounceCount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.907     2.035    externalClk_IBUF_BUFG
    SLICE_X50Y128        FDRE                                         r  debounceCount_reg[0]/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.961ns  (logic 0.282ns (14.359%)  route 1.680ns (85.641%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           1.487     1.724    programmingMode_IBUF
    SLICE_X51Y128        LUT3 (Prop_lut3_I1_O)        0.045     1.769 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.192     1.961    clear
    SLICE_X50Y128        FDRE                                         r  debounceCount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.907     2.035    externalClk_IBUF_BUFG
    SLICE_X50Y128        FDRE                                         r  debounceCount_reg[1]/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.961ns  (logic 0.282ns (14.359%)  route 1.680ns (85.641%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           1.487     1.724    programmingMode_IBUF
    SLICE_X51Y128        LUT3 (Prop_lut3_I1_O)        0.045     1.769 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.192     1.961    clear
    SLICE_X50Y128        FDRE                                         r  debounceCount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.907     2.035    externalClk_IBUF_BUFG
    SLICE_X50Y128        FDRE                                         r  debounceCount_reg[2]/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.961ns  (logic 0.282ns (14.359%)  route 1.680ns (85.641%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           1.487     1.724    programmingMode_IBUF
    SLICE_X51Y128        LUT3 (Prop_lut3_I1_O)        0.045     1.769 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.192     1.961    clear
    SLICE_X50Y128        FDRE                                         r  debounceCount_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.907     2.035    externalClk_IBUF_BUFG
    SLICE_X50Y128        FDRE                                         r  debounceCount_reg[3]/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            programmingModeReg_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.006ns  (logic 0.285ns (14.191%)  route 1.721ns (85.809%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           1.487     1.724    programmingMode_IBUF
    SLICE_X51Y128        LUT3 (Prop_lut3_I1_O)        0.048     1.772 r  programmingModeReg_i_1/O
                         net (fo=1, routed)           0.234     2.006    programmingModeReg
    SLICE_X51Y128        FDRE                                         r  programmingModeReg_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.907     2.035    externalClk_IBUF_BUFG
    SLICE_X51Y128        FDRE                                         r  programmingModeReg_reg/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.016ns  (logic 0.282ns (13.969%)  route 1.735ns (86.031%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           1.487     1.724    programmingMode_IBUF
    SLICE_X51Y128        LUT3 (Prop_lut3_I1_O)        0.045     1.769 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.247     2.016    clear
    SLICE_X50Y129        FDRE                                         r  debounceCount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.908     2.036    externalClk_IBUF_BUFG
    SLICE_X50Y129        FDRE                                         r  debounceCount_reg[4]/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.016ns  (logic 0.282ns (13.969%)  route 1.735ns (86.031%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           1.487     1.724    programmingMode_IBUF
    SLICE_X51Y128        LUT3 (Prop_lut3_I1_O)        0.045     1.769 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.247     2.016    clear
    SLICE_X50Y129        FDRE                                         r  debounceCount_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.908     2.036    externalClk_IBUF_BUFG
    SLICE_X50Y129        FDRE                                         r  debounceCount_reg[5]/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.016ns  (logic 0.282ns (13.969%)  route 1.735ns (86.031%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           1.487     1.724    programmingMode_IBUF
    SLICE_X51Y128        LUT3 (Prop_lut3_I1_O)        0.045     1.769 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.247     2.016    clear
    SLICE_X50Y129        FDRE                                         r  debounceCount_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.908     2.036    externalClk_IBUF_BUFG
    SLICE_X50Y129        FDRE                                         r  debounceCount_reg[6]/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.016ns  (logic 0.282ns (13.969%)  route 1.735ns (86.031%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           1.487     1.724    programmingMode_IBUF
    SLICE_X51Y128        LUT3 (Prop_lut3_I1_O)        0.045     1.769 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.247     2.016    clear
    SLICE_X50Y129        FDRE                                         r  debounceCount_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.908     2.036    externalClk_IBUF_BUFG
    SLICE_X50Y129        FDRE                                         r  debounceCount_reg[7]/C





