---
layout: archive
title: "Publications"
permalink: /publications/
author_profile: true
---

# Publications (Top 5)
## For complete list, see [Google Scholar](https://scholar.google.com/citations?user=EfK7i4QAAAAJ&hl=en)
<ul>
  <li>S. Kundu, S. Banerjee, A. Raha, S. Natarajan and K. Basu, "Toward Functional Safety of Systolic Array-Based Deep Learning Hardware Accelerators," in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 29, no. 3, pp. 485-498, March 2021</li>
  <li>S. Banerjee <i>et al.</i>, "A highly configurable hardware/software stack for DNN inference acceleration", arXiv, Nov. 29, 2021</li>
  <li>S. Kundu, S. Banerjee, A. Raha, S. Natarajan and K. Basu, "DiagNNose: Toward Error Localization in Deep Learning Hardware-Based on VTA-TVM Stack," in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 43, no. 1, pp. 217-229, Jan. 2024</li>
  <li>S.D. Manasi, S. Banerjee, A. Davare, A.A. Sorokin, S.M. Burns, D.A. Kirkpatrick, and S.S. Sapatnekar. 2023. Reusing GEMM Hardware for Efficient Execution of Depthwise Separable Convolution on ASIC-Based DNN Accelerators. In Proceedings of the 28th Asia and South Pacific Design Automation Conference (ASPDAC '23). Association for Computing Machinery, New York, NY, USA, 475–482</li>
  <li>Akhauri, Y., Niranjan, A., Muñoz, J.P., Banerjee, S., Davare, A., Cocchini, P., Sorokin, A.A., Iyer, R. and Jain, N., 2021. Rhnas: Realizable hardware and neural architecture search. arXiv preprint arXiv:2106.09180.</li>
</ul>

