<stg><name>matmult</name>


<trans_list>

<trans id="63" from="1" to="2">
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="64" from="2" to="3">
<condition id="20">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="3" to="2">
<condition id="22">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="3" to="4">
<condition id="24">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="67" from="4" to="3">
<condition id="26">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="4" to="5">
<condition id="27">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="70" from="5" to="6">
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="71" from="6" to="7">
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="72" from="7" to="8">
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="8" to="9">
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="74" from="9" to="10">
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="10" to="11">
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="76" from="11" to="4">
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %a_V), !map !40

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %b_V), !map !46

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %out_V), !map !50

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @matmult_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.loopexit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.loopexit:0  %i = phi i7 [ 0, %0 ], [ %i_1, %.preheader ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
.loopexit:1  %phi_mul1 = phi i14 [ 0, %0 ], [ %next_mul2, %.preheader ]

]]></node>
<StgValue><ssdm name="phi_mul1"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.loopexit:2  %next_mul2 = add i14 %phi_mul1, 100

]]></node>
<StgValue><ssdm name="next_mul2"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.loopexit:3  %exitcond1 = icmp eq i7 %i, -28

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.loopexit:5  %i_1 = add i7 %i, 1

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:6  br i1 %exitcond1, label %4, label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader:0  %j = phi i7 [ 0, %.loopexit ], [ %j_1, %2 ]

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:1  %exitcond2 = icmp eq i7 %j, -28

]]></node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)

]]></node>
<StgValue><ssdm name="empty_2"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:3  %j_1 = add i7 %j, 1

]]></node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %exitcond2, label %.loopexit, label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="24" bw="14" op_0_bw="7">
<![CDATA[
:0  %tmp_2_cast = zext i7 %j to i14

]]></node>
<StgValue><ssdm name="tmp_2_cast"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:1  %tmp_3 = add i14 %phi_mul1, %tmp_2_cast

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="64" op_0_bw="14">
<![CDATA[
:2  %tmp_3_cast = zext i14 %tmp_3 to i64

]]></node>
<StgValue><ssdm name="tmp_3_cast"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %out_V_addr = getelementptr [10000 x i32]* %out_V, i64 0, i64 %tmp_3_cast

]]></node>
<StgValue><ssdm name="out_V_addr"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %out_V_load = phi i32 [ 0, %1 ], [ %tmp_5, %3 ]

]]></node>
<StgValue><ssdm name="out_V_load"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:1  %k = phi i7 [ 0, %1 ], [ %k_1, %3 ]

]]></node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
:2  %phi_mul = phi i14 [ 0, %1 ], [ %next_mul, %3 ]

]]></node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:3  store i32 %out_V_load, i32* %out_V_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4  %exitcond = icmp eq i7 %k, -28

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)

]]></node>
<StgValue><ssdm name="empty_3"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:6  %k_1 = add i7 %k, 1

]]></node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %exitcond, label %.preheader, label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="14" op_0_bw="7">
<![CDATA[
:0  %tmp_4_cast = zext i7 %k to i14

]]></node>
<StgValue><ssdm name="tmp_4_cast"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:1  %tmp_6 = add i14 %phi_mul1, %tmp_4_cast

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="64" op_0_bw="14">
<![CDATA[
:2  %tmp_6_cast = zext i14 %tmp_6 to i64

]]></node>
<StgValue><ssdm name="tmp_6_cast"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %a_V_addr = getelementptr [10000 x i32]* %a_V, i64 0, i64 %tmp_6_cast

]]></node>
<StgValue><ssdm name="a_V_addr"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4  %next_mul = add i14 %phi_mul, 100

]]></node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:5  %tmp_8 = add i14 %phi_mul, %tmp_2_cast

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="64" op_0_bw="14">
<![CDATA[
:6  %tmp_8_cast = zext i14 %tmp_8 to i64

]]></node>
<StgValue><ssdm name="tmp_8_cast"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %b_V_addr = getelementptr [10000 x i32]* %b_V, i64 0, i64 %tmp_8_cast

]]></node>
<StgValue><ssdm name="b_V_addr"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="32" op_0_bw="14">
<![CDATA[
:8  %a_V_load = load i32* %a_V_addr, align 4

]]></node>
<StgValue><ssdm name="a_V_load"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="32" op_0_bw="14">
<![CDATA[
:9  %b_V_load = load i32* %b_V_addr, align 4

]]></node>
<StgValue><ssdm name="b_V_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="53" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="32" op_0_bw="14">
<![CDATA[
:8  %a_V_load = load i32* %a_V_addr, align 4

]]></node>
<StgValue><ssdm name="a_V_load"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="32" op_0_bw="14">
<![CDATA[
:9  %b_V_load = load i32* %b_V_addr, align 4

]]></node>
<StgValue><ssdm name="b_V_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="55" st_id="6" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %p_s = mul i32 %b_V_load, %a_V_load

]]></node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="56" st_id="7" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %p_s = mul i32 %b_V_load, %a_V_load

]]></node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="57" st_id="8" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %p_s = mul i32 %b_V_load, %a_V_load

]]></node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="58" st_id="9" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %p_s = mul i32 %b_V_load, %a_V_load

]]></node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="59" st_id="10" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %p_s = mul i32 %b_V_load, %a_V_load

]]></node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="60" st_id="11" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %p_s = mul i32 %b_V_load, %a_V_load

]]></node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="61" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_5 = add i32 %p_s, %out_V_load

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="62" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="77" name="a_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="a_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="78" name="b_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="b_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="79" name="out_V" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="81" from="_ssdm_op_SpecBitsMap" to="stg_12" fromId="80" toId="12">
</dataflow>
<dataflow id="82" from="a_V" to="stg_12" fromId="77" toId="12">
</dataflow>
<dataflow id="83" from="_ssdm_op_SpecBitsMap" to="stg_13" fromId="80" toId="13">
</dataflow>
<dataflow id="84" from="b_V" to="stg_13" fromId="78" toId="13">
</dataflow>
<dataflow id="85" from="_ssdm_op_SpecBitsMap" to="stg_14" fromId="80" toId="14">
</dataflow>
<dataflow id="86" from="out_V" to="stg_14" fromId="79" toId="14">
</dataflow>
<dataflow id="88" from="_ssdm_op_SpecTopModule" to="stg_15" fromId="87" toId="15">
</dataflow>
<dataflow id="90" from="matmult_str" to="stg_15" fromId="89" toId="15">
</dataflow>
<dataflow id="92" from="stg_91" to="i" fromId="91" toId="17">
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="93" from="stg_16" to="i" fromId="16" toId="17">
</dataflow>
<dataflow id="94" from="i_1" to="i" fromId="22" toId="17">
<BackEdge/>
<condition id="49">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="95" from="stg_29" to="i" fromId="29" toId="17">
<BackEdge/>
</dataflow>
<dataflow id="97" from="stg_96" to="phi_mul1" fromId="96" toId="18">
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="98" from="stg_16" to="phi_mul1" fromId="16" toId="18">
</dataflow>
<dataflow id="99" from="next_mul2" to="phi_mul1" fromId="19" toId="18">
<BackEdge/>
<condition id="51">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="100" from="stg_29" to="phi_mul1" fromId="29" toId="18">
<BackEdge/>
</dataflow>
<dataflow id="101" from="phi_mul1" to="next_mul2" fromId="18" toId="19">
</dataflow>
<dataflow id="103" from="stg_102" to="next_mul2" fromId="102" toId="19">
</dataflow>
<dataflow id="104" from="i" to="exitcond1" fromId="17" toId="20">
</dataflow>
<dataflow id="106" from="stg_105" to="exitcond1" fromId="105" toId="20">
</dataflow>
<dataflow id="108" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="107" toId="21">
</dataflow>
<dataflow id="110" from="stg_109" to="empty" fromId="109" toId="21">
</dataflow>
<dataflow id="111" from="stg_109" to="empty" fromId="109" toId="21">
</dataflow>
<dataflow id="112" from="stg_109" to="empty" fromId="109" toId="21">
</dataflow>
<dataflow id="113" from="i" to="i_1" fromId="17" toId="22">
</dataflow>
<dataflow id="115" from="stg_114" to="i_1" fromId="114" toId="22">
</dataflow>
<dataflow id="116" from="exitcond1" to="stg_23" fromId="20" toId="23">
</dataflow>
<dataflow id="117" from="stg_91" to="j" fromId="91" toId="25">
<condition id="52">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="118" from="stg_23" to="j" fromId="23" toId="25">
</dataflow>
<dataflow id="119" from="j_1" to="j" fromId="28" toId="25">
<BackEdge/>
<condition id="53">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="120" from="stg_42" to="j" fromId="42" toId="25">
<BackEdge/>
</dataflow>
<dataflow id="121" from="j" to="exitcond2" fromId="25" toId="26">
</dataflow>
<dataflow id="122" from="stg_105" to="exitcond2" fromId="105" toId="26">
</dataflow>
<dataflow id="123" from="_ssdm_op_SpecLoopTripCount" to="empty_2" fromId="107" toId="27">
</dataflow>
<dataflow id="124" from="stg_109" to="empty_2" fromId="109" toId="27">
</dataflow>
<dataflow id="125" from="stg_109" to="empty_2" fromId="109" toId="27">
</dataflow>
<dataflow id="126" from="stg_109" to="empty_2" fromId="109" toId="27">
</dataflow>
<dataflow id="127" from="j" to="j_1" fromId="25" toId="28">
</dataflow>
<dataflow id="128" from="stg_114" to="j_1" fromId="114" toId="28">
</dataflow>
<dataflow id="129" from="exitcond2" to="stg_29" fromId="26" toId="29">
</dataflow>
<dataflow id="130" from="j" to="tmp_2_cast" fromId="25" toId="30">
</dataflow>
<dataflow id="131" from="phi_mul1" to="tmp_3" fromId="18" toId="31">
</dataflow>
<dataflow id="132" from="tmp_2_cast" to="tmp_3" fromId="30" toId="31">
</dataflow>
<dataflow id="133" from="tmp_3" to="tmp_3_cast" fromId="31" toId="32">
</dataflow>
<dataflow id="134" from="out_V" to="out_V_addr" fromId="79" toId="33">
</dataflow>
<dataflow id="136" from="stg_135" to="out_V_addr" fromId="135" toId="33">
</dataflow>
<dataflow id="137" from="tmp_3_cast" to="out_V_addr" fromId="32" toId="33">
</dataflow>
<dataflow id="139" from="stg_138" to="out_V_load" fromId="138" toId="35">
<condition id="54">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="140" from="stg_34" to="out_V_load" fromId="34" toId="35">
</dataflow>
<dataflow id="141" from="tmp_5" to="out_V_load" fromId="61" toId="35">
<BackEdge/>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="142" from="stg_62" to="out_V_load" fromId="62" toId="35">
<BackEdge/>
</dataflow>
<dataflow id="143" from="stg_91" to="k" fromId="91" toId="36">
<condition id="56">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="144" from="stg_34" to="k" fromId="34" toId="36">
</dataflow>
<dataflow id="145" from="k_1" to="k" fromId="41" toId="36">
<BackEdge/>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="146" from="stg_62" to="k" fromId="62" toId="36">
<BackEdge/>
</dataflow>
<dataflow id="147" from="stg_96" to="phi_mul" fromId="96" toId="37">
<condition id="58">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="148" from="stg_34" to="phi_mul" fromId="34" toId="37">
</dataflow>
<dataflow id="149" from="next_mul" to="phi_mul" fromId="47" toId="37">
<BackEdge/>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="150" from="stg_62" to="phi_mul" fromId="62" toId="37">
<BackEdge/>
</dataflow>
<dataflow id="151" from="out_V_load" to="stg_38" fromId="35" toId="38">
</dataflow>
<dataflow id="152" from="out_V_addr" to="stg_38" fromId="33" toId="38">
</dataflow>
<dataflow id="153" from="k" to="exitcond" fromId="36" toId="39">
</dataflow>
<dataflow id="154" from="stg_105" to="exitcond" fromId="105" toId="39">
</dataflow>
<dataflow id="155" from="_ssdm_op_SpecLoopTripCount" to="empty_3" fromId="107" toId="40">
</dataflow>
<dataflow id="156" from="stg_109" to="empty_3" fromId="109" toId="40">
</dataflow>
<dataflow id="157" from="stg_109" to="empty_3" fromId="109" toId="40">
</dataflow>
<dataflow id="158" from="stg_109" to="empty_3" fromId="109" toId="40">
</dataflow>
<dataflow id="159" from="k" to="k_1" fromId="36" toId="41">
</dataflow>
<dataflow id="160" from="stg_114" to="k_1" fromId="114" toId="41">
</dataflow>
<dataflow id="161" from="exitcond" to="stg_42" fromId="39" toId="42">
</dataflow>
<dataflow id="162" from="k" to="tmp_4_cast" fromId="36" toId="43">
</dataflow>
<dataflow id="163" from="phi_mul1" to="tmp_6" fromId="18" toId="44">
</dataflow>
<dataflow id="164" from="tmp_4_cast" to="tmp_6" fromId="43" toId="44">
</dataflow>
<dataflow id="165" from="tmp_6" to="tmp_6_cast" fromId="44" toId="45">
</dataflow>
<dataflow id="166" from="a_V" to="a_V_addr" fromId="77" toId="46">
</dataflow>
<dataflow id="167" from="stg_135" to="a_V_addr" fromId="135" toId="46">
</dataflow>
<dataflow id="168" from="tmp_6_cast" to="a_V_addr" fromId="45" toId="46">
</dataflow>
<dataflow id="169" from="phi_mul" to="next_mul" fromId="37" toId="47">
</dataflow>
<dataflow id="170" from="stg_102" to="next_mul" fromId="102" toId="47">
</dataflow>
<dataflow id="171" from="phi_mul" to="tmp_8" fromId="37" toId="48">
</dataflow>
<dataflow id="172" from="tmp_2_cast" to="tmp_8" fromId="30" toId="48">
</dataflow>
<dataflow id="173" from="tmp_8" to="tmp_8_cast" fromId="48" toId="49">
</dataflow>
<dataflow id="174" from="b_V" to="b_V_addr" fromId="78" toId="50">
</dataflow>
<dataflow id="175" from="stg_135" to="b_V_addr" fromId="135" toId="50">
</dataflow>
<dataflow id="176" from="tmp_8_cast" to="b_V_addr" fromId="49" toId="50">
</dataflow>
<dataflow id="177" from="a_V_addr" to="a_V_load" fromId="46" toId="51">
</dataflow>
<dataflow id="178" from="b_V_addr" to="b_V_load" fromId="50" toId="52">
</dataflow>
<dataflow id="179" from="a_V_addr" to="a_V_load" fromId="46" toId="53">
</dataflow>
<dataflow id="180" from="b_V_addr" to="b_V_load" fromId="50" toId="54">
</dataflow>
<dataflow id="181" from="b_V_load" to="p_s" fromId="54" toId="55">
</dataflow>
<dataflow id="182" from="a_V_load" to="p_s" fromId="53" toId="55">
</dataflow>
<dataflow id="183" from="b_V_load" to="p_s" fromId="54" toId="56">
</dataflow>
<dataflow id="184" from="a_V_load" to="p_s" fromId="53" toId="56">
</dataflow>
<dataflow id="185" from="b_V_load" to="p_s" fromId="54" toId="57">
</dataflow>
<dataflow id="186" from="a_V_load" to="p_s" fromId="53" toId="57">
</dataflow>
<dataflow id="187" from="b_V_load" to="p_s" fromId="54" toId="58">
</dataflow>
<dataflow id="188" from="a_V_load" to="p_s" fromId="53" toId="58">
</dataflow>
<dataflow id="189" from="b_V_load" to="p_s" fromId="54" toId="59">
</dataflow>
<dataflow id="190" from="a_V_load" to="p_s" fromId="53" toId="59">
</dataflow>
<dataflow id="191" from="b_V_load" to="p_s" fromId="54" toId="60">
</dataflow>
<dataflow id="192" from="a_V_load" to="p_s" fromId="53" toId="60">
</dataflow>
<dataflow id="193" from="p_s" to="tmp_5" fromId="60" toId="61">
</dataflow>
<dataflow id="194" from="out_V_load" to="tmp_5" fromId="35" toId="61">
</dataflow>
<dataflow id="195" from="exitcond1" to="stg_2" fromId="20" toId="2">
</dataflow>
<dataflow id="196" from="exitcond2" to="stg_3" fromId="26" toId="3">
</dataflow>
<dataflow id="197" from="exitcond" to="stg_4" fromId="39" toId="4">
</dataflow>
</dataflows>


</stg>
