// Seed: 4049599607
module module_0 ();
  wire id_2;
  integer id_3 = id_2, id_4;
endmodule
module module_0 (
    input logic id_0,
    input wand id_1,
    input tri1 id_2,
    input uwire id_3,
    output logic id_4,
    output tri0 module_1,
    output tri1 id_6,
    inout wor id_7,
    output logic id_8,
    input supply1 id_9
    , id_12,
    input tri1 id_10
);
  uwire id_13;
  initial begin
    id_8 <= (1'd0) - 1;
    id_4 = #1{1, id_0, 1, id_1 * id_13, 1'b0 * 1};
  end
  module_0();
  supply1 id_14 = id_1;
  wire id_15, id_16;
  nand (id_4, id_7, id_9);
endmodule
