{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1694299074651 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694299074651 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep  9 16:37:54 2023 " "Processing started: Sat Sep  9 16:37:54 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694299074651 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1694299074651 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1694299074651 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1694299074921 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1694299074921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_n_bits_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file xor_n_bits_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_N_bits_tb " "Found entity 1: xor_N_bits_tb" {  } { { "xor_N_bits_tb.sv" "" { Text "C:/Users/erick/Documents/TEC/2023-IISemestre/TallerDigitales/Laboratorios/2/ebarrantes_digital_design_lab_2023/Lab3/xor_N_bits_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694299082254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694299082254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_n_bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file xor_n_bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_N_bits " "Found entity 1: xor_N_bits" {  } { { "xor_N_bits.sv" "" { Text "C:/Users/erick/Documents/TEC/2023-IISemestre/TallerDigitales/Laboratorios/2/ebarrantes_digital_design_lab_2023/Lab3/xor_N_bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694299082256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694299082256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor1bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file xor1bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor1bit " "Found entity 1: xor1bit" {  } { { "xor1bit.sv" "" { Text "C:/Users/erick/Documents/TEC/2023-IISemestre/TallerDigitales/Laboratorios/2/ebarrantes_digital_design_lab_2023/Lab3/xor1bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694299082257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694299082257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_n_bits_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file or_n_bits_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_N_bits_tb " "Found entity 1: or_N_bits_tb" {  } { { "or_N_bits_tb.sv" "" { Text "C:/Users/erick/Documents/TEC/2023-IISemestre/TallerDigitales/Laboratorios/2/ebarrantes_digital_design_lab_2023/Lab3/or_N_bits_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694299082258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694299082258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_n_bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file or_n_bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_N_bits " "Found entity 1: or_N_bits" {  } { { "or_N_bits.sv" "" { Text "C:/Users/erick/Documents/TEC/2023-IISemestre/TallerDigitales/Laboratorios/2/ebarrantes_digital_design_lab_2023/Lab3/or_N_bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694299082260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694299082260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or1bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file or1bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or1bit " "Found entity 1: or1bit" {  } { { "or1bit.sv" "" { Text "C:/Users/erick/Documents/TEC/2023-IISemestre/TallerDigitales/Laboratorios/2/ebarrantes_digital_design_lab_2023/Lab3/or1bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694299082261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694299082261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "division.sv 1 1 " "Found 1 design units, including 1 entities, in source file division.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Divsion " "Found entity 1: Divsion" {  } { { "Division.sv" "" { Text "C:/Users/erick/Documents/TEC/2023-IISemestre/TallerDigitales/Laboratorios/2/ebarrantes_digital_design_lab_2023/Lab3/Division.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694299082262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694299082262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_n_bits_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file and_n_bits_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_N_bits_tb " "Found entity 1: and_N_bits_tb" {  } { { "and_N_bits_tb.sv" "" { Text "C:/Users/erick/Documents/TEC/2023-IISemestre/TallerDigitales/Laboratorios/2/ebarrantes_digital_design_lab_2023/Lab3/and_N_bits_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694299082264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694299082264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_n_bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file and_n_bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_N_bits " "Found entity 1: and_N_bits" {  } { { "and_N_bits.sv" "" { Text "C:/Users/erick/Documents/TEC/2023-IISemestre/TallerDigitales/Laboratorios/2/ebarrantes_digital_design_lab_2023/Lab3/and_N_bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694299082265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694299082265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and1bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file and1bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and1bit " "Found entity 1: and1bit" {  } { { "and1bit.sv" "" { Text "C:/Users/erick/Documents/TEC/2023-IISemestre/TallerDigitales/Laboratorios/2/ebarrantes_digital_design_lab_2023/Lab3/and1bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694299082267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694299082267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift.sv 3 3 " "Found 3 design units, including 3 entities, in source file shift.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift " "Found entity 1: shift" {  } { { "shift.sv" "" { Text "C:/Users/erick/Documents/TEC/2023-IISemestre/TallerDigitales/Laboratorios/2/ebarrantes_digital_design_lab_2023/Lab3/shift.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694299082268 ""} { "Info" "ISGN_ENTITY_NAME" "2 shift_left " "Found entity 2: shift_left" {  } { { "shift.sv" "" { Text "C:/Users/erick/Documents/TEC/2023-IISemestre/TallerDigitales/Laboratorios/2/ebarrantes_digital_design_lab_2023/Lab3/shift.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694299082268 ""} { "Info" "ISGN_ENTITY_NAME" "3 shift_right " "Found entity 3: shift_right" {  } { { "shift.sv" "" { Text "C:/Users/erick/Documents/TEC/2023-IISemestre/TallerDigitales/Laboratorios/2/ebarrantes_digital_design_lab_2023/Lab3/shift.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694299082268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694299082268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file shift_left_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left_tb " "Found entity 1: shift_left_tb" {  } { { "shift_left_tb.sv" "" { Text "C:/Users/erick/Documents/TEC/2023-IISemestre/TallerDigitales/Laboratorios/2/ebarrantes_digital_design_lab_2023/Lab3/shift_left_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694299082270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694299082270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_right_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_right_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_right_tb " "Found entity 1: shift_right_tb" {  } { { "shift_right_tb.v" "" { Text "C:/Users/erick/Documents/TEC/2023-IISemestre/TallerDigitales/Laboratorios/2/ebarrantes_digital_design_lab_2023/Lab3/shift_right_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694299082271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694299082271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum.sv 1 1 " "Found 1 design units, including 1 entities, in source file sum.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sum " "Found entity 1: sum" {  } { { "sum.sv" "" { Text "C:/Users/erick/Documents/TEC/2023-IISemestre/TallerDigitales/Laboratorios/2/ebarrantes_digital_design_lab_2023/Lab3/sum.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694299082272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694299082272 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "suma Suma sum_tb.sv(6) " "Verilog HDL Declaration information at sum_tb.sv(6): object \"suma\" differs only in case from object \"Suma\" in the same scope" {  } { { "sum_tb.sv" "" { Text "C:/Users/erick/Documents/TEC/2023-IISemestre/TallerDigitales/Laboratorios/2/ebarrantes_digital_design_lab_2023/Lab3/sum_tb.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1694299082274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file sum_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sum_tb " "Found entity 1: sum_tb" {  } { { "sum_tb.sv" "" { Text "C:/Users/erick/Documents/TEC/2023-IISemestre/TallerDigitales/Laboratorios/2/ebarrantes_digital_design_lab_2023/Lab3/sum_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694299082274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694299082274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rest_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file rest_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rest_tb " "Found entity 1: rest_tb" {  } { { "rest_tb.sv" "" { Text "C:/Users/erick/Documents/TEC/2023-IISemestre/TallerDigitales/Laboratorios/2/ebarrantes_digital_design_lab_2023/Lab3/rest_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694299082275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694299082275 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sum " "Elaborating entity \"sum\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1694299082296 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/erick/Documents/TEC/2023-IISemestre/TallerDigitales/Laboratorios/2/ebarrantes_digital_design_lab_2023/Lab3/output_files/ALU.map.smsg " "Generated suppressed messages file C:/Users/erick/Documents/TEC/2023-IISemestre/TallerDigitales/Laboratorios/2/ebarrantes_digital_design_lab_2023/Lab3/output_files/ALU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1694299082357 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4777 " "Peak virtual memory: 4777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694299082368 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep  9 16:38:02 2023 " "Processing ended: Sat Sep  9 16:38:02 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694299082368 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694299082368 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694299082368 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1694299082368 ""}
