

================================================================
== Vitis HLS Report for 'srcnn'
================================================================
* Date:           Mon Oct 30 23:01:47 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.542 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  196421668|  196421668|  1.964 sec|  1.964 sec|  196421669|  196421669|       no|
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------+--------------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+---------+
        |                                                       |                                            |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
        |                        Instance                       |                   Module                   |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
        +-------------------------------------------------------+--------------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+---------+
        |grp_srcnn_Pipeline_1_fu_316                            |srcnn_Pipeline_1                            |    4161602|    4161602|  41.616 ms|  41.616 ms|    4161602|    4161602|       no|
        |grp_srcnn_Pipeline_2_fu_323                            |srcnn_Pipeline_2                            |    2080802|    2080802|  20.808 ms|  20.808 ms|    2080802|    2080802|       no|
        |grp_srcnn_Pipeline_3_fu_330                            |srcnn_Pipeline_3                            |      65027|      65027|   0.650 ms|   0.650 ms|      65027|      65027|       no|
        |grp_conv2_fu_337                                       |conv2                                       |  121281526|  121281526|  1.213 sec|  1.213 sec|  121281526|  121281526|       no|
        |grp_srcnn_Pipeline_5_fu_367                            |srcnn_Pipeline_5                            |      18498|      18498|   0.185 ms|   0.185 ms|      18498|      18498|       no|
        |grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373  |srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX  |        303|        303|   3.030 us|   3.030 us|        303|        303|       no|
        |grp_conv3_fu_390                                       |conv3                                       |   60247126|   60247126|  0.602 sec|  0.602 sec|   60247126|   60247126|       no|
        +-------------------------------------------------------+--------------------------------------------+-----------+-----------+-----------+-----------+-----------+-----------+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- TILE_J_TILE_I     |  8585550|  8585550|     38158|          -|          -|   225|        no|
        | + OUT_BUFFER_NOUT  |    19649|    19649|       307|          -|          -|    64|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 49
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 38 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 37 
35 --> 36 
36 --> 33 
37 --> 24 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%ti = alloca i32 1"   --->   Operation 50 'alloca' 'ti' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tj = alloca i32 1"   --->   Operation 51 'alloca' 'tj' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%indvar_flatten7 = alloca i32 1"   --->   Operation 52 'alloca' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (1.00ns)   --->   "%output_ftmap_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_ftmap" [src/srcnn.cpp:6]   --->   Operation 53 'read' 'output_ftmap_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 54 [1/1] (1.00ns)   --->   "%conv3_biases_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv3_biases" [src/srcnn.cpp:6]   --->   Operation 54 'read' 'conv3_biases_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 55 [1/1] (1.00ns)   --->   "%conv3_weights_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv3_weights" [src/srcnn.cpp:6]   --->   Operation 55 'read' 'conv3_weights_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 56 [1/1] (1.00ns)   --->   "%conv2_output_ftmap_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv2_output_ftmap" [src/srcnn.cpp:6]   --->   Operation 56 'read' 'conv2_output_ftmap_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 57 [1/1] (1.00ns)   --->   "%conv2_biases_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv2_biases" [src/srcnn.cpp:6]   --->   Operation 57 'read' 'conv2_biases_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 58 [1/1] (1.00ns)   --->   "%conv2_weights_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv2_weights" [src/srcnn.cpp:6]   --->   Operation 58 'read' 'conv2_weights_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 59 [1/1] (1.00ns)   --->   "%conv1_output_ftmap_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv1_output_ftmap" [src/srcnn.cpp:6]   --->   Operation 59 'read' 'conv1_output_ftmap_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 60 [1/1] (1.00ns)   --->   "%conv1_biases_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv1_biases" [src/srcnn.cpp:6]   --->   Operation 60 'read' 'conv1_biases_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %conv1_output_ftmap_read, i32 2, i32 63" [src/srcnn.cpp:34]   --->   Operation 61 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %conv2_output_ftmap_read, i32 2, i32 63" [src/srcnn.cpp:35]   --->   Operation 62 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %output_ftmap_read, i32 2, i32 63" [src/srcnn.cpp:36]   --->   Operation 63 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %conv1_biases_read, i32 2, i32 63" [src/conv1.cpp:114->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 64 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln114 = sext i62 %trunc_ln3" [src/conv1.cpp:114->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 65 'sext' 'sext_ln114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i32 %gmem, i64 %sext_ln114" [src/conv1.cpp:114->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 66 'getelementptr' 'gmem_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.42ns)   --->   "%store_ln30 = store i8 0, i8 %indvar_flatten7" [src/conv1.cpp:30->src/srcnn.cpp:39]   --->   Operation 67 'store' 'store_ln30' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 68 [1/1] (0.42ns)   --->   "%store_ln30 = store i4 0, i4 %tj" [src/conv1.cpp:30->src/srcnn.cpp:39]   --->   Operation 68 'store' 'store_ln30' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 69 [1/1] (0.42ns)   --->   "%store_ln30 = store i4 0, i4 %ti" [src/conv1.cpp:30->src/srcnn.cpp:39]   --->   Operation 69 'store' 'store_ln30' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln34 = sext i62 %trunc_ln" [src/srcnn.cpp:34]   --->   Operation 70 'sext' 'sext_ln34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln34" [src/srcnn.cpp:34]   --->   Operation 71 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (7.30ns)   --->   "%empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr, i32 4161600" [src/srcnn.cpp:34]   --->   Operation 72 'writereq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 73 [2/2] (0.00ns)   --->   "%call_ln34 = call void @srcnn_Pipeline_1, i32 %gmem, i62 %trunc_ln" [src/srcnn.cpp:34]   --->   Operation 73 'call' 'call_ln34' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 74 [1/2] (0.00ns)   --->   "%call_ln34 = call void @srcnn_Pipeline_1, i32 %gmem, i62 %trunc_ln" [src/srcnn.cpp:34]   --->   Operation 74 'call' 'call_ln34' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 75 [5/5] (7.30ns)   --->   "%empty_43 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [src/srcnn.cpp:35]   --->   Operation 75 'writeresp' 'empty_43' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 76 [4/5] (7.30ns)   --->   "%empty_43 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [src/srcnn.cpp:35]   --->   Operation 76 'writeresp' 'empty_43' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 77 [3/5] (7.30ns)   --->   "%empty_43 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [src/srcnn.cpp:35]   --->   Operation 77 'writeresp' 'empty_43' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 78 [2/5] (7.30ns)   --->   "%empty_43 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [src/srcnn.cpp:35]   --->   Operation 78 'writeresp' 'empty_43' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 79 [1/5] (7.30ns)   --->   "%empty_43 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [src/srcnn.cpp:35]   --->   Operation 79 'writeresp' 'empty_43' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln35 = sext i62 %trunc_ln1" [src/srcnn.cpp:35]   --->   Operation 80 'sext' 'sext_ln35' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln35" [src/srcnn.cpp:35]   --->   Operation 81 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 82 [1/1] (7.30ns)   --->   "%empty_44 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr_1, i32 2080800" [src/srcnn.cpp:35]   --->   Operation 82 'writereq' 'empty_44' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 83 [2/2] (0.00ns)   --->   "%call_ln35 = call void @srcnn_Pipeline_2, i32 %gmem, i62 %trunc_ln1" [src/srcnn.cpp:35]   --->   Operation 83 'call' 'call_ln35' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 84 [1/2] (0.00ns)   --->   "%call_ln35 = call void @srcnn_Pipeline_2, i32 %gmem, i62 %trunc_ln1" [src/srcnn.cpp:35]   --->   Operation 84 'call' 'call_ln35' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 85 [5/5] (7.30ns)   --->   "%empty_45 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [src/srcnn.cpp:36]   --->   Operation 85 'writeresp' 'empty_45' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 86 [4/5] (7.30ns)   --->   "%empty_45 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [src/srcnn.cpp:36]   --->   Operation 86 'writeresp' 'empty_45' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 87 [3/5] (7.30ns)   --->   "%empty_45 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [src/srcnn.cpp:36]   --->   Operation 87 'writeresp' 'empty_45' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 88 [2/5] (7.30ns)   --->   "%empty_45 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [src/srcnn.cpp:36]   --->   Operation 88 'writeresp' 'empty_45' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 89 [1/5] (7.30ns)   --->   "%empty_45 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [src/srcnn.cpp:36]   --->   Operation 89 'writeresp' 'empty_45' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln36 = sext i62 %trunc_ln2" [src/srcnn.cpp:36]   --->   Operation 90 'sext' 'sext_ln36' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 91 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32 %gmem, i64 %sext_ln36" [src/srcnn.cpp:36]   --->   Operation 91 'getelementptr' 'gmem_addr_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 92 [1/1] (7.30ns)   --->   "%empty_46 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr_2, i32 65025" [src/srcnn.cpp:36]   --->   Operation 92 'writereq' 'empty_46' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 93 [2/2] (0.00ns)   --->   "%call_ln36 = call void @srcnn_Pipeline_3, i32 %gmem, i62 %trunc_ln2" [src/srcnn.cpp:36]   --->   Operation 93 'call' 'call_ln36' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 94 [1/2] (0.00ns)   --->   "%call_ln36 = call void @srcnn_Pipeline_3, i32 %gmem, i62 %trunc_ln2" [src/srcnn.cpp:36]   --->   Operation 94 'call' 'call_ln36' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 95 [5/5] (7.30ns)   --->   "%empty_47 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [src/conv1.cpp:10->src/srcnn.cpp:39]   --->   Operation 95 'writeresp' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 96 [4/5] (7.30ns)   --->   "%empty_47 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [src/conv1.cpp:10->src/srcnn.cpp:39]   --->   Operation 96 'writeresp' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 97 [3/5] (7.30ns)   --->   "%empty_47 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [src/conv1.cpp:10->src/srcnn.cpp:39]   --->   Operation 97 'writeresp' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 98 [2/5] (7.30ns)   --->   "%empty_47 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [src/conv1.cpp:10->src/srcnn.cpp:39]   --->   Operation 98 'writeresp' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 99 [1/1] (0.00ns)   --->   "%spectopmodule_ln6 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_28" [src/srcnn.cpp:6]   --->   Operation 99 'spectopmodule' 'spectopmodule_ln6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_1, i32 0, i32 0, void @empty_9, i32 0, i32 512, void @empty_12, void @empty_13, void @empty_9, i32 16, i32 16, i32 16, i32 16, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 100 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 101 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 101 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 102 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_ftmap, void @empty_14, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_15, void @empty_8, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_17, i32 4294967295, i32 0"   --->   Operation 102 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 103 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_ftmap, void @empty_18, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_17, i32 4294967295, i32 0"   --->   Operation 103 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 104 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv1_weights, void @empty_14, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_15, void @empty_19, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_17, i32 4294967295, i32 0"   --->   Operation 104 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 105 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv1_weights, void @empty_18, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_17, i32 4294967295, i32 0"   --->   Operation 105 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 106 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv1_biases, void @empty_14, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_15, void @empty_20, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_17, i32 4294967295, i32 0"   --->   Operation 106 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 107 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv1_biases, void @empty_18, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_17, i32 4294967295, i32 0"   --->   Operation 107 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 108 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv1_output_ftmap, void @empty_14, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_15, void @empty_21, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_17, i32 4294967295, i32 0"   --->   Operation 108 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 109 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv1_output_ftmap, void @empty_18, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_17, i32 4294967295, i32 0"   --->   Operation 109 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 110 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv2_weights, void @empty_14, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_15, void @empty_23, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_17, i32 4294967295, i32 0"   --->   Operation 110 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 111 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv2_weights, void @empty_18, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_17, i32 4294967295, i32 0"   --->   Operation 111 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 112 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv2_biases, void @empty_14, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_15, void @empty_24, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_17, i32 4294967295, i32 0"   --->   Operation 112 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 113 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv2_biases, void @empty_18, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_17, i32 4294967295, i32 0"   --->   Operation 113 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 114 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv2_output_ftmap, void @empty_14, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_15, void @empty_25, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_17, i32 4294967295, i32 0"   --->   Operation 114 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 115 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv2_output_ftmap, void @empty_18, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_17, i32 4294967295, i32 0"   --->   Operation 115 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 116 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv3_weights, void @empty_14, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_15, void @empty_7, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_17, i32 4294967295, i32 0"   --->   Operation 116 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 117 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv3_weights, void @empty_18, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_17, i32 4294967295, i32 0"   --->   Operation 117 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 118 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv3_biases, void @empty_14, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_15, void @empty_26, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_17, i32 4294967295, i32 0"   --->   Operation 118 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 119 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv3_biases, void @empty_18, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_17, i32 4294967295, i32 0"   --->   Operation 119 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 120 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_ftmap, void @empty_14, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_15, void @empty_27, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_17, i32 4294967295, i32 0"   --->   Operation 120 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 121 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_ftmap, void @empty_18, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_17, i32 4294967295, i32 0"   --->   Operation 121 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 122 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_14, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_15, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 122 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 123 [1/5] (7.30ns)   --->   "%empty_47 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [src/conv1.cpp:10->src/srcnn.cpp:39]   --->   Operation 123 'writeresp' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln30 = br void %for.inc47.i" [src/conv1.cpp:30->src/srcnn.cpp:39]   --->   Operation 124 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>

State 24 <SV = 23> <Delay = 0.76>
ST_24 : Operation 125 [1/1] (0.00ns)   --->   "%indvar_flatten7_load = load i8 %indvar_flatten7" [src/conv1.cpp:30->src/srcnn.cpp:39]   --->   Operation 125 'load' 'indvar_flatten7_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 126 [1/1] (0.76ns)   --->   "%icmp_ln30 = icmp_eq  i8 %indvar_flatten7_load, i8 225" [src/conv1.cpp:30->src/srcnn.cpp:39]   --->   Operation 126 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 127 [1/1] (0.76ns)   --->   "%add_ln30_1 = add i8 %indvar_flatten7_load, i8 1" [src/conv1.cpp:30->src/srcnn.cpp:39]   --->   Operation 127 'add' 'add_ln30_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %icmp_ln30, void %for.inc50.i, void %_Z5conv1PA255_A255_fPA1_A9_A9_fPfS1_.exit" [src/conv1.cpp:30->src/srcnn.cpp:39]   --->   Operation 128 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 129 [2/2] (0.00ns)   --->   "%call_ln42 = call void @conv2, i32 %gmem, i64 %conv1_output_ftmap_read, i64 %conv2_weights_read, i64 %conv2_biases_read, i64 %conv2_output_ftmap_read, i32 %output_fm_buffer, i32 %input_fm_buffer_1, i32 %weights_buffer_0_0_0, i32 %weights_buffer_0_0_1, i32 %weights_buffer_0_0_2, i32 %weights_buffer_0_0_3, i32 %weights_buffer_0_0_4, i32 %weights_buffer_0_0_5, i32 %weights_buffer_0_0_6, i32 %weights_buffer_0_0_7" [src/srcnn.cpp:42]   --->   Operation 129 'call' 'call_ln42' <Predicate = (icmp_ln30)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 130 [1/1] (0.00ns)   --->   "%p_cast = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %conv3_biases_read, i32 2, i32 63" [src/srcnn.cpp:6]   --->   Operation 130 'partselect' 'p_cast' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_24 : Operation 131 [1/1] (0.00ns)   --->   "%p_cast_cast = sext i62 %p_cast" [src/srcnn.cpp:6]   --->   Operation 131 'sext' 'p_cast_cast' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_24 : Operation 132 [1/1] (0.00ns)   --->   "%gmem_addr_4 = getelementptr i32 %gmem, i64 %p_cast_cast" [src/srcnn.cpp:6]   --->   Operation 132 'getelementptr' 'gmem_addr_4' <Predicate = (icmp_ln30)> <Delay = 0.00>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 133 [8/8] (7.30ns)   --->   "%empty_49 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 64" [src/conv1.cpp:114->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 133 'readreq' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 134 [7/8] (7.30ns)   --->   "%empty_49 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 64" [src/conv1.cpp:114->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 134 'readreq' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 135 [6/8] (7.30ns)   --->   "%empty_49 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 64" [src/conv1.cpp:114->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 135 'readreq' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 7.30>
ST_28 : Operation 136 [5/8] (7.30ns)   --->   "%empty_49 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 64" [src/conv1.cpp:114->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 136 'readreq' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 137 [4/8] (7.30ns)   --->   "%empty_49 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 64" [src/conv1.cpp:114->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 137 'readreq' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 138 [3/8] (7.30ns)   --->   "%empty_49 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 64" [src/conv1.cpp:114->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 138 'readreq' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 139 [2/8] (7.30ns)   --->   "%empty_49 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 64" [src/conv1.cpp:114->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 139 'readreq' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 140 [1/1] (0.00ns)   --->   "%ti_load = load i4 %ti" [src/conv1.cpp:31->src/srcnn.cpp:39]   --->   Operation 140 'load' 'ti_load' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 141 [1/1] (0.00ns)   --->   "%tj_load = load i4 %tj" [src/conv1.cpp:30->src/srcnn.cpp:39]   --->   Operation 141 'load' 'tj_load' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 142 [1/1] (0.79ns)   --->   "%add_ln30 = add i4 %tj_load, i4 1" [src/conv1.cpp:30->src/srcnn.cpp:39]   --->   Operation 142 'add' 'add_ln30' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 143 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @TILE_J_TILE_I_str"   --->   Operation 143 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 144 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 225, i64 225, i64 225"   --->   Operation 144 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 145 [1/1] (0.79ns)   --->   "%icmp_ln31 = icmp_eq  i4 %ti_load, i4 15" [src/conv1.cpp:31->src/srcnn.cpp:39]   --->   Operation 145 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 146 [1/1] (0.39ns)   --->   "%select_ln30 = select i1 %icmp_ln31, i4 0, i4 %ti_load" [src/conv1.cpp:30->src/srcnn.cpp:39]   --->   Operation 146 'select' 'select_ln30' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 147 [1/1] (0.39ns)   --->   "%select_ln30_1 = select i1 %icmp_ln31, i4 %add_ln30, i4 %tj_load" [src/conv1.cpp:30->src/srcnn.cpp:39]   --->   Operation 147 'select' 'select_ln30_1' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 148 [1/1] (0.00ns)   --->   "%p_shl_mid2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %select_ln30_1, i4 0" [src/conv1.cpp:30->src/srcnn.cpp:39]   --->   Operation 148 'bitconcatenate' 'p_shl_mid2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 149 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [src/conv1.cpp:31->src/srcnn.cpp:39]   --->   Operation 149 'specloopname' 'specloopname_ln31' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %select_ln30, i4 0" [src/conv1.cpp:30->src/srcnn.cpp:39]   --->   Operation 150 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 151 [1/8] (7.30ns)   --->   "%empty_49 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 64" [src/conv1.cpp:114->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 151 'readreq' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 152 [1/1] (0.42ns)   --->   "%br_ln114 = br void %OUT_BUFFER_TY.i.i" [src/conv1.cpp:114->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 152 'br' 'br_ln114' <Predicate = true> <Delay = 0.42>

State 33 <SV = 32> <Delay = 0.77>
ST_33 : Operation 153 [1/1] (0.00ns)   --->   "%nout = phi i7 %add_ln114, void %OUT_BUFFER_TY.i.i.split, i7 0, void %for.inc50.i" [src/conv1.cpp:114->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 153 'phi' 'nout' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 154 [1/1] (0.77ns)   --->   "%icmp_ln114 = icmp_eq  i7 %nout, i7 64" [src/conv1.cpp:114->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 154 'icmp' 'icmp_ln114' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 155 [1/1] (0.77ns)   --->   "%add_ln114 = add i7 %nout, i7 1" [src/conv1.cpp:114->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 155 'add' 'add_ln114' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.30>
ST_34 : Operation 156 [1/1] (0.00ns)   --->   "%phi_mul = phi i24 %add_ln114_1, void %OUT_BUFFER_TY.i.i.split, i24 0, void %for.inc50.i" [src/conv1.cpp:114->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 156 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 157 [1/1] (0.93ns)   --->   "%add_ln114_1 = add i24 %phi_mul, i24 260100" [src/conv1.cpp:114->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 157 'add' 'add_ln114_1' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln114 = br i1 %icmp_ln114, void %OUT_BUFFER_TY.i.i.split, void %memset.loop.i9.i.preheader" [src/conv1.cpp:114->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 158 'br' 'br_ln114' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 159 [1/1] (7.30ns)   --->   "%gmem_addr_3_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_3" [src/conv1.cpp:114->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 159 'read' 'gmem_addr_3_read' <Predicate = (!icmp_ln114)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 160 [2/2] (0.00ns)   --->   "%call_ln0 = call void @srcnn_Pipeline_5, i32 %output_fm_buffer_1"   --->   Operation 160 'call' 'call_ln0' <Predicate = (icmp_ln114)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 161 [1/1] (0.79ns)   --->   "%add_ln31 = add i4 %select_ln30, i4 1" [src/conv1.cpp:31->src/srcnn.cpp:39]   --->   Operation 161 'add' 'add_ln31' <Predicate = (icmp_ln114)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 162 [1/1] (0.42ns)   --->   "%store_ln31 = store i8 %add_ln30_1, i8 %indvar_flatten7" [src/conv1.cpp:31->src/srcnn.cpp:39]   --->   Operation 162 'store' 'store_ln31' <Predicate = (icmp_ln114)> <Delay = 0.42>
ST_34 : Operation 163 [1/1] (0.42ns)   --->   "%store_ln31 = store i4 %select_ln30_1, i4 %tj" [src/conv1.cpp:31->src/srcnn.cpp:39]   --->   Operation 163 'store' 'store_ln31' <Predicate = (icmp_ln114)> <Delay = 0.42>
ST_34 : Operation 164 [1/1] (0.42ns)   --->   "%store_ln31 = store i4 %add_ln31, i4 %ti" [src/conv1.cpp:31->src/srcnn.cpp:39]   --->   Operation 164 'store' 'store_ln31' <Predicate = (icmp_ln114)> <Delay = 0.42>

State 35 <SV = 34> <Delay = 3.57>
ST_35 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln118 = zext i7 %nout" [src/conv1.cpp:118->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 165 'zext' 'zext_ln118' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %nout, i4 0" [src/conv1.cpp:118->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 166 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln118_10 = zext i11 %tmp_4" [src/conv1.cpp:118->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 167 'zext' 'zext_ln118_10' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 168 [1/1] (0.79ns)   --->   "%add_ln118_5 = add i12 %zext_ln118_10, i12 %zext_ln118" [src/conv1.cpp:118->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 168 'add' 'add_ln118_5' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 169 [1/1] (0.00ns)   --->   "%empty_48 = bitcast i32 %gmem_addr_3_read" [src/conv1.cpp:114->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 169 'bitcast' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 170 [2/2] (2.77ns)   --->   "%call_ln30 = call void @srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX, i32 %gmem, i4 %select_ln30_1, i8 %p_shl_mid2, i12 %add_ln118_5, i32 %empty_48, i4 %select_ln30, i8 %tmp_3, i24 %phi_mul, i64 %conv1_output_ftmap_read, i32 %output_fm_buffer_1" [src/conv1.cpp:30->src/srcnn.cpp:39]   --->   Operation 170 'call' 'call_ln30' <Predicate = true> <Delay = 2.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 35> <Delay = 0.00>
ST_36 : Operation 171 [1/1] (0.00ns)   --->   "%speclooptripcount_ln114 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [src/conv1.cpp:114->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 171 'speclooptripcount' 'speclooptripcount_ln114' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 172 [1/1] (0.00ns)   --->   "%specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [src/conv1.cpp:114->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 172 'specloopname' 'specloopname_ln114' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 173 [1/2] (0.00ns)   --->   "%call_ln30 = call void @srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX, i32 %gmem, i4 %select_ln30_1, i8 %p_shl_mid2, i12 %add_ln118_5, i32 %empty_48, i4 %select_ln30, i8 %tmp_3, i24 %phi_mul, i64 %conv1_output_ftmap_read, i32 %output_fm_buffer_1" [src/conv1.cpp:30->src/srcnn.cpp:39]   --->   Operation 173 'call' 'call_ln30' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 174 [1/1] (0.00ns)   --->   "%br_ln114 = br void %OUT_BUFFER_TY.i.i" [src/conv1.cpp:114->src/conv1.cpp:70->src/srcnn.cpp:39]   --->   Operation 174 'br' 'br_ln114' <Predicate = true> <Delay = 0.00>

State 37 <SV = 34> <Delay = 0.00>
ST_37 : Operation 175 [1/2] (0.00ns)   --->   "%call_ln0 = call void @srcnn_Pipeline_5, i32 %output_fm_buffer_1"   --->   Operation 175 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln31 = br void %for.inc47.i" [src/conv1.cpp:31->src/srcnn.cpp:39]   --->   Operation 176 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>

State 38 <SV = 24> <Delay = 0.00>
ST_38 : Operation 177 [1/2] (0.00ns)   --->   "%call_ln42 = call void @conv2, i32 %gmem, i64 %conv1_output_ftmap_read, i64 %conv2_weights_read, i64 %conv2_biases_read, i64 %conv2_output_ftmap_read, i32 %output_fm_buffer, i32 %input_fm_buffer_1, i32 %weights_buffer_0_0_0, i32 %weights_buffer_0_0_1, i32 %weights_buffer_0_0_2, i32 %weights_buffer_0_0_3, i32 %weights_buffer_0_0_4, i32 %weights_buffer_0_0_5, i32 %weights_buffer_0_0_6, i32 %weights_buffer_0_0_7" [src/srcnn.cpp:42]   --->   Operation 177 'call' 'call_ln42' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 25> <Delay = 7.30>
ST_39 : Operation 178 [8/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [src/srcnn.cpp:6]   --->   Operation 178 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 26> <Delay = 7.30>
ST_40 : Operation 179 [7/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [src/srcnn.cpp:6]   --->   Operation 179 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 27> <Delay = 7.30>
ST_41 : Operation 180 [6/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [src/srcnn.cpp:6]   --->   Operation 180 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 28> <Delay = 7.30>
ST_42 : Operation 181 [5/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [src/srcnn.cpp:6]   --->   Operation 181 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 29> <Delay = 7.30>
ST_43 : Operation 182 [4/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [src/srcnn.cpp:6]   --->   Operation 182 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 30> <Delay = 7.30>
ST_44 : Operation 183 [3/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [src/srcnn.cpp:6]   --->   Operation 183 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 31> <Delay = 7.30>
ST_45 : Operation 184 [2/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [src/srcnn.cpp:6]   --->   Operation 184 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 32> <Delay = 7.30>
ST_46 : Operation 185 [1/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [src/srcnn.cpp:6]   --->   Operation 185 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 33> <Delay = 7.30>
ST_47 : Operation 186 [1/1] (7.30ns)   --->   "%gmem_addr_4_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_4" [src/srcnn.cpp:6]   --->   Operation 186 'read' 'gmem_addr_4_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 34> <Delay = 0.00>
ST_48 : Operation 187 [1/1] (0.00ns)   --->   "%empty_50 = bitcast i32 %gmem_addr_4_read" [src/srcnn.cpp:6]   --->   Operation 187 'bitcast' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 188 [2/2] (0.00ns)   --->   "%call_ln45 = call void @conv3, i32 %gmem, i64 %conv2_output_ftmap_read, i64 %conv3_weights_read, i32 %empty_50, i64 %output_ftmap_read, i32 %output_fm_buffer_0, i32 %input_fm_buffer" [src/srcnn.cpp:45]   --->   Operation 188 'call' 'call_ln45' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 49 <SV = 35> <Delay = 0.00>
ST_49 : Operation 189 [1/2] (0.00ns)   --->   "%call_ln45 = call void @conv3, i32 %gmem, i64 %conv2_output_ftmap_read, i64 %conv3_weights_read, i32 %empty_50, i64 %output_ftmap_read, i32 %output_fm_buffer_0, i32 %input_fm_buffer" [src/srcnn.cpp:45]   --->   Operation 189 'call' 'call_ln45' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_49 : Operation 190 [1/1] (0.00ns)   --->   "%ret_ln47 = ret" [src/srcnn.cpp:47]   --->   Operation 190 'ret' 'ret_ln47' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_ftmap]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_weights]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_biases]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_output_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv2_weights]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv2_biases]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv2_output_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv3_weights]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv3_biases]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_fm_buffer_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ output_fm_buffer]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ input_fm_buffer_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ weights_buffer_0_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weights_buffer_0_0_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weights_buffer_0_0_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weights_buffer_0_0_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weights_buffer_0_0_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weights_buffer_0_0_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weights_buffer_0_0_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weights_buffer_0_0_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ output_fm_buffer_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ input_fm_buffer]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ti                      (alloca           ) [ 01111111111111111111111111111111111111000000000000]
tj                      (alloca           ) [ 01111111111111111111111111111111111111000000000000]
indvar_flatten7         (alloca           ) [ 01111111111111111111111111111111111111000000000000]
output_ftmap_read       (read             ) [ 00111111111111111111111111111111111111111111111111]
conv3_biases_read       (read             ) [ 00111111111111111111111111111111111111000000000000]
conv3_weights_read      (read             ) [ 00111111111111111111111111111111111111111111111111]
conv2_output_ftmap_read (read             ) [ 00111111111111111111111111111111111111111111111111]
conv2_biases_read       (read             ) [ 00111111111111111111111111111111111111100000000000]
conv2_weights_read      (read             ) [ 00111111111111111111111111111111111111100000000000]
conv1_output_ftmap_read (read             ) [ 00111111111111111111111111111111111111100000000000]
conv1_biases_read       (read             ) [ 00000000000000000000000000000000000000000000000000]
trunc_ln                (partselect       ) [ 00111000000000000000000000000000000000000000000000]
trunc_ln1               (partselect       ) [ 00111111111100000000000000000000000000000000000000]
trunc_ln2               (partselect       ) [ 00111111111111111110000000000000000000000000000000]
trunc_ln3               (partselect       ) [ 00000000000000000000000000000000000000000000000000]
sext_ln114              (sext             ) [ 00000000000000000000000000000000000000000000000000]
gmem_addr_3             (getelementptr    ) [ 00111111111111111111111111111111111111000000000000]
store_ln30              (store            ) [ 00000000000000000000000000000000000000000000000000]
store_ln30              (store            ) [ 00000000000000000000000000000000000000000000000000]
store_ln30              (store            ) [ 00000000000000000000000000000000000000000000000000]
sext_ln34               (sext             ) [ 00000000000000000000000000000000000000000000000000]
gmem_addr               (getelementptr    ) [ 00011111110000000000000000000000000000000000000000]
empty                   (writereq         ) [ 00000000000000000000000000000000000000000000000000]
call_ln34               (call             ) [ 00000000000000000000000000000000000000000000000000]
empty_43                (writeresp        ) [ 00000000000000000000000000000000000000000000000000]
sext_ln35               (sext             ) [ 00000000000000000000000000000000000000000000000000]
gmem_addr_1             (getelementptr    ) [ 00000000001111111000000000000000000000000000000000]
empty_44                (writereq         ) [ 00000000000000000000000000000000000000000000000000]
call_ln35               (call             ) [ 00000000000000000000000000000000000000000000000000]
empty_45                (writeresp        ) [ 00000000000000000000000000000000000000000000000000]
sext_ln36               (sext             ) [ 00000000000000000000000000000000000000000000000000]
gmem_addr_2             (getelementptr    ) [ 00000000000000000111111100000000000000000000000000]
empty_46                (writereq         ) [ 00000000000000000000000000000000000000000000000000]
call_ln36               (call             ) [ 00000000000000000000000000000000000000000000000000]
spectopmodule_ln6       (spectopmodule    ) [ 00000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000000000000000000000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000000000000000000000000000000000000]
empty_47                (writeresp        ) [ 00000000000000000000000000000000000000000000000000]
br_ln30                 (br               ) [ 00000000000000000000000000000000000000000000000000]
indvar_flatten7_load    (load             ) [ 00000000000000000000000000000000000000000000000000]
icmp_ln30               (icmp             ) [ 00000000000000000000000011111111111111000000000000]
add_ln30_1              (add              ) [ 00000000000000000000000001111111111110000000000000]
br_ln30                 (br               ) [ 00000000000000000000000000000000000000000000000000]
p_cast                  (partselect       ) [ 00000000000000000000000000000000000000000000000000]
p_cast_cast             (sext             ) [ 00000000000000000000000000000000000000000000000000]
gmem_addr_4             (getelementptr    ) [ 00000000000000000000000000000000000000111111111100]
ti_load                 (load             ) [ 00000000000000000000000000000000000000000000000000]
tj_load                 (load             ) [ 00000000000000000000000000000000000000000000000000]
add_ln30                (add              ) [ 00000000000000000000000000000000000000000000000000]
specloopname_ln0        (specloopname     ) [ 00000000000000000000000000000000000000000000000000]
speclooptripcount_ln0   (speclooptripcount) [ 00000000000000000000000000000000000000000000000000]
icmp_ln31               (icmp             ) [ 00000000000000000000000000000000000000000000000000]
select_ln30             (select           ) [ 00000000000000000000000000000000011110000000000000]
select_ln30_1           (select           ) [ 00000000000000000000000000000000011110000000000000]
p_shl_mid2              (bitconcatenate   ) [ 00000000000000000000000000000000011110000000000000]
specloopname_ln31       (specloopname     ) [ 00000000000000000000000000000000000000000000000000]
tmp_3                   (bitconcatenate   ) [ 00000000000000000000000000000000011110000000000000]
empty_49                (readreq          ) [ 00000000000000000000000000000000000000000000000000]
br_ln114                (br               ) [ 00000000000000000000000011111111111111000000000000]
nout                    (phi              ) [ 00000000000000000000000000000000011100000000000000]
icmp_ln114              (icmp             ) [ 00000000000000000000000000000000001000000000000000]
add_ln114               (add              ) [ 00000000000000000000000011111111111111000000000000]
phi_mul                 (phi              ) [ 00000000000000000000000000000000011110000000000000]
add_ln114_1             (add              ) [ 00000000000000000000000011111111111111000000000000]
br_ln114                (br               ) [ 00000000000000000000000000000000000000000000000000]
gmem_addr_3_read        (read             ) [ 00000000000000000000000000000000000100000000000000]
add_ln31                (add              ) [ 00000000000000000000000000000000000000000000000000]
store_ln31              (store            ) [ 00000000000000000000000000000000000000000000000000]
store_ln31              (store            ) [ 00000000000000000000000000000000000000000000000000]
store_ln31              (store            ) [ 00000000000000000000000000000000000000000000000000]
zext_ln118              (zext             ) [ 00000000000000000000000000000000000000000000000000]
tmp_4                   (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000]
zext_ln118_10           (zext             ) [ 00000000000000000000000000000000000000000000000000]
add_ln118_5             (add              ) [ 00000000000000000000000000000000000010000000000000]
empty_48                (bitcast          ) [ 00000000000000000000000000000000000010000000000000]
speclooptripcount_ln114 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000]
specloopname_ln114      (specloopname     ) [ 00000000000000000000000000000000000000000000000000]
call_ln30               (call             ) [ 00000000000000000000000000000000000000000000000000]
br_ln114                (br               ) [ 00000000000000000000000011111111111111000000000000]
call_ln0                (call             ) [ 00000000000000000000000000000000000000000000000000]
br_ln31                 (br               ) [ 00000000000000000000000000000000000000000000000000]
call_ln42               (call             ) [ 00000000000000000000000000000000000000000000000000]
gmem_load_req           (readreq          ) [ 00000000000000000000000000000000000000000000000000]
gmem_addr_4_read        (read             ) [ 00000000000000000000000000000000000000000000000010]
empty_50                (bitcast          ) [ 00000000000000000000000000000000000000000000000001]
call_ln45               (call             ) [ 00000000000000000000000000000000000000000000000000]
ret_ln47                (ret              ) [ 00000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_ftmap">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_ftmap"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv1_weights">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv1_biases">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_biases"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv1_output_ftmap">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_output_ftmap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv2_weights">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_weights"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv2_biases">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_biases"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="conv2_output_ftmap">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_output_ftmap"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="conv3_weights">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_weights"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="conv3_biases">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_biases"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="output_ftmap">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_ftmap"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="output_fm_buffer_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_fm_buffer_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="output_fm_buffer">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_fm_buffer"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="input_fm_buffer_1">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_fm_buffer_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="weights_buffer_0_0_0">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_buffer_0_0_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="weights_buffer_0_0_1">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_buffer_0_0_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="weights_buffer_0_0_2">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_buffer_0_0_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="weights_buffer_0_0_3">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_buffer_0_0_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="weights_buffer_0_0_4">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_buffer_0_0_4"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="weights_buffer_0_0_5">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_buffer_0_0_5"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="weights_buffer_0_0_6">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_buffer_0_0_6"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="weights_buffer_0_0_7">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_buffer_0_0_7"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="output_fm_buffer_0">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_fm_buffer_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="input_fm_buffer">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_fm_buffer"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_Pipeline_1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_Pipeline_2"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_Pipeline_3"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="TILE_J_TILE_I_str"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_Pipeline_5"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i7.i4"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3"/></StgValue>
</bind>
</comp>

<comp id="184" class="1004" name="ti_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ti/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="tj_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tj/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="indvar_flatten7_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten7/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="output_ftmap_read_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="64" slack="0"/>
<pin id="198" dir="0" index="1" bw="64" slack="0"/>
<pin id="199" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_ftmap_read/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="conv3_biases_read_read_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="64" slack="0"/>
<pin id="204" dir="0" index="1" bw="64" slack="0"/>
<pin id="205" dir="1" index="2" bw="64" slack="23"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv3_biases_read/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="conv3_weights_read_read_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="64" slack="0"/>
<pin id="210" dir="0" index="1" bw="64" slack="0"/>
<pin id="211" dir="1" index="2" bw="64" slack="34"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv3_weights_read/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="conv2_output_ftmap_read_read_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="64" slack="0"/>
<pin id="216" dir="0" index="1" bw="64" slack="0"/>
<pin id="217" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv2_output_ftmap_read/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="conv2_biases_read_read_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="64" slack="0"/>
<pin id="222" dir="0" index="1" bw="64" slack="0"/>
<pin id="223" dir="1" index="2" bw="64" slack="23"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv2_biases_read/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="conv2_weights_read_read_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="64" slack="0"/>
<pin id="228" dir="0" index="1" bw="64" slack="0"/>
<pin id="229" dir="1" index="2" bw="64" slack="23"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv2_weights_read/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="conv1_output_ftmap_read_read_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="64" slack="0"/>
<pin id="234" dir="0" index="1" bw="64" slack="0"/>
<pin id="235" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv1_output_ftmap_read/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="conv1_biases_read_read_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="64" slack="0"/>
<pin id="240" dir="0" index="1" bw="64" slack="0"/>
<pin id="241" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv1_biases_read/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="grp_writeresp_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="0"/>
<pin id="247" dir="0" index="2" bw="23" slack="0"/>
<pin id="248" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty/2 empty_43/5 "/>
</bind>
</comp>

<comp id="252" class="1004" name="grp_writeresp_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="0"/>
<pin id="255" dir="0" index="2" bw="22" slack="0"/>
<pin id="256" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_44/9 empty_45/12 "/>
</bind>
</comp>

<comp id="260" class="1004" name="grp_writeresp_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="0" index="1" bw="32" slack="0"/>
<pin id="263" dir="0" index="2" bw="17" slack="0"/>
<pin id="264" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_46/16 empty_47/19 "/>
</bind>
</comp>

<comp id="268" class="1004" name="grp_readreq_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="0" index="1" bw="32" slack="24"/>
<pin id="271" dir="0" index="2" bw="8" slack="0"/>
<pin id="272" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_49/25 "/>
</bind>
</comp>

<comp id="275" class="1004" name="gmem_addr_3_read_read_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="0"/>
<pin id="277" dir="0" index="1" bw="32" slack="33"/>
<pin id="278" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_3_read/34 "/>
</bind>
</comp>

<comp id="280" class="1004" name="grp_readreq_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="0" index="1" bw="32" slack="2"/>
<pin id="283" dir="0" index="2" bw="1" slack="0"/>
<pin id="284" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_req/39 "/>
</bind>
</comp>

<comp id="287" class="1004" name="gmem_addr_4_read_read_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="0"/>
<pin id="289" dir="0" index="1" bw="32" slack="10"/>
<pin id="290" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_4_read/47 "/>
</bind>
</comp>

<comp id="292" class="1005" name="nout_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="7" slack="1"/>
<pin id="294" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="nout (phireg) "/>
</bind>
</comp>

<comp id="296" class="1004" name="nout_phi_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="7" slack="0"/>
<pin id="298" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="299" dir="0" index="2" bw="1" slack="1"/>
<pin id="300" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="301" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="nout/33 "/>
</bind>
</comp>

<comp id="304" class="1005" name="phi_mul_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="24" slack="1"/>
<pin id="306" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="308" class="1004" name="phi_mul_phi_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="24" slack="0"/>
<pin id="310" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="311" dir="0" index="2" bw="1" slack="2"/>
<pin id="312" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="313" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/34 "/>
</bind>
</comp>

<comp id="316" class="1004" name="grp_srcnn_Pipeline_1_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="0" slack="0"/>
<pin id="318" dir="0" index="1" bw="32" slack="0"/>
<pin id="319" dir="0" index="2" bw="62" slack="2"/>
<pin id="320" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln34/3 "/>
</bind>
</comp>

<comp id="323" class="1004" name="grp_srcnn_Pipeline_2_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="0" slack="0"/>
<pin id="325" dir="0" index="1" bw="32" slack="0"/>
<pin id="326" dir="0" index="2" bw="62" slack="9"/>
<pin id="327" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln35/10 "/>
</bind>
</comp>

<comp id="330" class="1004" name="grp_srcnn_Pipeline_3_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="0" slack="0"/>
<pin id="332" dir="0" index="1" bw="32" slack="0"/>
<pin id="333" dir="0" index="2" bw="62" slack="16"/>
<pin id="334" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln36/17 "/>
</bind>
</comp>

<comp id="337" class="1004" name="grp_conv2_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="0" slack="0"/>
<pin id="339" dir="0" index="1" bw="32" slack="0"/>
<pin id="340" dir="0" index="2" bw="64" slack="23"/>
<pin id="341" dir="0" index="3" bw="64" slack="23"/>
<pin id="342" dir="0" index="4" bw="64" slack="23"/>
<pin id="343" dir="0" index="5" bw="64" slack="23"/>
<pin id="344" dir="0" index="6" bw="32" slack="0"/>
<pin id="345" dir="0" index="7" bw="32" slack="0"/>
<pin id="346" dir="0" index="8" bw="32" slack="0"/>
<pin id="347" dir="0" index="9" bw="32" slack="0"/>
<pin id="348" dir="0" index="10" bw="32" slack="0"/>
<pin id="349" dir="0" index="11" bw="32" slack="0"/>
<pin id="350" dir="0" index="12" bw="32" slack="0"/>
<pin id="351" dir="0" index="13" bw="32" slack="0"/>
<pin id="352" dir="0" index="14" bw="32" slack="0"/>
<pin id="353" dir="0" index="15" bw="32" slack="0"/>
<pin id="354" dir="1" index="16" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln42/24 "/>
</bind>
</comp>

<comp id="367" class="1004" name="grp_srcnn_Pipeline_5_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="0" slack="0"/>
<pin id="369" dir="0" index="1" bw="32" slack="0"/>
<pin id="370" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/34 "/>
</bind>
</comp>

<comp id="373" class="1004" name="grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="0" slack="0"/>
<pin id="375" dir="0" index="1" bw="32" slack="0"/>
<pin id="376" dir="0" index="2" bw="4" slack="3"/>
<pin id="377" dir="0" index="3" bw="8" slack="3"/>
<pin id="378" dir="0" index="4" bw="12" slack="0"/>
<pin id="379" dir="0" index="5" bw="32" slack="0"/>
<pin id="380" dir="0" index="6" bw="4" slack="3"/>
<pin id="381" dir="0" index="7" bw="8" slack="3"/>
<pin id="382" dir="0" index="8" bw="24" slack="1"/>
<pin id="383" dir="0" index="9" bw="64" slack="34"/>
<pin id="384" dir="0" index="10" bw="32" slack="0"/>
<pin id="385" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln30/35 "/>
</bind>
</comp>

<comp id="390" class="1004" name="grp_conv3_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="0" slack="0"/>
<pin id="392" dir="0" index="1" bw="32" slack="0"/>
<pin id="393" dir="0" index="2" bw="64" slack="34"/>
<pin id="394" dir="0" index="3" bw="64" slack="34"/>
<pin id="395" dir="0" index="4" bw="32" slack="0"/>
<pin id="396" dir="0" index="5" bw="64" slack="34"/>
<pin id="397" dir="0" index="6" bw="32" slack="0"/>
<pin id="398" dir="0" index="7" bw="32" slack="0"/>
<pin id="399" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln45/48 "/>
</bind>
</comp>

<comp id="404" class="1004" name="trunc_ln_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="62" slack="0"/>
<pin id="406" dir="0" index="1" bw="64" slack="0"/>
<pin id="407" dir="0" index="2" bw="3" slack="0"/>
<pin id="408" dir="0" index="3" bw="7" slack="0"/>
<pin id="409" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="trunc_ln1_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="62" slack="0"/>
<pin id="416" dir="0" index="1" bw="64" slack="0"/>
<pin id="417" dir="0" index="2" bw="3" slack="0"/>
<pin id="418" dir="0" index="3" bw="7" slack="0"/>
<pin id="419" dir="1" index="4" bw="62" slack="8"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="trunc_ln2_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="62" slack="0"/>
<pin id="426" dir="0" index="1" bw="64" slack="0"/>
<pin id="427" dir="0" index="2" bw="3" slack="0"/>
<pin id="428" dir="0" index="3" bw="7" slack="0"/>
<pin id="429" dir="1" index="4" bw="62" slack="15"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/1 "/>
</bind>
</comp>

<comp id="434" class="1004" name="trunc_ln3_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="62" slack="0"/>
<pin id="436" dir="0" index="1" bw="64" slack="0"/>
<pin id="437" dir="0" index="2" bw="3" slack="0"/>
<pin id="438" dir="0" index="3" bw="7" slack="0"/>
<pin id="439" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/1 "/>
</bind>
</comp>

<comp id="444" class="1004" name="sext_ln114_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="62" slack="0"/>
<pin id="446" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln114/1 "/>
</bind>
</comp>

<comp id="448" class="1004" name="gmem_addr_3_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="0"/>
<pin id="450" dir="0" index="1" bw="62" slack="0"/>
<pin id="451" dir="1" index="2" bw="32" slack="24"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_3/1 "/>
</bind>
</comp>

<comp id="454" class="1004" name="store_ln30_store_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="0"/>
<pin id="456" dir="0" index="1" bw="8" slack="0"/>
<pin id="457" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/1 "/>
</bind>
</comp>

<comp id="459" class="1004" name="store_ln30_store_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="0"/>
<pin id="461" dir="0" index="1" bw="4" slack="0"/>
<pin id="462" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/1 "/>
</bind>
</comp>

<comp id="464" class="1004" name="store_ln30_store_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="0"/>
<pin id="466" dir="0" index="1" bw="4" slack="0"/>
<pin id="467" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/1 "/>
</bind>
</comp>

<comp id="469" class="1004" name="sext_ln34_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="62" slack="1"/>
<pin id="471" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34/2 "/>
</bind>
</comp>

<comp id="472" class="1004" name="gmem_addr_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="0"/>
<pin id="474" dir="0" index="1" bw="62" slack="0"/>
<pin id="475" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/2 "/>
</bind>
</comp>

<comp id="479" class="1004" name="sext_ln35_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="62" slack="8"/>
<pin id="481" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln35/9 "/>
</bind>
</comp>

<comp id="482" class="1004" name="gmem_addr_1_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="32" slack="0"/>
<pin id="484" dir="0" index="1" bw="62" slack="0"/>
<pin id="485" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/9 "/>
</bind>
</comp>

<comp id="489" class="1004" name="sext_ln36_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="62" slack="15"/>
<pin id="491" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln36/16 "/>
</bind>
</comp>

<comp id="492" class="1004" name="gmem_addr_2_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="0"/>
<pin id="494" dir="0" index="1" bw="62" slack="0"/>
<pin id="495" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_2/16 "/>
</bind>
</comp>

<comp id="499" class="1004" name="indvar_flatten7_load_load_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="8" slack="23"/>
<pin id="501" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten7_load/24 "/>
</bind>
</comp>

<comp id="502" class="1004" name="icmp_ln30_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="8" slack="0"/>
<pin id="504" dir="0" index="1" bw="6" slack="0"/>
<pin id="505" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/24 "/>
</bind>
</comp>

<comp id="508" class="1004" name="add_ln30_1_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="8" slack="0"/>
<pin id="510" dir="0" index="1" bw="1" slack="0"/>
<pin id="511" dir="1" index="2" bw="8" slack="10"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_1/24 "/>
</bind>
</comp>

<comp id="514" class="1004" name="p_cast_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="62" slack="0"/>
<pin id="516" dir="0" index="1" bw="64" slack="23"/>
<pin id="517" dir="0" index="2" bw="3" slack="0"/>
<pin id="518" dir="0" index="3" bw="7" slack="0"/>
<pin id="519" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast/24 "/>
</bind>
</comp>

<comp id="523" class="1004" name="p_cast_cast_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="62" slack="0"/>
<pin id="525" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast_cast/24 "/>
</bind>
</comp>

<comp id="527" class="1004" name="gmem_addr_4_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="32" slack="0"/>
<pin id="529" dir="0" index="1" bw="62" slack="0"/>
<pin id="530" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_4/24 "/>
</bind>
</comp>

<comp id="533" class="1004" name="ti_load_load_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="4" slack="31"/>
<pin id="535" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ti_load/32 "/>
</bind>
</comp>

<comp id="536" class="1004" name="tj_load_load_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="4" slack="31"/>
<pin id="538" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tj_load/32 "/>
</bind>
</comp>

<comp id="539" class="1004" name="add_ln30_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="4" slack="0"/>
<pin id="541" dir="0" index="1" bw="1" slack="0"/>
<pin id="542" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/32 "/>
</bind>
</comp>

<comp id="545" class="1004" name="icmp_ln31_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="4" slack="0"/>
<pin id="547" dir="0" index="1" bw="1" slack="0"/>
<pin id="548" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/32 "/>
</bind>
</comp>

<comp id="551" class="1004" name="select_ln30_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="1" slack="0"/>
<pin id="553" dir="0" index="1" bw="1" slack="0"/>
<pin id="554" dir="0" index="2" bw="4" slack="0"/>
<pin id="555" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln30/32 "/>
</bind>
</comp>

<comp id="559" class="1004" name="select_ln30_1_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="0"/>
<pin id="561" dir="0" index="1" bw="4" slack="0"/>
<pin id="562" dir="0" index="2" bw="4" slack="0"/>
<pin id="563" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln30_1/32 "/>
</bind>
</comp>

<comp id="567" class="1004" name="p_shl_mid2_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="8" slack="0"/>
<pin id="569" dir="0" index="1" bw="4" slack="0"/>
<pin id="570" dir="0" index="2" bw="1" slack="0"/>
<pin id="571" dir="1" index="3" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_mid2/32 "/>
</bind>
</comp>

<comp id="575" class="1004" name="tmp_3_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="8" slack="0"/>
<pin id="577" dir="0" index="1" bw="4" slack="0"/>
<pin id="578" dir="0" index="2" bw="1" slack="0"/>
<pin id="579" dir="1" index="3" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/32 "/>
</bind>
</comp>

<comp id="583" class="1004" name="icmp_ln114_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="7" slack="0"/>
<pin id="585" dir="0" index="1" bw="7" slack="0"/>
<pin id="586" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln114/33 "/>
</bind>
</comp>

<comp id="589" class="1004" name="add_ln114_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="7" slack="0"/>
<pin id="591" dir="0" index="1" bw="1" slack="0"/>
<pin id="592" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114/33 "/>
</bind>
</comp>

<comp id="595" class="1004" name="add_ln114_1_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="24" slack="0"/>
<pin id="597" dir="0" index="1" bw="19" slack="0"/>
<pin id="598" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114_1/34 "/>
</bind>
</comp>

<comp id="601" class="1004" name="add_ln31_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="4" slack="2"/>
<pin id="603" dir="0" index="1" bw="1" slack="0"/>
<pin id="604" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/34 "/>
</bind>
</comp>

<comp id="606" class="1004" name="store_ln31_store_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="8" slack="10"/>
<pin id="608" dir="0" index="1" bw="8" slack="33"/>
<pin id="609" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/34 "/>
</bind>
</comp>

<comp id="610" class="1004" name="store_ln31_store_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="4" slack="2"/>
<pin id="612" dir="0" index="1" bw="4" slack="33"/>
<pin id="613" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/34 "/>
</bind>
</comp>

<comp id="614" class="1004" name="store_ln31_store_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="4" slack="0"/>
<pin id="616" dir="0" index="1" bw="4" slack="33"/>
<pin id="617" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/34 "/>
</bind>
</comp>

<comp id="619" class="1004" name="zext_ln118_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="7" slack="2"/>
<pin id="621" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118/35 "/>
</bind>
</comp>

<comp id="623" class="1004" name="tmp_4_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="11" slack="0"/>
<pin id="625" dir="0" index="1" bw="7" slack="2"/>
<pin id="626" dir="0" index="2" bw="1" slack="0"/>
<pin id="627" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/35 "/>
</bind>
</comp>

<comp id="631" class="1004" name="zext_ln118_10_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="11" slack="0"/>
<pin id="633" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118_10/35 "/>
</bind>
</comp>

<comp id="635" class="1004" name="add_ln118_5_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="11" slack="0"/>
<pin id="637" dir="0" index="1" bw="7" slack="0"/>
<pin id="638" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln118_5/35 "/>
</bind>
</comp>

<comp id="642" class="1004" name="empty_48_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="32" slack="1"/>
<pin id="644" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_48/35 "/>
</bind>
</comp>

<comp id="646" class="1004" name="empty_50_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="32" slack="1"/>
<pin id="648" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_50/48 "/>
</bind>
</comp>

<comp id="650" class="1005" name="ti_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="4" slack="0"/>
<pin id="652" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="ti "/>
</bind>
</comp>

<comp id="657" class="1005" name="tj_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="4" slack="0"/>
<pin id="659" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="tj "/>
</bind>
</comp>

<comp id="664" class="1005" name="indvar_flatten7_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="8" slack="0"/>
<pin id="666" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten7 "/>
</bind>
</comp>

<comp id="671" class="1005" name="output_ftmap_read_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="64" slack="34"/>
<pin id="673" dir="1" index="1" bw="64" slack="34"/>
</pin_list>
<bind>
<opset="output_ftmap_read "/>
</bind>
</comp>

<comp id="676" class="1005" name="conv3_biases_read_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="64" slack="23"/>
<pin id="678" dir="1" index="1" bw="64" slack="23"/>
</pin_list>
<bind>
<opset="conv3_biases_read "/>
</bind>
</comp>

<comp id="681" class="1005" name="conv3_weights_read_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="64" slack="34"/>
<pin id="683" dir="1" index="1" bw="64" slack="34"/>
</pin_list>
<bind>
<opset="conv3_weights_read "/>
</bind>
</comp>

<comp id="686" class="1005" name="conv2_output_ftmap_read_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="64" slack="23"/>
<pin id="688" dir="1" index="1" bw="64" slack="23"/>
</pin_list>
<bind>
<opset="conv2_output_ftmap_read "/>
</bind>
</comp>

<comp id="692" class="1005" name="conv2_biases_read_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="64" slack="23"/>
<pin id="694" dir="1" index="1" bw="64" slack="23"/>
</pin_list>
<bind>
<opset="conv2_biases_read "/>
</bind>
</comp>

<comp id="697" class="1005" name="conv2_weights_read_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="64" slack="23"/>
<pin id="699" dir="1" index="1" bw="64" slack="23"/>
</pin_list>
<bind>
<opset="conv2_weights_read "/>
</bind>
</comp>

<comp id="702" class="1005" name="conv1_output_ftmap_read_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="64" slack="23"/>
<pin id="704" dir="1" index="1" bw="64" slack="23"/>
</pin_list>
<bind>
<opset="conv1_output_ftmap_read "/>
</bind>
</comp>

<comp id="708" class="1005" name="trunc_ln_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="62" slack="1"/>
<pin id="710" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="714" class="1005" name="trunc_ln1_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="62" slack="8"/>
<pin id="716" dir="1" index="1" bw="62" slack="8"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

<comp id="720" class="1005" name="trunc_ln2_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="62" slack="15"/>
<pin id="722" dir="1" index="1" bw="62" slack="15"/>
</pin_list>
<bind>
<opset="trunc_ln2 "/>
</bind>
</comp>

<comp id="726" class="1005" name="gmem_addr_3_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="32" slack="24"/>
<pin id="728" dir="1" index="1" bw="32" slack="24"/>
</pin_list>
<bind>
<opset="gmem_addr_3 "/>
</bind>
</comp>

<comp id="732" class="1005" name="gmem_addr_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="32" slack="3"/>
<pin id="734" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="737" class="1005" name="gmem_addr_1_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="32" slack="3"/>
<pin id="739" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="742" class="1005" name="gmem_addr_2_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="32" slack="3"/>
<pin id="744" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="gmem_addr_2 "/>
</bind>
</comp>

<comp id="750" class="1005" name="add_ln30_1_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="8" slack="10"/>
<pin id="752" dir="1" index="1" bw="8" slack="10"/>
</pin_list>
<bind>
<opset="add_ln30_1 "/>
</bind>
</comp>

<comp id="755" class="1005" name="gmem_addr_4_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="32" slack="2"/>
<pin id="757" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_4 "/>
</bind>
</comp>

<comp id="761" class="1005" name="select_ln30_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="4" slack="2"/>
<pin id="763" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="select_ln30 "/>
</bind>
</comp>

<comp id="767" class="1005" name="select_ln30_1_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="4" slack="2"/>
<pin id="769" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="select_ln30_1 "/>
</bind>
</comp>

<comp id="773" class="1005" name="p_shl_mid2_reg_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="8" slack="3"/>
<pin id="775" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="p_shl_mid2 "/>
</bind>
</comp>

<comp id="778" class="1005" name="tmp_3_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="8" slack="3"/>
<pin id="780" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="783" class="1005" name="icmp_ln114_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="1" slack="1"/>
<pin id="785" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln114 "/>
</bind>
</comp>

<comp id="787" class="1005" name="add_ln114_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="7" slack="0"/>
<pin id="789" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln114 "/>
</bind>
</comp>

<comp id="792" class="1005" name="add_ln114_1_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="24" slack="0"/>
<pin id="794" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="add_ln114_1 "/>
</bind>
</comp>

<comp id="797" class="1005" name="gmem_addr_3_read_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="32" slack="1"/>
<pin id="799" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_3_read "/>
</bind>
</comp>

<comp id="802" class="1005" name="add_ln118_5_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="12" slack="1"/>
<pin id="804" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln118_5 "/>
</bind>
</comp>

<comp id="807" class="1005" name="empty_48_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="32" slack="1"/>
<pin id="809" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_48 "/>
</bind>
</comp>

<comp id="812" class="1005" name="gmem_addr_4_read_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="32" slack="1"/>
<pin id="814" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_4_read "/>
</bind>
</comp>

<comp id="817" class="1005" name="empty_50_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="32" slack="1"/>
<pin id="819" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_50 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="187"><net_src comp="48" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="48" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="48" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="200"><net_src comp="50" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="20" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="50" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="18" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="50" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="16" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="50" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="14" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="50" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="12" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="50" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="10" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="50" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="8" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="50" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="6" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="249"><net_src comp="62" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="64" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="251"><net_src comp="68" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="257"><net_src comp="62" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="70" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="259"><net_src comp="68" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="265"><net_src comp="62" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="74" pin="0"/><net_sink comp="260" pin=2"/></net>

<net id="267"><net_src comp="68" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="273"><net_src comp="136" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="138" pin="0"/><net_sink comp="268" pin=2"/></net>

<net id="279"><net_src comp="166" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="285"><net_src comp="178" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="48" pin="0"/><net_sink comp="280" pin=2"/></net>

<net id="291"><net_src comp="180" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="295"><net_src comp="156" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="302"><net_src comp="292" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="303"><net_src comp="296" pin="4"/><net_sink comp="292" pin=0"/></net>

<net id="307"><net_src comp="162" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="314"><net_src comp="304" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="315"><net_src comp="308" pin="4"/><net_sink comp="304" pin=0"/></net>

<net id="321"><net_src comp="66" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="0" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="328"><net_src comp="72" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="0" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="335"><net_src comp="76" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="0" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="355"><net_src comp="134" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="356"><net_src comp="0" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="357"><net_src comp="24" pin="0"/><net_sink comp="337" pin=6"/></net>

<net id="358"><net_src comp="26" pin="0"/><net_sink comp="337" pin=7"/></net>

<net id="359"><net_src comp="28" pin="0"/><net_sink comp="337" pin=8"/></net>

<net id="360"><net_src comp="30" pin="0"/><net_sink comp="337" pin=9"/></net>

<net id="361"><net_src comp="32" pin="0"/><net_sink comp="337" pin=10"/></net>

<net id="362"><net_src comp="34" pin="0"/><net_sink comp="337" pin=11"/></net>

<net id="363"><net_src comp="36" pin="0"/><net_sink comp="337" pin=12"/></net>

<net id="364"><net_src comp="38" pin="0"/><net_sink comp="337" pin=13"/></net>

<net id="365"><net_src comp="40" pin="0"/><net_sink comp="337" pin=14"/></net>

<net id="366"><net_src comp="42" pin="0"/><net_sink comp="337" pin=15"/></net>

<net id="371"><net_src comp="168" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="22" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="386"><net_src comp="172" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="387"><net_src comp="0" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="388"><net_src comp="304" pin="1"/><net_sink comp="373" pin=8"/></net>

<net id="389"><net_src comp="22" pin="0"/><net_sink comp="373" pin=10"/></net>

<net id="400"><net_src comp="182" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="401"><net_src comp="0" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="402"><net_src comp="44" pin="0"/><net_sink comp="390" pin=6"/></net>

<net id="403"><net_src comp="46" pin="0"/><net_sink comp="390" pin=7"/></net>

<net id="410"><net_src comp="52" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="411"><net_src comp="232" pin="2"/><net_sink comp="404" pin=1"/></net>

<net id="412"><net_src comp="54" pin="0"/><net_sink comp="404" pin=2"/></net>

<net id="413"><net_src comp="56" pin="0"/><net_sink comp="404" pin=3"/></net>

<net id="420"><net_src comp="52" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="421"><net_src comp="214" pin="2"/><net_sink comp="414" pin=1"/></net>

<net id="422"><net_src comp="54" pin="0"/><net_sink comp="414" pin=2"/></net>

<net id="423"><net_src comp="56" pin="0"/><net_sink comp="414" pin=3"/></net>

<net id="430"><net_src comp="52" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="431"><net_src comp="196" pin="2"/><net_sink comp="424" pin=1"/></net>

<net id="432"><net_src comp="54" pin="0"/><net_sink comp="424" pin=2"/></net>

<net id="433"><net_src comp="56" pin="0"/><net_sink comp="424" pin=3"/></net>

<net id="440"><net_src comp="52" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="441"><net_src comp="238" pin="2"/><net_sink comp="434" pin=1"/></net>

<net id="442"><net_src comp="54" pin="0"/><net_sink comp="434" pin=2"/></net>

<net id="443"><net_src comp="56" pin="0"/><net_sink comp="434" pin=3"/></net>

<net id="447"><net_src comp="434" pin="4"/><net_sink comp="444" pin=0"/></net>

<net id="452"><net_src comp="0" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="444" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="458"><net_src comp="58" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="463"><net_src comp="60" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="468"><net_src comp="60" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="476"><net_src comp="0" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="469" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="478"><net_src comp="472" pin="2"/><net_sink comp="244" pin=1"/></net>

<net id="486"><net_src comp="0" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="479" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="488"><net_src comp="482" pin="2"/><net_sink comp="252" pin=1"/></net>

<net id="496"><net_src comp="0" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="489" pin="1"/><net_sink comp="492" pin=1"/></net>

<net id="498"><net_src comp="492" pin="2"/><net_sink comp="260" pin=1"/></net>

<net id="506"><net_src comp="499" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="130" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="512"><net_src comp="499" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="132" pin="0"/><net_sink comp="508" pin=1"/></net>

<net id="520"><net_src comp="52" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="521"><net_src comp="54" pin="0"/><net_sink comp="514" pin=2"/></net>

<net id="522"><net_src comp="56" pin="0"/><net_sink comp="514" pin=3"/></net>

<net id="526"><net_src comp="514" pin="4"/><net_sink comp="523" pin=0"/></net>

<net id="531"><net_src comp="0" pin="0"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="523" pin="1"/><net_sink comp="527" pin=1"/></net>

<net id="543"><net_src comp="536" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="140" pin="0"/><net_sink comp="539" pin=1"/></net>

<net id="549"><net_src comp="533" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="550"><net_src comp="150" pin="0"/><net_sink comp="545" pin=1"/></net>

<net id="556"><net_src comp="545" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="557"><net_src comp="60" pin="0"/><net_sink comp="551" pin=1"/></net>

<net id="558"><net_src comp="533" pin="1"/><net_sink comp="551" pin=2"/></net>

<net id="564"><net_src comp="545" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="565"><net_src comp="539" pin="2"/><net_sink comp="559" pin=1"/></net>

<net id="566"><net_src comp="536" pin="1"/><net_sink comp="559" pin=2"/></net>

<net id="572"><net_src comp="152" pin="0"/><net_sink comp="567" pin=0"/></net>

<net id="573"><net_src comp="559" pin="3"/><net_sink comp="567" pin=1"/></net>

<net id="574"><net_src comp="60" pin="0"/><net_sink comp="567" pin=2"/></net>

<net id="580"><net_src comp="152" pin="0"/><net_sink comp="575" pin=0"/></net>

<net id="581"><net_src comp="551" pin="3"/><net_sink comp="575" pin=1"/></net>

<net id="582"><net_src comp="60" pin="0"/><net_sink comp="575" pin=2"/></net>

<net id="587"><net_src comp="296" pin="4"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="158" pin="0"/><net_sink comp="583" pin=1"/></net>

<net id="593"><net_src comp="296" pin="4"/><net_sink comp="589" pin=0"/></net>

<net id="594"><net_src comp="160" pin="0"/><net_sink comp="589" pin=1"/></net>

<net id="599"><net_src comp="308" pin="4"/><net_sink comp="595" pin=0"/></net>

<net id="600"><net_src comp="164" pin="0"/><net_sink comp="595" pin=1"/></net>

<net id="605"><net_src comp="140" pin="0"/><net_sink comp="601" pin=1"/></net>

<net id="618"><net_src comp="601" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="622"><net_src comp="292" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="628"><net_src comp="170" pin="0"/><net_sink comp="623" pin=0"/></net>

<net id="629"><net_src comp="292" pin="1"/><net_sink comp="623" pin=1"/></net>

<net id="630"><net_src comp="60" pin="0"/><net_sink comp="623" pin=2"/></net>

<net id="634"><net_src comp="623" pin="3"/><net_sink comp="631" pin=0"/></net>

<net id="639"><net_src comp="631" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="640"><net_src comp="619" pin="1"/><net_sink comp="635" pin=1"/></net>

<net id="641"><net_src comp="635" pin="2"/><net_sink comp="373" pin=4"/></net>

<net id="645"><net_src comp="642" pin="1"/><net_sink comp="373" pin=5"/></net>

<net id="649"><net_src comp="646" pin="1"/><net_sink comp="390" pin=4"/></net>

<net id="653"><net_src comp="184" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="655"><net_src comp="650" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="656"><net_src comp="650" pin="1"/><net_sink comp="614" pin=1"/></net>

<net id="660"><net_src comp="188" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="662"><net_src comp="657" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="663"><net_src comp="657" pin="1"/><net_sink comp="610" pin=1"/></net>

<net id="667"><net_src comp="192" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="669"><net_src comp="664" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="670"><net_src comp="664" pin="1"/><net_sink comp="606" pin=1"/></net>

<net id="674"><net_src comp="196" pin="2"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="390" pin=5"/></net>

<net id="679"><net_src comp="202" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="684"><net_src comp="208" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="390" pin=3"/></net>

<net id="689"><net_src comp="214" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="337" pin=5"/></net>

<net id="691"><net_src comp="686" pin="1"/><net_sink comp="390" pin=2"/></net>

<net id="695"><net_src comp="220" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="337" pin=4"/></net>

<net id="700"><net_src comp="226" pin="2"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="337" pin=3"/></net>

<net id="705"><net_src comp="232" pin="2"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="337" pin=2"/></net>

<net id="707"><net_src comp="702" pin="1"/><net_sink comp="373" pin=9"/></net>

<net id="711"><net_src comp="404" pin="4"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="713"><net_src comp="708" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="717"><net_src comp="414" pin="4"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="719"><net_src comp="714" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="723"><net_src comp="424" pin="4"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="725"><net_src comp="720" pin="1"/><net_sink comp="330" pin=2"/></net>

<net id="729"><net_src comp="448" pin="2"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="731"><net_src comp="726" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="735"><net_src comp="472" pin="2"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="740"><net_src comp="482" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="745"><net_src comp="492" pin="2"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="753"><net_src comp="508" pin="2"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="758"><net_src comp="527" pin="2"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="760"><net_src comp="755" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="764"><net_src comp="551" pin="3"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="766"><net_src comp="761" pin="1"/><net_sink comp="373" pin=6"/></net>

<net id="770"><net_src comp="559" pin="3"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="772"><net_src comp="767" pin="1"/><net_sink comp="373" pin=2"/></net>

<net id="776"><net_src comp="567" pin="3"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="373" pin=3"/></net>

<net id="781"><net_src comp="575" pin="3"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="373" pin=7"/></net>

<net id="786"><net_src comp="583" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="790"><net_src comp="589" pin="2"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="795"><net_src comp="595" pin="2"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="800"><net_src comp="275" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="805"><net_src comp="635" pin="2"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="373" pin=4"/></net>

<net id="810"><net_src comp="642" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="373" pin=5"/></net>

<net id="815"><net_src comp="287" pin="2"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="820"><net_src comp="646" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="390" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 35 36 38 48 49 }
	Port: output_fm_buffer_1 | {34 37 }
	Port: output_fm_buffer | {24 38 }
	Port: input_fm_buffer_1 | {24 38 }
	Port: weights_buffer_0_0_0 | {24 38 }
	Port: weights_buffer_0_0_1 | {24 38 }
	Port: weights_buffer_0_0_2 | {24 38 }
	Port: weights_buffer_0_0_3 | {24 38 }
	Port: weights_buffer_0_0_4 | {24 38 }
	Port: weights_buffer_0_0_5 | {24 38 }
	Port: weights_buffer_0_0_6 | {24 38 }
	Port: weights_buffer_0_0_7 | {24 38 }
	Port: output_fm_buffer_0 | {48 49 }
	Port: input_fm_buffer | {48 49 }
 - Input state : 
	Port: srcnn : gmem | {24 25 26 27 28 29 30 31 32 34 38 39 40 41 42 43 44 45 46 47 48 49 }
	Port: srcnn : conv1_biases | {1 }
	Port: srcnn : conv1_output_ftmap | {1 }
	Port: srcnn : conv2_weights | {1 }
	Port: srcnn : conv2_biases | {1 }
	Port: srcnn : conv2_output_ftmap | {1 }
	Port: srcnn : conv3_weights | {1 }
	Port: srcnn : conv3_biases | {1 }
	Port: srcnn : output_ftmap | {1 }
	Port: srcnn : output_fm_buffer_1 | {35 36 }
	Port: srcnn : output_fm_buffer | {24 38 }
	Port: srcnn : input_fm_buffer_1 | {24 38 }
	Port: srcnn : weights_buffer_0_0_0 | {24 38 }
	Port: srcnn : weights_buffer_0_0_1 | {24 38 }
	Port: srcnn : weights_buffer_0_0_2 | {24 38 }
	Port: srcnn : weights_buffer_0_0_3 | {24 38 }
	Port: srcnn : weights_buffer_0_0_4 | {24 38 }
	Port: srcnn : weights_buffer_0_0_5 | {24 38 }
	Port: srcnn : weights_buffer_0_0_6 | {24 38 }
	Port: srcnn : weights_buffer_0_0_7 | {24 38 }
	Port: srcnn : output_fm_buffer_0 | {48 49 }
	Port: srcnn : input_fm_buffer | {48 49 }
  - Chain level:
	State 1
		sext_ln114 : 1
		gmem_addr_3 : 2
		store_ln30 : 1
		store_ln30 : 1
		store_ln30 : 1
	State 2
		gmem_addr : 1
		empty : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		gmem_addr_1 : 1
		empty_44 : 2
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
		gmem_addr_2 : 1
		empty_46 : 2
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
		icmp_ln30 : 1
		add_ln30_1 : 1
		br_ln30 : 2
		p_cast_cast : 1
		gmem_addr_4 : 2
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
		add_ln30 : 1
		icmp_ln31 : 1
		select_ln30 : 2
		select_ln30_1 : 2
		p_shl_mid2 : 3
		tmp_3 : 3
	State 33
		icmp_ln114 : 1
		add_ln114 : 1
	State 34
		add_ln114_1 : 1
		store_ln31 : 1
	State 35
		zext_ln118_10 : 1
		add_ln118_5 : 2
		call_ln30 : 3
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
		call_ln45 : 1
	State 49


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------|---------|---------|---------|---------|
| Operation|                    Functional Unit                    |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------------|---------|---------|---------|---------|
|          |              grp_srcnn_Pipeline_1_fu_316              |    0    |    0    |    54   |    58   |
|          |              grp_srcnn_Pipeline_2_fu_323              |    0    |    0    |    53   |    56   |
|          |              grp_srcnn_Pipeline_3_fu_330              |    0    |    0    |    48   |    46   |
|   call   |                    grp_conv2_fu_337                   |    14   |  14.58  |   3456  |   3652  |
|          |              grp_srcnn_Pipeline_5_fu_367              |    0    |    0    |    15   |    44   |
|          | grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373 |    2    |  0.854  |   582   |   736   |
|          |                    grp_conv3_fu_390                   |    9    | 47.2905 |  39387  |  27155  |
|----------|-------------------------------------------------------|---------|---------|---------|---------|
|          |                   add_ln30_1_fu_508                   |    0    |    0    |    0    |    15   |
|          |                    add_ln30_fu_539                    |    0    |    0    |    0    |    12   |
|    add   |                    add_ln114_fu_589                   |    0    |    0    |    0    |    14   |
|          |                   add_ln114_1_fu_595                  |    0    |    0    |    0    |    31   |
|          |                    add_ln31_fu_601                    |    0    |    0    |    0    |    12   |
|          |                   add_ln118_5_fu_635                  |    0    |    0    |    0    |    18   |
|----------|-------------------------------------------------------|---------|---------|---------|---------|
|          |                    icmp_ln30_fu_502                   |    0    |    0    |    0    |    15   |
|   icmp   |                    icmp_ln31_fu_545                   |    0    |    0    |    0    |    12   |
|          |                   icmp_ln114_fu_583                   |    0    |    0    |    0    |    14   |
|----------|-------------------------------------------------------|---------|---------|---------|---------|
|  select  |                   select_ln30_fu_551                  |    0    |    0    |    0    |    4    |
|          |                  select_ln30_1_fu_559                 |    0    |    0    |    0    |    4    |
|----------|-------------------------------------------------------|---------|---------|---------|---------|
|          |             output_ftmap_read_read_fu_196             |    0    |    0    |    0    |    0    |
|          |             conv3_biases_read_read_fu_202             |    0    |    0    |    0    |    0    |
|          |             conv3_weights_read_read_fu_208            |    0    |    0    |    0    |    0    |
|          |          conv2_output_ftmap_read_read_fu_214          |    0    |    0    |    0    |    0    |
|   read   |             conv2_biases_read_read_fu_220             |    0    |    0    |    0    |    0    |
|          |             conv2_weights_read_read_fu_226            |    0    |    0    |    0    |    0    |
|          |          conv1_output_ftmap_read_read_fu_232          |    0    |    0    |    0    |    0    |
|          |             conv1_biases_read_read_fu_238             |    0    |    0    |    0    |    0    |
|          |              gmem_addr_3_read_read_fu_275             |    0    |    0    |    0    |    0    |
|          |              gmem_addr_4_read_read_fu_287             |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------|---------|---------|---------|---------|
|          |                  grp_writeresp_fu_244                 |    0    |    0    |    0    |    0    |
| writeresp|                  grp_writeresp_fu_252                 |    0    |    0    |    0    |    0    |
|          |                  grp_writeresp_fu_260                 |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------|---------|---------|---------|---------|
|  readreq |                   grp_readreq_fu_268                  |    0    |    0    |    0    |    0    |
|          |                   grp_readreq_fu_280                  |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------|---------|---------|---------|---------|
|          |                    trunc_ln_fu_404                    |    0    |    0    |    0    |    0    |
|          |                    trunc_ln1_fu_414                   |    0    |    0    |    0    |    0    |
|partselect|                    trunc_ln2_fu_424                   |    0    |    0    |    0    |    0    |
|          |                    trunc_ln3_fu_434                   |    0    |    0    |    0    |    0    |
|          |                     p_cast_fu_514                     |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------|---------|---------|---------|---------|
|          |                   sext_ln114_fu_444                   |    0    |    0    |    0    |    0    |
|          |                    sext_ln34_fu_469                   |    0    |    0    |    0    |    0    |
|   sext   |                    sext_ln35_fu_479                   |    0    |    0    |    0    |    0    |
|          |                    sext_ln36_fu_489                   |    0    |    0    |    0    |    0    |
|          |                   p_cast_cast_fu_523                  |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------|---------|---------|---------|---------|
|          |                   p_shl_mid2_fu_567                   |    0    |    0    |    0    |    0    |
|bitconcatenate|                      tmp_3_fu_575                     |    0    |    0    |    0    |    0    |
|          |                      tmp_4_fu_623                     |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------|---------|---------|---------|---------|
|   zext   |                   zext_ln118_fu_619                   |    0    |    0    |    0    |    0    |
|          |                  zext_ln118_10_fu_631                 |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                       |    25   | 62.7245 |  43595  |  31898  |
|----------|-------------------------------------------------------|---------|---------|---------|---------|

Memories:
+--------------------+--------+--------+--------+--------+
|                    |  BRAM  |   FF   |   LUT  |  URAM  |
+--------------------+--------+--------+--------+--------+
|   input_fm_buffer  |    8   |    0   |    0   |    0   |
|  input_fm_buffer_1 |    8   |    0   |    0   |    0   |
|  output_fm_buffer  |   22   |    0   |    0   |    0   |
| output_fm_buffer_0 |    1   |    0   |    0   |    0   |
| output_fm_buffer_1 |   38   |    0   |    0   |    0   |
|weights_buffer_0_0_0|    1   |    0   |    0   |    0   |
|weights_buffer_0_0_1|    1   |    0   |    0   |    0   |
|weights_buffer_0_0_2|    1   |    0   |    0   |    0   |
|weights_buffer_0_0_3|    1   |    0   |    0   |    0   |
|weights_buffer_0_0_4|    1   |    0   |    0   |    0   |
|weights_buffer_0_0_5|    1   |    0   |    0   |    0   |
|weights_buffer_0_0_6|    1   |    0   |    0   |    0   |
|weights_buffer_0_0_7|    1   |    0   |    0   |    0   |
+--------------------+--------+--------+--------+--------+
|        Total       |   85   |    0   |    0   |    0   |
+--------------------+--------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|      add_ln114_1_reg_792      |   24   |
|       add_ln114_reg_787       |    7   |
|      add_ln118_5_reg_802      |   12   |
|       add_ln30_1_reg_750      |    8   |
|conv1_output_ftmap_read_reg_702|   64   |
|   conv2_biases_read_reg_692   |   64   |
|conv2_output_ftmap_read_reg_686|   64   |
|   conv2_weights_read_reg_697  |   64   |
|   conv3_biases_read_reg_676   |   64   |
|   conv3_weights_read_reg_681  |   64   |
|        empty_48_reg_807       |   32   |
|        empty_50_reg_817       |   32   |
|      gmem_addr_1_reg_737      |   32   |
|      gmem_addr_2_reg_742      |   32   |
|    gmem_addr_3_read_reg_797   |   32   |
|      gmem_addr_3_reg_726      |   32   |
|    gmem_addr_4_read_reg_812   |   32   |
|      gmem_addr_4_reg_755      |   32   |
|       gmem_addr_reg_732       |   32   |
|       icmp_ln114_reg_783      |    1   |
|    indvar_flatten7_reg_664    |    8   |
|          nout_reg_292         |    7   |
|   output_ftmap_read_reg_671   |   64   |
|       p_shl_mid2_reg_773      |    8   |
|        phi_mul_reg_304        |   24   |
|     select_ln30_1_reg_767     |    4   |
|      select_ln30_reg_761      |    4   |
|           ti_reg_650          |    4   |
|           tj_reg_657          |    4   |
|         tmp_3_reg_778         |    8   |
|       trunc_ln1_reg_714       |   62   |
|       trunc_ln2_reg_720       |   62   |
|        trunc_ln_reg_708       |   62   |
+-------------------------------+--------+
|             Total             |  1045  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------------------------|------|------|------|--------||---------||---------|
|                          Comp                         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------------------------------|------|------|------|--------||---------||---------|
|                  grp_writeresp_fu_244                 |  p0  |   2  |   1  |    2   |
|                  grp_writeresp_fu_244                 |  p1  |   2  |  32  |   64   ||    9    |
|                  grp_writeresp_fu_252                 |  p0  |   2  |   1  |    2   |
|                  grp_writeresp_fu_252                 |  p1  |   2  |  32  |   64   ||    9    |
|                  grp_writeresp_fu_260                 |  p0  |   2  |   1  |    2   |
|                  grp_writeresp_fu_260                 |  p1  |   2  |  32  |   64   ||    9    |
|                      nout_reg_292                     |  p0  |   2  |   7  |   14   ||    9    |
|                    phi_mul_reg_304                    |  p0  |   2  |  24  |   48   ||    9    |
| grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373 |  p4  |   2  |  12  |   24   ||    9    |
| grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373 |  p5  |   2  |  32  |   64   ||    9    |
|                    grp_conv3_fu_390                   |  p4  |   2  |  32  |   64   ||    9    |
|-------------------------------------------------------|------|------|------|--------||---------||---------|
|                         Total                         |      |      |      |   412  ||  4.697  ||    72   |
|-------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   25   |   62   |  43595 |  31898 |    -   |
|   Memory  |   85   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    4   |    -   |   72   |    -   |
|  Register |    -   |    -   |    -   |  1045  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   85   |   25   |   67   |  44640 |  31970 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
