
istflow -prj "C:/Users/Public/DTS/reveal_ex/ECP2/counter_rel.rvl" -design "Reveal_ecp2_impl1.rvp" 
Copyright (c) 2001-2013 Lattice Semiconductor Corporation. All rights reserved.
Check Reveal Inserter settings...
    <postMsg mid="2120344" type="Info"    dynamic="1" navigation="0" arg0="2"  />
    <postMsg mid="2120346" type="Info"    dynamic="1" navigation="0" arg0="0"  />
Design Rule Check PASSED.
Finished checking Reveal Inserter settings.
Generating core template(s)...
Parameters loaded ok.
No optional files required.
IP template generation completed ok.

Finished running Tcl command: "C:/lscc/diamond/3.8_x64/tcltk/bin/tclsh" "C:/Users/Public/DTS/reveal_ex/ECP2/impl1/reveal_workspace/tmpreveal/counter_rel_generate.tcl".
all messages logged in file C:/Users/Public/DTS/reveal_ex/ECP2/impl1/reveal_error.log

Analyzing Verilog file C:/Users/Public/DTS/reveal_ex/ECP2/impl1/reveal_workspace/counter_rel/counter_top_la0_bb.v. VERI-1482
all messages logged in file C:/Users/Public/DTS/reveal_ex/ECP2/impl1/reveal_error.log

Analyzing Verilog file C:/Users/Public/DTS/reveal_ex/ECP2/impl1/reveal_workspace/tmpreveal/counter_top_reveal_coretop.v. VERI-1482
Analyzing Verilog file C:/Users/Public/DTS/reveal_ex/ECP2/source/counter_top.v. VERI-1482
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/Users/Public/DTS/reveal_ex/ECP2/source/counter_top.v(2): " arg1="counter_top" arg2="C:/Users/Public/DTS/reveal_ex/ECP2/source/counter_top.v" arg3="2"  />
    <postMsg mid="35909000" type="Info"    dynamic="2" navigation="2" arg0="C:/Users/Public/DTS/reveal_ex/ECP2/source/counter_top.v(29): " arg1="counter_top" arg2="C:/Users/Public/DTS/reveal_ex/ECP2/source/counter_top.v" arg3="29"  />
(VERI-1491) Pretty printing all modules in library work to file C:/Users/Public/DTS/reveal_ex/ECP2/impl1/reveal_workspace/tmpreveal/counter_top_rvl.v
Lpf file 'C:/Users/Public/DTS/reveal_ex/ECP2/Reveal_ecp2.lpf' is updated.

synpwrap -msg -prj "Reveal_ecp2_impl1_synplify.tcl" -log "Reveal_ecp2_impl1.srf"
Copyright (C) 1992-2016 Lattice Semiconductor Corporation. All rights reserved.
Lattice Diamond Version 3.8.0.115.3
    <postMsg mid="2011000" type="Info"    dynamic="0" navigation="0"  />

==contents of Reveal_ecp2_impl1.srf
#Build: Synplify Pro L-2016.03L-1, Build 097R, Jul  4 2016
#install: C:\lscc\diamond\3.8_x64\synpbase
#OS: Windows 7 6.1
#Hostname: L-8X3YD72

# Fri Apr 28 11:05:22 2017

#Implementation: impl1

Synopsys HDL Compiler, version comp2016q2rc, Build 192R, built Jul  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q2rc, Build 192R, built Jul  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\diamond\3.8_x64\synpbase\lib\lucent\ecp2.v" (library work)
@I::"C:\lscc\diamond\3.8_x64\synpbase\lib\lucent\pmi_def.v" (library work)
@I::"C:\lscc\diamond\3.8_x64\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\diamond\3.8_x64\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\diamond\3.8_x64\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\diamond\3.8_x64\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\lscc\diamond\3.8_x64\cae_library\synthesis\verilog\pmi_def.v" (library work)
@I::"C:\lscc\diamond\3.8_x64\module\reveal\src\ertl\ertl.v" (library work)
@I::"C:\lscc\diamond\3.8_x64\module\reveal\src\rvl_j2w_module\rvl_j2w_module.v" (library work)
@I::"C:\lscc\diamond\3.8_x64\module\reveal\src\rvl_j2w_module\wb2sci.v" (library work)
@I::"C:\lscc\diamond\3.8_x64\module\reveal\src\ertl\JTAG_SOFT.v" (library work)
@I::"C:\Users\Public\DTS\reveal_ex\ECP2\impl1\reveal_workspace\tmpreveal\counter_top_la0_trig_gen.v" (library work)
@I::"C:\Users\Public\DTS\reveal_ex\ECP2\impl1\reveal_workspace\tmpreveal\counter_top_la0_gen.v" (library work)
@I::"C:\Users\Public\DTS\reveal_ex\ECP2\impl1\reveal_workspace\tmpreveal\counter_top_rvl.v" (library work)
Verilog syntax check successful!
Selecting top level module counter_top
@N: CG364 :"C:\lscc\diamond\3.8_x64\synpbase\lib\lucent\ecp2.v":761:7:761:10|Synthesizing module OSCD in library work.

@N: CG364 :"C:\lscc\diamond\3.8_x64\synpbase\lib\lucent\ecp2.v":1263:7:1263:9|Synthesizing module VHI in library work.







@N: CG364 :"C:\Users\Public\DTS\reveal_ex\ECP2\impl1\reveal_workspace\tmpreveal\counter_top_la0_trig_gen.v":11:7:11:26|Synthesizing module counter_top_la0_trig in library work.



@N: CG364 :"C:\Users\Public\DTS\reveal_ex\ECP2\impl1\reveal_workspace\tmpreveal\counter_top_la0_gen.v":12:7:12:21|Synthesizing module counter_top_la0 in library work.

@N: CG364 :"C:\lscc\diamond\3.8_x64\cae_library\synthesis\verilog\pmi_def.v":1162:7:1162:16|Synthesizing module jtagconn16 in library work.

@N: CG364 :"C:\Users\Public\DTS\reveal_ex\ECP2\impl1\reveal_workspace\tmpreveal\counter_top_rvl.v":2:7:2:20|Synthesizing module reveal_coretop in library work.

@W: CG360 :"C:\Users\Public\DTS\reveal_ex\ECP2\impl1\reveal_workspace\tmpreveal\counter_top_rvl.v":15:29:15:39|Removing wire trigger_out, as there is no assignment to it.
@N: CG364 :"C:\Users\Public\DTS\reveal_ex\ECP2\impl1\reveal_workspace\tmpreveal\counter_top_rvl.v":50:7:50:17|Synthesizing module counter_top in library work.

@N: CL159 :"C:\Users\Public\DTS\reveal_ex\ECP2\impl1\reveal_workspace\tmpreveal\counter_top_la0_gen.v":51:7:51:13|Input reset_n is unused.
@N: CL159 :"C:\Users\Public\DTS\reveal_ex\ECP2\impl1\reveal_workspace\tmpreveal\counter_top_la0_gen.v":62:7:62:16|Input trigger_en is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 83MB peak: 89MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Apr 28 11:05:23 2017

###########################################################]
Synopsys Netlist Linker, version comp2016q2rc, Build 192R, built Jul  5 2016
@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Apr 28 11:05:24 2017

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Apr 28 11:05:24 2017

###########################################################]
Synopsys Netlist Linker, version comp2016q2rc, Build 192R, built Jul  5 2016
@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Apr 28 11:05:25 2017

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1498R, Built Jul  5 2016 10:30:31
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.03L-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Public\DTS\reveal_ex\ECP2\impl1\Reveal_ecp2_impl1_scck.rpt 
Printing clock  summary report in "C:\Users\Public\DTS\reveal_ex\ECP2\impl1\Reveal_ecp2_impl1_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 113MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 115MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=18  set on top level netlist counter_top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 142MB)



Clock Summary
*****************

Start                                     Requested     Requested     Clock        Clock                     Clock
Clock                                     Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------------------------------
System                                    355.9 MHz     2.810         system       system_clkgroup           0    
counter_top|clk1                          55.0 MHz      18.182        inferred     Autoconstr_clkgroup_0     194  
reveal_coretop|jtck_inferred_clock[0]     250.7 MHz     3.989         inferred     Autoconstr_clkgroup_1     165  
==================================================================================================================


Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 142MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Apr 28 11:05:26 2017

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1498R, Built Jul  5 2016 10:30:31
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.03L-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 111MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 113MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 142MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 142MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 145MB peak: 145MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 143MB peak: 146MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 146MB peak: 148MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 147MB peak: 148MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 147MB peak: 148MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 147MB peak: 148MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 147MB peak: 148MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 151MB peak: 157MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -2.06ns		 438 /       344
   2		0h:00m:02s		    -2.06ns		 429 /       344
   3		0h:00m:02s		    -2.06ns		 429 /       344
   4		0h:00m:02s		    -2.06ns		 429 /       344
   5		0h:00m:02s		    -1.77ns		 429 /       344
Timing driven replication report
Added 10 Registers via timing driven replication
Added 0 LUTs via timing driven replication

   6		0h:00m:03s		    -2.70ns		 499 /       354
   7		0h:00m:03s		    -2.12ns		 498 /       354
   8		0h:00m:03s		    -2.09ns		 501 /       354
Added 5 Registers via timing driven replication
Added 0 LUTs via timing driven replication


   9		0h:00m:03s		    -1.72ns		 509 /       359
  10		0h:00m:03s		    -1.50ns		 510 /       359
  11		0h:00m:03s		    -1.31ns		 510 /       359
  12		0h:00m:03s		    -1.32ns		 511 /       359
  13		0h:00m:03s		    -1.32ns		 511 /       359

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 160MB peak: 161MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 161MB peak: 161MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 359 clock pin(s) of sequential element(s)
0 instances converted, 359 sequential instances remain driven by gated/generated clocks

======================================================================================================================================================== Gated/Generated Clocks ========================================================================================================================================================
Clock Tree ID     Driving Element                                           Drive Element Type     Fanout     Sample Instance                                                                             Explanation                                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       OSCinst0                                                  OSCD                   194        counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.te_0.te_precnt_val[0]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       counter_top_reveal_coretop_instance.jtagconn16_inst_0     jtagconn16             165        counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.capture_dr_d4         Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
========================================================================================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 125MB peak: 161MB)

Writing Analyst data base C:\Users\Public\DTS\reveal_ex\ECP2\impl1\synwork\Reveal_ecp2_impl1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 158MB peak: 161MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: C:\Users\Public\DTS\reveal_ex\ECP2\impl1\Reveal_ecp2_impl1.edi
L-2016.03L-1
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 162MB peak: 165MB)


Start final timing analysis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 161MB peak: 165MB)

@W: MT246 :"c:\users\public\dts\reveal_ex\ecp2\impl1\reveal_workspace\tmpreveal\counter_top_rvl.v":40:15:40:31|Blackbox jtagconn16 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"c:\lscc\diamond\3.8_x64\module\reveal\src\ertl\ertl.v":1192:8:1192:20|Blackbox pmi_ram_dp_Z2 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"c:\lscc\diamond\3.8_x64\module\reveal\src\ertl\ertl.v":2159:8:2159:13|Blackbox pmi_ram_dp_Z4 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock counter_top|clk1 with period 18.18ns. Please declare a user-defined clock on object "n:clk1"
@W: MT420 |Found inferred clock reveal_coretop|jtck_inferred_clock[0] with period 5.97ns. Please declare a user-defined clock on object "n:counter_top_reveal_coretop_instance.jtck[0]"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Apr 28 11:05:32 2017
#


Top view:               counter_top
Requested Frequency:    55.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary
*******************


Worst slack in design: -1.053

                                          Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock                            Frequency     Frequency     Period        Period        Slack      Type         Group                
-----------------------------------------------------------------------------------------------------------------------------------------------
counter_top|clk1                          55.0 MHz      159.9 MHz     18.182        6.254         11.928     inferred     Autoconstr_clkgroup_0
reveal_coretop|jtck_inferred_clock[0]     167.6 MHz     142.5 MHz     5.966         7.019         -1.053     inferred     Autoconstr_clkgroup_1
System                                    401.3 MHz     341.1 MHz     2.492         2.932         -0.440     system       system_clkgroup      
===============================================================================================================================================





Clock Relationships
*******************

Clocks                                                                        |    rise  to  rise    |    fall  to  fall    |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                               Ending                                 |  constraint  slack   |  constraint  slack   |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                 System                                 |  2.492       -0.440  |  No paths    -       |  No paths    -      |  No paths    -    
System                                 counter_top|clk1                       |  18.182      16.329  |  No paths    -       |  No paths    -      |  No paths    -    
System                                 reveal_coretop|jtck_inferred_clock[0]  |  No paths    -       |  No paths    -       |  5.966       0.063  |  No paths    -    
counter_top|clk1                       System                                 |  18.182      14.375  |  No paths    -       |  No paths    -      |  No paths    -    
counter_top|clk1                       counter_top|clk1                       |  18.182      11.928  |  No paths    -       |  No paths    -      |  No paths    -    
counter_top|clk1                       reveal_coretop|jtck_inferred_clock[0]  |  No paths    -       |  No paths    -       |  Diff grp    -      |  No paths    -    
reveal_coretop|jtck_inferred_clock[0]  System                                 |  No paths    -       |  No paths    -       |  No paths    -      |  5.966       1.378
reveal_coretop|jtck_inferred_clock[0]  counter_top|clk1                       |  No paths    -       |  No paths    -       |  No paths    -      |  Diff grp    -    
reveal_coretop|jtck_inferred_clock[0]  reveal_coretop|jtck_inferred_clock[0]  |  No paths    -       |  5.966       -1.053  |  No paths    -      |  No paths    -    
======================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: counter_top|clk1
====================================



Starting Points with Worst Slack
********************************

                                                                                               Starting                                                         Arrival           
Instance                                                                                       Reference            Type        Pin     Net                     Time        Slack 
                                                                                               Clock                                                                              
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.capture                        counter_top|clk1     FD1P3DX     Q       capture                 1.075       11.928
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr[0]              counter_top|clk1     FD1P3DX     Q       post_trig_cntr[0]       0.929       12.074
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr[1]              counter_top|clk1     FD1P3DX     Q       post_trig_cntr[1]       0.929       12.074
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr[2]              counter_top|clk1     FD1P3DX     Q       post_trig_cntr[2]       0.929       12.074
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr[3]              counter_top|clk1     FD1P3DX     Q       post_trig_cntr[3]       0.929       12.074
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr[4]              counter_top|clk1     FD1P3DX     Q       post_trig_cntr[4]       0.929       12.074
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr[5]              counter_top|clk1     FD1P3DX     Q       post_trig_cntr[5]       0.929       12.074
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.tu_0.input_a_d1[0]           counter_top|clk1     FD1S3DX     Q       gt_0                    1.067       12.605
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.tu_0.compare_reg\[0\][0]     counter_top|clk1     FD1P3DX     Q       compare_reg\[0\][0]     0.994       12.677
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.tu_0.input_a_d1[1]           counter_top|clk1     FD1S3DX     Q       gt_1                    1.067       12.678
==================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                       Starting                                                          Required           
Instance                                                                               Reference            Type        Pin     Net                      Time         Slack 
                                                                                       Clock                                                                                
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr[7]      counter_top|clk1     FD1P3DX     D       post_trig_cntr_s[7]      18.251       11.928
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.pre_trig_cntr[7]       counter_top|clk1     FD1P3DX     D       pre_trig_cntr_s[7]       18.251       11.928
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.tm_wr_addr_cntr[7]     counter_top|clk1     FD1P3DX     D       tm_wr_addr_cntr_s[7]     18.251       11.928
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr[5]      counter_top|clk1     FD1P3DX     D       post_trig_cntr_s[5]      18.251       12.001
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr[6]      counter_top|clk1     FD1P3DX     D       post_trig_cntr_s[6]      18.251       12.001
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.pre_trig_cntr[5]       counter_top|clk1     FD1P3DX     D       pre_trig_cntr_s[5]       18.251       12.001
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.pre_trig_cntr[6]       counter_top|clk1     FD1P3DX     D       pre_trig_cntr_s[6]       18.251       12.001
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.tm_wr_addr_cntr[5]     counter_top|clk1     FD1P3DX     D       tm_wr_addr_cntr_s[5]     18.251       12.001
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.tm_wr_addr_cntr[6]     counter_top|clk1     FD1P3DX     D       tm_wr_addr_cntr_s[6]     18.251       12.001
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr[3]      counter_top|clk1     FD1P3DX     D       post_trig_cntr_s[3]      18.251       12.074
============================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      18.182
    - Setup time:                            -0.069
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         18.251

    - Propagation time:                      6.322
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 11.928

    Number of logic level(s):                8
    Starting point:                          counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.capture / Q
    Ending point:                            counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr[7] / D
    The start point is clocked by            counter_top|clk1 [rising] on pin CK
    The end   point is clocked by            counter_top|clk1 [rising] on pin CK

Instance / Net                                                                                              Pin      Pin               Arrival     No. of    
Name                                                                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.capture                        FD1P3DX      Q        Out     1.075     1.075       -         
capture                                                                                        Net          -        -       -         -           6         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr_RNIBBT91[2]     ORCALUT4     A        In      0.000     1.075       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr_RNIBBT91[2]     ORCALUT4     Z        Out     0.754     1.830       -         
clear_5_0_312_1_o2_4                                                                           Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr_RNIO1B24[6]     ORCALUT4     A        In      0.000     1.830       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr_RNIO1B24[6]     ORCALUT4     Z        Out     0.892     2.722       -         
N_95                                                                                           Net          -        -       -         -           3         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.start_d_RNILCNB4               ORCALUT4     A        In      0.000     2.722       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.start_d_RNILCNB4               ORCALUT4     Z        Out     1.092     3.814       -         
pre_trig_cntr                                                                                  Net          -        -       -         -           27        
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr_cry_0[0]        CCU2B        A1       In      0.000     3.814       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr_cry_0[0]        CCU2B        COUT     Out     1.056     4.869       -         
post_trig_cntr_cry[0]                                                                          Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr_cry_0[1]        CCU2B        CIN      In      0.000     4.869       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr_cry_0[1]        CCU2B        COUT     Out     0.073     4.942       -         
post_trig_cntr_cry[2]                                                                          Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr_cry_0[3]        CCU2B        CIN      In      0.000     4.942       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr_cry_0[3]        CCU2B        COUT     Out     0.073     5.015       -         
post_trig_cntr_cry[4]                                                                          Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr_cry_0[5]        CCU2B        CIN      In      0.000     5.015       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr_cry_0[5]        CCU2B        COUT     Out     0.073     5.088       -         
post_trig_cntr_cry[6]                                                                          Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr_s_0[7]          CCU2B        CIN      In      0.000     5.088       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr_s_0[7]          CCU2B        S0       Out     1.234     6.322       -         
post_trig_cntr_s[7]                                                                            Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr[7]              FD1P3DX      D        In      0.000     6.322       -         
=============================================================================================================================================================




====================================
Detailed Report for Clock: reveal_coretop|jtck_inferred_clock[0]
====================================



Starting Points with Worst Slack
********************************

                                                                                             Starting                                                                             Arrival           
Instance                                                                                     Reference                                 Type        Pin     Net                    Time        Slack 
                                                                                             Clock                                                                                                  
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.jshift_d1_fast         reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       jshift_d1_fast         1.116       -1.053
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[25]          reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[9]                1.208       -1.045
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[24]          reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[8]                1.168       -0.973
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[19]          reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[3]                1.148       -0.953
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg_fast[28]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       shift_reg_fast[28]     1.075       -0.944
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg_fast[29]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       shift_reg_fast[29]     1.075       -0.944
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.bit_cnt[0]             reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       bit_cnt[0]             0.994       -0.839
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.bit_cnt[1]             reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       bit_cnt[1]             0.994       -0.839
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.bit_cnt[2]             reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       bit_cnt[2]             0.994       -0.839
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[26]          reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[10]               1.035       -0.839
====================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                       Starting                                                                        Required           
Instance                                                                               Reference                                 Type        Pin     Net               Time         Slack 
                                                                                       Clock                                                                                              
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc      reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       parity_calc_5     5.355        -1.053
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.tm_crc[0]        reveal_coretop|jtck_inferred_clock[0]     FD1P3BX     D       tm_crc_7[0]       5.355        0.265 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[1]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       N_26_i            5.355        0.927 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[2]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       N_24_i            5.355        0.927 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[4]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       N_22_i            5.355        0.927 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[5]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       N_20_i            5.355        0.927 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[6]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       N_692_i           5.355        0.927 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[7]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       N_16_i            5.355        0.927 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[8]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       N_691_i           5.355        0.927 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[9]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       N_690_i           5.355        0.927 
==========================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.966
    - Setup time:                            0.611
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.355

    - Propagation time:                      6.408
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.053

    Number of logic level(s):                7
    Starting point:                          counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.jshift_d1_fast / Q
    Ending point:                            counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                            Pin      Pin               Arrival     No. of    
Name                                                                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.jshift_d1_fast         FD1P3DX      Q        Out     1.116     1.116       -         
jshift_d1_fast                                                                               Net          -        -       -         -           9         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.capture_dr             ORCALUT4     C        In      0.000     1.116       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.capture_dr             ORCALUT4     Z        Out     1.106     2.222       -         
capture_dr                                                                                   Net          -        -       -         -           32        
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_52     ORCALUT4     B        In      0.000     2.222       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_52     ORCALUT4     Z        Out     0.754     2.976       -         
parity_calc_RNO_52                                                                           Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_45     ORCALUT4     B        In      0.000     2.976       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_45     ORCALUT4     Z        Out     0.754     3.730       -         
g2_0                                                                                         Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_25     ORCALUT4     A        In      0.000     3.730       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_25     ORCALUT4     Z        Out     0.754     4.485       -         
parity_calc_RNO_25                                                                           Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_10     ORCALUT4     D        In      0.000     4.485       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_10     ORCALUT4     Z        Out     0.754     5.239       -         
N_4                                                                                          Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_2      ORCALUT4     A        In      0.000     5.239       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_2      ORCALUT4     Z        Out     0.754     5.994       -         
g0_6_1_0                                                                                     Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO        ORCALUT4     C        In      0.000     5.994       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO        ORCALUT4     Z        Out     0.415     6.408       -         
parity_calc_5                                                                                Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc            FD1P3DX      D        In      0.000     6.408       -         
===========================================================================================================================================================


Path information for path number 2: 
      Requested Period:                      5.966
    - Setup time:                            0.611
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.355

    - Propagation time:                      6.400
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.045

    Number of logic level(s):                7
    Starting point:                          counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[25] / Q
    Ending point:                            counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[25]                  FD1P3DX      Q        Out     1.208     1.208       -         
addr[9]                                                                                              Net          -        -       -         -           32        
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg_fast_RNII60T[16]     ORCALUT4     A        In      0.000     1.208       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg_fast_RNII60T[16]     ORCALUT4     Z        Out     1.006     2.213       -         
un5_jtdo_first_bit_5                                                                                 Net          -        -       -         -           8         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_54             ORCALUT4     B        In      0.000     2.213       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_54             ORCALUT4     Z        Out     0.754     2.968       -         
g2_1_0                                                                                               Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_47             ORCALUT4     A        In      0.000     2.968       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_47             ORCALUT4     Z        Out     0.754     3.722       -         
jtdo_iv_4_N_2_1_0                                                                                    Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_31             ORCALUT4     B        In      0.000     3.722       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_31             ORCALUT4     Z        Out     0.754     4.477       -         
g0_6_3_N_4L5_1                                                                                       Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_12             ORCALUT4     C        In      0.000     4.477       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_12             ORCALUT4     Z        Out     0.754     5.231       -         
parity_calc_RNO_12                                                                                   Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_2              ORCALUT4     C        In      0.000     5.231       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_2              ORCALUT4     Z        Out     0.754     5.986       -         
g0_6_1_0                                                                                             Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO                ORCALUT4     C        In      0.000     5.986       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO                ORCALUT4     Z        Out     0.415     6.400       -         
parity_calc_5                                                                                        Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc                    FD1P3DX      D        In      0.000     6.400       -         
===================================================================================================================================================================


Path information for path number 3: 
      Requested Period:                      5.966
    - Setup time:                            0.611
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.355

    - Propagation time:                      6.328
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.973

    Number of logic level(s):                7
    Starting point:                          counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[24] / Q
    Ending point:                            counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                                     Pin      Pin               Arrival     No. of    
Name                                                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[24]                   FD1P3DX      Q        Out     1.168     1.168       -         
addr[8]                                                                                               Net          -        -       -         -           20        
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg_RNIDV5Q1[24]          ORCALUT4     B        In      0.000     1.168       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg_RNIDV5Q1[24]          ORCALUT4     Z        Out     0.754     1.923       -         
g0_3_sx                                                                                               Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg_fast_RNI2HS32[28]     ORCALUT4     A        In      0.000     1.923       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg_fast_RNI2HS32[28]     ORCALUT4     Z        Out     0.973     2.896       -         
un5_jtdo_first_bit_6                                                                                  Net          -        -       -         -           6         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_36              ORCALUT4     D        In      0.000     2.896       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_36              ORCALUT4     Z        Out     0.754     3.650       -         
N_26                                                                                                  Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_19              ORCALUT4     A        In      0.000     3.650       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_19              ORCALUT4     Z        Out     0.754     4.405       -         
parity_calc_RNO_19                                                                                    Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_8               ORCALUT4     A        In      0.000     4.405       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_8               ORCALUT4     Z        Out     0.754     5.159       -         
m52_0_a2_1                                                                                            Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_1               ORCALUT4     C        In      0.000     5.159       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_1               ORCALUT4     Z        Out     0.754     5.914       -         
g0_1_1                                                                                                Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO                 ORCALUT4     B        In      0.000     5.914       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO                 ORCALUT4     Z        Out     0.415     6.328       -         
parity_calc_5                                                                                         Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc                     FD1P3DX      D        In      0.000     6.328       -         
====================================================================================================================================================================


Path information for path number 4: 
      Requested Period:                      5.966
    - Setup time:                            0.611
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.355

    - Propagation time:                      6.328
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.973

    Number of logic level(s):                7
    Starting point:                          counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[24] / Q
    Ending point:                            counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                                     Pin      Pin               Arrival     No. of    
Name                                                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[24]                   FD1P3DX      Q        Out     1.168     1.168       -         
addr[8]                                                                                               Net          -        -       -         -           20        
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg_RNIDV5Q1[24]          ORCALUT4     B        In      0.000     1.168       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg_RNIDV5Q1[24]          ORCALUT4     Z        Out     0.754     1.923       -         
g0_3_sx                                                                                               Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg_fast_RNI2HS32[28]     ORCALUT4     A        In      0.000     1.923       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg_fast_RNI2HS32[28]     ORCALUT4     Z        Out     0.973     2.896       -         
un5_jtdo_first_bit_6                                                                                  Net          -        -       -         -           6         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_41              ORCALUT4     D        In      0.000     2.896       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_41              ORCALUT4     Z        Out     0.754     3.650       -         
parity_calc_RNO_41                                                                                    Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_24              ORCALUT4     A        In      0.000     3.650       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_24              ORCALUT4     Z        Out     0.754     4.405       -         
parity_calc_RNO_24                                                                                    Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_10              ORCALUT4     C        In      0.000     4.405       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_10              ORCALUT4     Z        Out     0.754     5.159       -         
N_4                                                                                                   Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_2               ORCALUT4     A        In      0.000     5.159       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_2               ORCALUT4     Z        Out     0.754     5.914       -         
g0_6_1_0                                                                                              Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO                 ORCALUT4     C        In      0.000     5.914       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO                 ORCALUT4     Z        Out     0.415     6.328       -         
parity_calc_5                                                                                         Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc                     FD1P3DX      D        In      0.000     6.328       -         
====================================================================================================================================================================


Path information for path number 5: 
      Requested Period:                      5.966
    - Setup time:                            0.611
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.355

    - Propagation time:                      6.320
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.965

    Number of logic level(s):                7
    Starting point:                          counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[24] / Q
    Ending point:                            counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                              Pin      Pin               Arrival     No. of    
Name                                                                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[24]            FD1P3DX      Q        Out     1.168     1.168       -         
addr[8]                                                                                        Net          -        -       -         -           20        
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_4     ORCALUT4     B        In      0.000     1.168       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_4     ORCALUT4     Z        Out     0.965     2.133       -         
un5_jtdo_first_bit_4                                                                           Net          -        -       -         -           5         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_54       ORCALUT4     A        In      0.000     2.133       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_54       ORCALUT4     Z        Out     0.754     2.888       -         
g2_1_0                                                                                         Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_47       ORCALUT4     A        In      0.000     2.888       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_47       ORCALUT4     Z        Out     0.754     3.642       -         
jtdo_iv_4_N_2_1_0                                                                              Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_31       ORCALUT4     B        In      0.000     3.642       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_31       ORCALUT4     Z        Out     0.754     4.397       -         
g0_6_3_N_4L5_1                                                                                 Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_12       ORCALUT4     C        In      0.000     4.397       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_12       ORCALUT4     Z        Out     0.754     5.151       -         
parity_calc_RNO_12                                                                             Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_2        ORCALUT4     C        In      0.000     5.151       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_2        ORCALUT4     Z        Out     0.754     5.905       -         
g0_6_1_0                                                                                       Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO          ORCALUT4     C        In      0.000     5.905       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO          ORCALUT4     Z        Out     0.415     6.320       -         
parity_calc_5                                                                                  Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc              FD1P3DX      D        In      0.000     6.320       -         
=============================================================================================================================================================




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                                                    Starting                                                            Arrival           
Instance                                                                            Reference     Type              Pin           Net                   Time        Slack 
                                                                                    Clock                                                                                 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
counter_top_reveal_coretop_instance.jtagconn16_inst_0                               System        jtagconn16        jce2          jce2[0]               0.000       -0.440
counter_top_reveal_coretop_instance.jtagconn16_inst_0                               System        jtagconn16        jshift        jshift[0]             0.000       -0.440
counter_top_reveal_coretop_instance.jtagconn16_inst_0                               System        jtagconn16        ip_enable     ip_enable[0]          0.000       -0.287
counter_top_reveal_coretop_instance.jtagconn16_inst_0                               System        jtagconn16        jrstn         jrstn[0]              0.000       1.738 
counter_top_reveal_coretop_instance.jtagconn16_inst_0                               System        jtagconn16        jtdi          jtdi[0]               0.000       4.186 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.genblk4\.tr_mem     System        pmi_ram_dp_Z4     Q[0]          trace_dout_int[0]     0.000       5.874 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.genblk4\.tr_mem     System        pmi_ram_dp_Z4     Q[1]          trace_dout_int[1]     0.000       5.874 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.genblk4\.tr_mem     System        pmi_ram_dp_Z4     Q[2]          trace_dout_int[2]     0.000       5.874 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.genblk4\.tr_mem     System        pmi_ram_dp_Z4     Q[3]          trace_dout_int[3]     0.000       5.874 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.genblk4\.tr_mem     System        pmi_ram_dp_Z4     Q[4]          trace_dout_int[4]     0.000       5.874 
==========================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                      Starting                                                      Required           
Instance                                                                              Reference     Type              Pin         Net               Time         Slack 
                                                                                      Clock                                                                            
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
counter_top_reveal_coretop_instance.jtagconn16_inst_0                                 System        jtagconn16        er2_tdo     er2_tdo[0]        2.492        -0.440
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc     System        FD1P3DX           D           parity_calc_5     5.355        0.063 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.tm_crc[0]       System        FD1P3BX           D           tm_crc_7[0]       5.355        1.499 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.genblk4\.tr_mem       System        pmi_ram_dp_Z4     Reset       reset_n_i         2.492        1.738 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.tm_crc[0]       System        FD1P3BX           SP          un1_jtdo_4_i      5.667        2.350 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.tm_crc[1]       System        FD1P3BX           SP          un1_jtdo_4_i      5.667        2.350 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.tm_crc[2]       System        FD1P3BX           SP          un1_jtdo_4_i      5.667        2.350 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.tm_crc[3]       System        FD1P3BX           SP          un1_jtdo_4_i      5.667        2.350 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.tm_crc[4]       System        FD1P3BX           SP          un1_jtdo_4_i      5.667        2.350 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.tm_crc[5]       System        FD1P3BX           SP          un1_jtdo_4_i      5.667        2.350 
=======================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.492
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         2.492

    - Propagation time:                      2.932
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.440

    Number of logic level(s):                4
    Starting point:                          counter_top_reveal_coretop_instance.jtagconn16_inst_0 / jce2
    Ending point:                            counter_top_reveal_coretop_instance.jtagconn16_inst_0 / er2_tdo
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                                                                             Pin         Pin               Arrival     No. of    
Name                                                                                                        Type           Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
counter_top_reveal_coretop_instance.jtagconn16_inst_0                                                       jtagconn16     jce2        Out     0.000     0.000       -         
jce2[0]                                                                                                     Net            -           -       -         -           19        
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.capture_dr                            ORCALUT4       A           In      0.000     0.000       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.capture_dr                            ORCALUT4       Z           Out     1.106     1.106       -         
capture_dr                                                                                                  Net            -           -       -         -           32        
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.bit_cnt_RNIPG1R2[4]                   ORCALUT4       B           In      0.000     1.106       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.bit_cnt_RNIPG1R2[4]                   ORCALUT4       Z           Out     0.892     1.998       -         
parity_calc_m                                                                                               Net            -           -       -         -           3         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_4_RNIVO397         ORCALUT4       C           In      0.000     1.998       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_4_RNIVO397         ORCALUT4       Z           Out     0.754     2.752       -         
g0_2                                                                                                        Net            -           -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un20_jtdo_first_bit_i_o2_RNI4JOPJ     ORCALUT4       B           In      0.000     2.752       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un20_jtdo_first_bit_i_o2_RNI4JOPJ     ORCALUT4       Z           Out     0.179     2.932       -         
jtdo                                                                                                        Net            -           -       -         -           1         
counter_top_reveal_coretop_instance.jtagconn16_inst_0                                                       jtagconn16     er2_tdo     In      0.000     2.932       -         
===============================================================================================================================================================================


Path information for path number 2: 
      Requested Period:                      2.492
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         2.492

    - Propagation time:                      2.932
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.440

    Number of logic level(s):                4
    Starting point:                          counter_top_reveal_coretop_instance.jtagconn16_inst_0 / jshift
    Ending point:                            counter_top_reveal_coretop_instance.jtagconn16_inst_0 / er2_tdo
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                                                                             Pin         Pin               Arrival     No. of    
Name                                                                                                        Type           Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
counter_top_reveal_coretop_instance.jtagconn16_inst_0                                                       jtagconn16     jshift      Out     0.000     0.000       -         
jshift[0]                                                                                                   Net            -           -       -         -           40        
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.capture_dr                            ORCALUT4       B           In      0.000     0.000       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.capture_dr                            ORCALUT4       Z           Out     1.106     1.106       -         
capture_dr                                                                                                  Net            -           -       -         -           32        
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.bit_cnt_RNIPG1R2[4]                   ORCALUT4       B           In      0.000     1.106       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.bit_cnt_RNIPG1R2[4]                   ORCALUT4       Z           Out     0.892     1.998       -         
parity_calc_m                                                                                               Net            -           -       -         -           3         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_4_RNIVO397         ORCALUT4       C           In      0.000     1.998       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_4_RNIVO397         ORCALUT4       Z           Out     0.754     2.752       -         
g0_2                                                                                                        Net            -           -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un20_jtdo_first_bit_i_o2_RNI4JOPJ     ORCALUT4       B           In      0.000     2.752       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un20_jtdo_first_bit_i_o2_RNI4JOPJ     ORCALUT4       Z           Out     0.179     2.932       -         
jtdo                                                                                                        Net            -           -       -         -           1         
counter_top_reveal_coretop_instance.jtagconn16_inst_0                                                       jtagconn16     er2_tdo     In      0.000     2.932       -         
===============================================================================================================================================================================


Path information for path number 3: 
      Requested Period:                      2.492
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         2.492

    - Propagation time:                      2.932
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.440

    Number of logic level(s):                4
    Starting point:                          counter_top_reveal_coretop_instance.jtagconn16_inst_0 / jce2
    Ending point:                            counter_top_reveal_coretop_instance.jtagconn16_inst_0 / er2_tdo
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                                                                             Pin         Pin               Arrival     No. of    
Name                                                                                                        Type           Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
counter_top_reveal_coretop_instance.jtagconn16_inst_0                                                       jtagconn16     jce2        Out     0.000     0.000       -         
jce2[0]                                                                                                     Net            -           -       -         -           19        
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.capture_dr                            ORCALUT4       A           In      0.000     0.000       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.capture_dr                            ORCALUT4       Z           Out     1.106     1.106       -         
capture_dr                                                                                                  Net            -           -       -         -           32        
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un19_jtdo_RNIE7NB1                    ORCALUT4       B           In      0.000     1.106       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un19_jtdo_RNIE7NB1                    ORCALUT4       Z           Out     0.892     1.998       -         
un19_jtdo_RNIE7NB1                                                                                          Net            -           -       -         -           3         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_4_RNIVO397         ORCALUT4       B           In      0.000     1.998       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_4_RNIVO397         ORCALUT4       Z           Out     0.754     2.752       -         
g0_2                                                                                                        Net            -           -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un20_jtdo_first_bit_i_o2_RNI4JOPJ     ORCALUT4       B           In      0.000     2.752       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un20_jtdo_first_bit_i_o2_RNI4JOPJ     ORCALUT4       Z           Out     0.179     2.932       -         
jtdo                                                                                                        Net            -           -       -         -           1         
counter_top_reveal_coretop_instance.jtagconn16_inst_0                                                       jtagconn16     er2_tdo     In      0.000     2.932       -         
===============================================================================================================================================================================


Path information for path number 4: 
      Requested Period:                      2.492
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         2.492

    - Propagation time:                      2.932
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.440

    Number of logic level(s):                4
    Starting point:                          counter_top_reveal_coretop_instance.jtagconn16_inst_0 / jshift
    Ending point:                            counter_top_reveal_coretop_instance.jtagconn16_inst_0 / er2_tdo
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                                                                             Pin         Pin               Arrival     No. of    
Name                                                                                                        Type           Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
counter_top_reveal_coretop_instance.jtagconn16_inst_0                                                       jtagconn16     jshift      Out     0.000     0.000       -         
jshift[0]                                                                                                   Net            -           -       -         -           40        
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.capture_dr                            ORCALUT4       B           In      0.000     0.000       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.capture_dr                            ORCALUT4       Z           Out     1.106     1.106       -         
capture_dr                                                                                                  Net            -           -       -         -           32        
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un19_jtdo_RNIE7NB1                    ORCALUT4       B           In      0.000     1.106       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un19_jtdo_RNIE7NB1                    ORCALUT4       Z           Out     0.892     1.998       -         
un19_jtdo_RNIE7NB1                                                                                          Net            -           -       -         -           3         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_4_RNIVO397         ORCALUT4       B           In      0.000     1.998       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_4_RNIVO397         ORCALUT4       Z           Out     0.754     2.752       -         
g0_2                                                                                                        Net            -           -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un20_jtdo_first_bit_i_o2_RNI4JOPJ     ORCALUT4       B           In      0.000     2.752       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un20_jtdo_first_bit_i_o2_RNI4JOPJ     ORCALUT4       Z           Out     0.179     2.932       -         
jtdo                                                                                                        Net            -           -       -         -           1         
counter_top_reveal_coretop_instance.jtagconn16_inst_0                                                       jtagconn16     er2_tdo     In      0.000     2.932       -         
===============================================================================================================================================================================


Path information for path number 5: 
      Requested Period:                      2.492
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         2.492

    - Propagation time:                      2.867
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.375

    Number of logic level(s):                4
    Starting point:                          counter_top_reveal_coretop_instance.jtagconn16_inst_0 / jce2
    Ending point:                            counter_top_reveal_coretop_instance.jtagconn16_inst_0 / er2_tdo
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                                                                             Pin         Pin               Arrival     No. of    
Name                                                                                                        Type           Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
counter_top_reveal_coretop_instance.jtagconn16_inst_0                                                       jtagconn16     jce2        Out     0.000     0.000       -         
jce2[0]                                                                                                     Net            -           -       -         -           19        
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.capture_dr                            ORCALUT4       A           In      0.000     0.000       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.capture_dr                            ORCALUT4       Z           Out     1.106     1.106       -         
capture_dr                                                                                                  Net            -           -       -         -           32        
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.r_w_RNIE3TN                           ORCALUT4       B           In      0.000     1.106       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.r_w_RNIE3TN                           ORCALUT4       Z           Out     0.754     1.860       -         
g0_1_3                                                                                                      Net            -           -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.rd_dout_trig_RNIBGJQ1[0]              ORCALUT4       A           In      0.000     1.860       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.rd_dout_trig_RNIBGJQ1[0]              ORCALUT4       Z           Out     0.827     2.688       -         
g2_0_1                                                                                                      Net            -           -       -         -           2         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un20_jtdo_first_bit_i_o2_RNI4JOPJ     ORCALUT4       C           In      0.000     2.688       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un20_jtdo_first_bit_i_o2_RNI4JOPJ     ORCALUT4       Z           Out     0.179     2.867       -         
jtdo                                                                                                        Net            -           -       -         -           1         
counter_top_reveal_coretop_instance.jtagconn16_inst_0                                                       jtagconn16     er2_tdo     In      0.000     2.867       -         
===============================================================================================================================================================================



##### END OF TIMING REPORT #####]

Constraints that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 161MB peak: 165MB)


Finished timing report (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 161MB peak: 165MB)

---------------------------------------
Resource Usage Report
Part: lfe2_35e-6

Register bits: 359 of 32000 (1%)
PIC Latch:       0
I/O cells:       5


Details:
CCU2B:          54
FD1P3AX:        18
FD1P3BX:        33
FD1P3DX:        229
FD1S3BX:        1
FD1S3DX:        78
GSR:            1
IB:             1
INV:            13
L6MUX21:        1
OB:             4
ORCALUT4:       497
OSCD:           1
PFUMX:          7
PUR:            1
VHI:            10
VLO:            10
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:06s; Memory used current: 34MB peak: 165MB)

Process took 0h:00m:05s realtime, 0h:00m:06s cputime
# Fri Apr 28 11:05:32 2017

###########################################################]


Synthesis exit by 0.

edif2ngd -ip "C:/lscc/diamond/3.8_x64/module" -ic reveal -nopropwarn -l "LatticeECP2" -d LFE2-35E -path "C:/Users/Public/DTS/reveal_ex/ECP2/impl1" -path "C:/Users/Public/DTS/reveal_ex/ECP2"   "C:/Users/Public/DTS/reveal_ex/ECP2/impl1/Reveal_ecp2_impl1.edi" "Reveal_ecp2_impl1.ngo"   
edif2ngd:  version Diamond (64-bit) 3.8.0.115.3

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.
Writing the design to Reveal_ecp2_impl1.ngo...

Generating edif netlist for IP cell pmi_ram_dpebnonesadr112112p12f3a26b.edn


C:\Users\Public\DTS\reveal_ex\ECP2\impl1>"C:/lscc/diamond/3.8_x64/ispfpga/bin/nt64/scuba" -w -bus_exp 7 -bb -arch ep5a00 -type bram -wp 10 -rp 0011 -data_width 1 -num_rows 2 -rdata_width 1 -read_reg1 outreg -gsr DISABLED   -memformat bin -cascade -1 -n pmi_ram_dpEbnonesadr112112p12f3a26b -pmi 
SCUBA, Version Diamond (64-bit) 3.8.0.115.3
Fri Apr 28 11:05:33 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : C:/lscc/diamond/3.8_x64/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch ep5a00 -type bram -wp 10 -rp 0011 -data_width 1 -num_rows 2 -rdata_width 1 -read_reg1 outreg -gsr DISABLED -memformat bin -cascade -1 -n pmi_ram_dpEbnonesadr112112p12f3a26b -pmi 
    Circuit name     : pmi_ram_dpEbnonesadr112112p12f3a26b
    Module type      : RAM_DP
    Module Version   : 6.5
    Ports            : 
	Inputs       : WrAddress[0:0], RdAddress[0:0], Data[0:0], WE, RdClock, RdClockEn, Reset, WrClock, WrClockEn
	Outputs      : Q[0:0]
    I/O buffer       : not inserted
    EDIF output      : pmi_ram_dpEbnonesadr112112p12f3a26b.edn
    Bus notation     : big endian
    Report output    : pmi_ram_dpEbnonesadr112112p12f3a26b.srp
    Estimated Resource Usage:
            EBR : 1

END   SCUBA Module Synthesis
Writing the design to pmi_ram_dpEbnonesadr112112p12f3a26b.ngo...

Generating edif netlist for IP cell pmi_ram_dpebnonesadr6825668256p133c312a.edn


C:\Users\Public\DTS\reveal_ex\ECP2\impl1>"C:/lscc/diamond/3.8_x64/ispfpga/bin/nt64/scuba" -w -bus_exp 7 -bb -arch ep5a00 -type bram -wp 10 -rp 0011 -data_width 6 -num_rows 256 -rdata_width 6 -read_reg1 outreg -gsr DISABLED   -memformat bin -cascade -1 -n pmi_ram_dpEbnonesadr6825668256p133c312a -pmi 
SCUBA, Version Diamond (64-bit) 3.8.0.115.3
Fri Apr 28 11:05:33 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : C:/lscc/diamond/3.8_x64/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch ep5a00 -type bram -wp 10 -rp 0011 -data_width 6 -num_rows 256 -rdata_width 6 -read_reg1 outreg -gsr DISABLED -memformat bin -cascade -1 -n pmi_ram_dpEbnonesadr6825668256p133c312a -pmi 
    Circuit name     : pmi_ram_dpEbnonesadr6825668256p133c312a
    Module type      : RAM_DP
    Module Version   : 6.5
    Ports            : 
	Inputs       : WrAddress[7:0], RdAddress[7:0], Data[5:0], WE, RdClock, RdClockEn, Reset, WrClock, WrClockEn
	Outputs      : Q[5:0]
    I/O buffer       : not inserted
    EDIF output      : pmi_ram_dpEbnonesadr6825668256p133c312a.edn
    Bus notation     : big endian
    Report output    : pmi_ram_dpEbnonesadr6825668256p133c312a.srp
    Estimated Resource Usage:
            EBR : 1

END   SCUBA Module Synthesis
Writing the design to pmi_ram_dpEbnonesadr6825668256p133c312a.ngo...

Total CPU Time: 0 secs  

Total REAL Time: 0 secs  


ngdbuild  -a "LatticeECP2" -d LFE2-35E  -p "C:/lscc/diamond/3.8_x64/ispfpga/ep5a00/data"  -p "C:/Users/Public/DTS/reveal_ex/ECP2/impl1" -p "C:/Users/Public/DTS/reveal_ex/ECP2" -p "C:/Users/Public/DTS/reveal_ex/ECP2/impl1/reveal_workspace/counter_rel"  "Reveal_ecp2_impl1.ngo" "Reveal_ecp2_impl1.ngd"  	
ngdbuild:  version Diamond (64-bit) 3.8.0.115.3

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.
Reading 'Reveal_ecp2_impl1.ngo' ...
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/ep5a00/data/ep5alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/ep5g00/data/ep5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading NGO design 'C:/Users/Public/DTS/reveal_ex/ECP2/impl1/pmi_ram_dpebnonesadr112112p12f3a26b.ngo'...
Loading NGO design 'C:/Users/Public/DTS/reveal_ex/ECP2/impl1/pmi_ram_dpebnonesadr6825668256p133c312a.ngo'...
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/data/neoprims.ngl'...
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/data/neomacro.ngl'...
Logic has been added to the IP to support JTAG capability.
Loading NGO design 'C:/lscc/diamond/3.8_x64/ispfpga/ep5a00/data/ep5ahub.ngl'...


Running DRC...

    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/gt_cry_0_0_S1" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/gt_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/gt_cry_0_0_S0" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/gt_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/gt_cry_1_0_S0" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/gt_cry_1_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/gt_cry_1_0_S1" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/gt_cry_1_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/gt_cry_3_0_S0" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/gt_cry_3_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/gt_cry_3_0_S1" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/gt_cry_3_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/gt_cry_5_0_S0" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/gt_cry_5_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/gt_cry_5_0_COUT" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/gt_cry_5_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/te_precnt_cry_0_S0[0]" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/te_precnt_cry_0_S0[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/te_precnt_s_0_S1[15]" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/te_precnt_s_0_S1[15]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/te_precnt_s_0_COUT[15]" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/te_precnt_s_0_COUT[15]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/GND" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/GND"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/rd_dout_tcnt[4]" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/rd_dout_tcnt[4]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/VCC" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/VCC"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/bit_cnt_cry_0_S0[0]" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/bit_cnt_cry_0_S0[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/bit_cnt_s_0_S1[5]" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/bit_cnt_s_0_S1[5]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/bit_cnt_s_0_COUT[5]" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/bit_cnt_s_0_COUT[5]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/tm_wr_addr_cntr_cry_0_S0[0]" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/tm_wr_addr_cntr_cry_0_S0[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/tm_wr_addr_cntr_s_0_S1[7]" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/tm_wr_addr_cntr_s_0_S1[7]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/tm_wr_addr_cntr_s_0_COUT[7]" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/tm_wr_addr_cntr_s_0_COUT[7]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/pre_trig_cntr_cry_0_S0[0]" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/pre_trig_cntr_cry_0_S0[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/pre_trig_cntr_s_0_S1[7]" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/pre_trig_cntr_s_0_S1[7]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/pre_trig_cntr_s_0_COUT[7]" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/pre_trig_cntr_s_0_COUT[7]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/post_trig_cntr_cry_0_S0[0]" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/post_trig_cntr_cry_0_S0[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/post_trig_cntr_s_0_S1[7]" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/post_trig_cntr_s_0_S1[7]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/post_trig_cntr_s_0_COUT[7]" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/post_trig_cntr_s_0_COUT[7]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/tm_rd_addr_cntr_cry_0_S0[0]" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/tm_rd_addr_cntr_cry_0_S0[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/tm_rd_addr_cntr_s_0_S1[7]" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/tm_rd_addr_cntr_s_0_S1[7]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/tm_rd_addr_cntr_s_0_COUT[7]" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/tm_rd_addr_cntr_s_0_COUT[7]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/GND" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/GND"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/VCC" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/VCC"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="un3_cnt_cry_0_0_S0" arg2="un3_cnt_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="un3_cnt_cry_0_0_S1" arg2="un3_cnt_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="un3_cnt_s_31_0_S1" arg2="un3_cnt_s_31_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="un3_cnt_s_31_0_COUT" arg2="un3_cnt_s_31_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="ep5ahub/tdoa" arg2="ep5ahub/tdoa"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="ep5ahub/cdn" arg2="ep5ahub/cdn"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="ep5ahub/ip_enable_15" arg2="ep5ahub/ip_enable_15"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="ep5ahub/genblk0_genblk3_un1_jtagc_u_1" arg2="ep5ahub/genblk0_genblk3_un1_jtagc_u_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="ep5ahub/genblk0_genblk3_un1_jtagc_u_2" arg2="ep5ahub/genblk0_genblk3_un1_jtagc_u_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="ep5ahub/genblk0_genblk3_un1_jtagc_u" arg2="ep5ahub/genblk0_genblk3_un1_jtagc_u"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="ep5ahub/rom_rd_addr_cry_0_S0_0" arg2="ep5ahub/rom_rd_addr_cry_0_S0_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="ep5ahub/rom_rd_addr_s_0_S1_7" arg2="ep5ahub/rom_rd_addr_s_0_S1_7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="ep5ahub/rom_rd_addr_s_0_COUT_7" arg2="ep5ahub/rom_rd_addr_s_0_COUT_7"  />
    <postMsg mid="1163101" type="Warning" dynamic="1" navigation="0" arg0="44"  />

Design Results:
   1069 blocks expanded
Complete the first expansion.
Writing 'Reveal_ecp2_impl1.ngd' ...
Total CPU Time: 0 secs  

Total REAL Time: 0 secs  


map -a "LatticeECP2" -p LFE2-35E -t FPBGA484 -s 6 -oc Commercial   "Reveal_ecp2_impl1.ngd" -o "Reveal_ecp2_impl1_map.ncd" -pr "Reveal_ecp2_impl1.prf" -mp "Reveal_ecp2_impl1.mrp" -lpf "C:/Users/Public/DTS/reveal_ex/ECP2/impl1/Reveal_ecp2_impl1_synplify.lpf" -lpf "C:/Users/Public/DTS/reveal_ex/ECP2/Reveal_ecp2.lpf"             
map:  version Diamond (64-bit) 3.8.0.115.3

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: Reveal_ecp2_impl1.ngd
   Picdevice="LFE2-35E"

   Pictype="FPBGA484"

   Picspeed=6

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LFE2-35EFPBGA484, Performance used: 6.

Loading device for application map from file 'ep5a60x74.nph' in environment: C:/lscc/diamond/3.8_x64/ispfpga.
Package Status:                     Final          Version 1.20.

Running general design DRC...

Removing unused logic...

Optimizing...

209 CCU2 constant inputs absorbed.

    <postMsg mid="51001030" type="Warning" dynamic="1" navigation="0" arg0="rstn_c"  />
    <postMsg mid="51001051" type="Warning" dynamic="1" navigation="0" arg0="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpEbnonesadr112112p12f3a26b_0_0_0"  />



Design Summary:
   Number of registers:    409 out of 25185 (2%)
      PFU registers:          409 out of 24192 (2%)
      PIO registers:            0 out of   993 (0%)
   Number of SLICEs:       457 out of 16128 (3%)
      SLICEs as Logic/ROM:    457 out of 16128 (3%)
      SLICEs as RAM:            0 out of  3024 (0%)
      SLICEs as Carry:         59 out of 16128 (0%)
   Number of LUT4s:        653 out of 32256 (2%)
      Number used as logic LUTs:        535
      Number used as distributed RAM:     0
      Number used as ripple logic:      118
      Number used as shift registers:     0
   Number of PIO sites used: 5 out of 331 (2%)
   Number of PIO FIXEDDELAY:    0
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DLLs:  0 out of 2 (0%)
   Number of block RAMs:  2 out of 18 (11%)
   Number of CLKDIVs:  0 out of 2 (0%)
   Number of GSRs:  1 out of 1 (100%)
   JTAG used :      Yes
   Readback used :  No
   Oscillator used :  Yes
   Startup used :   No
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.

   Number Of Mapped DSP Components:
   --------------------------------
   MULT36X36B          0
   MULT18X18B          0
   MULT18X18MACB       0
   MULT18X18ADDSUBB    0
   MULT18X18ADDSUBSUMB 0
   MULT9X9B            0
   MULT9X9ADDSUBB      0
   MULT9X9ADDSUBSUMB   0
   --------------------------------
   Number of Used DSP Sites:  0 out of 64 (0 %)
   Number of clocks:  2
     Net clk1: 120 loads, 120 rising, 0 falling (Driver: OSCinst0 )
     Net jtaghub16_jtck: 133 loads, 0 rising, 133 falling (Driver: ep5ahub/genblk0_genblk3_jtagc_u )
   Number of Clock Enables:  42
     Net jtaghub16_ip_enable0: 27 loads, 27 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/op_code8: 2 loads, 2 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/mask_reg[0]_0_sqmuxa: 3 loads, 3 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/compare_reg[0]_0_sqmuxa: 3 loads, 3 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0: 1 loads, 1 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/un1_tt_end_1_0: 1 loads, 1 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/tt_prog_active_1_sqmuxa_1_i_0: 1 loads, 1 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/te_precnte: 8 loads, 8 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/te_precnt_val_0_sqmuxa: 8 loads, 8 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/cnt_contig_reg_wen_1: 1 loads, 1 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/num_then_wen_1: 1 loads, 1 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/next_then_reg_wen_1: 1 loads, 1 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tcnt_0/reg2_0_sqmuxa: 1 loads, 1 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tcnt_0/reg1_0_sqmuxa: 2 loads, 2 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tcnt_0/reg0_read8: 1 loads, 1 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tcnt_0/reg0_0_sqmuxa: 2 loads, 2 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/un1_jtdo_4_i: 8 loads, 8 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/capture_dr_d4_0_sqmuxa: 1 loads, 1 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/addr_15_0_sqmuxa: 5 loads, 5 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/N_38: 8 loads, 8 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_0_sqmuxa: 1 loads, 1 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/N_46_i: 8 loads, 8 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/shift_regce[15]: 19 loads, 19 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/parity_err_lat_0_sqmuxa: 1 loads, 1 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/cmd_block_extend_1_sqmuxa_i: 1 loads, 1 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/sample_en_d: 11 loads, 11 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/N_758_i: 4 loads, 4 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/N_92_i: 5 loads, 5 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/N_52_i: 4 loads, 4 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/trig_enbl_0_sqmuxa: 1 loads, 1 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/trace_dout_1_sqmuxa_i: 3 loads, 3 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/N_9_i: 4 loads, 4 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/force_trig_0_sqmuxa_1: 1 loads, 1 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/un1_rd_dout_tm55_i: 6 loads, 6 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/pre_trig_cntre: 5 loads, 5 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/N_761_i: 5 loads, 5 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/num_pre_trig_frm_0_sqmuxa: 4 loads, 4 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/num_post_trig_frm_0_sqmuxa: 4 loads, 4 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/force_trig_2_sqmuxa_i_0_0: 1 loads, 1 LSLICEs
     Net jtaghub16_jupdate: 8 loads, 8 LSLICEs
     Net ep5ahub/id_enable_0_sqmuxa: 1 loads, 1 LSLICEs
     Net ep5ahub/N_45_i: 10 loads, 10 LSLICEs
   Number of local set/reset loads for net rstn_c merged into GSR:  32
   Number of LSRs:  2
     Net jtaghub16_jrstn: 130 loads, 130 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/reset_rvl_n: 94 loads, 92 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net jtaghub16_jrstn: 134 loads
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/reset_rvl_n: 94 loads
     Net jtaghub16_ip_enable0: 67 loads
     Net jtaghub16_jshift: 53 loads
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/addr[0]: 40 loads
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/addr[1]: 39 loads
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/VCC: 35 loads
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/addr[2]: 32 loads
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/addr[9]: 32 loads
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/capture_dr: 32 loads
 

   Number of warnings:  2
   Number of errors:    0



INFO: Design contains EBR with ASYNC Reset Mode that has a limitation:
The use of the EBR block asynchronous reset requires that certain timing
be met between the clock and the reset within the memory block. 
See the device specific data sheet for additional details.


Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 58 MB

Dumping design to file Reveal_ecp2_impl1_map.ncd.

mpartrce -p "Reveal_ecp2_impl1.p2t" -f "Reveal_ecp2_impl1.p3t" -tf "Reveal_ecp2_impl1.pt" "Reveal_ecp2_impl1_map.ncd" "Reveal_ecp2_impl1.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "Reveal_ecp2_impl1_map.ncd"
Fri Apr 28 11:05:35 2017

PAR: Place And Route Diamond (64-bit) 3.8.0.115.3.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -exp parUseNBR=1:parCDP=auto:parCDR=1:parPathBased=OFF Reveal_ecp2_impl1_map.ncd Reveal_ecp2_impl1.dir/5_1.ncd Reveal_ecp2_impl1.prf
Preference file: Reveal_ecp2_impl1.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file Reveal_ecp2_impl1_map.ncd.
Design name: counter_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE2-35E
Package:     FPBGA484
Performance: 6
Loading device for application par from file 'ep5a60x74.nph' in environment: C:/lscc/diamond/3.8_x64/ispfpga.
Package Status:                     Final          Version 1.20.
Performance Hardware Data Status:   Final          Version 8.7.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   GSR                1/1           100% used
   OSC                1/1           100% used
   PIO (prelim)       5/500           1% used
                      5/331           1% bonded
   JTAG               1/1           100% used
   EBR                2/18           11% used
   SLICE            457/16128         2% used



chipcheck: INFO: Design contains EBR with ASYNC Reset Mode that has a limitation: The use of the EBR block asynchronous reset requires that certain timing be met between the clock and the reset within the memory block. See the device specific datasheet for additional details.
Number of Signals: 1102
Number of Connections: 3251

Pin Constraint Summary:
   0 out of 5 pins locked (0% locked).

The following 2 signals are selected to use the primary clock routing resources:
    jtaghub16_jtck (driver: ep5ahub/genblk0_genblk3_jtagc_u, clk load #: 134)
    clk1 (driver: OSCinst0, clk load #: 123)

No signal is selected as DCS clock.

The following 3 signals are selected to use the secondary clock routing resources:
    jtaghub16_jrstn (driver: ep5ahub/genblk0_genblk3_jtagc_u, clk load #: 0, sr load #: 130, ce load #: 0)
    counter_top_reveal_coretop_instance/counter_top_la0_inst_0/reset_rvl_n (driver: counter_top_reveal_coretop_instance/counter_top_la0_inst_0/SLICE_423, clk load #: 0, sr load #: 94, ce load #: 0)
    jtaghub16_ip_enable0 (driver: SLICE_347, clk load #: 0, sr load #: 0, ce load #: 27)

Signal rstn_c is selected as Global Set/Reset.
.
Starting Placer Phase 0.
............
Finished Placer Phase 0.  REAL time: 2 secs 

Starting Placer Phase 1.
......................
Placer score = 127290.
Finished Placer Phase 1.  REAL time: 10 secs 

Starting Placer Phase 2.
.
Placer score =  126236
Finished Placer Phase 2.  REAL time: 10 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 8 (0%)
  PLL        : 0 out of 2 (0%)
  DLL        : 0 out of 2 (0%)
  CLKDIV     : 0 out of 2 (0%)

Quadrants All (TL, TR, BL, BR) - Global Clocks:
  PRIMARY "jtaghub16_jtck" from JTCK on comp "ep5ahub/genblk0_genblk3_jtagc_u" on site "JTAG", clk load = 134
  PRIMARY "clk1" from comp "OSCinst0" on site "OSC", clk load = 123
  SECONDARY "jtaghub16_jrstn" from JRSTN on comp "ep5ahub/genblk0_genblk3_jtagc_u" on site "JTAG", clk load = 0, ce load = 0, sr load = 130
  SECONDARY "counter_top_reveal_coretop_instance/counter_top_la0_inst_0/reset_rvl_n" from F0 on comp "counter_top_reveal_coretop_instance/counter_top_la0_inst_0/SLICE_423" on site "R59C41A", clk load = 0, ce load = 0, sr load = 94
  SECONDARY "jtaghub16_ip_enable0" from Q0 on comp "SLICE_347" on site "R59C35C", clk load = 0, ce load = 27, sr load = 0

  PRIMARY  : 2 out of 8 (25%)
     DCS   : 0 out of 2 (0%)
  SECONDARY: 3 out of 4 (75%)

Edge Clocks:
  No edge clock selected

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   5 out of 500 (1.0%) PIO sites used.
   5 out of 331 (1.5%) bonded PIO sites used.
   Number of PIO comps: 5; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+---------------+------------+------------+------------+
| I/O Bank | Usage         | Bank Vccio | Bank Vref1 | Bank Vref2 |
+----------+---------------+------------+------------+------------+
| 0        | 0 / 50 (  0%) | -          | -          | -          |
| 1        | 0 / 46 (  0%) | -          | -          | -          |
| 2        | 0 / 34 (  0%) | -          | -          | -          |
| 3        | 0 / 22 (  0%) | -          | -          | -          |
| 4        | 5 / 46 ( 10%) | 2.5V       | -          | -          |
| 5        | 0 / 46 (  0%) | -          | -          | -          |
| 6        | 0 / 40 (  0%) | -          | -          | -          |
| 7        | 0 / 33 (  0%) | -          | -          | -          |
| 8        | 0 / 14 (  0%) | -          | -          | -          |
+----------+---------------+------------+------------+------------+


DSP Utilization Summary:
-------------------------------------
DSP Block #:              1 2 3 4 5 6 7 8
# of MULT36X36B                          
# of MULT18X18B                          
# of MULT18X18MACB                       
# of MULT18X18ADDSUBB                    
# of MULT18X18ADDSUBSUMB                 
# of MULT9X9B                            
# of MULT9X9ADDSUBB                      
# of MULT9X9ADDSUBSUMB                   

Total placer CPU time: 10 secs 

Dumping design to file Reveal_ecp2_impl1.dir/5_1.ncd.

0 connections routed; 3251 unrouted.
Starting router resource preassignment

Completed router resource preassignment. Real time: 16 secs 

Start NBR router at 11:05:51 04/28/17

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at 11:05:51 04/28/17

Start NBR section for initial routing at 11:05:51 04/28/17
Level 4, iteration 1
135(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 12.438ns/0.000ns; real time: 17 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 11:05:52 04/28/17
Level 4, iteration 1
55(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 12.438ns/0.000ns; real time: 17 secs 
Level 4, iteration 2
20(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 12.438ns/0.000ns; real time: 17 secs 
Level 4, iteration 3
4(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 12.438ns/0.000ns; real time: 17 secs 
Level 4, iteration 4
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 12.438ns/0.000ns; real time: 17 secs 
Level 4, iteration 5
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 12.438ns/0.000ns; real time: 17 secs 
Level 4, iteration 6
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 12.438ns/0.000ns; real time: 17 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at 11:05:52 04/28/17

Start NBR section for re-routing at 11:05:53 04/28/17
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 12.438ns/0.000ns; real time: 18 secs 

Start NBR section for post-routing at 11:05:53 04/28/17

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack<setup> : 12.438ns
  Timing score<setup> : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



Total CPU time 19 secs 
Total REAL time: 19 secs 
Completely routed.
End of route.  3251 routed (100.00%); 0 unrouted.

Hold time timing score: 0, hold timing errors: 0

Timing score: 0 

Dumping design to file Reveal_ecp2_impl1.dir/5_1.ncd.


PAR_SUMMARY::Run status = completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = 12.438
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.177
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 19 secs 
Total REAL time to completion: 20 secs 

par done!

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

trce -f "Reveal_ecp2_impl1.pt" -o "Reveal_ecp2_impl1.twr" "Reveal_ecp2_impl1.ncd" "Reveal_ecp2_impl1.prf"
trce:  version Diamond (64-bit) 3.8.0.115.3

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file reveal_ecp2_impl1.ncd.
Design name: counter_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE2-35E
Package:     FPBGA484
Performance: 6
Loading device for application trce from file 'ep5a60x74.nph' in environment: C:/lscc/diamond/3.8_x64/ispfpga.
Package Status:                     Final          Version 1.20.
Performance Hardware Data Status:   Final          Version 8.7.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.8.0.115.3
Fri Apr 28 11:05:56 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o Reveal_ecp2_impl1.twr -gui Reveal_ecp2_impl1.ncd Reveal_ecp2_impl1.prf 
Design file:     reveal_ecp2_impl1.ncd
Preference file: reveal_ecp2_impl1.prf
Device,speed:    LFE2-35E,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2928 paths, 1 nets, and 3251 connections (100.00% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.8.0.115.3
Fri Apr 28 11:05:57 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o Reveal_ecp2_impl1.twr -gui Reveal_ecp2_impl1.ncd Reveal_ecp2_impl1.prf 
Design file:     reveal_ecp2_impl1.ncd
Preference file: reveal_ecp2_impl1.prf
Device,speed:    LFE2-35E,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2928 paths, 1 nets, and 3251 connections (100.00% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total time: 2 secs 

bitgen -w "Reveal_ecp2_impl1.ncd" -f "Reveal_ecp2_impl1.t2b"  "Reveal_ecp2_impl1.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.8.0.115.3
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file Reveal_ecp2_impl1.ncd.
Design name: counter_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE2-35E
Package:     FPBGA484
Performance: 6
Loading device for application Bitgen from file 'ep5a60x74.nph' in environment: C:/lscc/diamond/3.8_x64/ispfpga.
Package Status:                     Final          Version 1.20.
Performance Hardware Data Status:   Final          Version 8.7.

Running DRC.
chipcheck: INFO: Design contains EBR with ASYNC Reset Mode that has a limitation: The use of the EBR block asynchronous reset requires that certain timing be met between the clock and the reset within the memory block. See the device specific datasheet for additional details.
DRC detected 0 errors and 0 warnings.
Reading Preference File from Reveal_ecp2_impl1.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                       ReadBack  |                           SRAM  |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                        CfgMode  |                      Disable**  |
+---------------------------------+---------------------------------+
|                        DONE_EX  |                          OFF**  |
+---------------------------------+---------------------------------+
|                        DONE_OD  |                           ON**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                          2.5**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                    CONFIG_MODE  |                 SLAVE_SERIAL**  |
+---------------------------------+---------------------------------+
|                        WAKE_UP  |                           21**  |
+---------------------------------+---------------------------------+
|                     PERSISTENT  |                          OFF**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                          OFF**  |
+---------------------------------+---------------------------------+
|                             ES  |                           No**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
|                     ENABLE_NDR  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
Saving bit stream in "Reveal_ecp2_impl1.bit".
