
*** Running vivado
    with args -log design_1_and_0_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_and_0_2.tcl


****** Vivado v2018.2.1 (64-bit)
  **** SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
  **** IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_and_0_2.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_and_0_2, cache-ID = 2b3f41809e4e960b.
INFO: [Common 17-206] Exiting Vivado at Tue Mar  3 08:21:07 2020...
