# This script segment is generated automatically by AutoPilot

if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler myproject_add_clamp_exp_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_exp_table_ROMbkb BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1302 \
    name cluster_sum_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_0_val \
    op interface \
    ports { cluster_sum_0_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1303 \
    name cluster_sum_1_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_1_val \
    op interface \
    ports { cluster_sum_1_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1304 \
    name cluster_sum_2_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_2_val \
    op interface \
    ports { cluster_sum_2_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1305 \
    name cluster_sum_3_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_3_val \
    op interface \
    ports { cluster_sum_3_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1306 \
    name cluster_sum_4_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_4_val \
    op interface \
    ports { cluster_sum_4_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1307 \
    name cluster_sum_5_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_5_val \
    op interface \
    ports { cluster_sum_5_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1308 \
    name cluster_sum_6_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_6_val \
    op interface \
    ports { cluster_sum_6_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1309 \
    name cluster_sum_7_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_7_val \
    op interface \
    ports { cluster_sum_7_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1310 \
    name cluster_sum_8_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_8_val \
    op interface \
    ports { cluster_sum_8_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1311 \
    name cluster_sum_9_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_9_val \
    op interface \
    ports { cluster_sum_9_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1312 \
    name cluster_sum_10_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_10_val \
    op interface \
    ports { cluster_sum_10_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1313 \
    name cluster_sum_11_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_11_val \
    op interface \
    ports { cluster_sum_11_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1314 \
    name cluster_sum_12_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_12_val \
    op interface \
    ports { cluster_sum_12_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1315 \
    name cluster_sum_13_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_13_val \
    op interface \
    ports { cluster_sum_13_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1316 \
    name cluster_sum_14_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_14_val \
    op interface \
    ports { cluster_sum_14_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1317 \
    name cluster_sum_15_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_15_val \
    op interface \
    ports { cluster_sum_15_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1318 \
    name cluster_sum_16_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_16_val \
    op interface \
    ports { cluster_sum_16_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1319 \
    name cluster_sum_17_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_17_val \
    op interface \
    ports { cluster_sum_17_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1320 \
    name cluster_sum_18_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_18_val \
    op interface \
    ports { cluster_sum_18_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1321 \
    name cluster_sum_19_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_19_val \
    op interface \
    ports { cluster_sum_19_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1322 \
    name cluster_sum_20_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_20_val \
    op interface \
    ports { cluster_sum_20_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1323 \
    name cluster_sum_21_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_21_val \
    op interface \
    ports { cluster_sum_21_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1324 \
    name cluster_sum_22_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_22_val \
    op interface \
    ports { cluster_sum_22_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1325 \
    name cluster_sum_23_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_23_val \
    op interface \
    ports { cluster_sum_23_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1326 \
    name cluster_sum_24_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_24_val \
    op interface \
    ports { cluster_sum_24_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1327 \
    name cluster_sum_25_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_25_val \
    op interface \
    ports { cluster_sum_25_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1328 \
    name cluster_sum_26_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_26_val \
    op interface \
    ports { cluster_sum_26_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1329 \
    name cluster_sum_27_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_27_val \
    op interface \
    ports { cluster_sum_27_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1330 \
    name cluster_sum_28_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_28_val \
    op interface \
    ports { cluster_sum_28_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1331 \
    name cluster_sum_29_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_29_val \
    op interface \
    ports { cluster_sum_29_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1332 \
    name cluster_sum_30_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_30_val \
    op interface \
    ports { cluster_sum_30_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1333 \
    name cluster_sum_31_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_31_val \
    op interface \
    ports { cluster_sum_31_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1334 \
    name cluster_sum_32_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_32_val \
    op interface \
    ports { cluster_sum_32_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1335 \
    name cluster_sum_33_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_33_val \
    op interface \
    ports { cluster_sum_33_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1336 \
    name cluster_sum_34_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_34_val \
    op interface \
    ports { cluster_sum_34_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1337 \
    name cluster_sum_35_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_35_val \
    op interface \
    ports { cluster_sum_35_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1338 \
    name cluster_sum_36_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_36_val \
    op interface \
    ports { cluster_sum_36_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1339 \
    name cluster_sum_37_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_37_val \
    op interface \
    ports { cluster_sum_37_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1340 \
    name cluster_sum_38_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_38_val \
    op interface \
    ports { cluster_sum_38_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1341 \
    name cluster_sum_39_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_39_val \
    op interface \
    ports { cluster_sum_39_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1342 \
    name cluster_sum_40_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_40_val \
    op interface \
    ports { cluster_sum_40_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1343 \
    name cluster_sum_41_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_41_val \
    op interface \
    ports { cluster_sum_41_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1344 \
    name cluster_sum_42_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_42_val \
    op interface \
    ports { cluster_sum_42_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1345 \
    name cluster_sum_43_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_43_val \
    op interface \
    ports { cluster_sum_43_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1346 \
    name cluster_sum_44_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_44_val \
    op interface \
    ports { cluster_sum_44_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1347 \
    name cluster_sum_45_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_45_val \
    op interface \
    ports { cluster_sum_45_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1348 \
    name cluster_sum_46_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_46_val \
    op interface \
    ports { cluster_sum_46_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1349 \
    name cluster_sum_47_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_47_val \
    op interface \
    ports { cluster_sum_47_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1350 \
    name cluster_sum_48_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_48_val \
    op interface \
    ports { cluster_sum_48_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1351 \
    name cluster_sum_49_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_49_val \
    op interface \
    ports { cluster_sum_49_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1352 \
    name cluster_sum_50_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_50_val \
    op interface \
    ports { cluster_sum_50_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1353 \
    name cluster_sum_51_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_51_val \
    op interface \
    ports { cluster_sum_51_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1354 \
    name cluster_sum_52_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_52_val \
    op interface \
    ports { cluster_sum_52_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1355 \
    name cluster_sum_53_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_53_val \
    op interface \
    ports { cluster_sum_53_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1356 \
    name cluster_sum_54_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_54_val \
    op interface \
    ports { cluster_sum_54_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1357 \
    name cluster_sum_55_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_55_val \
    op interface \
    ports { cluster_sum_55_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1358 \
    name cluster_sum_56_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_56_val \
    op interface \
    ports { cluster_sum_56_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1359 \
    name cluster_sum_57_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_57_val \
    op interface \
    ports { cluster_sum_57_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1360 \
    name cluster_sum_58_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_58_val \
    op interface \
    ports { cluster_sum_58_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1361 \
    name cluster_sum_59_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_59_val \
    op interface \
    ports { cluster_sum_59_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1362 \
    name cluster_sum_60_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_60_val \
    op interface \
    ports { cluster_sum_60_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1363 \
    name cluster_sum_61_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_61_val \
    op interface \
    ports { cluster_sum_61_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1364 \
    name cluster_sum_62_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_62_val \
    op interface \
    ports { cluster_sum_62_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1365 \
    name cluster_sum_63_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_63_val \
    op interface \
    ports { cluster_sum_63_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1366 \
    name cluster_sum_64_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_64_val \
    op interface \
    ports { cluster_sum_64_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1367 \
    name cluster_sum_65_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_65_val \
    op interface \
    ports { cluster_sum_65_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1368 \
    name cluster_sum_66_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_66_val \
    op interface \
    ports { cluster_sum_66_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1369 \
    name cluster_sum_67_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_67_val \
    op interface \
    ports { cluster_sum_67_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1370 \
    name cluster_sum_68_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_68_val \
    op interface \
    ports { cluster_sum_68_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1371 \
    name cluster_sum_69_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_69_val \
    op interface \
    ports { cluster_sum_69_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1372 \
    name cluster_sum_70_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_70_val \
    op interface \
    ports { cluster_sum_70_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1373 \
    name cluster_sum_71_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_71_val \
    op interface \
    ports { cluster_sum_71_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1374 \
    name cluster_sum_72_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_72_val \
    op interface \
    ports { cluster_sum_72_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1375 \
    name cluster_sum_73_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_73_val \
    op interface \
    ports { cluster_sum_73_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1376 \
    name cluster_sum_74_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_74_val \
    op interface \
    ports { cluster_sum_74_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1377 \
    name cluster_sum_75_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_75_val \
    op interface \
    ports { cluster_sum_75_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1378 \
    name cluster_sum_76_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_76_val \
    op interface \
    ports { cluster_sum_76_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1379 \
    name cluster_sum_77_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_77_val \
    op interface \
    ports { cluster_sum_77_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1380 \
    name cluster_sum_78_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_78_val \
    op interface \
    ports { cluster_sum_78_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1381 \
    name cluster_sum_79_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_79_val \
    op interface \
    ports { cluster_sum_79_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1382 \
    name cluster_sum_80_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_80_val \
    op interface \
    ports { cluster_sum_80_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1383 \
    name cluster_sum_81_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_81_val \
    op interface \
    ports { cluster_sum_81_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1384 \
    name cluster_sum_82_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_82_val \
    op interface \
    ports { cluster_sum_82_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1385 \
    name cluster_sum_83_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_83_val \
    op interface \
    ports { cluster_sum_83_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1386 \
    name cluster_sum_84_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_84_val \
    op interface \
    ports { cluster_sum_84_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1387 \
    name cluster_sum_85_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_85_val \
    op interface \
    ports { cluster_sum_85_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1388 \
    name cluster_sum_86_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_86_val \
    op interface \
    ports { cluster_sum_86_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1389 \
    name cluster_sum_87_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_87_val \
    op interface \
    ports { cluster_sum_87_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1390 \
    name cluster_sum_88_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_88_val \
    op interface \
    ports { cluster_sum_88_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1391 \
    name cluster_sum_89_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_89_val \
    op interface \
    ports { cluster_sum_89_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1392 \
    name cluster_sum_90_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_90_val \
    op interface \
    ports { cluster_sum_90_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1393 \
    name cluster_sum_91_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_91_val \
    op interface \
    ports { cluster_sum_91_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1394 \
    name cluster_sum_92_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_92_val \
    op interface \
    ports { cluster_sum_92_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1395 \
    name cluster_sum_93_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_93_val \
    op interface \
    ports { cluster_sum_93_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1396 \
    name cluster_sum_94_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_94_val \
    op interface \
    ports { cluster_sum_94_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1397 \
    name cluster_sum_95_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_95_val \
    op interface \
    ports { cluster_sum_95_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1398 \
    name cluster_sum_96_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_96_val \
    op interface \
    ports { cluster_sum_96_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1399 \
    name cluster_sum_97_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_97_val \
    op interface \
    ports { cluster_sum_97_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1400 \
    name cluster_sum_98_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_98_val \
    op interface \
    ports { cluster_sum_98_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1401 \
    name cluster_sum_99_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cluster_sum_99_val \
    op interface \
    ports { cluster_sum_99_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1402 \
    name q_sq_05_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_sq_05_0_val \
    op interface \
    ports { q_sq_05_0_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1403 \
    name q_sq_05_1_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_sq_05_1_val \
    op interface \
    ports { q_sq_05_1_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1404 \
    name q_sq_05_2_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_sq_05_2_val \
    op interface \
    ports { q_sq_05_2_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1405 \
    name q_sq_05_3_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_sq_05_3_val \
    op interface \
    ports { q_sq_05_3_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1406 \
    name q_sq_05_4_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_sq_05_4_val \
    op interface \
    ports { q_sq_05_4_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1407 \
    name q_sq_05_5_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_sq_05_5_val \
    op interface \
    ports { q_sq_05_5_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1408 \
    name q_sq_05_6_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_sq_05_6_val \
    op interface \
    ports { q_sq_05_6_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1409 \
    name q_sq_05_7_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_sq_05_7_val \
    op interface \
    ports { q_sq_05_7_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1410 \
    name q_sq_05_8_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_sq_05_8_val \
    op interface \
    ports { q_sq_05_8_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1411 \
    name q_sq_05_9_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_q_sq_05_9_val \
    op interface \
    ports { q_sq_05_9_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1412 \
    name k_sq_05_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_sq_05_0_val \
    op interface \
    ports { k_sq_05_0_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1413 \
    name k_sq_05_1_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_sq_05_1_val \
    op interface \
    ports { k_sq_05_1_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1414 \
    name k_sq_05_2_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_sq_05_2_val \
    op interface \
    ports { k_sq_05_2_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1415 \
    name k_sq_05_3_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_sq_05_3_val \
    op interface \
    ports { k_sq_05_3_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1416 \
    name k_sq_05_4_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_sq_05_4_val \
    op interface \
    ports { k_sq_05_4_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1417 \
    name k_sq_05_5_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_sq_05_5_val \
    op interface \
    ports { k_sq_05_5_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1418 \
    name k_sq_05_6_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_sq_05_6_val \
    op interface \
    ports { k_sq_05_6_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1419 \
    name k_sq_05_7_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_sq_05_7_val \
    op interface \
    ports { k_sq_05_7_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1420 \
    name k_sq_05_8_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_sq_05_8_val \
    op interface \
    ports { k_sq_05_8_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1421 \
    name k_sq_05_9_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k_sq_05_9_val \
    op interface \
    ports { k_sq_05_9_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -2 \
    name ap_return \
    type ap_return \
    reset_level 1 \
    sync_rst true \
    corename ap_return \
    op interface \
    ports { ap_return { O 1 vector } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -4 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_ce
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_ce] == "cg_default_interface_gen_ce"} {
eval "cg_default_interface_gen_ce { \
    id -5 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_ce \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


