$date
	Fri Apr 29 19:16:37 2011
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! CLK_SIG $end
$var wire 1 " S $end
$var reg 1 # A $end
$scope module CLOCK $end
$var reg 1 $ SIGNAL $end
$upscope $end
$scope module FSM $end
$var wire 1 % A $end
$var wire 1 ! CLK $end
$var wire 1 " S $end
$var reg 3 & FF [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
1%
0$
1#
0"
0!
$end
#5
b0 &
1$
1!
#6
b0 &
#7
b100 &
#10
0$
0!
0#
0%
#15
b100 &
1$
1!
#16
b110 &
#17
b10 &
#20
1"
0$
0!
1#
1%
#25
0"
b11 &
1$
1!
#26
b1 &
#27
b101 &
#30
0$
0!
0#
0%
#35
b100 &
1$
1!
#36
b110 &
#37
b10 &
#40
1"
0$
0!
1#
1%
#45
0"
b11 &
1$
1!
#46
b1 &
#47
b101 &
#50
0$
0!
0#
0%
#55
b100 &
1$
1!
#56
b110 &
#57
b10 &
#60
0$
0!
#65
b11 &
1$
1!
#66
b1 &
#67
b1 &
#70
0$
0!
#75
b0 &
1$
1!
#76
b0 &
#77
b0 &
#80
0$
0!
#85
b0 &
1$
1!
#86
b0 &
#87
b0 &
#90
0$
0!
