

================================================================
== Vitis HLS Report for 'Self_attention_Pipeline_l_mh_merge_i_m_l_j_m'
================================================================
* Date:           Sat Sep  2 22:24:17 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.098 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      771|      771|  7.710 us|  7.710 us|  771|  771|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_mh_merge_i_m_l_j_m  |      769|      769|         3|          1|          1|   768|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.93>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j_m = alloca i32 1"   --->   Operation 6 'alloca' 'j_m' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_m = alloca i32 1"   --->   Operation 7 'alloca' 'i_m' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten44 = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %tmp"   --->   Operation 9 'read' 'tmp_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten44"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i_m"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %j_m"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc63"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten44_load = load i10 %indvar_flatten44" [kernel.cpp:193]   --->   Operation 14 'load' 'indvar_flatten44_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.77ns)   --->   "%icmp_ln193 = icmp_eq  i10 %indvar_flatten44_load, i10 768" [kernel.cpp:193]   --->   Operation 15 'icmp' 'icmp_ln193' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (1.73ns)   --->   "%add_ln193_1 = add i10 %indvar_flatten44_load, i10 1" [kernel.cpp:193]   --->   Operation 16 'add' 'add_ln193_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln193 = br i1 %icmp_ln193, void %for.inc66, void %for.inc69.exitStub" [kernel.cpp:193]   --->   Operation 17 'br' 'br_ln193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%j_m_load = load i7 %j_m" [kernel.cpp:194]   --->   Operation 18 'load' 'j_m_load' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i_m_load = load i4 %i_m" [kernel.cpp:193]   --->   Operation 19 'load' 'i_m_load' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.73ns)   --->   "%add_ln193 = add i4 %i_m_load, i4 1" [kernel.cpp:193]   --->   Operation 20 'add' 'add_ln193' <Predicate = (!icmp_ln193)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.48ns)   --->   "%icmp_ln194 = icmp_eq  i7 %j_m_load, i7 64" [kernel.cpp:194]   --->   Operation 21 'icmp' 'icmp_ln194' <Predicate = (!icmp_ln193)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.99ns)   --->   "%select_ln193 = select i1 %icmp_ln194, i7 0, i7 %j_m_load" [kernel.cpp:193]   --->   Operation 22 'select' 'select_ln193' <Predicate = (!icmp_ln193)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.02ns)   --->   "%select_ln193_1 = select i1 %icmp_ln194, i4 %add_ln193, i4 %i_m_load" [kernel.cpp:193]   --->   Operation 23 'select' 'select_ln193_1' <Predicate = (!icmp_ln193)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (1.87ns)   --->   "%add_ln194 = add i7 %select_ln193, i7 1" [kernel.cpp:194]   --->   Operation 24 'add' 'add_ln194' <Predicate = (!icmp_ln193)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln194 = store i10 %add_ln193_1, i10 %indvar_flatten44" [kernel.cpp:194]   --->   Operation 25 'store' 'store_ln194' <Predicate = (!icmp_ln193)> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln194 = store i4 %select_ln193_1, i4 %i_m" [kernel.cpp:194]   --->   Operation 26 'store' 'store_ln194' <Predicate = (!icmp_ln193)> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln194 = store i7 %add_ln194, i7 %j_m" [kernel.cpp:194]   --->   Operation 27 'store' 'store_ln194' <Predicate = (!icmp_ln193)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.98>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_22 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %select_ln193_1, i6 0" [kernel.cpp:196]   --->   Operation 28 'bitconcatenate' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln196 = zext i7 %select_ln193" [kernel.cpp:196]   --->   Operation 29 'zext' 'zext_ln196' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.73ns)   --->   "%add_ln196 = add i10 %tmp_22, i10 %zext_ln196" [kernel.cpp:196]   --->   Operation 30 'add' 'add_ln196' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln196_1 = zext i10 %add_ln196" [kernel.cpp:196]   --->   Operation 31 'zext' 'zext_ln196_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%v90_addr = getelementptr i32 %v90, i64 0, i64 %zext_ln196_1" [kernel.cpp:196]   --->   Operation 32 'getelementptr' 'v90_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [2/2] (3.25ns)   --->   "%v93 = load i10 %v90_addr" [kernel.cpp:196]   --->   Operation 33 'load' 'v93' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 34 [1/1] (1.73ns)   --->   "%add_ln197 = add i10 %zext_ln196, i10 %tmp_read" [kernel.cpp:197]   --->   Operation 34 'add' 'add_ln197' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 50 'ret' 'ret_ln0' <Predicate = (icmp_ln193)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.09>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_mh_merge_i_m_l_j_m_str"   --->   Operation 35 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768"   --->   Operation 36 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i4.i10, i4 %select_ln193_1, i10 0" [kernel.cpp:197]   --->   Operation 37 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_21 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %select_ln193_1, i8 0" [kernel.cpp:197]   --->   Operation 38 'bitconcatenate' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln197 = zext i12 %tmp_21" [kernel.cpp:197]   --->   Operation 39 'zext' 'zext_ln197' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln197 = sub i14 %tmp_s, i14 %zext_ln197" [kernel.cpp:197]   --->   Operation 40 'sub' 'sub_ln197' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%specpipeline_ln195 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_35" [kernel.cpp:195]   --->   Operation 41 'specpipeline' 'specpipeline_ln195' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln194 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [kernel.cpp:194]   --->   Operation 42 'specloopname' 'specloopname_ln194' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/2] (3.25ns)   --->   "%v93 = load i10 %v90_addr" [kernel.cpp:196]   --->   Operation 43 'load' 'v93' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln197_1 = zext i10 %add_ln197" [kernel.cpp:197]   --->   Operation 44 'zext' 'zext_ln197_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln197_1 = add i14 %sub_ln197, i14 %zext_ln197_1" [kernel.cpp:197]   --->   Operation 45 'add' 'add_ln197_1' <Predicate = true> <Delay = 3.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln197_2 = zext i14 %add_ln197_1" [kernel.cpp:197]   --->   Operation 46 'zext' 'zext_ln197_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%v78_addr = getelementptr i32 %v78, i64 0, i64 %zext_ln197_2" [kernel.cpp:197]   --->   Operation 47 'getelementptr' 'v78_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (3.25ns)   --->   "%store_ln197 = store i32 %v93, i14 %v78_addr" [kernel.cpp:197]   --->   Operation 48 'store' 'store_ln197' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln194 = br void %for.inc63" [kernel.cpp:194]   --->   Operation 49 'br' 'br_ln194' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v90]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ tmp]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v78]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j_m                   (alloca           ) [ 0100]
i_m                   (alloca           ) [ 0100]
indvar_flatten44      (alloca           ) [ 0100]
tmp_read              (read             ) [ 0110]
store_ln0             (store            ) [ 0000]
store_ln0             (store            ) [ 0000]
store_ln0             (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
indvar_flatten44_load (load             ) [ 0000]
icmp_ln193            (icmp             ) [ 0110]
add_ln193_1           (add              ) [ 0000]
br_ln193              (br               ) [ 0000]
j_m_load              (load             ) [ 0000]
i_m_load              (load             ) [ 0000]
add_ln193             (add              ) [ 0000]
icmp_ln194            (icmp             ) [ 0000]
select_ln193          (select           ) [ 0110]
select_ln193_1        (select           ) [ 0111]
add_ln194             (add              ) [ 0000]
store_ln194           (store            ) [ 0000]
store_ln194           (store            ) [ 0000]
store_ln194           (store            ) [ 0000]
tmp_22                (bitconcatenate   ) [ 0000]
zext_ln196            (zext             ) [ 0000]
add_ln196             (add              ) [ 0000]
zext_ln196_1          (zext             ) [ 0000]
v90_addr              (getelementptr    ) [ 0101]
add_ln197             (add              ) [ 0101]
specloopname_ln0      (specloopname     ) [ 0000]
empty                 (speclooptripcount) [ 0000]
tmp_s                 (bitconcatenate   ) [ 0000]
tmp_21                (bitconcatenate   ) [ 0000]
zext_ln197            (zext             ) [ 0000]
sub_ln197             (sub              ) [ 0000]
specpipeline_ln195    (specpipeline     ) [ 0000]
specloopname_ln194    (specloopname     ) [ 0000]
v93                   (load             ) [ 0000]
zext_ln197_1          (zext             ) [ 0000]
add_ln197_1           (add              ) [ 0000]
zext_ln197_2          (zext             ) [ 0000]
v78_addr              (getelementptr    ) [ 0000]
store_ln197           (store            ) [ 0000]
br_ln194              (br               ) [ 0000]
ret_ln0               (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v90">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v90"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="tmp">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v78">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v78"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i4.i6"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_mh_merge_i_m_l_j_m_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i4.i10"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i4.i8"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_35"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="j_m_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_m/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="i_m_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_m/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="indvar_flatten44_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten44/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="tmp_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="10" slack="0"/>
<pin id="68" dir="0" index="1" bw="10" slack="0"/>
<pin id="69" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="v90_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="10" slack="0"/>
<pin id="76" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v90_addr/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="10" slack="0"/>
<pin id="81" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="82" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v93/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="v78_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="14" slack="0"/>
<pin id="89" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v78_addr/3 "/>
</bind>
</comp>

<comp id="92" class="1004" name="store_ln197_access_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="14" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln197/3 "/>
</bind>
</comp>

<comp id="99" class="1004" name="store_ln0_store_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="1" slack="0"/>
<pin id="101" dir="0" index="1" bw="10" slack="0"/>
<pin id="102" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="store_ln0_store_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="0" index="1" bw="4" slack="0"/>
<pin id="107" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="store_ln0_store_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="1" slack="0"/>
<pin id="111" dir="0" index="1" bw="7" slack="0"/>
<pin id="112" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="indvar_flatten44_load_load_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="10" slack="0"/>
<pin id="116" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten44_load/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="icmp_ln193_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="10" slack="0"/>
<pin id="119" dir="0" index="1" bw="9" slack="0"/>
<pin id="120" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln193/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="add_ln193_1_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="10" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln193_1/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="j_m_load_load_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="7" slack="0"/>
<pin id="131" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_m_load/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="i_m_load_load_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="4" slack="0"/>
<pin id="134" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_m_load/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="add_ln193_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="4" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln193/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="icmp_ln194_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="7" slack="0"/>
<pin id="143" dir="0" index="1" bw="7" slack="0"/>
<pin id="144" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln194/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="select_ln193_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="7" slack="0"/>
<pin id="151" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln193/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="select_ln193_1_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="0"/>
<pin id="157" dir="0" index="1" bw="4" slack="0"/>
<pin id="158" dir="0" index="2" bw="4" slack="0"/>
<pin id="159" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln193_1/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="add_ln194_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="7" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln194/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="store_ln194_store_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="10" slack="0"/>
<pin id="171" dir="0" index="1" bw="10" slack="0"/>
<pin id="172" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln194/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="store_ln194_store_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="4" slack="0"/>
<pin id="176" dir="0" index="1" bw="4" slack="0"/>
<pin id="177" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln194/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="store_ln194_store_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="7" slack="0"/>
<pin id="181" dir="0" index="1" bw="7" slack="0"/>
<pin id="182" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln194/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="tmp_22_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="10" slack="0"/>
<pin id="186" dir="0" index="1" bw="4" slack="1"/>
<pin id="187" dir="0" index="2" bw="1" slack="0"/>
<pin id="188" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_22/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="zext_ln196_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="7" slack="1"/>
<pin id="193" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln196/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="add_ln196_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="10" slack="0"/>
<pin id="196" dir="0" index="1" bw="7" slack="0"/>
<pin id="197" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln196/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="zext_ln196_1_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="10" slack="0"/>
<pin id="202" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln196_1/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="add_ln197_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="7" slack="0"/>
<pin id="207" dir="0" index="1" bw="10" slack="1"/>
<pin id="208" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln197/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="tmp_s_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="14" slack="0"/>
<pin id="212" dir="0" index="1" bw="4" slack="2"/>
<pin id="213" dir="0" index="2" bw="1" slack="0"/>
<pin id="214" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="tmp_21_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="12" slack="0"/>
<pin id="219" dir="0" index="1" bw="4" slack="2"/>
<pin id="220" dir="0" index="2" bw="1" slack="0"/>
<pin id="221" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_21/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="zext_ln197_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="12" slack="0"/>
<pin id="226" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln197/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="sub_ln197_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="14" slack="0"/>
<pin id="230" dir="0" index="1" bw="12" slack="0"/>
<pin id="231" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln197/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="zext_ln197_1_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="10" slack="1"/>
<pin id="236" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln197_1/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="add_ln197_1_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="14" slack="0"/>
<pin id="239" dir="0" index="1" bw="10" slack="0"/>
<pin id="240" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln197_1/3 "/>
</bind>
</comp>

<comp id="243" class="1004" name="zext_ln197_2_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="14" slack="0"/>
<pin id="245" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln197_2/3 "/>
</bind>
</comp>

<comp id="248" class="1005" name="j_m_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="7" slack="0"/>
<pin id="250" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j_m "/>
</bind>
</comp>

<comp id="255" class="1005" name="i_m_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="4" slack="0"/>
<pin id="257" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_m "/>
</bind>
</comp>

<comp id="262" class="1005" name="indvar_flatten44_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="10" slack="0"/>
<pin id="264" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten44 "/>
</bind>
</comp>

<comp id="269" class="1005" name="tmp_read_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="10" slack="1"/>
<pin id="271" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_read "/>
</bind>
</comp>

<comp id="274" class="1005" name="icmp_ln193_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="1"/>
<pin id="276" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln193 "/>
</bind>
</comp>

<comp id="278" class="1005" name="select_ln193_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="7" slack="1"/>
<pin id="280" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="select_ln193 "/>
</bind>
</comp>

<comp id="283" class="1005" name="select_ln193_1_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="4" slack="1"/>
<pin id="285" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln193_1 "/>
</bind>
</comp>

<comp id="290" class="1005" name="v90_addr_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="10" slack="1"/>
<pin id="292" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="v90_addr "/>
</bind>
</comp>

<comp id="295" class="1005" name="add_ln197_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="10" slack="1"/>
<pin id="297" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln197 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="6" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="6" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="6" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="70"><net_src comp="8" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="30" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="72" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="90"><net_src comp="4" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="30" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="97"><net_src comp="79" pin="3"/><net_sink comp="92" pin=1"/></net>

<net id="98"><net_src comp="85" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="103"><net_src comp="10" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="108"><net_src comp="12" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="113"><net_src comp="14" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="121"><net_src comp="114" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="16" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="127"><net_src comp="114" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="18" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="139"><net_src comp="132" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="20" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="145"><net_src comp="129" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="22" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="152"><net_src comp="141" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="14" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="154"><net_src comp="129" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="160"><net_src comp="141" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="135" pin="2"/><net_sink comp="155" pin=1"/></net>

<net id="162"><net_src comp="132" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="167"><net_src comp="147" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="24" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="173"><net_src comp="123" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="178"><net_src comp="155" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="183"><net_src comp="163" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="189"><net_src comp="26" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="28" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="198"><net_src comp="184" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="191" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="203"><net_src comp="194" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="209"><net_src comp="191" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="215"><net_src comp="40" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="10" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="222"><net_src comp="42" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="44" pin="0"/><net_sink comp="217" pin=2"/></net>

<net id="227"><net_src comp="217" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="232"><net_src comp="210" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="224" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="241"><net_src comp="228" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="234" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="246"><net_src comp="237" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="251"><net_src comp="54" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="253"><net_src comp="248" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="254"><net_src comp="248" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="258"><net_src comp="58" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="260"><net_src comp="255" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="261"><net_src comp="255" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="265"><net_src comp="62" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="267"><net_src comp="262" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="268"><net_src comp="262" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="272"><net_src comp="66" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="277"><net_src comp="117" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="147" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="286"><net_src comp="155" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="288"><net_src comp="283" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="289"><net_src comp="283" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="293"><net_src comp="72" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="298"><net_src comp="205" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="234" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v78 | {3 }
 - Input state : 
	Port: Self_attention_Pipeline_l_mh_merge_i_m_l_j_m : v90 | {2 3 }
	Port: Self_attention_Pipeline_l_mh_merge_i_m_l_j_m : tmp | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten44_load : 1
		icmp_ln193 : 2
		add_ln193_1 : 2
		br_ln193 : 3
		j_m_load : 1
		i_m_load : 1
		add_ln193 : 2
		icmp_ln194 : 2
		select_ln193 : 3
		select_ln193_1 : 3
		add_ln194 : 4
		store_ln194 : 3
		store_ln194 : 4
		store_ln194 : 5
	State 2
		add_ln196 : 1
		zext_ln196_1 : 2
		v90_addr : 3
		v93 : 4
		add_ln197 : 1
	State 3
		zext_ln197 : 1
		sub_ln197 : 2
		add_ln197_1 : 3
		zext_ln197_2 : 4
		v78_addr : 5
		store_ln197 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |   add_ln193_1_fu_123  |    0    |    13   |
|          |    add_ln193_fu_135   |    0    |    13   |
|    add   |    add_ln194_fu_163   |    0    |    14   |
|          |    add_ln196_fu_194   |    0    |    13   |
|          |    add_ln197_fu_205   |    0    |    13   |
|          |   add_ln197_1_fu_237  |    0    |    14   |
|----------|-----------------------|---------|---------|
|   icmp   |   icmp_ln193_fu_117   |    0    |    11   |
|          |   icmp_ln194_fu_141   |    0    |    10   |
|----------|-----------------------|---------|---------|
|    sub   |    sub_ln197_fu_228   |    0    |    14   |
|----------|-----------------------|---------|---------|
|  select  |  select_ln193_fu_147  |    0    |    7    |
|          | select_ln193_1_fu_155 |    0    |    4    |
|----------|-----------------------|---------|---------|
|   read   |  tmp_read_read_fu_66  |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |     tmp_22_fu_184     |    0    |    0    |
|bitconcatenate|      tmp_s_fu_210     |    0    |    0    |
|          |     tmp_21_fu_217     |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |   zext_ln196_fu_191   |    0    |    0    |
|          |  zext_ln196_1_fu_200  |    0    |    0    |
|   zext   |   zext_ln197_fu_224   |    0    |    0    |
|          |  zext_ln197_1_fu_234  |    0    |    0    |
|          |  zext_ln197_2_fu_243  |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   126   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add_ln197_reg_295   |   10   |
|       i_m_reg_255      |    4   |
|   icmp_ln193_reg_274   |    1   |
|indvar_flatten44_reg_262|   10   |
|       j_m_reg_248      |    7   |
| select_ln193_1_reg_283 |    4   |
|  select_ln193_reg_278  |    7   |
|    tmp_read_reg_269    |   10   |
|    v90_addr_reg_290    |   10   |
+------------------------+--------+
|          Total         |   63   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_79 |  p0  |   2  |  10  |   20   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   20   ||  1.588  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   126  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   63   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   63   |   135  |
+-----------+--------+--------+--------+
