// Seed: 2399986429
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_3 = 1;
  wire id_7;
  always @(posedge 1) id_7 = 1'b0;
  wire id_8;
  wire id_9;
  wire id_10;
  wire id_11;
  assign id_3 = 1 == 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  supply1 id_11 = id_7 == id_7;
  always @(1) begin
    id_2 = #id_12 1;
  end
  id_13 :
  assert property (@(posedge -id_7) 1'b0)
  else $display(1, id_7, id_10, 1'd0 == !id_8);
  wire id_14;
  assign id_11 = 1 ~^ 1;
  assign id_1  = 1;
  wire  id_15;
  uwire id_16 = 1;
  module_0(
      id_8, id_13, id_4, id_4, id_4, id_4
  );
  assign id_4 = 1'h0;
endmodule
