INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GitHub/harman_Verilog/1121_fifo/1121_fifo.srcs/sim_1/new/tb_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo
