INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Projects/VivadoProjects/alu_with_transaction_table/alu_with_transaction_table.srcs/sources_1/new/Memory_Controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory_Controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Projects/VivadoProjects/alu_with_transaction_table/alu_with_transaction_table.srcs/sources_1/new/Transaction_Table.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Transaction_Table
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Projects/VivadoProjects/alu_with_transaction_table/alu_with_transaction_table.srcs/sim_1/new/Transaction_Table_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Transaction_Table_tb
