`timescale 1ns/1ps

module tb_pc_fixed;
    reg clk;
    reg rst_n;
    
    // å®ä¾‹åŒ–æ ¸å¿ƒ
    core u_core (
        .clk(clk),
        .rst_n(rst_n),
        .uart_tx_o()
    );
    
    // æ—¶é’Ÿ (10MHz)
    always #50 clk = ~clk;
    
    // ========================================
    // å˜é‡å£°æ˜ï¼ˆåœ¨always/initialå—å¤–ï¼‰
    // ========================================
    integer cycle;
    reg [31:0] last_pc;
    integer error_count;
    
    // åˆå§‹åŒ–
    initial begin
        cycle = 0;
        last_pc = 0;
        error_count = 0;
    end
    
    // PCç›‘æ§
    always @(posedge clk) begin
        if (rst_n) begin
            cycle = cycle + 1;
            
            $display("å‘¨æœŸ %0d: PC = 0x%08h", cycle, u_core.pc);
            
            // æ£€æŸ¥PCæ˜¯å¦åˆç†å˜åŒ–
            if (cycle > 0) begin
                // æ­£å¸¸æƒ…å†µï¼šPC+4ï¼Œæˆ–è€…è·³è½¬
                if (u_core.pc != last_pc + 4) begin
                    // å¦‚æœä¸æ˜¯+4ï¼Œæ£€æŸ¥æ˜¯å¦æ˜¯è·³è½¬æŒ‡ä»¤
                    $display("  PCå˜åŒ–: 0x%08h -> 0x%08h", last_pc, u_core.pc);
                    
                    // æ£€æŸ¥æ˜¯å¦æ˜¯é¢„æœŸçš„è·³è½¬
                    if (u_core.pc == 32'h00000000 && last_pc == 32'h00000028) begin
                        $display("  âœ… æ­£å¸¸è·³è½¬: 0x28 -> 0x00");
                    end else if (u_core.pc == 32'h00000004 && last_pc == 32'h00000000) begin
                        $display("  âœ… æ­£å¸¸é€’å¢: 0x00 -> 0x04");
                    end else begin
                        $display("  âš ï¸  éæ ‡å‡†å˜åŒ– (ç–‘ä¼¼è·³è½¬æˆ–å¼‚å¸¸)");
                        error_count = error_count + 1;
                    end
                end else begin
                    // æ­£å¸¸é€’å¢æƒ…å†µ
                    $display("  âœ… æ­£å¸¸é€’å¢: +4");
                end
            end
            
            last_pc = u_core.pc;
            
            // å®‰å…¨åœæ­¢
            if (cycle > 30) begin
                $display("========================================");
                $display("è¯Šæ–­å®Œæˆï¼Œå‘ç° %0d ä¸ªé”™è¯¯", error_count);
                if (error_count == 0) begin
                    $display("âœ… PCè¡Œä¸ºæ­£å¸¸ï¼");
                end
                $finish;
            end
        end
    end
    
    initial begin
        $dumpfile("pc_fixed.vcd");
        $dumpvars(0, tb_pc_fixed);
        
        clk = 0;
        rst_n = 0;
        
        $display("========================================");
        $display("PCè¡Œä¸ºè¯Šæ–­æµ‹è¯• (ä¿®æ­£ç‰ˆ)");
        $display("========================================");
        
        // å¤ä½
        #200;
        rst_n = 1;
        
        // è¿è¡Œè¶³å¤Ÿæ—¶é—´
        #10000;
        $finish;
    end
    
    // ç›‘æ§BEQæ‰§è¡Œæƒ…å†µ
    always @(posedge clk) begin
        if (rst_n) begin
            // æ£€æŸ¥BEQæŒ‡ä»¤æ‰§è¡Œæƒ…å†µ
            case (u_core.pc)
                32'h00000010: $display("ğŸ¯ æ‰§è¡ŒBEQæŒ‡ä»¤ (PC=0x10)");
                32'h00000020: $display("ğŸ¯ åˆ°è¾¾equalæ ‡ç­¾ (PC=0x20) - BEQåº”è·³è½¬åˆ°è¿™é‡Œ");
                32'h00000014: $display("âŒ è¿›å…¥é”™è¯¯åˆ†æ”¯ (PC=0x14) - BEQæœªè·³è½¬");
                32'h00000038: $display("ğŸ¯ æ‰§è¡Œç¬¬äºŒä¸ªBEQ (PC=0x38) - åº”ä¸è·³è½¬");
                32'h00000048: $display("âŒ è¿›å…¥should_not_jump (PC=0x48) - ç¬¬äºŒä¸ªBEQé”™è¯¯è·³è½¬");
                32'h0000003c: $display("âœ… ç¬¬äºŒä¸ªBEQæ­£ç¡®ä¸è·³è½¬ (PC=0x3c)");
                32'h00000060: $display("ğŸ åˆ°è¾¾ç¨‹åºç»ˆç‚¹ (PC=0x60)");
            endcase
        end
    end
endmodule
