Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Fri Dec 17 15:25:25 2021
| Host         : L running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file processor_top_control_sets_placed.rpt
| Design       : processor_top
| Device       : xc7k70t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    34 |
|    Minimum number of control sets                        |    34 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     5 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    34 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    33 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |            1088 |          400 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------+------------------------------+------------------+----------------+--------------+
|  Clock Signal  |          Enable Signal          |       Set/Reset Signal       | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------------------+------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                 |                              |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG | Control_unit/pc_en              | PC/pc[31]_i_1_n_0            |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG | regfile/regfile[23][31]_i_1_n_0 | regfile/rs1_data[31]_i_3_n_0 |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG | regfile/regfile[2][31]_i_1_n_0  | regfile/rs1_data[31]_i_3_n_0 |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | regfile/regfile[10][31]_i_1_n_0 | regfile/rs1_data[31]_i_3_n_0 |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG | regfile/regfile[12][31]_i_1_n_0 | regfile/rs1_data[31]_i_3_n_0 |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG | regfile/regfile[17][31]_i_1_n_0 | regfile/rs1_data[31]_i_3_n_0 |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | regfile/regfile[1][31]_i_1_n_0  | regfile/rs1_data[31]_i_3_n_0 |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG | regfile/regfile[28][31]_i_1_n_0 | regfile/rs1_data[31]_i_3_n_0 |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG | regfile/regfile[31][31]_i_1_n_0 | regfile/rs1_data[31]_i_3_n_0 |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG | regfile/regfile[5][31]_i_1_n_0  | regfile/rs1_data[31]_i_3_n_0 |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | regfile/regfile[22][31]_i_1_n_0 | regfile/rs1_data[31]_i_3_n_0 |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG | regfile/regfile[25][31]_i_1_n_0 | regfile/rs1_data[31]_i_3_n_0 |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG | regfile/regfile[7][31]_i_1_n_0  | regfile/rs1_data[31]_i_3_n_0 |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | regfile/regfile[24][31]_i_1_n_0 | regfile/rs1_data[31]_i_3_n_0 |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG | regfile/regfile[9][31]_i_1_n_0  | regfile/rs1_data[31]_i_3_n_0 |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG | regfile/regfile[18][31]_i_1_n_0 | regfile/rs1_data[31]_i_3_n_0 |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG | regfile/regfile[27][31]_i_1_n_0 | regfile/rs1_data[31]_i_3_n_0 |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG | regfile/regfile[30][31]_i_1_n_0 | regfile/rs1_data[31]_i_3_n_0 |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | regfile/regfile[3][31]_i_1_n_0  | regfile/rs1_data[31]_i_3_n_0 |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | regfile/regfile[4][31]_i_1_n_0  | regfile/rs1_data[31]_i_3_n_0 |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG | regfile/regfile[6][31]_i_1_n_0  | regfile/rs1_data[31]_i_3_n_0 |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG | regfile/regfile[8][31]_i_1_n_0  | regfile/rs1_data[31]_i_3_n_0 |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | regfile/regfile[11][31]_i_1_n_0 | regfile/rs1_data[31]_i_3_n_0 |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | regfile/regfile[16][31]_i_1_n_0 | regfile/rs1_data[31]_i_3_n_0 |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG | regfile/regfile[15][31]_i_1_n_0 | regfile/rs1_data[31]_i_3_n_0 |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | regfile/regfile[14][31]_i_1_n_0 | regfile/rs1_data[31]_i_3_n_0 |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | regfile/regfile[26][31]_i_1_n_0 | regfile/rs1_data[31]_i_3_n_0 |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG | regfile/regfile[29][31]_i_1_n_0 | regfile/rs1_data[31]_i_3_n_0 |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG | regfile/regfile[19][31]_i_1_n_0 | regfile/rs1_data[31]_i_3_n_0 |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | regfile/regfile[13][31]_i_1_n_0 | regfile/rs1_data[31]_i_3_n_0 |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG | regfile/regfile[21][31]_i_1_n_0 | regfile/rs1_data[31]_i_3_n_0 |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | regfile/regfile[20][31]_i_1_n_0 | regfile/rs1_data[31]_i_3_n_0 |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG | regfile/p_0_in                  | regfile/rs1_data[31]_i_3_n_0 |               26 |             64 |         2.46 |
+----------------+---------------------------------+------------------------------+------------------+----------------+--------------+


