EESchema Schematic File Version 4
LIBS:4-bit_processor-cache
EELAYER 26 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 474 902
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
Text HLabel 1900 3500 0    50   Input ~ 0
L0
Text HLabel 1900 3600 0    50   Input ~ 0
L1
Text HLabel 1900 3700 0    50   Input ~ 0
L2
Text HLabel 1900 3800 0    50   Input ~ 0
L3
Text HLabel 1900 3000 0    50   Input ~ 0
EQ
Text HLabel 1900 4500 0    50   Input ~ 0
OP0
Text HLabel 1900 4600 0    50   Input ~ 0
OP1
Text HLabel 1900 4700 0    50   Input ~ 0
OP2
Text HLabel 1900 4800 0    50   Input ~ 0
OP3
Text HLabel 1900 4050 0    50   Input ~ 0
ClockIN
Text HLabel 8900 3900 2    50   Output ~ 0
ClockOUT
Text HLabel 8900 3200 2    50   Output ~ 0
RL0
Text HLabel 8900 3300 2    50   Output ~ 0
RL1
Text HLabel 8900 3400 2    50   Output ~ 0
RL2
Text HLabel 8900 3500 2    50   Output ~ 0
RL3
Wire Wire Line
	8900 3200 7750 3200
Wire Wire Line
	8900 3300 7750 3300
Wire Wire Line
	8900 3400 7750 3400
Wire Wire Line
	7750 3500 8900 3500
$EndSCHEMATC
