{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 01 15:10:33 2018 " "Info: Processing started: Sat Dec 01 15:10:33 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off serial_adder -c serial_adder --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off serial_adder -c serial_adder --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_adder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file serial_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serial_adder-bhv " "Info: Found design unit 1: serial_adder-bhv" {  } { { "serial_adder.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/serial_adder/serial_adder.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 serial_adder " "Info: Found entity 1: serial_adder" {  } { { "serial_adder.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/serial_adder/serial_adder.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "serial_adder " "Info: Elaborating entity \"serial_adder\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "srg4.vhd 2 1 " "Warning: Using design file srg4.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 srg4-bhv " "Info: Found design unit 1: srg4-bhv" {  } { { "srg4.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/serial_adder/srg4.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 srg4 " "Info: Found entity 1: srg4" {  } { { "srg4.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/serial_adder/srg4.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "srg4 srg4:g3 " "Info: Elaborating entity \"srg4\" for hierarchy \"srg4:g3\"" {  } { { "serial_adder.vhd" "g3" { Text "D:/CODES/Quartus/experiment/exp3/serial_adder/serial_adder.vhd" 30 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data srg4.vhd(15) " "Warning (10492): VHDL Process Statement warning at srg4.vhd(15): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "srg4.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/serial_adder/srg4.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "full_adder.vhd 2 1 " "Warning: Using design file full_adder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-bhv " "Info: Found design unit 1: full_adder-bhv" {  } { { "full_adder.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/serial_adder/full_adder.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Info: Found entity 1: full_adder" {  } { { "full_adder.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/serial_adder/full_adder.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder full_adder:g1 " "Info: Elaborating entity \"full_adder\" for hierarchy \"full_adder:g1\"" {  } { { "serial_adder.vhd" "g1" { Text "D:/CODES/Quartus/experiment/exp3/serial_adder/serial_adder.vhd" 32 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "half_adder.vhd 2 1 " "Warning: Using design file half_adder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half_adder-bhv " "Info: Found design unit 1: half_adder-bhv" {  } { { "half_adder.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/serial_adder/half_adder.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Info: Found entity 1: half_adder" {  } { { "half_adder.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/serial_adder/half_adder.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder full_adder:g1\|half_adder:g0 " "Info: Elaborating entity \"half_adder\" for hierarchy \"full_adder:g1\|half_adder:g0\"" {  } { { "full_adder.vhd" "g0" { Text "D:/CODES/Quartus/experiment/exp3/serial_adder/full_adder.vhd" 17 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "mydff.vhd 2 1 " "Warning: Using design file mydff.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mydff-bhv " "Info: Found design unit 1: mydff-bhv" {  } { { "mydff.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/serial_adder/mydff.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mydff " "Info: Found entity 1: mydff" {  } { { "mydff.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/serial_adder/mydff.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mydff mydff:g2 " "Info: Elaborating entity \"mydff\" for hierarchy \"mydff:g2\"" {  } { { "serial_adder.vhd" "g2" { Text "D:/CODES/Quartus/experiment/exp3/serial_adder/serial_adder.vhd" 33 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 5 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "266 " "Info: Peak virtual memory: 266 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 01 15:10:35 2018 " "Info: Processing ended: Sat Dec 01 15:10:35 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
