# Data-flow-modeling
A Verilog HDL code snippets using data flow modeling type
--------------------------
> 1. NOT gate circuit design
> 2. OR gate circuit design
