LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.all;
USE  IEEE.STD_LOGIC_ARITH.all;
USE  IEEE.STD_LOGIC_UNSIGNED.all;

entity vga_clock is
	port(Clk : in std_logic;
	vgaClock : out std_logic);
end entity;

architecture bhv of vga_clock is

begin

end architecture bhv;