

================================================================
== Vitis HLS Report for 'tpgBackground'
================================================================
* Date:           Mon Sep  5 13:06:20 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  10.830 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_518_1  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.69>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%y = alloca i32 1"   --->   Operation 5 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0489_lcssa496 = alloca i32 1"   --->   Operation 6 'alloca' 'p_0_0_0_0_0489_lcssa496' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_0_1_0_0_0491_lcssa499 = alloca i32 1"   --->   Operation 7 'alloca' 'p_0_1_0_0_0491_lcssa499' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_0_2_0_0_0493_lcssa502 = alloca i32 1"   --->   Operation 8 'alloca' 'p_0_2_0_0_0493_lcssa502' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%rampVal_2_loc_0 = alloca i32 1"   --->   Operation 9 'alloca' 'rampVal_2_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%rampVal_2_new_0 = alloca i32 1"   --->   Operation 10 'alloca' 'rampVal_2_new_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%hdata_loc_0 = alloca i32 1"   --->   Operation 11 'alloca' 'hdata_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%hdata_new_0 = alloca i32 1"   --->   Operation 12 'alloca' 'hdata_new_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zonePlateVDelta_loc_0 = alloca i32 1"   --->   Operation 13 'alloca' 'zonePlateVDelta_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zonePlateVAddr_loc_0 = alloca i32 1"   --->   Operation 14 'alloca' 'zonePlateVAddr_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%xBar_V_loc_0 = alloca i32 1"   --->   Operation 15 'alloca' 'xBar_V_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%hBarSel_4_loc_0 = alloca i32 1"   --->   Operation 16 'alloca' 'hBarSel_4_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%rampVal_loc_0 = alloca i32 1"   --->   Operation 17 'alloca' 'rampVal_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%rampVal_3_loc_0 = alloca i32 1"   --->   Operation 18 'alloca' 'rampVal_3_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%rampVal_3_new_0 = alloca i32 1"   --->   Operation 19 'alloca' 'rampVal_3_new_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%rampVal_2_flag_1_loc = alloca i64 1"   --->   Operation 20 'alloca' 'rampVal_2_flag_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%hdata_flag_1_loc = alloca i64 1"   --->   Operation 21 'alloca' 'hdata_flag_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%rampVal_3_flag_1_loc = alloca i64 1"   --->   Operation 22 'alloca' 'rampVal_3_flag_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %dpYUVCoef, void "   --->   Operation 23 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %dpDynamicRange, void "   --->   Operation 24 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %ZplateVerContDelta, void "   --->   Operation 25 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %ZplateVerContStart, void "   --->   Operation 26 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %ZplateHorContDelta, void "   --->   Operation 27 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %ZplateHorContStart, void "   --->   Operation 28 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %colorFormat, void "   --->   Operation 29 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %motionSpeed, void "   --->   Operation 30 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %bckgndId, void "   --->   Operation 31 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %height, void "   --->   Operation 32 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %width, void "   --->   Operation 33 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %ovrlayYUV, void @empty_10, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%loopHeight = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %height" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:505]   --->   Operation 35 'read' 'loopHeight' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln505 = trunc i16 %loopHeight" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:505]   --->   Operation 36 'trunc' 'trunc_ln505' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%loopWidth = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %width" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:506]   --->   Operation 37 'read' 'loopWidth' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln506 = trunc i16 %loopWidth" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:506]   --->   Operation 38 'trunc' 'trunc_ln506' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%colorFormatLocal = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %colorFormat" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:514]   --->   Operation 39 'read' 'colorFormatLocal' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%bckgndId_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %bckgndId"   --->   Operation 40 'read' 'bckgndId_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%ZplateHorContStart_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %ZplateHorContStart"   --->   Operation 41 'read' 'ZplateHorContStart_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%ZplateHorContDelta_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %ZplateHorContDelta"   --->   Operation 42 'read' 'ZplateHorContDelta_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%ZplateVerContStart_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %ZplateVerContStart"   --->   Operation 43 'read' 'ZplateVerContStart_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%ZplateVerContDelta_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %ZplateVerContDelta"   --->   Operation 44 'read' 'ZplateVerContDelta_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%dpDynamicRange_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %dpDynamicRange"   --->   Operation 45 'read' 'dpDynamicRange_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%dpYUVCoef_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %dpYUVCoef"   --->   Operation 46 'read' 'dpYUVCoef_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (1.47ns)   --->   "%cmp2_i322 = icmp_eq  i8 %colorFormatLocal, i8 0" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:514]   --->   Operation 47 'icmp' 'cmp2_i322' <Predicate = true> <Delay = 1.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (1.04ns)   --->   "%conv2_i_i10_i329 = select i1 %cmp2_i322, i8 255, i8 76" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:514]   --->   Operation 48 'select' 'conv2_i_i10_i329' <Predicate = true> <Delay = 1.04> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.97ns)   --->   "%not_cmp2_i322 = xor i1 %cmp2_i322, i1 1" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:514]   --->   Operation 49 'xor' 'not_cmp2_i322' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (1.47ns)   --->   "%cmp6_i = icmp_eq  i8 %colorFormatLocal, i8 1" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:514]   --->   Operation 50 'icmp' 'cmp6_i' <Predicate = true> <Delay = 1.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (1.04ns)   --->   "%conv2_i_i10_i335 = select i1 %cmp2_i322, i8 0, i8 149" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:514]   --->   Operation 51 'select' 'conv2_i_i10_i335' <Predicate = true> <Delay = 1.04> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (1.21ns)   --->   "%conv2_i_i_i337_cast_cast = select i1 %cmp2_i322, i5 0, i5 21" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:514]   --->   Operation 52 'select' 'conv2_i_i_i337_cast_cast' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.98ns)   --->   "%conv2_i_i10_i354_cast_cast_cast_cast = select i1 %cmp2_i322, i3 0, i3 5" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:514]   --->   Operation 53 'select' 'conv2_i_i10_i354_cast_cast_cast_cast' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (1.04ns)   --->   "%conv2_i_i_i356 = select i1 %cmp2_i322, i8 255, i8 107" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:514]   --->   Operation 54 'select' 'conv2_i_i_i356' <Predicate = true> <Delay = 1.04> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (1.04ns)   --->   "%conv2_i_i_i373 = select i1 %cmp2_i322, i8 0, i8 128" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:514]   --->   Operation 55 'select' 'conv2_i_i_i373' <Predicate = true> <Delay = 1.04> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (1.04ns)   --->   "%conv2_i_i_i390 = select i1 %cmp2_i322, i8 255, i8 128" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:514]   --->   Operation 56 'select' 'conv2_i_i_i390' <Predicate = true> <Delay = 1.04> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (2.13ns)   --->   "%add_i = add i14 %trunc_ln506, i14 7" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:506]   --->   Operation 57 'add' 'add_i' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%barWidth = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %add_i, i32 3, i32 13" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:506]   --->   Operation 58 'partselect' 'barWidth' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (1.47ns)   --->   "%cmp57_i = icmp_ne  i8 %colorFormatLocal, i8 1" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:514]   --->   Operation 59 'icmp' 'cmp57_i' <Predicate = true> <Delay = 1.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%tmp = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %colorFormatLocal, i32 1, i32 7" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:514]   --->   Operation 60 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (1.46ns)   --->   "%icmp = icmp_ne  i7 %tmp, i7 0" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:514]   --->   Operation 61 'icmp' 'icmp' <Predicate = true> <Delay = 1.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%rampStart_load = load i8 %rampStart" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:540]   --->   Operation 62 'load' 'rampStart_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%rampVal_1_load = load i16 %rampVal_1" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1032]   --->   Operation 63 'load' 'rampVal_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%rampVal_load = load i8 %rampVal" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1056]   --->   Operation 64 'load' 'rampVal_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln1212 = zext i8 %rampVal_load" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1212]   --->   Operation 65 'zext' 'zext_ln1212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%hBarSel_2_load = load i8 %hBarSel_2" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1212]   --->   Operation 66 'load' 'hBarSel_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%xBar_V_load = load i11 %xBar_V"   --->   Operation 67 'load' 'xBar_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%zonePlateVAddr_load = load i16 %zonePlateVAddr" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1296]   --->   Operation 68 'load' 'zonePlateVAddr_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%zonePlateVDelta_load = load i16 %zonePlateVDelta" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1296]   --->   Operation 69 'load' 'zonePlateVDelta_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%hdata_load = load i16 %hdata" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1493]   --->   Operation 70 'load' 'hdata_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%rampVal_2_load = load i16 %rampVal_2" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1610]   --->   Operation 71 'load' 'rampVal_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (1.04ns)   --->   "%select_ln260 = select i1 %cmp2_i322, i8 %rampStart_load, i8 128"   --->   Operation 72 'select' 'select_ln260' <Predicate = true> <Delay = 1.04> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %rampStart_load, i8 0" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1287]   --->   Operation 73 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.99ns)   --->   "%select_ln1099 = select i1 %cmp6_i, i2 1, i2 2" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1099]   --->   Operation 74 'select' 'select_ln1099' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%store_ln518 = store i16 %rampVal_1_load, i16 %rampVal_3_loc_0" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:518]   --->   Operation 75 'store' 'store_ln518' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%store_ln518 = store i16 %zext_ln1212, i16 %rampVal_loc_0" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:518]   --->   Operation 76 'store' 'store_ln518' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%store_ln518 = store i8 %hBarSel_2_load, i8 %hBarSel_4_loc_0" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:518]   --->   Operation 77 'store' 'store_ln518' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%store_ln518 = store i11 %xBar_V_load, i11 %xBar_V_loc_0" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:518]   --->   Operation 78 'store' 'store_ln518' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%store_ln518 = store i16 %zonePlateVAddr_load, i16 %zonePlateVAddr_loc_0" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:518]   --->   Operation 79 'store' 'store_ln518' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%store_ln518 = store i16 %zonePlateVDelta_load, i16 %zonePlateVDelta_loc_0" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:518]   --->   Operation 80 'store' 'store_ln518' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%store_ln518 = store i16 %hdata_load, i16 %hdata_loc_0" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:518]   --->   Operation 81 'store' 'store_ln518' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%store_ln518 = store i16 %rampVal_2_load, i16 %rampVal_2_loc_0" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:518]   --->   Operation 82 'store' 'store_ln518' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (1.61ns)   --->   "%store_ln518 = store i16 0, i16 %y" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:518]   --->   Operation 83 'store' 'store_ln518' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 84 [1/1] (1.61ns)   --->   "%br_ln518 = br void %VITIS_LOOP_520_2" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:518]   --->   Operation 84 'br' 'br_ln518' <Predicate = true> <Delay = 1.61>

State 2 <SV = 1> <Delay = 7.67>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%rampVal_3_flag_0 = phi i1 0, void %entry, i1 %rampVal_3_flag_1_loc_load, void %VITIS_LOOP_520_2.split"   --->   Operation 85 'phi' 'rampVal_3_flag_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%hdata_flag_0 = phi i1 0, void %entry, i1 %hdata_flag_1_loc_load, void %VITIS_LOOP_520_2.split"   --->   Operation 86 'phi' 'hdata_flag_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%rampVal_2_flag_0 = phi i1 0, void %entry, i1 %rampVal_2_flag_1_loc_load, void %VITIS_LOOP_520_2.split"   --->   Operation 87 'phi' 'rampVal_2_flag_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%y_1 = load i16 %y" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:518]   --->   Operation 88 'load' 'y_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln518 = trunc i16 %y_1" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:518]   --->   Operation 89 'trunc' 'trunc_ln518' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (2.38ns)   --->   "%icmp_ln518 = icmp_eq  i16 %y_1, i16 %loopHeight" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:518]   --->   Operation 90 'icmp' 'icmp_ln518' <Predicate = true> <Delay = 2.38> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (2.14ns)   --->   "%y_2 = add i16 %y_1, i16 1" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:518]   --->   Operation 91 'add' 'y_2' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln518 = br i1 %icmp_ln518, void %VITIS_LOOP_520_2.split, void %for.end47.loopexit" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:518]   --->   Operation 92 'br' 'br_ln518' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (2.38ns)   --->   "%cmp12_i = icmp_ne  i16 %y_1, i16 0" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:518]   --->   Operation 93 'icmp' 'cmp12_i' <Predicate = (!icmp_ln518)> <Delay = 2.38> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%Sel = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %y_1, i32 6, i32 7" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:518]   --->   Operation 94 'partselect' 'Sel' <Predicate = (!icmp_ln518)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (2.11ns)   --->   "%add_ln1488 = add i8 %rampStart_load, i8 %trunc_ln518" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1488]   --->   Operation 95 'add' 'add_ln1488' <Predicate = (!icmp_ln518)> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.93ns)   --->   "%icmp_ln1592 = icmp_eq  i2 %Sel, i2 1" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1592]   --->   Operation 96 'icmp' 'icmp_ln1592' <Predicate = (!icmp_ln518)> <Delay = 0.93> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.93ns)   --->   "%icmp_ln1592_1 = icmp_eq  i2 %Sel, i2 2" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1592]   --->   Operation 97 'icmp' 'icmp_ln1592_1' <Predicate = (!icmp_ln518)> <Delay = 0.93> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.97ns)   --->   "%or_ln1592 = or i1 %icmp_ln1592, i1 %icmp_ln1592_1" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1592]   --->   Operation 98 'or' 'or_ln1592' <Predicate = (!icmp_ln518)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.93ns)   --->   "%icmp_ln1592_2 = icmp_eq  i2 %Sel, i2 0" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1592]   --->   Operation 99 'icmp' 'icmp_ln1592_2' <Predicate = (!icmp_ln518)> <Delay = 0.93> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.97ns)   --->   "%or_ln1592_1 = or i1 %icmp_ln1592_2, i1 %icmp_ln1592_1" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1592]   --->   Operation 100 'or' 'or_ln1592_1' <Predicate = (!icmp_ln518)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.97ns)   --->   "%or_ln1592_2 = or i1 %icmp_ln1592_2, i1 %icmp_ln1592" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1592]   --->   Operation 101 'or' 'or_ln1592_2' <Predicate = (!icmp_ln518)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 102 'wait' 'empty' <Predicate = (!icmp_ln518)> <Delay = 0.00>
ST_2 : Operation 103 [2/2] (5.29ns)   --->   "%call_ln506 = call void @tpgBackground_Pipeline_VITIS_LOOP_520_2, i1 %rampVal_3_flag_0, i1 %hdata_flag_0, i1 %rampVal_2_flag_0, i16 %loopWidth, i8 %conv2_i_i_i390, i8 %conv2_i_i_i373, i8 %conv2_i_i_i356, i5 %conv2_i_i_i337_cast_cast, i1 %not_cmp2_i322, i8 %select_ln260, i3 %conv2_i_i10_i354_cast_cast_cast_cast, i8 %conv2_i_i10_i335, i8 %conv2_i_i10_i329, i8 %rampStart_load, i24 %ovrlayYUV, i16 %ZplateHorContStart_read, i8 %bckgndId_read, i1 %cmp2_i322, i8 %rampStart_load, i16 %y_1, i1 %cmp6_i, i2 %select_ln1099, i1 %cmp57_i, i11 %barWidth, i11 %barWidth, i16 %shl_ln, i16 %ZplateVerContStart_read, i16 %ZplateHorContDelta_read, i1 %cmp12_i, i16 %ZplateVerContDelta_read, i14 %trunc_ln506, i14 %trunc_ln505, i8 %colorFormatLocal, i16 %loopHeight, i8 %add_ln1488, i1 %icmp, i1 %or_ln1592, i1 %or_ln1592_1, i1 %or_ln1592_2, i8 %dpDynamicRange_read, i8 %dpYUVCoef_read, i1 %rampVal_3_flag_1_loc, i16 %rampVal_3_new_0, i16 %rampVal_3_loc_0, i16 %rampVal_loc_0, i8 %hBarSel_4_loc_0, i11 %xBar_V_loc_0, i16 %zonePlateVAddr_loc_0, i16 %zonePlateVDelta_loc_0, i1 %hdata_flag_1_loc, i16 %hdata_new_0, i16 %hdata_loc_0, i1 %rampVal_2_flag_1_loc, i16 %rampVal_2_new_0, i16 %rampVal_2_loc_0, i8 %p_0_2_0_0_0493_lcssa502, i8 %p_0_1_0_0_0491_lcssa499, i8 %p_0_0_0_0_0489_lcssa496, i8 %rampVal, i8 %redYuv, i8 %grnYuv, i8 %bluYuv, i8 %blkYuv, i8 %whiYuv, i8 %tpgBarSelYuv_y, i8 %tpgBarSelYuv_v, i8 %hBarSel_2, i11 %xBar_V, i32 %s, i8 %tpgBarSelYuv_u, i2 %tpgBarSelRgb_r, i2 %tpgBarSelRgb_g, i2 %tpgBarSelRgb_b, i20 %tpgSinTableArray, i16 %zonePlateVAddr, i16 %zonePlateVDelta, i3 %vBarSel, i10 %yCount_V, i3 %hBarSel, i10 %xCount_V, i3 %tpgTartanBarArray, i2 %tpgBarSelRgb_r16, i2 %tpgBarSelRgb_g14, i2 %tpgBarSelRgb_b12, i8 %tpgBarSelYuv_y22, i8 %tpgBarSelYuv_v20, i8 %tpgBarSelYuv_u18, i10 %yCount_V_2, i1 %vHatch, i10 %xCount_V_2, i8 %whiYuv_1, i8 %blkYuv_1, i9 %tpgSinTableArray_9bit, i8 %vBarSel_2, i10 %yCount_V_3, i3 %hBarSel_3, i10 %xCount_V_3, i2 %tpgCheckerBoardArray, i2 %tpgBarSelRgb_r15, i2 %tpgBarSelRgb_g13, i2 %tpgBarSelRgb_b11, i8 %tpgBarSelYuv_y21, i8 %tpgBarSelYuv_v19, i8 %tpgBarSelYuv_u17, i28 %rSerie_V, i28 %gSerie_V, i28 %bSerie_V, i1 %vBarSel_1, i6 %yCount_V_1, i3 %hBarSel_1, i10 %xCount_V_1, i3 %DPtpgBarArray, i2 %DPtpgBarSelRgb_VESA_r, i2 %DPtpgBarSelRgb_VESA_g, i2 %DPtpgBarSelRgb_VESA_b, i6 %DPtpgBarSelRgb_CEA_r, i6 %DPtpgBarSelRgb_CEA_g, i6 %DPtpgBarSelRgb_CEA_b, i8 %DPtpgBarSelYuv_601_y, i8 %DPtpgBarSelYuv_601_v, i8 %DPtpgBarSelYuv_709_y, i8 %DPtpgBarSelYuv_709_v, i8 %DPtpgBarSelYuv_601_u, i8 %DPtpgBarSelYuv_709_u" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:506]   --->   Operation 103 'call' 'call_ln506' <Predicate = (!icmp_ln518)> <Delay = 5.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 104 [1/1] (1.61ns)   --->   "%store_ln518 = store i16 %y_2, i16 %y" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:518]   --->   Operation 104 'store' 'store_ln518' <Predicate = (!icmp_ln518)> <Delay = 1.61>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%motionSpeed_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %motionSpeed" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:705]   --->   Operation 105 'read' 'motionSpeed_read' <Predicate = (icmp_ln518)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (2.11ns)   --->   "%add_ln705 = add i8 %motionSpeed_read, i8 %rampStart_load" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:705]   --->   Operation 106 'add' 'add_ln705' <Predicate = (icmp_ln518)> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%store_ln705 = store i8 %add_ln705, i8 %rampStart" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:705]   --->   Operation 107 'store' 'store_ln705' <Predicate = (icmp_ln518)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %rampVal_2_flag_0, void %for.end47.loopexit.new40, void %mergeST39"   --->   Operation 108 'br' 'br_ln0' <Predicate = (icmp_ln518)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%rampVal_2_new_0_load = load i16 %rampVal_2_new_0" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1585]   --->   Operation 109 'load' 'rampVal_2_new_0_load' <Predicate = (icmp_ln518 & rampVal_2_flag_0)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%store_ln1585 = store i16 %rampVal_2_new_0_load, i16 %rampVal_2" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1585]   --->   Operation 110 'store' 'store_ln1585' <Predicate = (icmp_ln518 & rampVal_2_flag_0)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.end47.loopexit.new40"   --->   Operation 111 'br' 'br_ln0' <Predicate = (icmp_ln518 & rampVal_2_flag_0)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %hdata_flag_0, void %for.end47.loopexit.new38, void %mergeST37"   --->   Operation 112 'br' 'br_ln0' <Predicate = (icmp_ln518)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%hdata_new_0_load = load i16 %hdata_new_0" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1488]   --->   Operation 113 'load' 'hdata_new_0_load' <Predicate = (icmp_ln518 & hdata_flag_0)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%store_ln1488 = store i16 %hdata_new_0_load, i16 %hdata" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1488]   --->   Operation 114 'store' 'store_ln1488' <Predicate = (icmp_ln518 & hdata_flag_0)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.end47.loopexit.new38"   --->   Operation 115 'br' 'br_ln0' <Predicate = (icmp_ln518 & hdata_flag_0)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %rampVal_3_flag_0, void %for.end47.loopexit.new, void %mergeST"   --->   Operation 116 'br' 'br_ln0' <Predicate = (icmp_ln518)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%rampVal_3_new_0_load = load i16 %rampVal_3_new_0" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1028]   --->   Operation 117 'load' 'rampVal_3_new_0_load' <Predicate = (icmp_ln518 & rampVal_3_flag_0)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%store_ln1028 = store i16 %rampVal_3_new_0_load, i16 %rampVal_1" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1028]   --->   Operation 118 'store' 'store_ln1028' <Predicate = (icmp_ln518 & rampVal_3_flag_0)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.end47.loopexit.new"   --->   Operation 119 'br' 'br_ln0' <Predicate = (icmp_ln518 & rampVal_3_flag_0)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%ret_ln706 = ret" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:706]   --->   Operation 120 'ret' 'ret_ln706' <Predicate = (icmp_ln518)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 121 [1/2] (0.00ns)   --->   "%call_ln506 = call void @tpgBackground_Pipeline_VITIS_LOOP_520_2, i1 %rampVal_3_flag_0, i1 %hdata_flag_0, i1 %rampVal_2_flag_0, i16 %loopWidth, i8 %conv2_i_i_i390, i8 %conv2_i_i_i373, i8 %conv2_i_i_i356, i5 %conv2_i_i_i337_cast_cast, i1 %not_cmp2_i322, i8 %select_ln260, i3 %conv2_i_i10_i354_cast_cast_cast_cast, i8 %conv2_i_i10_i335, i8 %conv2_i_i10_i329, i8 %rampStart_load, i24 %ovrlayYUV, i16 %ZplateHorContStart_read, i8 %bckgndId_read, i1 %cmp2_i322, i8 %rampStart_load, i16 %y_1, i1 %cmp6_i, i2 %select_ln1099, i1 %cmp57_i, i11 %barWidth, i11 %barWidth, i16 %shl_ln, i16 %ZplateVerContStart_read, i16 %ZplateHorContDelta_read, i1 %cmp12_i, i16 %ZplateVerContDelta_read, i14 %trunc_ln506, i14 %trunc_ln505, i8 %colorFormatLocal, i16 %loopHeight, i8 %add_ln1488, i1 %icmp, i1 %or_ln1592, i1 %or_ln1592_1, i1 %or_ln1592_2, i8 %dpDynamicRange_read, i8 %dpYUVCoef_read, i1 %rampVal_3_flag_1_loc, i16 %rampVal_3_new_0, i16 %rampVal_3_loc_0, i16 %rampVal_loc_0, i8 %hBarSel_4_loc_0, i11 %xBar_V_loc_0, i16 %zonePlateVAddr_loc_0, i16 %zonePlateVDelta_loc_0, i1 %hdata_flag_1_loc, i16 %hdata_new_0, i16 %hdata_loc_0, i1 %rampVal_2_flag_1_loc, i16 %rampVal_2_new_0, i16 %rampVal_2_loc_0, i8 %p_0_2_0_0_0493_lcssa502, i8 %p_0_1_0_0_0491_lcssa499, i8 %p_0_0_0_0_0489_lcssa496, i8 %rampVal, i8 %redYuv, i8 %grnYuv, i8 %bluYuv, i8 %blkYuv, i8 %whiYuv, i8 %tpgBarSelYuv_y, i8 %tpgBarSelYuv_v, i8 %hBarSel_2, i11 %xBar_V, i32 %s, i8 %tpgBarSelYuv_u, i2 %tpgBarSelRgb_r, i2 %tpgBarSelRgb_g, i2 %tpgBarSelRgb_b, i20 %tpgSinTableArray, i16 %zonePlateVAddr, i16 %zonePlateVDelta, i3 %vBarSel, i10 %yCount_V, i3 %hBarSel, i10 %xCount_V, i3 %tpgTartanBarArray, i2 %tpgBarSelRgb_r16, i2 %tpgBarSelRgb_g14, i2 %tpgBarSelRgb_b12, i8 %tpgBarSelYuv_y22, i8 %tpgBarSelYuv_v20, i8 %tpgBarSelYuv_u18, i10 %yCount_V_2, i1 %vHatch, i10 %xCount_V_2, i8 %whiYuv_1, i8 %blkYuv_1, i9 %tpgSinTableArray_9bit, i8 %vBarSel_2, i10 %yCount_V_3, i3 %hBarSel_3, i10 %xCount_V_3, i2 %tpgCheckerBoardArray, i2 %tpgBarSelRgb_r15, i2 %tpgBarSelRgb_g13, i2 %tpgBarSelRgb_b11, i8 %tpgBarSelYuv_y21, i8 %tpgBarSelYuv_v19, i8 %tpgBarSelYuv_u17, i28 %rSerie_V, i28 %gSerie_V, i28 %bSerie_V, i1 %vBarSel_1, i6 %yCount_V_1, i3 %hBarSel_1, i10 %xCount_V_1, i3 %DPtpgBarArray, i2 %DPtpgBarSelRgb_VESA_r, i2 %DPtpgBarSelRgb_VESA_g, i2 %DPtpgBarSelRgb_VESA_b, i6 %DPtpgBarSelRgb_CEA_r, i6 %DPtpgBarSelRgb_CEA_g, i6 %DPtpgBarSelRgb_CEA_b, i8 %DPtpgBarSelYuv_601_y, i8 %DPtpgBarSelYuv_601_v, i8 %DPtpgBarSelYuv_709_y, i8 %DPtpgBarSelYuv_709_v, i8 %DPtpgBarSelYuv_601_u, i8 %DPtpgBarSelYuv_709_u" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:506]   --->   Operation 121 'call' 'call_ln506' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%specloopname_ln504 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:504]   --->   Operation 122 'specloopname' 'specloopname_ln504' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%rampVal_3_flag_1_loc_load = load i1 %rampVal_3_flag_1_loc"   --->   Operation 123 'load' 'rampVal_3_flag_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%hdata_flag_1_loc_load = load i1 %hdata_flag_1_loc"   --->   Operation 124 'load' 'hdata_flag_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%rampVal_2_flag_1_loc_load = load i1 %rampVal_2_flag_1_loc"   --->   Operation 125 'load' 'rampVal_2_flag_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln518 = br void %VITIS_LOOP_520_2" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:518]   --->   Operation 126 'br' 'br_ln518' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 5.4ns.

 <State 1>: 2.69ns
The critical path consists of the following:
	wire read operation ('colorFormatLocal', /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:514) on port 'colorFormat' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:514) [117]  (0 ns)
	'icmp' operation ('cmp2_i322', /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:514) [125]  (1.48 ns)
	'select' operation ('conv2_i_i_i337_cast_cast', /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:514) [130]  (1.22 ns)

 <State 2>: 7.68ns
The critical path consists of the following:
	'load' operation ('y', /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:518) on local variable 'y' [167]  (0 ns)
	'icmp' operation ('cmp12_i', /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:518) [174]  (2.38 ns)
	'call' operation ('call_ln506', /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:506) to 'tpgBackground_Pipeline_VITIS_LOOP_520_2' [184]  (5.3 ns)

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
