module flip_flop_d(output reg q, input d, input reset, input clk);

   always @(posedge clk or negedge rst_n)
	begin
        if (!reset)
        begin
            q <= 0;
        end
        else
        begin
            q <= d;
        end
    end

endmodule