# Micro_Arch_RISC
RISC machine :)

Done:
* Register File
* Instruction Decoder (?)

TODO: 
* IF module
* DOF module
* EX stage
* WB stage
