# do NibbleProcessor.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:14:06 on Nov 04,2016
# vlog -work work NibbleProcessor.vo 
# -- Compiling module Register24Bits
# 
# Top level modules:
# 	Register24Bits
# End time: 12:14:06 on Nov 04,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 12:14:06 on Nov 04,2016
# vlog -work work Reg24Test.vwf.vt 
# -- Compiling module Register24Bits_vlg_vec_tst
# 
# Top level modules:
# 	Register24Bits_vlg_vec_tst
# End time: 12:14:06 on Nov 04,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.Register24Bits_vlg_vec_tst -voptargs=""+acc"" 
# Start time: 12:14:06 on Nov 04,2016
# Loading work.Register24Bits_vlg_vec_tst
# Loading work.Register24Bits
# Loading altera_ver.dffeas
# Loading altera_ver.PRIM_GDFF_LOW
# ** Note: $finish    : Reg24Test.vwf.vt(51)
#    Time: 1 us  Iteration: 0  Instance: /Register24Bits_vlg_vec_tst
# End time: 12:14:07 on Nov 04,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
