<stg><name>A_IO_L2_in_boundary_x1</name>


<trans_list>

<trans id="163" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="5" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_444" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_444" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="21" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_12_0_x152, void @empty_24, i32 0, i32 0, void @empty_401, i32 0, i32 0, void @empty_401, void @empty_401, void @empty_401, i32 0, i32 0, i32 0, i32 0, void @empty_401, void @empty_401

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_A_IO_L2_in_12_x113, void @empty_24, i32 0, i32 0, void @empty_401, i32 0, i32 0, void @empty_401, void @empty_401, void @empty_401, i32 0, i32 0, i32 0, i32 0, void @empty_401, void @empty_401

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="256" op_0_bw="64">
<![CDATA[
:2 %local_A_pong_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_A_pong_V"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:3 %specmemcore_ln7119 = specmemcore void @_ssdm_op_SpecMemCore, i256 %local_A_pong_V, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln7119"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:4 %specmemcore_ln7120 = specmemcore void @_ssdm_op_SpecMemCore, i256 %local_A_pong_V, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln7120"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
:5 %br_ln7126 = br void

]]></Node>
<StgValue><ssdm name="br_ln7126"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten = phi i10 0, void, i10 %add_ln890, void %.split8

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:1 %c4_V = phi i5 0, void, i5 %select_ln890_689, void %.split8

]]></Node>
<StgValue><ssdm name="c4_V"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:2 %c5_V_8 = phi i6 0, void, i6 %add_ln691_609, void %.split8

]]></Node>
<StgValue><ssdm name="c5_V_8"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3 %add_ln890 = add i10 %indvar_flatten, i10 1

]]></Node>
<StgValue><ssdm name="add_ln890"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4 %icmp_ln890 = icmp_eq  i10 %indvar_flatten, i10 512

]]></Node>
<StgValue><ssdm name="icmp_ln890"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln890 = br i1 %icmp_ln890, void %.split8, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split8:0 %add_ln691 = add i5 %c4_V, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split8:3 %icmp_ln890125 = icmp_eq  i6 %c5_V_8, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln890125"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split8:4 %select_ln890 = select i1 %icmp_ln890125, i6 0, i6 %c5_V_8

]]></Node>
<StgValue><ssdm name="select_ln890"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split8:5 %select_ln890_689 = select i1 %icmp_ln890125, i5 %add_ln691, i5 %c4_V

]]></Node>
<StgValue><ssdm name="select_ln890_689"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="5">
<![CDATA[
.split8:6 %trunc_ln7131 = trunc i5 %select_ln890_689

]]></Node>
<StgValue><ssdm name="trunc_ln7131"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
.split8:7 %tmp_1938_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %trunc_ln7131, i5 0

]]></Node>
<StgValue><ssdm name="tmp_1938_cast"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="9" op_0_bw="6">
<![CDATA[
.split8:8 %zext_ln7131 = zext i6 %select_ln890

]]></Node>
<StgValue><ssdm name="zext_ln7131"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split8:9 %add_ln7131 = add i9 %tmp_1938_cast, i9 %zext_ln7131

]]></Node>
<StgValue><ssdm name="add_ln7131"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split8:16 %add_ln691_609 = add i6 %select_ln890, i6 1

]]></Node>
<StgValue><ssdm name="add_ln691_609"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split8:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x1_loop_2_A_IO_L2_in_boundary_x1_loop_3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split8:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="9">
<![CDATA[
.split8:10 %zext_ln7131_1 = zext i9 %add_ln7131

]]></Node>
<StgValue><ssdm name="zext_ln7131_1"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="9" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:11 %local_A_pong_V_addr = getelementptr i256 %local_A_pong_V, i64 0, i64 %zext_ln7131_1

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split8:12 %specpipeline_ln7128 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_401

]]></Node>
<StgValue><ssdm name="specpipeline_ln7128"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split8:13 %specloopname_ln7128 = specloopname void @_ssdm_op_SpecLoopName, void @empty_310

]]></Node>
<StgValue><ssdm name="specloopname_ln7128"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
.split8:14 %tmp_1561 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %fifo_A_A_IO_L2_in_12_x113

]]></Node>
<StgValue><ssdm name="tmp_1561"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="256" op_1_bw="9">
<![CDATA[
.split8:15 %store_ln7131 = store i256 %tmp_1561, i9 %local_A_pong_V_addr

]]></Node>
<StgValue><ssdm name="store_ln7131"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
.split8:17 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.preheader:0 %br_ln7135 = br void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln7135"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader.preheader:0 %indvar_flatten23 = phi i12 %add_ln890_272, void %.preheader, i12 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten23"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader.preheader:1 %c5_V = phi i6 %select_ln890_690, void %.preheader, i6 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="c5_V"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader.preheader:2 %c6_V = phi i7 %select_ln691, void %.preheader, i7 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="c6_V"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:3 %add_ln890_272 = add i12 %indvar_flatten23, i12 1

]]></Node>
<StgValue><ssdm name="add_ln890_272"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:4 %icmp_ln890_444 = icmp_eq  i12 %indvar_flatten23, i12 2048

]]></Node>
<StgValue><ssdm name="icmp_ln890_444"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader:5 %br_ln890 = br i1 %icmp_ln890_444, void %.preheader, void

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:0 %add_ln691_610 = add i6 %c5_V, i6 1

]]></Node>
<StgValue><ssdm name="add_ln691_610"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:3 %icmp_ln890_445 = icmp_eq  i7 %c6_V, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln890_445"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader:4 %select_ln890_690 = select i1 %icmp_ln890_445, i6 %add_ln691_610, i6 %c5_V

]]></Node>
<StgValue><ssdm name="select_ln890_690"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="6">
<![CDATA[
.preheader:5 %zext_ln890 = zext i6 %select_ln890_690

]]></Node>
<StgValue><ssdm name="zext_ln890"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="9" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:9 %local_A_pong_V_addr_17 = getelementptr i256 %local_A_pong_V, i64 0, i64 %zext_ln890

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_17"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
.preheader:13 %tmp = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 1, i6 %select_ln890_690

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="9" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:14 %local_A_pong_V_addr_19 = getelementptr i256 %local_A_pong_V, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_19"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="256" op_0_bw="9">
<![CDATA[
.preheader:51 %local_A_pong_V_load = load i9 %local_A_pong_V_addr_17

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="256" op_0_bw="9">
<![CDATA[
.preheader:55 %local_A_pong_V_load_2 = load i9 %local_A_pong_V_addr_19

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_2"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:83 %add_ln691_611 = add i7 %c6_V, i7 1

]]></Node>
<StgValue><ssdm name="add_ln691_611"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader:84 %select_ln691 = select i1 %icmp_ln890_445, i7 1, i7 %add_ln691_611

]]></Node>
<StgValue><ssdm name="select_ln691"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="71" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="6">
<![CDATA[
.preheader:7 %zext_ln7142_1 = zext i6 %select_ln890_690

]]></Node>
<StgValue><ssdm name="zext_ln7142_1"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="7" op_0_bw="6">
<![CDATA[
.preheader:8 %zext_ln7142_2 = zext i6 %select_ln890_690

]]></Node>
<StgValue><ssdm name="zext_ln7142_2"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:10 %add_ln7142 = add i7 %zext_ln7142_2, i7 32

]]></Node>
<StgValue><ssdm name="add_ln7142"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="7">
<![CDATA[
.preheader:11 %zext_ln7142_3 = zext i7 %add_ln7142

]]></Node>
<StgValue><ssdm name="zext_ln7142_3"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="9" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:12 %local_A_pong_V_addr_18 = getelementptr i256 %local_A_pong_V, i64 0, i64 %zext_ln7142_3

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_18"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:15 %add_ln7142_1 = add i8 %zext_ln7142_1, i8 96

]]></Node>
<StgValue><ssdm name="add_ln7142_1"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="8">
<![CDATA[
.preheader:16 %zext_ln7142_4 = zext i8 %add_ln7142_1

]]></Node>
<StgValue><ssdm name="zext_ln7142_4"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="9" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:17 %local_A_pong_V_addr_20 = getelementptr i256 %local_A_pong_V, i64 0, i64 %zext_ln7142_4

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_20"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="256" op_0_bw="9">
<![CDATA[
.preheader:51 %local_A_pong_V_load = load i9 %local_A_pong_V_addr_17

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
.preheader:52 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_12_0_x152, i256 %local_A_pong_V_load

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="256" op_0_bw="9">
<![CDATA[
.preheader:53 %local_A_pong_V_load_1 = load i9 %local_A_pong_V_addr_18

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_1"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="256" op_0_bw="9">
<![CDATA[
.preheader:55 %local_A_pong_V_load_2 = load i9 %local_A_pong_V_addr_19

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_2"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="256" op_0_bw="9">
<![CDATA[
.preheader:57 %local_A_pong_V_load_3 = load i9 %local_A_pong_V_addr_20

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_3"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="84" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
.preheader:18 %tmp_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 2, i6 %select_ln890_690

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="9" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:19 %local_A_pong_V_addr_21 = getelementptr i256 %local_A_pong_V, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_21"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:20 %add_ln7142_2 = add i8 %zext_ln7142_1, i8 160

]]></Node>
<StgValue><ssdm name="add_ln7142_2"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="8">
<![CDATA[
.preheader:21 %zext_ln7142_5 = zext i8 %add_ln7142_2

]]></Node>
<StgValue><ssdm name="zext_ln7142_5"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="9" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:22 %local_A_pong_V_addr_22 = getelementptr i256 %local_A_pong_V, i64 0, i64 %zext_ln7142_5

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_22"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="256" op_0_bw="9">
<![CDATA[
.preheader:53 %local_A_pong_V_load_1 = load i9 %local_A_pong_V_addr_18

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_1"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader:54 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_12_0_x152, i256 %local_A_pong_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="91" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="256" op_0_bw="9">
<![CDATA[
.preheader:57 %local_A_pong_V_load_3 = load i9 %local_A_pong_V_addr_20

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_3"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="256" op_0_bw="9">
<![CDATA[
.preheader:59 %local_A_pong_V_load_4 = load i9 %local_A_pong_V_addr_21

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_4"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="256" op_0_bw="9">
<![CDATA[
.preheader:61 %local_A_pong_V_load_5 = load i9 %local_A_pong_V_addr_22

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_5"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="94" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="9" op_0_bw="6">
<![CDATA[
.preheader:6 %zext_ln7142 = zext i6 %select_ln890_690

]]></Node>
<StgValue><ssdm name="zext_ln7142"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
.preheader:23 %tmp_1556 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 3, i6 %select_ln890_690

]]></Node>
<StgValue><ssdm name="tmp_1556"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="9" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:24 %local_A_pong_V_addr_23 = getelementptr i256 %local_A_pong_V, i64 0, i64 %tmp_1556

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_23"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:25 %add_ln7142_3 = add i9 %zext_ln7142, i9 224

]]></Node>
<StgValue><ssdm name="add_ln7142_3"/></StgValue>
</operation>

<operation id="98" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="9">
<![CDATA[
.preheader:26 %zext_ln7142_6 = zext i9 %add_ln7142_3

]]></Node>
<StgValue><ssdm name="zext_ln7142_6"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="9" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:27 %local_A_pong_V_addr_24 = getelementptr i256 %local_A_pong_V, i64 0, i64 %zext_ln7142_6

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_24"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader:56 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_12_0_x152, i256 %local_A_pong_V_load_2

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="256" op_0_bw="9">
<![CDATA[
.preheader:59 %local_A_pong_V_load_4 = load i9 %local_A_pong_V_addr_21

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_4"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="256" op_0_bw="9">
<![CDATA[
.preheader:61 %local_A_pong_V_load_5 = load i9 %local_A_pong_V_addr_22

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_5"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="256" op_0_bw="9">
<![CDATA[
.preheader:63 %local_A_pong_V_load_6 = load i9 %local_A_pong_V_addr_23

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_6"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="256" op_0_bw="9">
<![CDATA[
.preheader:65 %local_A_pong_V_load_7 = load i9 %local_A_pong_V_addr_24

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_7"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="105" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
.preheader:28 %tmp_1557 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 4, i6 %select_ln890_690

]]></Node>
<StgValue><ssdm name="tmp_1557"/></StgValue>
</operation>

<operation id="106" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="9" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:29 %local_A_pong_V_addr_25 = getelementptr i256 %local_A_pong_V, i64 0, i64 %tmp_1557

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_25"/></StgValue>
</operation>

<operation id="107" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:30 %add_ln7142_4 = add i9 %zext_ln7142, i9 288

]]></Node>
<StgValue><ssdm name="add_ln7142_4"/></StgValue>
</operation>

<operation id="108" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="9">
<![CDATA[
.preheader:31 %zext_ln7142_7 = zext i9 %add_ln7142_4

]]></Node>
<StgValue><ssdm name="zext_ln7142_7"/></StgValue>
</operation>

<operation id="109" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="9" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:32 %local_A_pong_V_addr_26 = getelementptr i256 %local_A_pong_V, i64 0, i64 %zext_ln7142_7

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_26"/></StgValue>
</operation>

<operation id="110" st_id="9" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader:58 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_12_0_x152, i256 %local_A_pong_V_load_3

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="111" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="256" op_0_bw="9">
<![CDATA[
.preheader:63 %local_A_pong_V_load_6 = load i9 %local_A_pong_V_addr_23

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_6"/></StgValue>
</operation>

<operation id="112" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="256" op_0_bw="9">
<![CDATA[
.preheader:65 %local_A_pong_V_load_7 = load i9 %local_A_pong_V_addr_24

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_7"/></StgValue>
</operation>

<operation id="113" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="256" op_0_bw="9">
<![CDATA[
.preheader:67 %local_A_pong_V_load_8 = load i9 %local_A_pong_V_addr_25

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_8"/></StgValue>
</operation>

<operation id="114" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="256" op_0_bw="9">
<![CDATA[
.preheader:69 %local_A_pong_V_load_9 = load i9 %local_A_pong_V_addr_26

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_9"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="115" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
.preheader:33 %tmp_1558 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 5, i6 %select_ln890_690

]]></Node>
<StgValue><ssdm name="tmp_1558"/></StgValue>
</operation>

<operation id="116" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="9" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:34 %local_A_pong_V_addr_27 = getelementptr i256 %local_A_pong_V, i64 0, i64 %tmp_1558

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_27"/></StgValue>
</operation>

<operation id="117" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:35 %add_ln7142_5 = add i9 %zext_ln7142, i9 352

]]></Node>
<StgValue><ssdm name="add_ln7142_5"/></StgValue>
</operation>

<operation id="118" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="9">
<![CDATA[
.preheader:36 %zext_ln7142_8 = zext i9 %add_ln7142_5

]]></Node>
<StgValue><ssdm name="zext_ln7142_8"/></StgValue>
</operation>

<operation id="119" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="9" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:37 %local_A_pong_V_addr_28 = getelementptr i256 %local_A_pong_V, i64 0, i64 %zext_ln7142_8

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_28"/></StgValue>
</operation>

<operation id="120" st_id="10" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader:60 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_12_0_x152, i256 %local_A_pong_V_load_4

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="121" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="256" op_0_bw="9">
<![CDATA[
.preheader:67 %local_A_pong_V_load_8 = load i9 %local_A_pong_V_addr_25

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_8"/></StgValue>
</operation>

<operation id="122" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="256" op_0_bw="9">
<![CDATA[
.preheader:69 %local_A_pong_V_load_9 = load i9 %local_A_pong_V_addr_26

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_9"/></StgValue>
</operation>

<operation id="123" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="256" op_0_bw="9">
<![CDATA[
.preheader:71 %local_A_pong_V_load_10 = load i9 %local_A_pong_V_addr_27

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_10"/></StgValue>
</operation>

<operation id="124" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="256" op_0_bw="9">
<![CDATA[
.preheader:73 %local_A_pong_V_load_11 = load i9 %local_A_pong_V_addr_28

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_11"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="125" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
.preheader:38 %tmp_1559 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 6, i6 %select_ln890_690

]]></Node>
<StgValue><ssdm name="tmp_1559"/></StgValue>
</operation>

<operation id="126" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="9" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:39 %local_A_pong_V_addr_29 = getelementptr i256 %local_A_pong_V, i64 0, i64 %tmp_1559

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_29"/></StgValue>
</operation>

<operation id="127" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="9" op_0_bw="8">
<![CDATA[
.preheader:40 %sext_ln7142 = sext i8 %add_ln7142_2

]]></Node>
<StgValue><ssdm name="sext_ln7142"/></StgValue>
</operation>

<operation id="128" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="9">
<![CDATA[
.preheader:41 %zext_ln7142_9 = zext i9 %sext_ln7142

]]></Node>
<StgValue><ssdm name="zext_ln7142_9"/></StgValue>
</operation>

<operation id="129" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="9" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:42 %local_A_pong_V_addr_30 = getelementptr i256 %local_A_pong_V, i64 0, i64 %zext_ln7142_9

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_30"/></StgValue>
</operation>

<operation id="130" st_id="11" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader:62 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_12_0_x152, i256 %local_A_pong_V_load_5

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="131" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="256" op_0_bw="9">
<![CDATA[
.preheader:71 %local_A_pong_V_load_10 = load i9 %local_A_pong_V_addr_27

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_10"/></StgValue>
</operation>

<operation id="132" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="256" op_0_bw="9">
<![CDATA[
.preheader:73 %local_A_pong_V_load_11 = load i9 %local_A_pong_V_addr_28

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_11"/></StgValue>
</operation>

<operation id="133" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="256" op_0_bw="9">
<![CDATA[
.preheader:75 %local_A_pong_V_load_12 = load i9 %local_A_pong_V_addr_29

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_12"/></StgValue>
</operation>

<operation id="134" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="256" op_0_bw="9">
<![CDATA[
.preheader:77 %local_A_pong_V_load_13 = load i9 %local_A_pong_V_addr_30

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_13"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="135" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
.preheader:43 %tmp_1560 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 7, i6 %select_ln890_690

]]></Node>
<StgValue><ssdm name="tmp_1560"/></StgValue>
</operation>

<operation id="136" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="9" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:44 %local_A_pong_V_addr_31 = getelementptr i256 %local_A_pong_V, i64 0, i64 %tmp_1560

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_31"/></StgValue>
</operation>

<operation id="137" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:45 %xor_ln7142 = xor i6 %select_ln890_690, i6 32

]]></Node>
<StgValue><ssdm name="xor_ln7142"/></StgValue>
</operation>

<operation id="138" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="9" op_0_bw="6">
<![CDATA[
.preheader:46 %sext_ln7142_1 = sext i6 %xor_ln7142

]]></Node>
<StgValue><ssdm name="sext_ln7142_1"/></StgValue>
</operation>

<operation id="139" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="9">
<![CDATA[
.preheader:47 %zext_ln7142_10 = zext i9 %sext_ln7142_1

]]></Node>
<StgValue><ssdm name="zext_ln7142_10"/></StgValue>
</operation>

<operation id="140" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="9" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:48 %local_A_pong_V_addr_32 = getelementptr i256 %local_A_pong_V, i64 0, i64 %zext_ln7142_10

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_32"/></StgValue>
</operation>

<operation id="141" st_id="12" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader:64 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_12_0_x152, i256 %local_A_pong_V_load_6

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="142" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="256" op_0_bw="9">
<![CDATA[
.preheader:75 %local_A_pong_V_load_12 = load i9 %local_A_pong_V_addr_29

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_12"/></StgValue>
</operation>

<operation id="143" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="256" op_0_bw="9">
<![CDATA[
.preheader:77 %local_A_pong_V_load_13 = load i9 %local_A_pong_V_addr_30

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_13"/></StgValue>
</operation>

<operation id="144" st_id="12" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="256" op_0_bw="9">
<![CDATA[
.preheader:79 %local_A_pong_V_load_14 = load i9 %local_A_pong_V_addr_31

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_14"/></StgValue>
</operation>

<operation id="145" st_id="12" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="256" op_0_bw="9">
<![CDATA[
.preheader:81 %local_A_pong_V_load_15 = load i9 %local_A_pong_V_addr_32

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_15"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="146" st_id="13" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader:66 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_12_0_x152, i256 %local_A_pong_V_load_7

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="147" st_id="13" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="256" op_0_bw="9">
<![CDATA[
.preheader:79 %local_A_pong_V_load_14 = load i9 %local_A_pong_V_addr_31

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_14"/></StgValue>
</operation>

<operation id="148" st_id="13" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="256" op_0_bw="9">
<![CDATA[
.preheader:81 %local_A_pong_V_load_15 = load i9 %local_A_pong_V_addr_32

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_15"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="149" st_id="14" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader:68 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_12_0_x152, i256 %local_A_pong_V_load_8

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="150" st_id="15" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader:70 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_12_0_x152, i256 %local_A_pong_V_load_9

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="151" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader:72 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_12_0_x152, i256 %local_A_pong_V_load_10

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="152" st_id="17" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader:74 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_12_0_x152, i256 %local_A_pong_V_load_11

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="153" st_id="18" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader:76 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_12_0_x152, i256 %local_A_pong_V_load_12

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="154" st_id="19" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader:78 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_12_0_x152, i256 %local_A_pong_V_load_13

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="155" st_id="20" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader:80 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_12_0_x152, i256 %local_A_pong_V_load_14

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="156" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x1_loop_4_A_IO_L2_in_boundary_x1_loop_5_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="157" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2048, i64 2048, i64 2048

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="158" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader:49 %specpipeline_ln7137 = specpipeline void @_ssdm_op_SpecPipeline, i32 16, i32 0, i32 0, i32 0, void @empty_401

]]></Node>
<StgValue><ssdm name="specpipeline_ln7137"/></StgValue>
</operation>

<operation id="159" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:50 %specloopname_ln7137 = specloopname void @_ssdm_op_SpecLoopName, void @empty_287

]]></Node>
<StgValue><ssdm name="specloopname_ln7137"/></StgValue>
</operation>

<operation id="160" st_id="21" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader:82 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_12_0_x152, i256 %local_A_pong_V_load_15

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="161" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_444" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0">
<![CDATA[
.preheader:85 %br_ln0 = br void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="162" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0">
<![CDATA[
:0 %ret_ln7147 = ret

]]></Node>
<StgValue><ssdm name="ret_ln7147"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
