{
  "module_name": "dcn314_fpu.c",
  "hash_id": "8c1710ed5c73c2dab160b45ef442548bb6d40b8bcc32d06da4d9f7f788f4563b",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dc/dml/dcn314/dcn314_fpu.c",
  "human_readable_source": "\n \n\n#include \"clk_mgr.h\"\n#include \"resource.h\"\n#include \"dcn31/dcn31_hubbub.h\"\n#include \"dcn314_fpu.h\"\n#include \"dml/dcn20/dcn20_fpu.h\"\n#include \"dml/dcn31/dcn31_fpu.h\"\n#include \"dml/display_mode_vba.h\"\n#include \"dml/dml_inline_defs.h\"\n\nstruct _vcs_dpi_ip_params_st dcn3_14_ip = {\n\t.VBlankNomDefaultUS = 668,\n\t.gpuvm_enable = 1,\n\t.gpuvm_max_page_table_levels = 1,\n\t.hostvm_enable = 1,\n\t.hostvm_max_page_table_levels = 2,\n\t.rob_buffer_size_kbytes = 64,\n\t.det_buffer_size_kbytes = DCN3_14_DEFAULT_DET_SIZE,\n\t.config_return_buffer_size_in_kbytes = 1792,\n\t.compressed_buffer_segment_size_in_kbytes = 64,\n\t.meta_fifo_size_in_kentries = 32,\n\t.zero_size_buffer_entries = 512,\n\t.compbuf_reserved_space_64b = 256,\n\t.compbuf_reserved_space_zs = 64,\n\t.dpp_output_buffer_pixels = 2560,\n\t.opp_output_buffer_lines = 1,\n\t.pixel_chunk_size_kbytes = 8,\n\t.meta_chunk_size_kbytes = 2,\n\t.min_meta_chunk_size_bytes = 256,\n\t.writeback_chunk_size_kbytes = 8,\n\t.ptoi_supported = false,\n\t.num_dsc = 4,\n\t.maximum_dsc_bits_per_component = 10,\n\t.dsc422_native_support = false,\n\t.is_line_buffer_bpp_fixed = true,\n\t.line_buffer_fixed_bpp = 48,\n\t.line_buffer_size_bits = 789504,\n\t.max_line_buffer_lines = 12,\n\t.writeback_interface_buffer_size_kbytes = 90,\n\t.max_num_dpp = 4,\n\t.max_num_otg = 4,\n\t.max_num_hdmi_frl_outputs = 1,\n\t.max_num_wb = 1,\n\t.max_dchub_pscl_bw_pix_per_clk = 4,\n\t.max_pscl_lb_bw_pix_per_clk = 2,\n\t.max_lb_vscl_bw_pix_per_clk = 4,\n\t.max_vscl_hscl_bw_pix_per_clk = 4,\n\t.max_hscl_ratio = 6,\n\t.max_vscl_ratio = 6,\n\t.max_hscl_taps = 8,\n\t.max_vscl_taps = 8,\n\t.dpte_buffer_size_in_pte_reqs_luma = 64,\n\t.dpte_buffer_size_in_pte_reqs_chroma = 34,\n\t.dispclk_ramp_margin_percent = 1,\n\t.max_inter_dcn_tile_repeaters = 8,\n\t.cursor_buffer_size = 16,\n\t.cursor_chunk_size = 2,\n\t.writeback_line_buffer_buffer_size = 0,\n\t.writeback_min_hscl_ratio = 1,\n\t.writeback_min_vscl_ratio = 1,\n\t.writeback_max_hscl_ratio = 1,\n\t.writeback_max_vscl_ratio = 1,\n\t.writeback_max_hscl_taps = 1,\n\t.writeback_max_vscl_taps = 1,\n\t.dppclk_delay_subtotal = 46,\n\t.dppclk_delay_scl = 50,\n\t.dppclk_delay_scl_lb_only = 16,\n\t.dppclk_delay_cnvc_formatter = 27,\n\t.dppclk_delay_cnvc_cursor = 6,\n\t.dispclk_delay_subtotal = 119,\n\t.dynamic_metadata_vm_enabled = false,\n\t.odm_combine_4to1_supported = false,\n\t.dcc_supported = true,\n};\n\nstatic struct _vcs_dpi_soc_bounding_box_st dcn3_14_soc = {\n\t\t \n\t.clock_limits = {\n\t\t{\n\t\t\t.state = 0,\n\t\t\t.dispclk_mhz = 1200.0,\n\t\t\t.dppclk_mhz = 1200.0,\n\t\t\t.phyclk_mhz = 600.0,\n\t\t\t.phyclk_d18_mhz = 667.0,\n\t\t\t.dscclk_mhz = 186.0,\n\t\t\t.dtbclk_mhz = 600.0,\n\t\t},\n\t\t{\n\t\t\t.state = 1,\n\t\t\t.dispclk_mhz = 1200.0,\n\t\t\t.dppclk_mhz = 1200.0,\n\t\t\t.phyclk_mhz = 810.0,\n\t\t\t.phyclk_d18_mhz = 667.0,\n\t\t\t.dscclk_mhz = 209.0,\n\t\t\t.dtbclk_mhz = 600.0,\n\t\t},\n\t\t{\n\t\t\t.state = 2,\n\t\t\t.dispclk_mhz = 1200.0,\n\t\t\t.dppclk_mhz = 1200.0,\n\t\t\t.phyclk_mhz = 810.0,\n\t\t\t.phyclk_d18_mhz = 667.0,\n\t\t\t.dscclk_mhz = 209.0,\n\t\t\t.dtbclk_mhz = 600.0,\n\t\t},\n\t\t{\n\t\t\t.state = 3,\n\t\t\t.dispclk_mhz = 1200.0,\n\t\t\t.dppclk_mhz = 1200.0,\n\t\t\t.phyclk_mhz = 810.0,\n\t\t\t.phyclk_d18_mhz = 667.0,\n\t\t\t.dscclk_mhz = 371.0,\n\t\t\t.dtbclk_mhz = 600.0,\n\t\t},\n\t\t{\n\t\t\t.state = 4,\n\t\t\t.dispclk_mhz = 1200.0,\n\t\t\t.dppclk_mhz = 1200.0,\n\t\t\t.phyclk_mhz = 810.0,\n\t\t\t.phyclk_d18_mhz = 667.0,\n\t\t\t.dscclk_mhz = 417.0,\n\t\t\t.dtbclk_mhz = 600.0,\n\t\t},\n\t},\n\t.num_states = 5,\n\t.sr_exit_time_us = 16.5,\n\t.sr_enter_plus_exit_time_us = 18.5,\n\t.sr_exit_z8_time_us = 268.0,\n\t.sr_enter_plus_exit_z8_time_us = 393.0,\n\t.writeback_latency_us = 12.0,\n\t.dram_channel_width_bytes = 4,\n\t.round_trip_ping_latency_dcfclk_cycles = 106,\n\t.urgent_latency_pixel_data_only_us = 4.0,\n\t.urgent_latency_pixel_mixed_with_vm_data_us = 4.0,\n\t.urgent_latency_vm_data_only_us = 4.0,\n\t.urgent_out_of_order_return_per_channel_pixel_only_bytes = 4096,\n\t.urgent_out_of_order_return_per_channel_pixel_and_vm_bytes = 4096,\n\t.urgent_out_of_order_return_per_channel_vm_only_bytes = 4096,\n\t.pct_ideal_sdp_bw_after_urgent = 80.0,\n\t.pct_ideal_dram_sdp_bw_after_urgent_pixel_only = 65.0,\n\t.pct_ideal_dram_sdp_bw_after_urgent_pixel_and_vm = 60.0,\n\t.pct_ideal_dram_sdp_bw_after_urgent_vm_only = 30.0,\n\t.max_avg_sdp_bw_use_normal_percent = 60.0,\n\t.max_avg_dram_bw_use_normal_percent = 60.0,\n\t.fabric_datapath_to_dcn_data_return_bytes = 32,\n\t.return_bus_width_bytes = 64,\n\t.downspread_percent = 0.38,\n\t.dcn_downspread_percent = 0.5,\n\t.gpuvm_min_page_size_bytes = 4096,\n\t.hostvm_min_page_size_bytes = 4096,\n\t.do_urgent_latency_adjustment = false,\n\t.urgent_latency_adjustment_fabric_clock_component_us = 0,\n\t.urgent_latency_adjustment_fabric_clock_reference_mhz = 0,\n};\n\n\nvoid dcn314_update_bw_bounding_box_fpu(struct dc *dc, struct clk_bw_params *bw_params)\n{\n\tstruct clk_limit_table *clk_table = &bw_params->clk_table;\n\tstruct _vcs_dpi_voltage_scaling_st *clock_limits =\n\t\tdcn3_14_soc.clock_limits;\n\tunsigned int i, closest_clk_lvl;\n\tint max_dispclk_mhz = 0, max_dppclk_mhz = 0;\n\tint j;\n\n\tdc_assert_fp_enabled();\n\n\t\n\tif (dc->config.use_default_clock_table == false) {\n\t\tdcn3_14_ip.max_num_otg = dc->res_pool->res_cap->num_timing_generator;\n\t\tdcn3_14_ip.max_num_dpp = dc->res_pool->pipe_count;\n\n\t\tif (bw_params->dram_channel_width_bytes > 0)\n\t\t\tdcn3_14_soc.dram_channel_width_bytes = bw_params->dram_channel_width_bytes;\n\n\t\tif (bw_params->num_channels > 0)\n\t\t\tdcn3_14_soc.num_chans = bw_params->num_channels;\n\n\t\tASSERT(dcn3_14_soc.num_chans);\n\t\tASSERT(clk_table->num_entries);\n\n\t\t \n\t\tfor (i = 0; i < clk_table->num_entries; ++i) {\n\t\t\tif (clk_table->entries[i].dispclk_mhz > max_dispclk_mhz)\n\t\t\t\tmax_dispclk_mhz = clk_table->entries[i].dispclk_mhz;\n\t\t\tif (clk_table->entries[i].dppclk_mhz > max_dppclk_mhz)\n\t\t\t\tmax_dppclk_mhz = clk_table->entries[i].dppclk_mhz;\n\t\t}\n\n\t\tfor (i = 0; i < clk_table->num_entries; i++) {\n\t\t\t \n\t\t\tfor (closest_clk_lvl = 0, j = dcn3_14_soc.num_states - 1; j >= 0; j--) {\n\t\t\t\tif ((unsigned int) dcn3_14_soc.clock_limits[j].dcfclk_mhz <= clk_table->entries[i].dcfclk_mhz) {\n\t\t\t\t\tclosest_clk_lvl = j;\n\t\t\t\t\tbreak;\n\t\t\t\t}\n\t\t\t}\n\t\t\tif (clk_table->num_entries == 1) {\n\t\t\t\t \n\t\t\t\tclosest_clk_lvl = dcn3_14_soc.num_states - 1;\n\t\t\t}\n\n\t\t\tclock_limits[i].state = i;\n\n\t\t\t \n\t\t\tclock_limits[i].dcfclk_mhz = clk_table->entries[i].dcfclk_mhz;\n\t\t\tif (clk_table->num_entries == 1 &&\n\t\t\t\tclock_limits[i].dcfclk_mhz < dcn3_14_soc.clock_limits[closest_clk_lvl].dcfclk_mhz) {\n\t\t\t\t \n\t\t\t\tclock_limits[i].dcfclk_mhz = dcn3_14_soc.clock_limits[closest_clk_lvl].dcfclk_mhz;\n\t\t\t}\n\t\t\tclock_limits[i].fabricclk_mhz = clk_table->entries[i].fclk_mhz;\n\t\t\tclock_limits[i].socclk_mhz = clk_table->entries[i].socclk_mhz;\n\n\t\t\tif (clk_table->entries[i].memclk_mhz && clk_table->entries[i].wck_ratio)\n\t\t\t\tclock_limits[i].dram_speed_mts = clk_table->entries[i].memclk_mhz * 2 * clk_table->entries[i].wck_ratio;\n\n\t\t\t \n\t\t\tclock_limits[i].dispclk_mhz = max_dispclk_mhz ? max_dispclk_mhz :\n\t\t\t\tdcn3_14_soc.clock_limits[closest_clk_lvl].dispclk_mhz;\n\n\t\t\tclock_limits[i].dppclk_mhz = max_dppclk_mhz ? max_dppclk_mhz :\n\t\t\t\tdcn3_14_soc.clock_limits[closest_clk_lvl].dppclk_mhz;\n\n\t\t\tclock_limits[i].dram_bw_per_chan_gbps = dcn3_14_soc.clock_limits[closest_clk_lvl].dram_bw_per_chan_gbps;\n\t\t\tclock_limits[i].dscclk_mhz = dcn3_14_soc.clock_limits[closest_clk_lvl].dscclk_mhz;\n\t\t\tclock_limits[i].dtbclk_mhz = dcn3_14_soc.clock_limits[closest_clk_lvl].dtbclk_mhz;\n\t\t\tclock_limits[i].phyclk_d18_mhz = dcn3_14_soc.clock_limits[closest_clk_lvl].phyclk_d18_mhz;\n\t\t\tclock_limits[i].phyclk_mhz = dcn3_14_soc.clock_limits[closest_clk_lvl].phyclk_mhz;\n\t\t}\n\t\tfor (i = 0; i < clk_table->num_entries; i++)\n\t\t\tdcn3_14_soc.clock_limits[i] = clock_limits[i];\n\t\tif (clk_table->num_entries) {\n\t\t\tdcn3_14_soc.num_states = clk_table->num_entries;\n\t\t}\n\t}\n\n\tif (max_dispclk_mhz) {\n\t\tdcn3_14_soc.dispclk_dppclk_vco_speed_mhz = max_dispclk_mhz * 2;\n\t\tdc->dml.soc.dispclk_dppclk_vco_speed_mhz = max_dispclk_mhz * 2;\n\t}\n\n\tdcn20_patch_bounding_box(dc, &dcn3_14_soc);\n\tdml_init_instance(&dc->dml, &dcn3_14_soc, &dcn3_14_ip, DML_PROJECT_DCN314);\n}\n\nstatic bool is_dual_plane(enum surface_pixel_format format)\n{\n\treturn format >= SURFACE_PIXEL_FORMAT_VIDEO_BEGIN || format == SURFACE_PIXEL_FORMAT_GRPH_RGBE_ALPHA;\n}\n\n \nstatic unsigned int micro_sec_to_vert_lines(unsigned int num_us, struct dc_crtc_timing *timing)\n{\n\tunsigned int num_lines = 0;\n\tunsigned int lines_time_in_ns = 1000.0 *\n\t\t\t(((float)timing->h_total * 1000.0) /\n\t\t\t ((float)timing->pix_clk_100hz / 10.0));\n\n\tnum_lines = dml_ceil(1000.0 * num_us / lines_time_in_ns, 1.0);\n\n\treturn num_lines;\n}\n\nstatic unsigned int get_vertical_back_porch(struct dc_crtc_timing *timing)\n{\n\tunsigned int v_active = 0, v_blank = 0, v_back_porch = 0;\n\n\tv_active = timing->v_border_top + timing->v_addressable + timing->v_border_bottom;\n\tv_blank = timing->v_total - v_active;\n\tv_back_porch = v_blank - timing->v_front_porch - timing->v_sync_width;\n\n\treturn v_back_porch;\n}\n\nint dcn314_populate_dml_pipes_from_context_fpu(struct dc *dc, struct dc_state *context,\n\t\t\t\t\t       display_e2e_pipe_params_st *pipes,\n\t\t\t\t\t       bool fast_validate)\n{\n\tint i, pipe_cnt;\n\tstruct resource_context *res_ctx = &context->res_ctx;\n\tstruct pipe_ctx *pipe;\n\tbool upscaled = false;\n\tconst unsigned int max_allowed_vblank_nom = 1023;\n\n\tdc_assert_fp_enabled();\n\n\tdcn31x_populate_dml_pipes_from_context(dc, context, pipes, fast_validate);\n\n\tfor (i = 0, pipe_cnt = 0; i < dc->res_pool->pipe_count; i++) {\n\t\tstruct dc_crtc_timing *timing;\n\t\tunsigned int num_lines = 0;\n\t\tunsigned int v_back_porch = 0;\n\n\t\tif (!res_ctx->pipe_ctx[i].stream)\n\t\t\tcontinue;\n\t\tpipe = &res_ctx->pipe_ctx[i];\n\t\ttiming = &pipe->stream->timing;\n\n\t\tnum_lines = micro_sec_to_vert_lines(dcn3_14_ip.VBlankNomDefaultUS, timing);\n\n\t\tif (pipe->stream->adjust.v_total_min != 0)\n\t\t\tpipes[pipe_cnt].pipe.dest.vtotal = pipe->stream->adjust.v_total_min;\n\t\telse\n\t\t\tpipes[pipe_cnt].pipe.dest.vtotal = timing->v_total;\n\n\t\tv_back_porch  = get_vertical_back_porch(timing);\n\n\t\tpipes[pipe_cnt].pipe.dest.vblank_nom = timing->v_total - pipes[pipe_cnt].pipe.dest.vactive;\n\t\tpipes[pipe_cnt].pipe.dest.vblank_nom = min(pipes[pipe_cnt].pipe.dest.vblank_nom, num_lines);\n\t\t\n\t\t\n\t\t\n\t\t\n\t\tpipes[pipe_cnt].pipe.dest.vblank_nom =\n\t\t\tmax(pipes[pipe_cnt].pipe.dest.vblank_nom, timing->v_sync_width + v_back_porch + 2);\n\t\tpipes[pipe_cnt].pipe.dest.vblank_nom = min(pipes[pipe_cnt].pipe.dest.vblank_nom, max_allowed_vblank_nom);\n\n\t\tif (pipe->plane_state &&\n\t\t\t\t(pipe->plane_state->src_rect.height < pipe->plane_state->dst_rect.height ||\n\t\t\t\tpipe->plane_state->src_rect.width < pipe->plane_state->dst_rect.width))\n\t\t\tupscaled = true;\n\n\t\t \n\t\tif (dc->debug.dml_hostvm_override == DML_HOSTVM_NO_OVERRIDE)\n\t\t\tpipes[i].pipe.src.hostvm = dc->vm_pa_config.is_hvm_enabled || dc->res_pool->hubbub->riommu_active;\n\n\t\t \n\t\tpipes[pipe_cnt].pipe.src.immediate_flip = true;\n\n\t\tpipes[pipe_cnt].pipe.src.unbounded_req_mode = false;\n\t\tpipes[pipe_cnt].pipe.src.dcc_fraction_of_zs_req_luma = 0;\n\t\tpipes[pipe_cnt].pipe.src.dcc_fraction_of_zs_req_chroma = 0;\n\t\tpipes[pipe_cnt].pipe.dest.vfront_porch = timing->v_front_porch;\n\t\tpipes[pipe_cnt].pipe.src.dcc_rate = 3;\n\t\tpipes[pipe_cnt].dout.dsc_input_bpc = 0;\n\n\t\tif (pipes[pipe_cnt].dout.dsc_enable) {\n\t\t\tswitch (timing->display_color_depth) {\n\t\t\tcase COLOR_DEPTH_888:\n\t\t\t\tpipes[pipe_cnt].dout.dsc_input_bpc = 8;\n\t\t\t\tbreak;\n\t\t\tcase COLOR_DEPTH_101010:\n\t\t\t\tpipes[pipe_cnt].dout.dsc_input_bpc = 10;\n\t\t\t\tbreak;\n\t\t\tcase COLOR_DEPTH_121212:\n\t\t\t\tpipes[pipe_cnt].dout.dsc_input_bpc = 12;\n\t\t\t\tbreak;\n\t\t\tdefault:\n\t\t\t\tASSERT(0);\n\t\t\t\tbreak;\n\t\t\t}\n\t\t}\n\n\t\tpipe_cnt++;\n\t}\n\tcontext->bw_ctx.dml.ip.det_buffer_size_kbytes = DCN3_14_DEFAULT_DET_SIZE;\n\n\tdc->config.enable_4to1MPC = false;\n\tif (pipe_cnt == 1 && pipe->plane_state\n\t\t&& pipe->plane_state->rotation == ROTATION_ANGLE_0 && !dc->debug.disable_z9_mpc) {\n\t\tif (is_dual_plane(pipe->plane_state->format)\n\t\t\t\t&& pipe->plane_state->src_rect.width <= 1920 && pipe->plane_state->src_rect.height <= 1080) {\n\t\t\tdc->config.enable_4to1MPC = true;\n\t\t} else if (!is_dual_plane(pipe->plane_state->format) && pipe->plane_state->src_rect.width <= 5120) {\n\t\t\t \n\t\t\tcontext->bw_ctx.dml.ip.det_buffer_size_kbytes = 192;\n\t\t\tpipes[0].pipe.src.unbounded_req_mode = true;\n\t\t}\n\t} else if (context->stream_count >= dc->debug.crb_alloc_policy_min_disp_count\n\t\t\t&& dc->debug.crb_alloc_policy > DET_SIZE_DEFAULT) {\n\t\tcontext->bw_ctx.dml.ip.det_buffer_size_kbytes = dc->debug.crb_alloc_policy * 64;\n\t} else if (context->stream_count >= 3 && upscaled) {\n\t\tcontext->bw_ctx.dml.ip.det_buffer_size_kbytes = 192;\n\t}\n\n\tfor (i = 0; i < dc->res_pool->pipe_count; i++) {\n\t\tstruct pipe_ctx *pipe = &context->res_ctx.pipe_ctx[i];\n\n\t\tif (!pipe->stream)\n\t\t\tcontinue;\n\n\t\tif (pipe->stream->signal == SIGNAL_TYPE_EDP && dc->debug.seamless_boot_odm_combine &&\n\t\t\t\tpipe->stream->apply_seamless_boot_optimization) {\n\n\t\t\tif (pipe->stream->apply_boot_odm_mode == dm_odm_combine_policy_2to1) {\n\t\t\t\tcontext->bw_ctx.dml.vba.ODMCombinePolicy = dm_odm_combine_policy_2to1;\n\t\t\t\tbreak;\n\t\t\t}\n\t\t}\n\t}\n\n\treturn pipe_cnt;\n}\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}