{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "Sdram_Control_4Port/Sdram_WR_FIFO.v Sdram_Control_4Port/Sdram_WR_FIFO.BAK.v " "Backing up file \"Sdram_Control_4Port/Sdram_WR_FIFO.v\" to \"Sdram_Control_4Port/Sdram_WR_FIFO.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1702409915721 ""}
{ "Info" "IIPMAN_IPRGEN_START" "FIFO Sdram_Control_4Port/Sdram_WR_FIFO.v " "Started upgrading IP component FIFO with file \"Sdram_Control_4Port/Sdram_WR_FIFO.v\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1702409915722 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "Sdram_Control_4Port/Sdram_RD_FIFO.v Sdram_Control_4Port/Sdram_RD_FIFO.BAK.v " "Backing up file \"Sdram_Control_4Port/Sdram_RD_FIFO.v\" to \"Sdram_Control_4Port/Sdram_RD_FIFO.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1702409917364 ""}
{ "Info" "IIPMAN_IPRGEN_START" "FIFO Sdram_Control_4Port/Sdram_RD_FIFO.v " "Started upgrading IP component FIFO with file \"Sdram_Control_4Port/Sdram_RD_FIFO.v\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1702409917364 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "Sdram_Control_4Port/Sdram_PLL.v Sdram_Control_4Port/Sdram_PLL.BAK.v " "Backing up file \"Sdram_Control_4Port/Sdram_PLL.v\" to \"Sdram_Control_4Port/Sdram_PLL.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1702409918838 ""}
{ "Info" "IIPMAN_IPRGEN_START" "altera_pll Sdram_Control_4Port/Sdram_PLL.v " "Started upgrading IP component altera_pll with file \"Sdram_Control_4Port/Sdram_PLL.v\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1702409918838 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "FIFO Sdram_Control_4Port/Sdram_WR_FIFO.v " "Completed upgrading IP component FIFO with file \"Sdram_Control_4Port/Sdram_WR_FIFO.v\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1702409949886 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "FIFO Sdram_Control_4Port/Sdram_RD_FIFO.v " "Completed upgrading IP component FIFO with file \"Sdram_Control_4Port/Sdram_RD_FIFO.v\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1702409949887 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "altera_pll Sdram_Control_4Port/Sdram_PLL.v " "Completed upgrading IP component altera_pll with file \"Sdram_Control_4Port/Sdram_PLL.v\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1702409949887 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "/home/soc/intelFPGA_lite/18.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script /home/soc/intelFPGA_lite/18.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1702409950067 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 0 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1065 " "Peak virtual memory: 1065 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702409950067 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 12 16:39:10 2023 " "Processing ended: Tue Dec 12 16:39:10 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702409950067 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:47 " "Elapsed time: 00:00:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702409950067 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:19 " "Total CPU time (on all processors): 00:01:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702409950067 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1702409950067 ""}
