Generating HDL for page 42.10.03.1 CONSOLE ASSEMBLY 4 BIT at 10/25/2020 10:17:56 AM
Note: DOT Function at 1D has input level(s) of S, and output level(s) of S, Logic Function set to OR
Removed 1 outputs from Dot Function at 1D to ignored block(s) or identical signal names
Generating Statement for block at 5A with output pin(s) of OUT_5A_NoPin
	and inputs of PS_AR_CH_4_BIT_STAR_TRANSLATOR_STAR,PS_CONS_ADDR_REG_EXIT_GATE
	and logic function of NAND
Generating Statement for block at 5B with output pin(s) of OUT_5B_NoPin
	and inputs of PS_OP_REG_4_BIT,PS_CONS_MX_19_POS
	and logic function of NAND
Generating Statement for block at 4B with output pin(s) of OUT_4B_F
	and inputs of OUT_5A_NoPin,OUT_5B_NoPin,OUT_5C_NoPin
	and logic function of NAND
Generating Statement for block at 5C with output pin(s) of OUT_5C_NoPin
	and inputs of PS_OP_MOD_REG_4_BIT,PS_CONS_MX_20_POS
	and logic function of NAND
Generating Statement for block at 3C with output pin(s) of OUT_3C_NoPin
	and inputs of PS_E_CH_U_SEL_REG_4_BIT,PS_CONS_MX_26_POS
	and logic function of NAND
Generating Statement for block at 5D with output pin(s) of OUT_5D_NoPin
	and inputs of PS_A_DATA_REG_4_BIT,PS_CONS_MX_22_POS
	and logic function of NAND
Generating Statement for block at 4D with output pin(s) of OUT_4D_F
	and inputs of OUT_5D_NoPin,OUT_5E_NoPin,OUT_5F_NoPin
	and logic function of NAND
Generating Statement for block at 3D with output pin(s) of OUT_3D_NoPin
	and inputs of PS_E_CH_UNIT_NU_REG_4_BIT,PS_CONS_MX_27_POS
	and logic function of NAND
Generating Statement for block at 2D with output pin(s) of OUT_2D_F
	and inputs of OUT_3C_NoPin,OUT_3D_NoPin,OUT_3E_NoPin
	and logic function of NAND
Generating Statement for block at 5E with output pin(s) of OUT_5E_NoPin
	and inputs of PS_B_CH_4_BIT,PS_CONS_B_DATA_CH_GATE
	and logic function of NAND
Generating Statement for block at 3E with output pin(s) of OUT_3E_NoPin
	and inputs of PS_F_CH_U_SEL_REG_4_BIT,PS_CONS_MX_28_POS
	and logic function of NAND
Generating Statement for block at 5F with output pin(s) of OUT_5F_NoPin
	and inputs of PS_ASSEMBLY_CH_4_BIT,PS_CONS_MX_24_POS
	and logic function of NAND
Generating Statement for block at 5G with output pin(s) of OUT_5G_NoPin
	and inputs of PS_F_CH_UNIT_NU_REG_4_BIT,PS_CONS_MX_29_POS
	and logic function of NAND
Generating Statement for block at 4G with output pin(s) of OUT_4G_A
	and inputs of OUT_5G_NoPin,OUT_5H_NoPin
	and logic function of NAND
Generating Statement for block at 5H with output pin(s) of OUT_5H_NoPin
	and inputs of PS_E2_REG_4_BIT,PS_CONS_E2_REG_GATE
	and logic function of NAND
Generating Statement for block at 4I with output pin(s) of OUT_4I_G
	and inputs of MS_SPECIAL_CHAR_E,MS_SPECIAL_CHAR_D
	and logic function of NAND
Generating Statement for block at 1D with output pin(s) of OUT_DOT_1D
	and inputs of OUT_4B_F,OUT_4D_F,OUT_2D_F,OUT_4G_A,OUT_4I_G
	and logic function of OR
Generating output sheet edge signal assignment to 
	signal PS_CONSOLE_OUTPUT_4_BIT
	from gate output OUT_DOT_1D
