<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2020.04.22.15:53:15"
 outputDirectory="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/">
 <perimeter>
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <interface name="nodes" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="nodes_send" direction="input" role="send" width="132" />
   <port name="nodes_receive" direction="output" role="receive" width="132" />
  </interface>
  <interface name="hub" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="hub_tck" direction="input" role="tck" width="1" />
   <port name="hub_tms" direction="input" role="tms" width="1" />
   <port name="hub_tdi" direction="input" role="tdi" width="1" />
   <port name="hub_tdo" direction="output" role="tdo" width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="alt_sld_fab:1.0:AUTO_DEVICE=,AUTO_DEVICE_FAMILY=MAX 10,AUTO_DEVICE_SPEEDGRADE=(alt_sld_fab:18.1:AGENTS=,AUTO_DEVICE=Unknown,AUTO_DEVICE_SPEEDGRADE=Unknown,CLOCKS={id clock_alias_1} {id {} } {id {} } ,COMPOSED_SETTINGS={fabric trace dir agent trace_width 8 addr_width 5 read_latency 1 has_readdatavalid 0 prefer_traceid {} clock clk clock_rate_clk 12000000} {fabric sld dir agent mfr_code 110 type_code 9 version 0 instance 0 ir_width 4 bridge_agent 0 prefer_host {} } {fabric sld dir agent mfr_code 110 type_code 132 version 1 instance 0 ir_width 3 bridge_agent 0 prefer_host {} } ,DESIGN_HASH=a4b9a242d3c81d67b8c6,DEVICE_FAMILY=MAX 10,EP_INFOS={hpath {adc_core:inst|adc_core_adc:adc|adc_core_adc_adc_monitor_internal:adc_monitor_internal|altera_trace_monitor_endpoint_wrapper:trace_endpoint|altera_trace_monitor_endpoint:inst|altera_fabric_endpoint:ep} } {hpath {adc_core:inst|adc_core_adc:adc|adc_core_adc_adc_monitor_internal:adc_monitor_internal|altera_trace_adc_monitor_core:core|altera_trace_adc_monitor_capture_interface:capture_interface|altera_trace_adc_monitor_issp:issp|altsource_probe:issp_0} } {hpath {adc_core:inst|adc_core_avalon_bridge:avalon_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst} } ,MAX_WIDTH=44,MIRROR=0,NODE_COUNT=3,SETTINGS={fabric trace dir agent trace_width 8 addr_width 5 read_latency 1 has_readdatavalid 0 prefer_traceid {} clock_rate_clk 12000000 psig d0422792} {fabric sld dir agent mfr_code 110 type_code 9 version 0 instance 0 ir_width 4 psig 9b67919e} {fabric sld dir agent mfr_code 110 type_code 132 version 1 instance 0 ir_width 3 psig 9b67919e} ,TOP_HUB=1(altera_super_splitter:18.1:MAX_WIDTH=44,RECEIVE_WIDTHS=41 27 26,SEND_WIDTHS=44 6 5)(altera_sld_splitter:18.1:ADD_INTERFACE_ASGN=0,EXAMPLE=,FRAGMENTS={{name clk type clock dir start ports { {clk clk out 1 0} } properties { {clockRate {12000000} } {clockRateKnown {1} } } } {name debug_reset type reset dir end ports { {reset reset in 1 0} } clock clk } {name capture type avalon_streaming dir start ports { {capture_ready ready in 1 1} {capture_valid valid out 1 1} {capture_data data out 8 2} {capture_startofpacket startofpacket out 1 10} {capture_endofpacket endofpacket out 1 11} } properties { {dataBitsPerSymbol {8} } {readyLatency {0} } } clock clk reset debug_reset assign {debug.controlledBy {link_0} debug.interfaceGroup {associatedControl control_0} } moduleassign {debug.virtualInterface.link_0 {debug.endpointLink {fabric trace index 1} } } } {name control type avalon dir end ports { {control_write write in 1 2} {control_read read in 1 3} {control_address address in 5 4} {control_writedata writedata in 32 9} {control_readdata readdata out 32 12} } properties { {addressUnits {WORDS} } {readLatency {1} } } clock clk reset debug_reset } } {{name clock type clock dir end ports { {tck clk in 1 0} } } {name node type conduit dir end ports { {tms tms in 1 1} {tdi tdi in 1 2} {tdo tdo out 1 0} {ena ena in 1 3} {usr1 usr1 in 1 4} {clr clr in 1 5} {clrn clrn in 1 6} {jtag_state_tlr jtag_state_tlr in 1 7} {jtag_state_rti jtag_state_rti in 1 8} {jtag_state_sdrs jtag_state_sdrs in 1 9} {jtag_state_cdr jtag_state_cdr in 1 10} {jtag_state_sdr jtag_state_sdr in 1 11} {jtag_state_e1dr jtag_state_e1dr in 1 12} {jtag_state_pdr jtag_state_pdr in 1 13} {jtag_state_e2dr jtag_state_e2dr in 1 14} {jtag_state_udr jtag_state_udr in 1 15} {jtag_state_sirs jtag_state_sirs in 1 16} {jtag_state_cir jtag_state_cir in 1 17} {jtag_state_sir jtag_state_sir in 1 18} {jtag_state_e1ir jtag_state_e1ir in 1 19} {jtag_state_pir jtag_state_pir in 1 20} {jtag_state_e2ir jtag_state_e2ir in 1 21} {jtag_state_uir jtag_state_uir in 1 22} {ir_in ir_in in 4 23} {irq irq out 1 1} {ir_out ir_out out 4 2} } clock clock assign {debug.controlledBy {link_1} } moduleassign {debug.virtualInterface.link_1 {debug.endpointLink {fabric sld index 1} } } } } {{name clock type clock dir end ports { {tck clk in 1 0} } } {name node type conduit dir end ports { {tms tms in 1 1} {tdi tdi in 1 2} {tdo tdo out 1 0} {ena ena in 1 3} {usr1 usr1 in 1 4} {clr clr in 1 5} {clrn clrn in 1 6} {jtag_state_tlr jtag_state_tlr in 1 7} {jtag_state_rti jtag_state_rti in 1 8} {jtag_state_sdrs jtag_state_sdrs in 1 9} {jtag_state_cdr jtag_state_cdr in 1 10} {jtag_state_sdr jtag_state_sdr in 1 11} {jtag_state_e1dr jtag_state_e1dr in 1 12} {jtag_state_pdr jtag_state_pdr in 1 13} {jtag_state_e2dr jtag_state_e2dr in 1 14} {jtag_state_udr jtag_state_udr in 1 15} {jtag_state_sirs jtag_state_sirs in 1 16} {jtag_state_cir jtag_state_cir in 1 17} {jtag_state_sir jtag_state_sir in 1 18} {jtag_state_e1ir jtag_state_e1ir in 1 19} {jtag_state_pir jtag_state_pir in 1 20} {jtag_state_e2ir jtag_state_e2ir in 1 21} {jtag_state_uir jtag_state_uir in 1 22} {ir_in ir_in in 3 23} {irq irq out 1 1} {ir_out ir_out out 3 2} } clock clock assign {debug.controlledBy {link_2} } moduleassign {debug.virtualInterface.link_2 {debug.endpointLink {fabric sld index 2} } } } } )(altera_trace_fabric:18.1:AUTO_CLK_CLOCK_DOMAIN=6,AUTO_CLK_RESET_DOMAIN=6,AUTO_DEVICE=Unknown,AUTO_DEVICE_FAMILY=MAX 10,AUTO_DEVICE_SPEEDGRADE=Unknown,AUTO_STORAGE_MASTER_ADDRESS_MAP=,AUTO_STORAGE_MASTER_ADDRESS_WIDTH=AddressWidth = -1,CLOCK_RATE=12000000,EXTMEM_BASE=0,EXTMEM_SIZE=1048576,MEMSIZE=32768,PERIODIC_TS_REQ_STARTUP=0,PIPELINE_STAGE_ON_ALL_INPUTS=true,SETTINGS={trace_width 8 addr_width 5 read_latency 1 has_readdatavalid 0 prefer_traceid {} clock clk clock_rate_clk 12000000} ,TRACE_DATA_WIDTH=0,WAKE_UP_MODE=IDLE(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=12000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=12000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=12000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_avalon_st_pipeline_stage:18.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=1,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=1,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(demultiplexer:18.1:bitsPerSymbol=8,errorWidth=0,inChannelWidth=1,inErrorWidth=0,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,numOutputInterfaces=2,symbolsPerBeat=1,useHighBitsOfChannel=true,usePackets=true)(altera_avalon_st_pipeline_stage:18.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=1,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=1,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(multiplexer:18.1:bitsPerSymbol=8,errorWidth=0,inErrorWidth=0,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,numInputInterfaces=2,outChannelWidth=1,packetScheduling=true,schedulingSize=2,symbolsPerBeat=1,useHighBitsOfChannel=true,usePackets=true)(altera_trace_transacto_lite:18.1:ADDR_WIDTH=8,DATA_WIDTH=32,DEBUG_PIPE_WIDTH=8,USE_RDV=1)(altera_trace_rom:18.1:ADDR_WIDTH=3,DATA_WIDTH=32,DEBUG_TYPE_NAME=,NUM_REGS=5,REG_VALUE_STRING=000010280000000100B71B000000000100000001)(altera_trace_capture_controller:18.1:ALIGNMENT_BOUNDARIES=0,BUFF_ADDR_WIDTH=13,BUFF_LIMIT_LO=0,BUFF_SIZE=8192,CREDIT_WIDTH=10,DEBUG_READBACK=1,DEVICE_FAMILY=MAX 10,MAX_OUT_PACKET_LENGTH=1024,NUM_PPD=2,PACKET_LEN_BITS=6,PERIODIC_TS_REQ_STARTUP=0,TRACE_CHNL_WIDTH=1,TRACE_DATA_WIDTH=32,TRACE_MAX_CHNL=1,TRACE_SYMBOL_WIDTH=8,WAKE_UP_MODE=IDLE)(altera_avalon_st_null_sink:18.1:inBitsPerSymbol=8,inReadyLatency=0,inSymbolsPerBeat=1,inUsePackets=true)(altera_avalon_st_pipeline_stage:18.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_WIDTH=2,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=4,USE_EMPTY=1,USE_PACKETS=1)(data_format_adapter:18.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=4,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,outSymbolsPerBeat=1,outUseEmpty=false,outUseEmptyPort=AUTO)(altera_avalon_st_pipeline_stage:18.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_onchip_memory2:18.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=trfabric_mem,blockType=AUTO,copyInitFile=false,dataWidth=32,dataWidth2=32,derived_enableDiffWidth=false,derived_gui_ram_block_type=Automatic,derived_init_file_name=trfabric_mem.hex,derived_is_hardcopy=false,derived_set_addr_width=13,derived_set_addr_width2=13,derived_set_data_width=32,derived_set_data_width2=32,derived_singleClockOperation=false,deviceFamily=MAX 10,deviceFeatures=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 0 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 0 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 1 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 0 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 0 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 0 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 0 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 1 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dualPort=false,ecc_enabled=false,enPRInitMode=false,enableDiffWidth=false,initMemContent=false,initializationFileName=onchip_mem.hex,instanceID=NONE,memorySize=32768,readDuringWriteMode=DONT_CARE,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=2,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true)(altera_avalon_st_pipeline_stage:18.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=1,EMPTY_WIDTH=2,ERROR_WIDTH=0,MAX_CHANNEL=1,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=4,USE_EMPTY=1,USE_PACKETS=1)(altera_trace_channel_mapper:18.1:DATA_WIDTH=32,EMPTY_WIDTH=2,IN_CHANNEL=1,MAPPING=0 1,OUT_CHANNEL=1)(multiplexer:18.1:bitsPerSymbol=8,errorWidth=0,inErrorWidth=0,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,numInputInterfaces=2,outChannelWidth=1,packetScheduling=true,schedulingSize=2,symbolsPerBeat=4,useHighBitsOfChannel=true,usePackets=true)(altera_trace_timestamp_monitor:18.1:FULL_TS_LENGTH=40,SHORT_TS_BITS=16,SYNC_DEPTH=3,TRACE_DATA_WIDTH=32,TRACE_SYMBOL_WIDTH=8,USE_TS_OUT=false)(altera_avalon_st_pipeline_stage:18.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_WIDTH=2,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=4,USE_EMPTY=1,USE_PACKETS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=12000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_trace_monitor_endpoint_bridge:18.1:ADDR_WIDTH=5,HAS_READDATAVALID=0,READ_LATENCY=1,TRACE_WIDTH=8)(altera_avalon_st_pipeline_stage:18.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_WIDTH=2,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=4,USE_EMPTY=1,USE_PACKETS=1)(altera_avalon_mm_bridge:18.1:ADDRESS_UNITS=SYMBOLS,ADDRESS_WIDTH=7,AUTO_ADDRESS_WIDTH=7,BURSTCOUNT_WIDTH=1,DATA_WIDTH=32,HDL_ADDR_WIDTH=7,LINEWRAPBURSTS=0,MAX_BURST_SIZE=1,MAX_PENDING_RESPONSES=1,PIPELINE_COMMAND=0,PIPELINE_RESPONSE=0,SYMBOL_WIDTH=8,SYSINFO_ADDR_WIDTH=7,USE_AUTO_ADDRESS_WIDTH=0,USE_RESPONSE=0)(clock:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(reset:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(clock:18.1:)(reset:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0100,defaultConnection=false)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(reset:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(reset:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0300,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false))(altera_jtag_debug_link_internal:18.1:AUTO_CLK_CLOCK_DOMAIN=6,AUTO_CLK_CLOCK_RATE=12000000,AUTO_CLK_RESET_DOMAIN=6,AUTO_DEVICE=Unknown,AUTO_DEVICE_FAMILY=MAX 10,AUTO_DEVICE_SPEEDGRADE=Unknown,CHANNEL_WIDTH=8,EXPORT_JTAG=1,PLI_PORT=50000,USE_PLI=0(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=12000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=12000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=12000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_jtag_dc_streaming:18.1:COMPONENT_CLOCK=12000000,DOWNSTREAM_FIFO_SIZE=6,EXPORT_JTAG=1,FABRIC=2.0,MGMT_CHANNEL_WIDTH=8,PLI_PORT=50000,PURPOSE=2,UPSTREAM_FIFO_SIZE=0,USE_DOWNSTREAM_READY=0,USE_PLI=0)(timing_adapter:18.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=64,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_avalon_st_bytes_to_packets:18.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=1)(altera_avalon_st_packets_to_bytes:18.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=1)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=64,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0)(clock:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:))(altera_debug_fabric:18.1:AUTO_CLK_CLOCK_DOMAIN=6,AUTO_CLK_CLOCK_RATE=12000000,AUTO_CLK_RESET_DOMAIN=6,AUTO_DEVICE=Unknown,AUTO_DEVICE_FAMILY=MAX 10,AUTO_DEVICE_SPEEDGRADE=Unknown,CHANNEL_WIDTH=8,STREAMS=1,STREAM_CONFIG={data_width 8 channel_width 1 has_mgmt 0 ready_latency 0 mfr_code 110 type_code 261 prefer_host {} clock clk_0 clock_rate_clk 0} ,USE_ROM=0(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=12000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=12000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(demultiplexer:18.1:bitsPerSymbol=8,errorWidth=0,inChannelWidth=2,inErrorWidth=0,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,numOutputInterfaces=2,symbolsPerBeat=1,useHighBitsOfChannel=false,usePackets=true)(multiplexer:18.1:bitsPerSymbol=8,errorWidth=0,inErrorWidth=0,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,numInputInterfaces=2,outChannelWidth=2,packetScheduling=true,schedulingSize=2,symbolsPerBeat=1,useHighBitsOfChannel=false,usePackets=true)(demultiplexer:18.1:bitsPerSymbol=1,errorWidth=0,inChannelWidth=2,inErrorWidth=0,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=false,numOutputInterfaces=2,symbolsPerBeat=1,useHighBitsOfChannel=false,usePackets=false)(channel_adapter:18.1:inBitsPerSymbol=1,inChannelWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=1,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=false,inUseReady=true,outChannelWidth=0,outMaxChannel=0)(altera_avalon_st_null_sink:18.1:inBitsPerSymbol=1,inReadyLatency=0,inSymbolsPerBeat=1,inUsePackets=false)(channel_adapter:18.1:inBitsPerSymbol=8,inChannelWidth=8,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=255,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=2,outMaxChannel=3)(channel_adapter:18.1:inBitsPerSymbol=8,inChannelWidth=2,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=3,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=8,outMaxChannel=255)(channel_adapter:18.1:inBitsPerSymbol=1,inChannelWidth=8,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=255,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=false,inUseReady=true,outChannelWidth=2,outMaxChannel=3)(timing_adapter:18.1:inBitsPerSymbol=1,inChannelWidth=8,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=255,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_st_debug_host_endpoint_bridge:18.1:CHANNEL_WIDTH=8,DATA_WIDTH=8)(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(channel_adapter:18.1:inBitsPerSymbol=1,inChannelWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=1,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=false,inUseReady=true,outChannelWidth=0,outMaxChannel=0)(altera_mgmt_reset:18.1:)(altera_reset_controller:18.1:ADAPT_RESET_REQUEST=0,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=1,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=0,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_avalon_st_debug_agent_endpoint_bridge:18.1:CHANNEL_WIDTH=1,DATA_WIDTH=8,HAS_MGMT=0,READY_LATENCY=0)(altera_avalon_dc_fifo:18.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=16,RD_SYNC_DEPTH=3,SYMBOLS_PER_BEAT=1,USE_IN_FILL_LEVEL=0,USE_OUT_FILL_LEVEL=0,USE_PACKETS=1,WR_SYNC_DEPTH=3)(altera_avalon_dc_fifo:18.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=16,RD_SYNC_DEPTH=3,SYMBOLS_PER_BEAT=1,USE_IN_FILL_LEVEL=0,USE_OUT_FILL_LEVEL=0,USE_PACKETS=1,WR_SYNC_DEPTH=3)(clock:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(clock:18.1:)(reset:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(clock:18.1:)(reset:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:))(altera_jtag_pins_bridge:18.1:)(altera_sld_jtag_hub:18.1:BROADCAST_FEATURE=1,COMPILATION_MODE=0,CONN_INDEX=0,COUNT=3,DEVICE_FAMILY=MAX 10,ENABLE_SOFT_CORE_CONTROLLER=0,FORCE_IR_CAPTURE_FEATURE=1,FORCE_PRE_1_4_FEATURE=0,NEGEDGE_TDO_LATCH=1,NODE_INFO=000011000010000001101110000000000000000001001000011011100000000000001100001000000110111000000001,N_NODE_IR_BITS=5,N_SEL_BITS=2,SETTINGS={mfr_code 110 type_code 132 version 1 instance 1 ir_width 3 bridge_agent 0 prefer_host JTAG} {mfr_code 110 type_code 9 version 0 instance 0 ir_width 4 bridge_agent 0 prefer_host {} } {mfr_code 110 type_code 132 version 1 instance 0 ir_width 3 bridge_agent 0 prefer_host {} } ,TOP_HUB=1)(altera_connection_identification_hub:18.1:COUNT=1,DESIGN_HASH=a4b9a242d3c81d67b8c6,SETTINGS={width 4 latency 0} )(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(clock:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(clock:18.1:)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(clock:18.1:)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(clock:18.1:)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0))"
   instancePathKey="alt_sld_fab"
   kind="alt_sld_fab"
   version="1.0"
   name="alt_sld_fab">
  <parameter name="AUTO_DEVICE" value="" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <generatedFiles>
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/alt_sld_fab.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab.v"
       type="VERILOG" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv"
       type="SYSTEM_VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv"
       type="SYSTEM_VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric.v"
       type="VERILOG" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_trace_transacto_lite.v"
       type="VERILOG" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_trace_rom.v"
       type="VERILOG" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_trace_capture_controller.v"
       type="VERILOG" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_trace_capture_wr_control.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_trace_capture_rd_control.v"
       type="VERILOG" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_trace_capture_segmentiser.v"
       type="VERILOG" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_trace_ts_req_generator.v"
       type="VERILOG" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_trace_wr_control_pl_stage.v"
       type="VERILOG" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_trace_capture_header_parser.v"
       type="VERILOG" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_trace_capture_regs.v"
       type="VERILOG" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width_state_ram.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width_data_ram.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mem.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_remap.sv"
       type="SYSTEM_VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_mux0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_trace_timestamp_monitor.v"
       type="VERILOG" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_mm_bridge.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_1.v"
       type="VERILOG" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_2.v"
       type="VERILOG" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0_state_ram.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0_data_ram.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0_sop_ram.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_host_link_jtag.v"
       type="VERILOG" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_st_jtag_interface.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_jtag_dc_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_jtag_sld_node.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_jtag_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_st_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_st_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_st_idle_remover.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_st_idle_inserter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_st_jtag_interface.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_host_link_jtag_h2t_timing.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_st_bytes_to_packets.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_st_packets_to_bytes.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_stfabric.v"
       type="VERILOG" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_stfabric_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_stfabric_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux_port_adap.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_stfabric_h2t_channel_adap.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_stfabric_t2h_channel_adap.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_channel_adap.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_time_adap.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_mgmt_reset.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_dc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_dcfifo_synchronizer_bundle.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_dc_fifo.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_ident.sv"
       type="SYSTEM_VERILOG"
       attributes="TOP_LEVEL_FILE" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/alt_sld_fab_wrapper_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sld/core/altera_instrumentation_fabric/alt_sld_fab_hw.tcl" />
   <file
       path="Y:/intelFPGA_lite/18.1/ip/altera/sld/core/altera_instrumentation_fabric/com.altera.superfabric.jar" />
   <file
       path="Y:/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="Y:/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="Y:/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="Y:/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sld/core/altera_super_splitter/altera_super_splitter_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sld/core/altera_super_splitter/altera_sld_splitter_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sld/trace/core/altera_trace_fabric/altera_trace_fabric_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_demultiplexer/avalon-st_demultiplexer_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_multiplexer/avalon-st_multiplexer_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sld/trace/core/altera_trace_transacto_lite/altera_trace_transacto_lite_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sld/trace/core/altera_trace_transacto_lite/altera_trace_transacto_lite.v" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sld/trace/core/altera_trace_rom/altera_trace_rom_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sld/trace/core/altera_trace_rom/altera_trace_rom.v" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sld/trace/core/altera_trace_capture_controller/altera_trace_capture_controller_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sld/trace/core/altera_trace_capture_controller/altera_trace_capture_controller.v" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sld/trace/core/altera_trace_capture_controller/altera_trace_capture_wr_control.sv" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sld/trace/core/altera_trace_capture_controller/altera_trace_capture_rd_control.v" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sld/trace/core/altera_trace_capture_controller/altera_trace_capture_segmentiser.v" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sld/trace/core/altera_trace_capture_controller/altera_trace_ts_req_generator.v" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sld/trace/core/altera_trace_capture_controller/altera_trace_wr_control_pl_stage.v" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sld/trace/core/altera_trace_capture_controller/altera_trace_capture_header_parser.v" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sld/trace/core/altera_trace_capture_controller/altera_trace_capture_regs.v" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_data_format_adapter/avalon-st_data_format_adapter_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sld/trace/core/altera_trace_channel_mapper/altera_trace_channel_mapper_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_multiplexer/avalon-st_multiplexer_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sld/trace/monitors/altera_trace_ts_module/altera_trace_timestamp_monitor_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sld/trace/monitors/altera_trace_ts_module/altera_trace_timestamp_monitor.v" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/merlin/altera_avalon_mm_bridge/altera_avalon_mm_bridge_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_data_format_adapter/avalon-st_data_format_adapter_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sld/jtag/altera_jtag_debug_link/altera_jtag_debug_link_internal_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_jtag_phy/altera_avalon_st_jtag_interface_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sld/core/altera_debug_fabric/altera_debug_fabric_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_demultiplexer/avalon-st_demultiplexer_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_multiplexer/avalon-st_multiplexer_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_demultiplexer/avalon-st_demultiplexer_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sld/core/altera_mgmt_reset/altera_mgmt_reset_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sld/jtag/altera_sld_jtag_hub/altera_sld_jtag_hub_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sld/core/altera_connection_identification_hub/altera_connection_identification_hub_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="alt_sld_fab">queue size: 0 starting:alt_sld_fab "alt_sld_fab"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>1</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="alt_sld_fab"><![CDATA["<b>alt_sld_fab</b>" reuses <b>alt_sld_fab</b> "<b>submodules/alt_sld_fab_alt_sld_fab</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 0 starting:alt_sld_fab "submodules/alt_sld_fab_alt_sld_fab"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>8</b> modules, <b>24</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>8</b> modules, <b>24</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="alt_sld_fab"><![CDATA["<b>alt_sld_fab</b>" reuses <b>altera_super_splitter</b> "<b>submodules/alt_sld_fab_alt_sld_fab_presplit</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab"><![CDATA["<b>alt_sld_fab</b>" reuses <b>altera_sld_splitter</b> "<b>submodules/alt_sld_fab_alt_sld_fab_splitter</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab"><![CDATA["<b>alt_sld_fab</b>" reuses <b>altera_trace_fabric</b> "<b>submodules/alt_sld_fab_alt_sld_fab_trfabric</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab"><![CDATA["<b>alt_sld_fab</b>" reuses <b>altera_jtag_debug_link_internal</b> "<b>submodules/alt_sld_fab_alt_sld_fab_host_link_jtag</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab"><![CDATA["<b>alt_sld_fab</b>" reuses <b>altera_debug_fabric</b> "<b>submodules/alt_sld_fab_alt_sld_fab_stfabric</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab"><![CDATA["<b>alt_sld_fab</b>" reuses <b>altera_sld_jtag_hub</b> "<b>submodules/alt_sld_fab_alt_sld_fab_sldfabric</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab"><![CDATA["<b>alt_sld_fab</b>" reuses <b>altera_connection_identification_hub</b> "<b>submodules/alt_sld_fab_alt_sld_fab_ident</b>"]]></message>
   <message level="Info" culprit="alt_sld_fab"><![CDATA["<b>alt_sld_fab</b>" instantiated <b>alt_sld_fab</b> "<b>alt_sld_fab</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 6 starting:altera_super_splitter "submodules/alt_sld_fab_alt_sld_fab_presplit"</message>
   <message level="Info" culprit="presplit"><![CDATA["<b>alt_sld_fab</b>" instantiated <b>altera_super_splitter</b> "<b>presplit</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 5 starting:altera_sld_splitter "submodules/alt_sld_fab_alt_sld_fab_splitter"</message>
   <message level="Info" culprit="splitter"><![CDATA["<b>alt_sld_fab</b>" instantiated <b>altera_sld_splitter</b> "<b>splitter</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 4 starting:altera_trace_fabric "submodules/alt_sld_fab_alt_sld_fab_trfabric"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>24</b> modules, <b>67</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>6</b> modules, <b>11</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>10</b> modules, <b>23</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces trans0.master and trans0_master_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rom_rom_translator.avalon_anti_slave_0 and rom.rom</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces capture_csr_slave_translator.avalon_anti_slave_0 and capture.csr_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces bridge_0_s0_translator.avalon_anti_slave_0 and bridge_0.s0</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>18</b> modules, <b>63</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>22</b> modules, <b>75</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>23</b> modules, <b>79</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>30</b> modules, <b>93</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>30</b> modules, <b>94</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>32</b> modules, <b>124</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>25</b> modules, <b>70</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Info">Interconnect is inserted between master capture.storage_mm_master and slave mem.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Info">Interconnect is inserted between master capture.storage_mm_master and slave mem.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Info">Interconnect is inserted between master capture.storage_mm_master and slave mem.s1 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>4</b> modules, <b>5</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>6</b> modules, <b>11</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces capture.storage_mm_master and capture_storage_mm_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces capture_storage_mm_master_translator.avalon_universal_master_0 and mem_s1_translator.avalon_universal_slave_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces mem_s1_translator.avalon_anti_slave_0 and mem.s1</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>8</b> modules, <b>17</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>26</b> modules, <b>73</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Info">Interconnect is inserted between master bridge_0.m0 and slave tbridge_0.int_control because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Info">Interconnect is inserted between master bridge_0.m0 and slave tbridge_0.int_control because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Info">Interconnect is inserted between master bridge_0.m0 and slave tbridge_0.int_control because the master has burstcount signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Info">Interconnect is inserted between master bridge_0.m0 and slave tbridge_0.int_control because the master has address signal 7 bit wide, but the slave is 5 bit wide.</message>
   <message level="Info">Interconnect is inserted between master bridge_0.m0 and slave tbridge_0.int_control because the master has byteenable signal 4 bit wide, but the slave is 0 bit wide.</message>
   <message level="Info">Interconnect is inserted between master bridge_0.m0 and slave tbridge_0.int_control because the master has debugaccess signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>4</b> modules, <b>5</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>6</b> modules, <b>11</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces bridge_0.m0 and bridge_0_m0_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces bridge_0_m0_translator.avalon_universal_master_0 and tbridge_0_int_control_translator.avalon_universal_slave_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tbridge_0_int_control_translator.avalon_anti_slave_0 and tbridge_0.int_control</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>8</b> modules, <b>17</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>27</b> modules, <b>76</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>27</b> modules, <b>76</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting data_format_adapter: data_format_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.data_format_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:2/0.011s/0.012s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>28</b> modules, <b>79</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>30</b> modules, <b>107</b> connections]]></message>
   <message level="Debug" culprit="trfabric"><![CDATA["<b>trfabric</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="trfabric"><![CDATA["<b>trfabric</b>" reuses <b>demultiplexer</b> "<b>submodules/alt_sld_fab_alt_sld_fab_trfabric_demux</b>"]]></message>
   <message level="Debug" culprit="trfabric"><![CDATA["<b>trfabric</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="trfabric"><![CDATA["<b>trfabric</b>" reuses <b>multiplexer</b> "<b>submodules/alt_sld_fab_alt_sld_fab_trfabric_mux</b>"]]></message>
   <message level="Debug" culprit="trfabric"><![CDATA["<b>trfabric</b>" reuses <b>altera_trace_transacto_lite</b> "<b>submodules/altera_trace_transacto_lite</b>"]]></message>
   <message level="Debug" culprit="trfabric"><![CDATA["<b>trfabric</b>" reuses <b>altera_trace_rom</b> "<b>submodules/altera_trace_rom</b>"]]></message>
   <message level="Debug" culprit="trfabric"><![CDATA["<b>trfabric</b>" reuses <b>altera_trace_capture_controller</b> "<b>submodules/altera_trace_capture_controller</b>"]]></message>
   <message level="Debug" culprit="trfabric"><![CDATA["<b>trfabric</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="trfabric"><![CDATA["<b>trfabric</b>" reuses <b>data_format_adapter</b> "<b>submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width</b>"]]></message>
   <message level="Debug" culprit="trfabric"><![CDATA["<b>trfabric</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="trfabric"><![CDATA["<b>trfabric</b>" reuses <b>altera_avalon_onchip_memory2</b> "<b>submodules/alt_sld_fab_alt_sld_fab_trfabric_mem</b>"]]></message>
   <message level="Debug" culprit="trfabric"><![CDATA["<b>trfabric</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="trfabric"><![CDATA["<b>trfabric</b>" reuses <b>altera_trace_channel_mapper</b> "<b>submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_remap</b>"]]></message>
   <message level="Debug" culprit="trfabric"><![CDATA["<b>trfabric</b>" reuses <b>multiplexer</b> "<b>submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_mux0</b>"]]></message>
   <message level="Debug" culprit="trfabric"><![CDATA["<b>trfabric</b>" reuses <b>altera_trace_timestamp_monitor</b> "<b>submodules/altera_trace_timestamp_monitor</b>"]]></message>
   <message level="Debug" culprit="trfabric"><![CDATA["<b>trfabric</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="trfabric"><![CDATA["<b>trfabric</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="trfabric"><![CDATA["<b>trfabric</b>" reuses <b>altera_avalon_mm_bridge</b> "<b>submodules/altera_avalon_mm_bridge</b>"]]></message>
   <message level="Debug" culprit="trfabric"><![CDATA["<b>trfabric</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="trfabric"><![CDATA["<b>trfabric</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_1</b>"]]></message>
   <message level="Debug" culprit="trfabric"><![CDATA["<b>trfabric</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_2</b>"]]></message>
   <message level="Debug" culprit="trfabric"><![CDATA["<b>trfabric</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="trfabric"><![CDATA["<b>trfabric</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="trfabric"><![CDATA["<b>alt_sld_fab</b>" instantiated <b>altera_trace_fabric</b> "<b>trfabric</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 41 starting:altera_avalon_st_pipeline_stage "submodules/altera_avalon_st_pipeline_stage"</message>
   <message level="Info" culprit="h2t_pipeline"><![CDATA["<b>trfabric</b>" instantiated <b>altera_avalon_st_pipeline_stage</b> "<b>h2t_pipeline</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 40 starting:demultiplexer "submodules/alt_sld_fab_alt_sld_fab_trfabric_demux"</message>
   <message level="Info" culprit="demux"><![CDATA["<b>trfabric</b>" instantiated <b>demultiplexer</b> "<b>demux</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 38 starting:multiplexer "submodules/alt_sld_fab_alt_sld_fab_trfabric_mux"</message>
   <message level="Info" culprit="mux"><![CDATA["<b>trfabric</b>" instantiated <b>multiplexer</b> "<b>mux</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 37 starting:altera_trace_transacto_lite "submodules/altera_trace_transacto_lite"</message>
   <message level="Info" culprit="trans0"><![CDATA["<b>trfabric</b>" instantiated <b>altera_trace_transacto_lite</b> "<b>trans0</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 36 starting:altera_trace_rom "submodules/altera_trace_rom"</message>
   <message level="Info" culprit="rom"><![CDATA["<b>trfabric</b>" instantiated <b>altera_trace_rom</b> "<b>rom</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 35 starting:altera_trace_capture_controller "submodules/altera_trace_capture_controller"</message>
   <message level="Info" culprit="capture"><![CDATA["<b>trfabric</b>" instantiated <b>altera_trace_capture_controller</b> "<b>capture</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 33 starting:data_format_adapter "submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width"</message>
   <message level="Info" culprit="capture_width"><![CDATA["<b>trfabric</b>" instantiated <b>data_format_adapter</b> "<b>capture_width</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 31 starting:altera_avalon_onchip_memory2 "submodules/alt_sld_fab_alt_sld_fab_trfabric_mem"</message>
   <message level="Info" culprit="mem">Starting RTL generation for module 'alt_sld_fab_alt_sld_fab_trfabric_mem'</message>
   <message level="Info" culprit="mem">  Generation command is [exec Y:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I Y:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I Y:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I Y:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I Y:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I Y:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I Y:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- Y:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=alt_sld_fab_alt_sld_fab_trfabric_mem --dir=C:/Users/Campo/AppData/Local/Temp/alt8374_6525326515757069427.dir/0017_mem_gen/ --quartus_dir=Y:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Campo/AppData/Local/Temp/alt8374_6525326515757069427.dir/0017_mem_gen//alt_sld_fab_alt_sld_fab_trfabric_mem_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="mem">Done RTL generation for module 'alt_sld_fab_alt_sld_fab_trfabric_mem'</message>
   <message level="Info" culprit="mem"><![CDATA["<b>trfabric</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>mem</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 29 starting:altera_trace_channel_mapper "submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_remap"</message>
   <message level="Info" culprit="capture_remap"><![CDATA["<b>trfabric</b>" instantiated <b>altera_trace_channel_mapper</b> "<b>capture_remap</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 28 starting:multiplexer "submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_mux0"</message>
   <message level="Info" culprit="capture_mux0"><![CDATA["<b>trfabric</b>" instantiated <b>multiplexer</b> "<b>capture_mux0</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 27 starting:altera_trace_timestamp_monitor "submodules/altera_trace_timestamp_monitor"</message>
   <message level="Info" culprit="sync0"><![CDATA["<b>trfabric</b>" instantiated <b>altera_trace_timestamp_monitor</b> "<b>sync0</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 24 starting:altera_avalon_mm_bridge "submodules/altera_avalon_mm_bridge"</message>
   <message level="Info" culprit="bridge_0"><![CDATA["<b>trfabric</b>" instantiated <b>altera_avalon_mm_bridge</b> "<b>bridge_0</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 23 starting:altera_mm_interconnect "submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>26</b> modules, <b>83</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>26</b> modules, <b>83</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>26</b> modules, <b>83</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>26</b> modules, <b>83</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>26</b> modules, <b>83</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.015s/0.028s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.007s/0.008s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.008s/0.009s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>29</b> modules, <b>92</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>trfabric</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 31 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="trans0_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>trans0_master_translator</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 30 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="rom_rom_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>rom_rom_translator</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 27 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="trans0_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>trans0_master_agent</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 26 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="rom_rom_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>rom_rom_agent</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 48 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="h2t_fifo"><![CDATA["<b>host_link_jtag</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>h2t_fifo</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 20 starting:altera_merlin_router "submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 19 starting:altera_merlin_router "submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 16 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="trans0_master_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>trans0_master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 15 starting:altera_merlin_demultiplexer "submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 14 starting:altera_merlin_multiplexer "submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 11 starting:altera_merlin_demultiplexer "submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 8 starting:altera_merlin_multiplexer "submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 7 starting:altera_avalon_st_adapter "submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 0 starting:error_adapter "submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 49 starting:altera_mm_interconnect "submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_1"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_1"><![CDATA["<b>trfabric</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_1</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 31 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="trans0_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>trans0_master_translator</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 30 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="rom_rom_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>rom_rom_translator</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 50 starting:altera_mm_interconnect "submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_2"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_2"><![CDATA["<b>trfabric</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_2</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 31 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="trans0_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>trans0_master_translator</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 30 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="rom_rom_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>rom_rom_translator</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 51 starting:altera_avalon_st_adapter "submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>data_format_adapter</b> "<b>submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>trfabric</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 1 starting:data_format_adapter "submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0"</message>
   <message level="Info" culprit="data_format_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>data_format_adapter</b> "<b>data_format_adapter_0</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 51 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>trfabric</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 26 starting:altera_jtag_debug_link_internal "submodules/alt_sld_fab_alt_sld_fab_host_link_jtag"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>9</b> modules, <b>21</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="host_link_jtag"><![CDATA["<b>host_link_jtag</b>" reuses <b>altera_jtag_dc_streaming</b> "<b>submodules/altera_avalon_st_jtag_interface</b>"]]></message>
   <message level="Debug" culprit="host_link_jtag"><![CDATA["<b>host_link_jtag</b>" reuses <b>timing_adapter</b> "<b>submodules/alt_sld_fab_alt_sld_fab_host_link_jtag_h2t_timing</b>"]]></message>
   <message level="Debug" culprit="host_link_jtag"><![CDATA["<b>host_link_jtag</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="host_link_jtag"><![CDATA["<b>host_link_jtag</b>" reuses <b>altera_avalon_st_bytes_to_packets</b> "<b>submodules/altera_avalon_st_bytes_to_packets</b>"]]></message>
   <message level="Debug" culprit="host_link_jtag"><![CDATA["<b>host_link_jtag</b>" reuses <b>altera_avalon_st_packets_to_bytes</b> "<b>submodules/altera_avalon_st_packets_to_bytes</b>"]]></message>
   <message level="Debug" culprit="host_link_jtag"><![CDATA["<b>host_link_jtag</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Info" culprit="host_link_jtag"><![CDATA["<b>alt_sld_fab</b>" instantiated <b>altera_jtag_debug_link_internal</b> "<b>host_link_jtag</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 50 starting:altera_jtag_dc_streaming "submodules/altera_avalon_st_jtag_interface"</message>
   <message level="Info" culprit="jtag"><![CDATA["<b>host_link_jtag</b>" instantiated <b>altera_jtag_dc_streaming</b> "<b>jtag</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_st_pipeline_stage.sv</b>]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 49 starting:timing_adapter "submodules/alt_sld_fab_alt_sld_fab_host_link_jtag_h2t_timing"</message>
   <message level="Info" culprit="h2t_timing"><![CDATA["<b>host_link_jtag</b>" instantiated <b>timing_adapter</b> "<b>h2t_timing</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 48 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="h2t_fifo"><![CDATA["<b>host_link_jtag</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>h2t_fifo</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 47 starting:altera_avalon_st_bytes_to_packets "submodules/altera_avalon_st_bytes_to_packets"</message>
   <message level="Info" culprit="b2p"><![CDATA["<b>host_link_jtag</b>" instantiated <b>altera_avalon_st_bytes_to_packets</b> "<b>b2p</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 46 starting:altera_avalon_st_packets_to_bytes "submodules/altera_avalon_st_packets_to_bytes"</message>
   <message level="Info" culprit="p2b"><![CDATA["<b>host_link_jtag</b>" instantiated <b>altera_avalon_st_packets_to_bytes</b> "<b>p2b</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 31 starting:altera_debug_fabric "submodules/alt_sld_fab_alt_sld_fab_stfabric"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>20</b> modules, <b>55</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="stfabric"><![CDATA["<b>stfabric</b>" reuses <b>demultiplexer</b> "<b>submodules/alt_sld_fab_alt_sld_fab_stfabric_demux</b>"]]></message>
   <message level="Debug" culprit="stfabric"><![CDATA["<b>stfabric</b>" reuses <b>multiplexer</b> "<b>submodules/alt_sld_fab_alt_sld_fab_stfabric_mux</b>"]]></message>
   <message level="Debug" culprit="stfabric"><![CDATA["<b>stfabric</b>" reuses <b>demultiplexer</b> "<b>submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux</b>"]]></message>
   <message level="Debug" culprit="stfabric"><![CDATA["<b>stfabric</b>" reuses <b>channel_adapter</b> "<b>submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux_port_adap</b>"]]></message>
   <message level="Debug" culprit="stfabric"><![CDATA["<b>stfabric</b>" reuses <b>channel_adapter</b> "<b>submodules/alt_sld_fab_alt_sld_fab_stfabric_h2t_channel_adap</b>"]]></message>
   <message level="Debug" culprit="stfabric"><![CDATA["<b>stfabric</b>" reuses <b>channel_adapter</b> "<b>submodules/alt_sld_fab_alt_sld_fab_stfabric_t2h_channel_adap</b>"]]></message>
   <message level="Debug" culprit="stfabric"><![CDATA["<b>stfabric</b>" reuses <b>channel_adapter</b> "<b>submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_channel_adap</b>"]]></message>
   <message level="Debug" culprit="stfabric"><![CDATA["<b>stfabric</b>" reuses <b>timing_adapter</b> "<b>submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_time_adap</b>"]]></message>
   <message level="Debug" culprit="stfabric"><![CDATA["<b>stfabric</b>" reuses <b>channel_adapter</b> "<b>submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux_port_adap</b>"]]></message>
   <message level="Debug" culprit="stfabric"><![CDATA["<b>stfabric</b>" reuses <b>altera_mgmt_reset</b> "<b>submodules/altera_mgmt_reset</b>"]]></message>
   <message level="Debug" culprit="stfabric"><![CDATA["<b>stfabric</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="stfabric"><![CDATA["<b>stfabric</b>" reuses <b>altera_avalon_dc_fifo</b> "<b>submodules/altera_avalon_dc_fifo</b>"]]></message>
   <message level="Debug" culprit="stfabric"><![CDATA["<b>stfabric</b>" reuses <b>altera_avalon_dc_fifo</b> "<b>submodules/altera_avalon_dc_fifo</b>"]]></message>
   <message level="Info" culprit="stfabric"><![CDATA["<b>alt_sld_fab</b>" instantiated <b>altera_debug_fabric</b> "<b>stfabric</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 44 starting:demultiplexer "submodules/alt_sld_fab_alt_sld_fab_stfabric_demux"</message>
   <message level="Info" culprit="demux"><![CDATA["<b>stfabric</b>" instantiated <b>demultiplexer</b> "<b>demux</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 43 starting:multiplexer "submodules/alt_sld_fab_alt_sld_fab_stfabric_mux"</message>
   <message level="Info" culprit="mux"><![CDATA["<b>stfabric</b>" instantiated <b>multiplexer</b> "<b>mux</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 42 starting:demultiplexer "submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux"</message>
   <message level="Info" culprit="mgmt_demux"><![CDATA["<b>stfabric</b>" instantiated <b>demultiplexer</b> "<b>mgmt_demux</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 41 starting:channel_adapter "submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux_port_adap"</message>
   <message level="Info" culprit="mgmt_demux_port_adap"><![CDATA["<b>stfabric</b>" instantiated <b>channel_adapter</b> "<b>mgmt_demux_port_adap</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 40 starting:channel_adapter "submodules/alt_sld_fab_alt_sld_fab_stfabric_h2t_channel_adap"</message>
   <message level="Info" culprit="h2t_channel_adap"><![CDATA["<b>stfabric</b>" instantiated <b>channel_adapter</b> "<b>h2t_channel_adap</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 39 starting:channel_adapter "submodules/alt_sld_fab_alt_sld_fab_stfabric_t2h_channel_adap"</message>
   <message level="Info" culprit="t2h_channel_adap"><![CDATA["<b>stfabric</b>" instantiated <b>channel_adapter</b> "<b>t2h_channel_adap</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 38 starting:channel_adapter "submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_channel_adap"</message>
   <message level="Info" culprit="mgmt_channel_adap"><![CDATA["<b>stfabric</b>" instantiated <b>channel_adapter</b> "<b>mgmt_channel_adap</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 37 starting:timing_adapter "submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_time_adap"</message>
   <message level="Info" culprit="mgmt_time_adap"><![CDATA["<b>stfabric</b>" instantiated <b>timing_adapter</b> "<b>mgmt_time_adap</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 35 starting:altera_mgmt_reset "submodules/altera_mgmt_reset"</message>
   <message level="Info" culprit="mgmt_reset_0"><![CDATA["<b>stfabric</b>" instantiated <b>altera_mgmt_reset</b> "<b>mgmt_reset_0</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 51 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>trfabric</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 33 starting:altera_avalon_dc_fifo "submodules/altera_avalon_dc_fifo"</message>
   <message level="Info" culprit="h2t0_fifo"><![CDATA["<b>stfabric</b>" instantiated <b>altera_avalon_dc_fifo</b> "<b>h2t0_fifo</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_std_synchronizer_nocut.v</b>]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 43 starting:altera_sld_jtag_hub "submodules/alt_sld_fab_alt_sld_fab_sldfabric"</message>
   <message level="Info" culprit="sldfabric"><![CDATA["<b>alt_sld_fab</b>" instantiated <b>altera_sld_jtag_hub</b> "<b>sldfabric</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 42 starting:altera_connection_identification_hub "submodules/alt_sld_fab_alt_sld_fab_ident"</message>
   <message level="Info" culprit="ident"><![CDATA["<b>alt_sld_fab</b>" instantiated <b>altera_connection_identification_hub</b> "<b>ident</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_sld_fab:18.1:AGENTS=,AUTO_DEVICE=Unknown,AUTO_DEVICE_SPEEDGRADE=Unknown,CLOCKS={id clock_alias_1} {id {} } {id {} } ,COMPOSED_SETTINGS={fabric trace dir agent trace_width 8 addr_width 5 read_latency 1 has_readdatavalid 0 prefer_traceid {} clock clk clock_rate_clk 12000000} {fabric sld dir agent mfr_code 110 type_code 9 version 0 instance 0 ir_width 4 bridge_agent 0 prefer_host {} } {fabric sld dir agent mfr_code 110 type_code 132 version 1 instance 0 ir_width 3 bridge_agent 0 prefer_host {} } ,DESIGN_HASH=a4b9a242d3c81d67b8c6,DEVICE_FAMILY=MAX 10,EP_INFOS={hpath {adc_core:inst|adc_core_adc:adc|adc_core_adc_adc_monitor_internal:adc_monitor_internal|altera_trace_monitor_endpoint_wrapper:trace_endpoint|altera_trace_monitor_endpoint:inst|altera_fabric_endpoint:ep} } {hpath {adc_core:inst|adc_core_adc:adc|adc_core_adc_adc_monitor_internal:adc_monitor_internal|altera_trace_adc_monitor_core:core|altera_trace_adc_monitor_capture_interface:capture_interface|altera_trace_adc_monitor_issp:issp|altsource_probe:issp_0} } {hpath {adc_core:inst|adc_core_avalon_bridge:avalon_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst} } ,MAX_WIDTH=44,MIRROR=0,NODE_COUNT=3,SETTINGS={fabric trace dir agent trace_width 8 addr_width 5 read_latency 1 has_readdatavalid 0 prefer_traceid {} clock_rate_clk 12000000 psig d0422792} {fabric sld dir agent mfr_code 110 type_code 9 version 0 instance 0 ir_width 4 psig 9b67919e} {fabric sld dir agent mfr_code 110 type_code 132 version 1 instance 0 ir_width 3 psig 9b67919e} ,TOP_HUB=1(altera_super_splitter:18.1:MAX_WIDTH=44,RECEIVE_WIDTHS=41 27 26,SEND_WIDTHS=44 6 5)(altera_sld_splitter:18.1:ADD_INTERFACE_ASGN=0,EXAMPLE=,FRAGMENTS={{name clk type clock dir start ports { {clk clk out 1 0} } properties { {clockRate {12000000} } {clockRateKnown {1} } } } {name debug_reset type reset dir end ports { {reset reset in 1 0} } clock clk } {name capture type avalon_streaming dir start ports { {capture_ready ready in 1 1} {capture_valid valid out 1 1} {capture_data data out 8 2} {capture_startofpacket startofpacket out 1 10} {capture_endofpacket endofpacket out 1 11} } properties { {dataBitsPerSymbol {8} } {readyLatency {0} } } clock clk reset debug_reset assign {debug.controlledBy {link_0} debug.interfaceGroup {associatedControl control_0} } moduleassign {debug.virtualInterface.link_0 {debug.endpointLink {fabric trace index 1} } } } {name control type avalon dir end ports { {control_write write in 1 2} {control_read read in 1 3} {control_address address in 5 4} {control_writedata writedata in 32 9} {control_readdata readdata out 32 12} } properties { {addressUnits {WORDS} } {readLatency {1} } } clock clk reset debug_reset } } {{name clock type clock dir end ports { {tck clk in 1 0} } } {name node type conduit dir end ports { {tms tms in 1 1} {tdi tdi in 1 2} {tdo tdo out 1 0} {ena ena in 1 3} {usr1 usr1 in 1 4} {clr clr in 1 5} {clrn clrn in 1 6} {jtag_state_tlr jtag_state_tlr in 1 7} {jtag_state_rti jtag_state_rti in 1 8} {jtag_state_sdrs jtag_state_sdrs in 1 9} {jtag_state_cdr jtag_state_cdr in 1 10} {jtag_state_sdr jtag_state_sdr in 1 11} {jtag_state_e1dr jtag_state_e1dr in 1 12} {jtag_state_pdr jtag_state_pdr in 1 13} {jtag_state_e2dr jtag_state_e2dr in 1 14} {jtag_state_udr jtag_state_udr in 1 15} {jtag_state_sirs jtag_state_sirs in 1 16} {jtag_state_cir jtag_state_cir in 1 17} {jtag_state_sir jtag_state_sir in 1 18} {jtag_state_e1ir jtag_state_e1ir in 1 19} {jtag_state_pir jtag_state_pir in 1 20} {jtag_state_e2ir jtag_state_e2ir in 1 21} {jtag_state_uir jtag_state_uir in 1 22} {ir_in ir_in in 4 23} {irq irq out 1 1} {ir_out ir_out out 4 2} } clock clock assign {debug.controlledBy {link_1} } moduleassign {debug.virtualInterface.link_1 {debug.endpointLink {fabric sld index 1} } } } } {{name clock type clock dir end ports { {tck clk in 1 0} } } {name node type conduit dir end ports { {tms tms in 1 1} {tdi tdi in 1 2} {tdo tdo out 1 0} {ena ena in 1 3} {usr1 usr1 in 1 4} {clr clr in 1 5} {clrn clrn in 1 6} {jtag_state_tlr jtag_state_tlr in 1 7} {jtag_state_rti jtag_state_rti in 1 8} {jtag_state_sdrs jtag_state_sdrs in 1 9} {jtag_state_cdr jtag_state_cdr in 1 10} {jtag_state_sdr jtag_state_sdr in 1 11} {jtag_state_e1dr jtag_state_e1dr in 1 12} {jtag_state_pdr jtag_state_pdr in 1 13} {jtag_state_e2dr jtag_state_e2dr in 1 14} {jtag_state_udr jtag_state_udr in 1 15} {jtag_state_sirs jtag_state_sirs in 1 16} {jtag_state_cir jtag_state_cir in 1 17} {jtag_state_sir jtag_state_sir in 1 18} {jtag_state_e1ir jtag_state_e1ir in 1 19} {jtag_state_pir jtag_state_pir in 1 20} {jtag_state_e2ir jtag_state_e2ir in 1 21} {jtag_state_uir jtag_state_uir in 1 22} {ir_in ir_in in 3 23} {irq irq out 1 1} {ir_out ir_out out 3 2} } clock clock assign {debug.controlledBy {link_2} } moduleassign {debug.virtualInterface.link_2 {debug.endpointLink {fabric sld index 2} } } } } )(altera_trace_fabric:18.1:AUTO_CLK_CLOCK_DOMAIN=6,AUTO_CLK_RESET_DOMAIN=6,AUTO_DEVICE=Unknown,AUTO_DEVICE_FAMILY=MAX 10,AUTO_DEVICE_SPEEDGRADE=Unknown,AUTO_STORAGE_MASTER_ADDRESS_MAP=,AUTO_STORAGE_MASTER_ADDRESS_WIDTH=AddressWidth = -1,CLOCK_RATE=12000000,EXTMEM_BASE=0,EXTMEM_SIZE=1048576,MEMSIZE=32768,PERIODIC_TS_REQ_STARTUP=0,PIPELINE_STAGE_ON_ALL_INPUTS=true,SETTINGS={trace_width 8 addr_width 5 read_latency 1 has_readdatavalid 0 prefer_traceid {} clock clk clock_rate_clk 12000000} ,TRACE_DATA_WIDTH=0,WAKE_UP_MODE=IDLE(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=12000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=12000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=12000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_avalon_st_pipeline_stage:18.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=1,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=1,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(demultiplexer:18.1:bitsPerSymbol=8,errorWidth=0,inChannelWidth=1,inErrorWidth=0,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,numOutputInterfaces=2,symbolsPerBeat=1,useHighBitsOfChannel=true,usePackets=true)(altera_avalon_st_pipeline_stage:18.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=1,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=1,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(multiplexer:18.1:bitsPerSymbol=8,errorWidth=0,inErrorWidth=0,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,numInputInterfaces=2,outChannelWidth=1,packetScheduling=true,schedulingSize=2,symbolsPerBeat=1,useHighBitsOfChannel=true,usePackets=true)(altera_trace_transacto_lite:18.1:ADDR_WIDTH=8,DATA_WIDTH=32,DEBUG_PIPE_WIDTH=8,USE_RDV=1)(altera_trace_rom:18.1:ADDR_WIDTH=3,DATA_WIDTH=32,DEBUG_TYPE_NAME=,NUM_REGS=5,REG_VALUE_STRING=000010280000000100B71B000000000100000001)(altera_trace_capture_controller:18.1:ALIGNMENT_BOUNDARIES=0,BUFF_ADDR_WIDTH=13,BUFF_LIMIT_LO=0,BUFF_SIZE=8192,CREDIT_WIDTH=10,DEBUG_READBACK=1,DEVICE_FAMILY=MAX 10,MAX_OUT_PACKET_LENGTH=1024,NUM_PPD=2,PACKET_LEN_BITS=6,PERIODIC_TS_REQ_STARTUP=0,TRACE_CHNL_WIDTH=1,TRACE_DATA_WIDTH=32,TRACE_MAX_CHNL=1,TRACE_SYMBOL_WIDTH=8,WAKE_UP_MODE=IDLE)(altera_avalon_st_null_sink:18.1:inBitsPerSymbol=8,inReadyLatency=0,inSymbolsPerBeat=1,inUsePackets=true)(altera_avalon_st_pipeline_stage:18.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_WIDTH=2,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=4,USE_EMPTY=1,USE_PACKETS=1)(data_format_adapter:18.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=4,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,outSymbolsPerBeat=1,outUseEmpty=false,outUseEmptyPort=AUTO)(altera_avalon_st_pipeline_stage:18.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_onchip_memory2:18.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=trfabric_mem,blockType=AUTO,copyInitFile=false,dataWidth=32,dataWidth2=32,derived_enableDiffWidth=false,derived_gui_ram_block_type=Automatic,derived_init_file_name=trfabric_mem.hex,derived_is_hardcopy=false,derived_set_addr_width=13,derived_set_addr_width2=13,derived_set_data_width=32,derived_set_data_width2=32,derived_singleClockOperation=false,deviceFamily=MAX 10,deviceFeatures=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 0 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 0 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 1 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 0 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 0 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 0 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 0 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 1 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dualPort=false,ecc_enabled=false,enPRInitMode=false,enableDiffWidth=false,initMemContent=false,initializationFileName=onchip_mem.hex,instanceID=NONE,memorySize=32768,readDuringWriteMode=DONT_CARE,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=2,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true)(altera_avalon_st_pipeline_stage:18.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=1,EMPTY_WIDTH=2,ERROR_WIDTH=0,MAX_CHANNEL=1,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=4,USE_EMPTY=1,USE_PACKETS=1)(altera_trace_channel_mapper:18.1:DATA_WIDTH=32,EMPTY_WIDTH=2,IN_CHANNEL=1,MAPPING=0 1,OUT_CHANNEL=1)(multiplexer:18.1:bitsPerSymbol=8,errorWidth=0,inErrorWidth=0,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,numInputInterfaces=2,outChannelWidth=1,packetScheduling=true,schedulingSize=2,symbolsPerBeat=4,useHighBitsOfChannel=true,usePackets=true)(altera_trace_timestamp_monitor:18.1:FULL_TS_LENGTH=40,SHORT_TS_BITS=16,SYNC_DEPTH=3,TRACE_DATA_WIDTH=32,TRACE_SYMBOL_WIDTH=8,USE_TS_OUT=false)(altera_avalon_st_pipeline_stage:18.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_WIDTH=2,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=4,USE_EMPTY=1,USE_PACKETS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=12000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_trace_monitor_endpoint_bridge:18.1:ADDR_WIDTH=5,HAS_READDATAVALID=0,READ_LATENCY=1,TRACE_WIDTH=8)(altera_avalon_st_pipeline_stage:18.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_WIDTH=2,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=4,USE_EMPTY=1,USE_PACKETS=1)(altera_avalon_mm_bridge:18.1:ADDRESS_UNITS=SYMBOLS,ADDRESS_WIDTH=7,AUTO_ADDRESS_WIDTH=7,BURSTCOUNT_WIDTH=1,DATA_WIDTH=32,HDL_ADDR_WIDTH=7,LINEWRAPBURSTS=0,MAX_BURST_SIZE=1,MAX_PENDING_RESPONSES=1,PIPELINE_COMMAND=0,PIPELINE_RESPONSE=0,SYMBOL_WIDTH=8,SYSINFO_ADDR_WIDTH=7,USE_AUTO_ADDRESS_WIDTH=0,USE_RESPONSE=0)(clock:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(reset:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(clock:18.1:)(reset:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0100,defaultConnection=false)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(reset:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(reset:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0300,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false))(altera_jtag_debug_link_internal:18.1:AUTO_CLK_CLOCK_DOMAIN=6,AUTO_CLK_CLOCK_RATE=12000000,AUTO_CLK_RESET_DOMAIN=6,AUTO_DEVICE=Unknown,AUTO_DEVICE_FAMILY=MAX 10,AUTO_DEVICE_SPEEDGRADE=Unknown,CHANNEL_WIDTH=8,EXPORT_JTAG=1,PLI_PORT=50000,USE_PLI=0(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=12000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=12000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=12000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_jtag_dc_streaming:18.1:COMPONENT_CLOCK=12000000,DOWNSTREAM_FIFO_SIZE=6,EXPORT_JTAG=1,FABRIC=2.0,MGMT_CHANNEL_WIDTH=8,PLI_PORT=50000,PURPOSE=2,UPSTREAM_FIFO_SIZE=0,USE_DOWNSTREAM_READY=0,USE_PLI=0)(timing_adapter:18.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=64,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_avalon_st_bytes_to_packets:18.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=1)(altera_avalon_st_packets_to_bytes:18.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=1)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=64,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0)(clock:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:))(altera_debug_fabric:18.1:AUTO_CLK_CLOCK_DOMAIN=6,AUTO_CLK_CLOCK_RATE=12000000,AUTO_CLK_RESET_DOMAIN=6,AUTO_DEVICE=Unknown,AUTO_DEVICE_FAMILY=MAX 10,AUTO_DEVICE_SPEEDGRADE=Unknown,CHANNEL_WIDTH=8,STREAMS=1,STREAM_CONFIG={data_width 8 channel_width 1 has_mgmt 0 ready_latency 0 mfr_code 110 type_code 261 prefer_host {} clock clk_0 clock_rate_clk 0} ,USE_ROM=0(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=12000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=12000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(demultiplexer:18.1:bitsPerSymbol=8,errorWidth=0,inChannelWidth=2,inErrorWidth=0,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,numOutputInterfaces=2,symbolsPerBeat=1,useHighBitsOfChannel=false,usePackets=true)(multiplexer:18.1:bitsPerSymbol=8,errorWidth=0,inErrorWidth=0,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,numInputInterfaces=2,outChannelWidth=2,packetScheduling=true,schedulingSize=2,symbolsPerBeat=1,useHighBitsOfChannel=false,usePackets=true)(demultiplexer:18.1:bitsPerSymbol=1,errorWidth=0,inChannelWidth=2,inErrorWidth=0,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=false,numOutputInterfaces=2,symbolsPerBeat=1,useHighBitsOfChannel=false,usePackets=false)(channel_adapter:18.1:inBitsPerSymbol=1,inChannelWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=1,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=false,inUseReady=true,outChannelWidth=0,outMaxChannel=0)(altera_avalon_st_null_sink:18.1:inBitsPerSymbol=1,inReadyLatency=0,inSymbolsPerBeat=1,inUsePackets=false)(channel_adapter:18.1:inBitsPerSymbol=8,inChannelWidth=8,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=255,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=2,outMaxChannel=3)(channel_adapter:18.1:inBitsPerSymbol=8,inChannelWidth=2,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=3,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=8,outMaxChannel=255)(channel_adapter:18.1:inBitsPerSymbol=1,inChannelWidth=8,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=255,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=false,inUseReady=true,outChannelWidth=2,outMaxChannel=3)(timing_adapter:18.1:inBitsPerSymbol=1,inChannelWidth=8,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=255,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_st_debug_host_endpoint_bridge:18.1:CHANNEL_WIDTH=8,DATA_WIDTH=8)(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(channel_adapter:18.1:inBitsPerSymbol=1,inChannelWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=1,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=false,inUseReady=true,outChannelWidth=0,outMaxChannel=0)(altera_mgmt_reset:18.1:)(altera_reset_controller:18.1:ADAPT_RESET_REQUEST=0,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=1,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=0,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_avalon_st_debug_agent_endpoint_bridge:18.1:CHANNEL_WIDTH=1,DATA_WIDTH=8,HAS_MGMT=0,READY_LATENCY=0)(altera_avalon_dc_fifo:18.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=16,RD_SYNC_DEPTH=3,SYMBOLS_PER_BEAT=1,USE_IN_FILL_LEVEL=0,USE_OUT_FILL_LEVEL=0,USE_PACKETS=1,WR_SYNC_DEPTH=3)(altera_avalon_dc_fifo:18.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=16,RD_SYNC_DEPTH=3,SYMBOLS_PER_BEAT=1,USE_IN_FILL_LEVEL=0,USE_OUT_FILL_LEVEL=0,USE_PACKETS=1,WR_SYNC_DEPTH=3)(clock:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(clock:18.1:)(reset:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(clock:18.1:)(reset:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:))(altera_jtag_pins_bridge:18.1:)(altera_sld_jtag_hub:18.1:BROADCAST_FEATURE=1,COMPILATION_MODE=0,CONN_INDEX=0,COUNT=3,DEVICE_FAMILY=MAX 10,ENABLE_SOFT_CORE_CONTROLLER=0,FORCE_IR_CAPTURE_FEATURE=1,FORCE_PRE_1_4_FEATURE=0,NEGEDGE_TDO_LATCH=1,NODE_INFO=000011000010000001101110000000000000000001001000011011100000000000001100001000000110111000000001,N_NODE_IR_BITS=5,N_SEL_BITS=2,SETTINGS={mfr_code 110 type_code 132 version 1 instance 1 ir_width 3 bridge_agent 0 prefer_host JTAG} {mfr_code 110 type_code 9 version 0 instance 0 ir_width 4 bridge_agent 0 prefer_host {} } {mfr_code 110 type_code 132 version 1 instance 0 ir_width 3 bridge_agent 0 prefer_host {} } ,TOP_HUB=1)(altera_connection_identification_hub:18.1:COUNT=1,DESIGN_HASH=a4b9a242d3c81d67b8c6,SETTINGS={width 4 latency 0} )(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(clock:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(clock:18.1:)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(clock:18.1:)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(clock:18.1:)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)"
   instancePathKey="alt_sld_fab:.:alt_sld_fab"
   kind="alt_sld_fab"
   version="18.1"
   name="alt_sld_fab_alt_sld_fab">
  <parameter name="MAX_WIDTH" value="44" />
  <parameter name="TOP_HUB" value="1" />
  <parameter name="DEVICE_FAMILY" value="MAX 10" />
  <parameter
     name="SETTINGS"
     value="{fabric trace dir agent trace_width 8 addr_width 5 read_latency 1 has_readdatavalid 0 prefer_traceid {} clock_rate_clk 12000000 psig d0422792} {fabric sld dir agent mfr_code 110 type_code 9 version 0 instance 0 ir_width 4 psig 9b67919e} {fabric sld dir agent mfr_code 110 type_code 132 version 1 instance 0 ir_width 3 psig 9b67919e} " />
  <parameter name="CLOCKS" value="{id clock_alias_1} {id {} } {id {} } " />
  <parameter name="DESIGN_HASH" value="a4b9a242d3c81d67b8c6" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="Unknown" />
  <parameter name="MIRROR" value="0" />
  <parameter
     name="COMPOSED_SETTINGS"
     value="{fabric trace dir agent trace_width 8 addr_width 5 read_latency 1 has_readdatavalid 0 prefer_traceid {} clock clk clock_rate_clk 12000000} {fabric sld dir agent mfr_code 110 type_code 9 version 0 instance 0 ir_width 4 bridge_agent 0 prefer_host {} } {fabric sld dir agent mfr_code 110 type_code 132 version 1 instance 0 ir_width 3 bridge_agent 0 prefer_host {} } " />
  <parameter name="AUTO_DEVICE" value="Unknown" />
  <parameter
     name="EP_INFOS"
     value="{hpath {adc_core:inst|adc_core_adc:adc|adc_core_adc_adc_monitor_internal:adc_monitor_internal|altera_trace_monitor_endpoint_wrapper:trace_endpoint|altera_trace_monitor_endpoint:inst|altera_fabric_endpoint:ep} } {hpath {adc_core:inst|adc_core_adc:adc|adc_core_adc_adc_monitor_internal:adc_monitor_internal|altera_trace_adc_monitor_core:core|altera_trace_adc_monitor_capture_interface:capture_interface|altera_trace_adc_monitor_issp:issp|altsource_probe:issp_0} } {hpath {adc_core:inst|adc_core_avalon_bridge:avalon_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst} } " />
  <parameter name="AGENTS" value="" />
  <parameter name="NODE_COUNT" value="3" />
  <generatedFiles>
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv"
       type="SYSTEM_VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv"
       type="SYSTEM_VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric.v"
       type="VERILOG" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_trace_transacto_lite.v"
       type="VERILOG" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_trace_rom.v"
       type="VERILOG" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_trace_capture_controller.v"
       type="VERILOG" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_trace_capture_wr_control.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_trace_capture_rd_control.v"
       type="VERILOG" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_trace_capture_segmentiser.v"
       type="VERILOG" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_trace_ts_req_generator.v"
       type="VERILOG" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_trace_wr_control_pl_stage.v"
       type="VERILOG" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_trace_capture_header_parser.v"
       type="VERILOG" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_trace_capture_regs.v"
       type="VERILOG" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width_state_ram.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width_data_ram.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mem.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_remap.sv"
       type="SYSTEM_VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_mux0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_trace_timestamp_monitor.v"
       type="VERILOG" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_mm_bridge.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_1.v"
       type="VERILOG" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_2.v"
       type="VERILOG" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0_state_ram.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0_data_ram.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0_sop_ram.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_host_link_jtag.v"
       type="VERILOG" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_st_jtag_interface.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_jtag_dc_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_jtag_sld_node.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_jtag_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_st_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_st_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_st_idle_remover.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_st_idle_inserter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_st_jtag_interface.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_host_link_jtag_h2t_timing.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_st_bytes_to_packets.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_st_packets_to_bytes.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_stfabric.v"
       type="VERILOG" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_stfabric_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_stfabric_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux_port_adap.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_stfabric_h2t_channel_adap.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_stfabric_t2h_channel_adap.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_channel_adap.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_time_adap.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_mgmt_reset.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_dc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_dcfifo_synchronizer_bundle.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_dc_fifo.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_ident.sv"
       type="SYSTEM_VERILOG"
       attributes="TOP_LEVEL_FILE" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sld/core/altera_instrumentation_fabric/alt_sld_fab_hw.tcl" />
   <file
       path="Y:/intelFPGA_lite/18.1/ip/altera/sld/core/altera_instrumentation_fabric/com.altera.superfabric.jar" />
   <file
       path="Y:/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="Y:/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="Y:/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="Y:/intelFPGA_lite/18.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sld/core/altera_super_splitter/altera_super_splitter_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sld/core/altera_super_splitter/altera_sld_splitter_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sld/trace/core/altera_trace_fabric/altera_trace_fabric_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_demultiplexer/avalon-st_demultiplexer_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_multiplexer/avalon-st_multiplexer_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sld/trace/core/altera_trace_transacto_lite/altera_trace_transacto_lite_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sld/trace/core/altera_trace_transacto_lite/altera_trace_transacto_lite.v" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sld/trace/core/altera_trace_rom/altera_trace_rom_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sld/trace/core/altera_trace_rom/altera_trace_rom.v" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sld/trace/core/altera_trace_capture_controller/altera_trace_capture_controller_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sld/trace/core/altera_trace_capture_controller/altera_trace_capture_controller.v" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sld/trace/core/altera_trace_capture_controller/altera_trace_capture_wr_control.sv" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sld/trace/core/altera_trace_capture_controller/altera_trace_capture_rd_control.v" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sld/trace/core/altera_trace_capture_controller/altera_trace_capture_segmentiser.v" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sld/trace/core/altera_trace_capture_controller/altera_trace_ts_req_generator.v" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sld/trace/core/altera_trace_capture_controller/altera_trace_wr_control_pl_stage.v" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sld/trace/core/altera_trace_capture_controller/altera_trace_capture_header_parser.v" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sld/trace/core/altera_trace_capture_controller/altera_trace_capture_regs.v" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_data_format_adapter/avalon-st_data_format_adapter_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sld/trace/core/altera_trace_channel_mapper/altera_trace_channel_mapper_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_multiplexer/avalon-st_multiplexer_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sld/trace/monitors/altera_trace_ts_module/altera_trace_timestamp_monitor_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sld/trace/monitors/altera_trace_ts_module/altera_trace_timestamp_monitor.v" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/merlin/altera_avalon_mm_bridge/altera_avalon_mm_bridge_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_data_format_adapter/avalon-st_data_format_adapter_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sld/jtag/altera_jtag_debug_link/altera_jtag_debug_link_internal_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_jtag_phy/altera_avalon_st_jtag_interface_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sld/core/altera_debug_fabric/altera_debug_fabric_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_demultiplexer/avalon-st_demultiplexer_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_multiplexer/avalon-st_multiplexer_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_demultiplexer/avalon-st_demultiplexer_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sld/core/altera_mgmt_reset/altera_mgmt_reset_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sld/jtag/altera_sld_jtag_hub/altera_sld_jtag_hub_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sld/core/altera_connection_identification_hub/altera_connection_identification_hub_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="alt_sld_fab" as="alt_sld_fab" />
  <messages>
   <message level="Debug" culprit="alt_sld_fab">queue size: 0 starting:alt_sld_fab "submodules/alt_sld_fab_alt_sld_fab"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>8</b> modules, <b>24</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>8</b> modules, <b>24</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="alt_sld_fab"><![CDATA["<b>alt_sld_fab</b>" reuses <b>altera_super_splitter</b> "<b>submodules/alt_sld_fab_alt_sld_fab_presplit</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab"><![CDATA["<b>alt_sld_fab</b>" reuses <b>altera_sld_splitter</b> "<b>submodules/alt_sld_fab_alt_sld_fab_splitter</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab"><![CDATA["<b>alt_sld_fab</b>" reuses <b>altera_trace_fabric</b> "<b>submodules/alt_sld_fab_alt_sld_fab_trfabric</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab"><![CDATA["<b>alt_sld_fab</b>" reuses <b>altera_jtag_debug_link_internal</b> "<b>submodules/alt_sld_fab_alt_sld_fab_host_link_jtag</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab"><![CDATA["<b>alt_sld_fab</b>" reuses <b>altera_debug_fabric</b> "<b>submodules/alt_sld_fab_alt_sld_fab_stfabric</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab"><![CDATA["<b>alt_sld_fab</b>" reuses <b>altera_sld_jtag_hub</b> "<b>submodules/alt_sld_fab_alt_sld_fab_sldfabric</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab"><![CDATA["<b>alt_sld_fab</b>" reuses <b>altera_connection_identification_hub</b> "<b>submodules/alt_sld_fab_alt_sld_fab_ident</b>"]]></message>
   <message level="Info" culprit="alt_sld_fab"><![CDATA["<b>alt_sld_fab</b>" instantiated <b>alt_sld_fab</b> "<b>alt_sld_fab</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 6 starting:altera_super_splitter "submodules/alt_sld_fab_alt_sld_fab_presplit"</message>
   <message level="Info" culprit="presplit"><![CDATA["<b>alt_sld_fab</b>" instantiated <b>altera_super_splitter</b> "<b>presplit</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 5 starting:altera_sld_splitter "submodules/alt_sld_fab_alt_sld_fab_splitter"</message>
   <message level="Info" culprit="splitter"><![CDATA["<b>alt_sld_fab</b>" instantiated <b>altera_sld_splitter</b> "<b>splitter</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 4 starting:altera_trace_fabric "submodules/alt_sld_fab_alt_sld_fab_trfabric"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>24</b> modules, <b>67</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>6</b> modules, <b>11</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>10</b> modules, <b>23</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces trans0.master and trans0_master_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rom_rom_translator.avalon_anti_slave_0 and rom.rom</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces capture_csr_slave_translator.avalon_anti_slave_0 and capture.csr_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces bridge_0_s0_translator.avalon_anti_slave_0 and bridge_0.s0</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>18</b> modules, <b>63</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>22</b> modules, <b>75</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>23</b> modules, <b>79</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>30</b> modules, <b>93</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>30</b> modules, <b>94</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>32</b> modules, <b>124</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>25</b> modules, <b>70</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Info">Interconnect is inserted between master capture.storage_mm_master and slave mem.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Info">Interconnect is inserted between master capture.storage_mm_master and slave mem.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Info">Interconnect is inserted between master capture.storage_mm_master and slave mem.s1 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>4</b> modules, <b>5</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>6</b> modules, <b>11</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces capture.storage_mm_master and capture_storage_mm_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces capture_storage_mm_master_translator.avalon_universal_master_0 and mem_s1_translator.avalon_universal_slave_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces mem_s1_translator.avalon_anti_slave_0 and mem.s1</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>8</b> modules, <b>17</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>26</b> modules, <b>73</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Info">Interconnect is inserted between master bridge_0.m0 and slave tbridge_0.int_control because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Info">Interconnect is inserted between master bridge_0.m0 and slave tbridge_0.int_control because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Info">Interconnect is inserted between master bridge_0.m0 and slave tbridge_0.int_control because the master has burstcount signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Info">Interconnect is inserted between master bridge_0.m0 and slave tbridge_0.int_control because the master has address signal 7 bit wide, but the slave is 5 bit wide.</message>
   <message level="Info">Interconnect is inserted between master bridge_0.m0 and slave tbridge_0.int_control because the master has byteenable signal 4 bit wide, but the slave is 0 bit wide.</message>
   <message level="Info">Interconnect is inserted between master bridge_0.m0 and slave tbridge_0.int_control because the master has debugaccess signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>4</b> modules, <b>5</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>6</b> modules, <b>11</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces bridge_0.m0 and bridge_0_m0_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces bridge_0_m0_translator.avalon_universal_master_0 and tbridge_0_int_control_translator.avalon_universal_slave_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tbridge_0_int_control_translator.avalon_anti_slave_0 and tbridge_0.int_control</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>8</b> modules, <b>17</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>27</b> modules, <b>76</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>27</b> modules, <b>76</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting data_format_adapter: data_format_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.data_format_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:2/0.011s/0.012s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>28</b> modules, <b>79</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>30</b> modules, <b>107</b> connections]]></message>
   <message level="Debug" culprit="trfabric"><![CDATA["<b>trfabric</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="trfabric"><![CDATA["<b>trfabric</b>" reuses <b>demultiplexer</b> "<b>submodules/alt_sld_fab_alt_sld_fab_trfabric_demux</b>"]]></message>
   <message level="Debug" culprit="trfabric"><![CDATA["<b>trfabric</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="trfabric"><![CDATA["<b>trfabric</b>" reuses <b>multiplexer</b> "<b>submodules/alt_sld_fab_alt_sld_fab_trfabric_mux</b>"]]></message>
   <message level="Debug" culprit="trfabric"><![CDATA["<b>trfabric</b>" reuses <b>altera_trace_transacto_lite</b> "<b>submodules/altera_trace_transacto_lite</b>"]]></message>
   <message level="Debug" culprit="trfabric"><![CDATA["<b>trfabric</b>" reuses <b>altera_trace_rom</b> "<b>submodules/altera_trace_rom</b>"]]></message>
   <message level="Debug" culprit="trfabric"><![CDATA["<b>trfabric</b>" reuses <b>altera_trace_capture_controller</b> "<b>submodules/altera_trace_capture_controller</b>"]]></message>
   <message level="Debug" culprit="trfabric"><![CDATA["<b>trfabric</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="trfabric"><![CDATA["<b>trfabric</b>" reuses <b>data_format_adapter</b> "<b>submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width</b>"]]></message>
   <message level="Debug" culprit="trfabric"><![CDATA["<b>trfabric</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="trfabric"><![CDATA["<b>trfabric</b>" reuses <b>altera_avalon_onchip_memory2</b> "<b>submodules/alt_sld_fab_alt_sld_fab_trfabric_mem</b>"]]></message>
   <message level="Debug" culprit="trfabric"><![CDATA["<b>trfabric</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="trfabric"><![CDATA["<b>trfabric</b>" reuses <b>altera_trace_channel_mapper</b> "<b>submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_remap</b>"]]></message>
   <message level="Debug" culprit="trfabric"><![CDATA["<b>trfabric</b>" reuses <b>multiplexer</b> "<b>submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_mux0</b>"]]></message>
   <message level="Debug" culprit="trfabric"><![CDATA["<b>trfabric</b>" reuses <b>altera_trace_timestamp_monitor</b> "<b>submodules/altera_trace_timestamp_monitor</b>"]]></message>
   <message level="Debug" culprit="trfabric"><![CDATA["<b>trfabric</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="trfabric"><![CDATA["<b>trfabric</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="trfabric"><![CDATA["<b>trfabric</b>" reuses <b>altera_avalon_mm_bridge</b> "<b>submodules/altera_avalon_mm_bridge</b>"]]></message>
   <message level="Debug" culprit="trfabric"><![CDATA["<b>trfabric</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="trfabric"><![CDATA["<b>trfabric</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_1</b>"]]></message>
   <message level="Debug" culprit="trfabric"><![CDATA["<b>trfabric</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_2</b>"]]></message>
   <message level="Debug" culprit="trfabric"><![CDATA["<b>trfabric</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="trfabric"><![CDATA["<b>trfabric</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="trfabric"><![CDATA["<b>alt_sld_fab</b>" instantiated <b>altera_trace_fabric</b> "<b>trfabric</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 41 starting:altera_avalon_st_pipeline_stage "submodules/altera_avalon_st_pipeline_stage"</message>
   <message level="Info" culprit="h2t_pipeline"><![CDATA["<b>trfabric</b>" instantiated <b>altera_avalon_st_pipeline_stage</b> "<b>h2t_pipeline</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 40 starting:demultiplexer "submodules/alt_sld_fab_alt_sld_fab_trfabric_demux"</message>
   <message level="Info" culprit="demux"><![CDATA["<b>trfabric</b>" instantiated <b>demultiplexer</b> "<b>demux</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 38 starting:multiplexer "submodules/alt_sld_fab_alt_sld_fab_trfabric_mux"</message>
   <message level="Info" culprit="mux"><![CDATA["<b>trfabric</b>" instantiated <b>multiplexer</b> "<b>mux</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 37 starting:altera_trace_transacto_lite "submodules/altera_trace_transacto_lite"</message>
   <message level="Info" culprit="trans0"><![CDATA["<b>trfabric</b>" instantiated <b>altera_trace_transacto_lite</b> "<b>trans0</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 36 starting:altera_trace_rom "submodules/altera_trace_rom"</message>
   <message level="Info" culprit="rom"><![CDATA["<b>trfabric</b>" instantiated <b>altera_trace_rom</b> "<b>rom</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 35 starting:altera_trace_capture_controller "submodules/altera_trace_capture_controller"</message>
   <message level="Info" culprit="capture"><![CDATA["<b>trfabric</b>" instantiated <b>altera_trace_capture_controller</b> "<b>capture</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 33 starting:data_format_adapter "submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width"</message>
   <message level="Info" culprit="capture_width"><![CDATA["<b>trfabric</b>" instantiated <b>data_format_adapter</b> "<b>capture_width</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 31 starting:altera_avalon_onchip_memory2 "submodules/alt_sld_fab_alt_sld_fab_trfabric_mem"</message>
   <message level="Info" culprit="mem">Starting RTL generation for module 'alt_sld_fab_alt_sld_fab_trfabric_mem'</message>
   <message level="Info" culprit="mem">  Generation command is [exec Y:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I Y:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I Y:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I Y:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I Y:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I Y:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I Y:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- Y:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=alt_sld_fab_alt_sld_fab_trfabric_mem --dir=C:/Users/Campo/AppData/Local/Temp/alt8374_6525326515757069427.dir/0017_mem_gen/ --quartus_dir=Y:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Campo/AppData/Local/Temp/alt8374_6525326515757069427.dir/0017_mem_gen//alt_sld_fab_alt_sld_fab_trfabric_mem_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="mem">Done RTL generation for module 'alt_sld_fab_alt_sld_fab_trfabric_mem'</message>
   <message level="Info" culprit="mem"><![CDATA["<b>trfabric</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>mem</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 29 starting:altera_trace_channel_mapper "submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_remap"</message>
   <message level="Info" culprit="capture_remap"><![CDATA["<b>trfabric</b>" instantiated <b>altera_trace_channel_mapper</b> "<b>capture_remap</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 28 starting:multiplexer "submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_mux0"</message>
   <message level="Info" culprit="capture_mux0"><![CDATA["<b>trfabric</b>" instantiated <b>multiplexer</b> "<b>capture_mux0</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 27 starting:altera_trace_timestamp_monitor "submodules/altera_trace_timestamp_monitor"</message>
   <message level="Info" culprit="sync0"><![CDATA["<b>trfabric</b>" instantiated <b>altera_trace_timestamp_monitor</b> "<b>sync0</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 24 starting:altera_avalon_mm_bridge "submodules/altera_avalon_mm_bridge"</message>
   <message level="Info" culprit="bridge_0"><![CDATA["<b>trfabric</b>" instantiated <b>altera_avalon_mm_bridge</b> "<b>bridge_0</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 23 starting:altera_mm_interconnect "submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>26</b> modules, <b>83</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>26</b> modules, <b>83</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>26</b> modules, <b>83</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>26</b> modules, <b>83</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>26</b> modules, <b>83</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.015s/0.028s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.007s/0.008s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.008s/0.009s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>29</b> modules, <b>92</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>trfabric</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 31 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="trans0_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>trans0_master_translator</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 30 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="rom_rom_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>rom_rom_translator</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 27 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="trans0_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>trans0_master_agent</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 26 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="rom_rom_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>rom_rom_agent</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 48 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="h2t_fifo"><![CDATA["<b>host_link_jtag</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>h2t_fifo</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 20 starting:altera_merlin_router "submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 19 starting:altera_merlin_router "submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 16 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="trans0_master_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>trans0_master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 15 starting:altera_merlin_demultiplexer "submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 14 starting:altera_merlin_multiplexer "submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 11 starting:altera_merlin_demultiplexer "submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 8 starting:altera_merlin_multiplexer "submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 7 starting:altera_avalon_st_adapter "submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 0 starting:error_adapter "submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 49 starting:altera_mm_interconnect "submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_1"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_1"><![CDATA["<b>trfabric</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_1</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 31 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="trans0_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>trans0_master_translator</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 30 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="rom_rom_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>rom_rom_translator</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 50 starting:altera_mm_interconnect "submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_2"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_2"><![CDATA["<b>trfabric</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_2</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 31 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="trans0_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>trans0_master_translator</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 30 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="rom_rom_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>rom_rom_translator</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 51 starting:altera_avalon_st_adapter "submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>data_format_adapter</b> "<b>submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>trfabric</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 1 starting:data_format_adapter "submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0"</message>
   <message level="Info" culprit="data_format_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>data_format_adapter</b> "<b>data_format_adapter_0</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 51 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>trfabric</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 26 starting:altera_jtag_debug_link_internal "submodules/alt_sld_fab_alt_sld_fab_host_link_jtag"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>9</b> modules, <b>21</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="host_link_jtag"><![CDATA["<b>host_link_jtag</b>" reuses <b>altera_jtag_dc_streaming</b> "<b>submodules/altera_avalon_st_jtag_interface</b>"]]></message>
   <message level="Debug" culprit="host_link_jtag"><![CDATA["<b>host_link_jtag</b>" reuses <b>timing_adapter</b> "<b>submodules/alt_sld_fab_alt_sld_fab_host_link_jtag_h2t_timing</b>"]]></message>
   <message level="Debug" culprit="host_link_jtag"><![CDATA["<b>host_link_jtag</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="host_link_jtag"><![CDATA["<b>host_link_jtag</b>" reuses <b>altera_avalon_st_bytes_to_packets</b> "<b>submodules/altera_avalon_st_bytes_to_packets</b>"]]></message>
   <message level="Debug" culprit="host_link_jtag"><![CDATA["<b>host_link_jtag</b>" reuses <b>altera_avalon_st_packets_to_bytes</b> "<b>submodules/altera_avalon_st_packets_to_bytes</b>"]]></message>
   <message level="Debug" culprit="host_link_jtag"><![CDATA["<b>host_link_jtag</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Info" culprit="host_link_jtag"><![CDATA["<b>alt_sld_fab</b>" instantiated <b>altera_jtag_debug_link_internal</b> "<b>host_link_jtag</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 50 starting:altera_jtag_dc_streaming "submodules/altera_avalon_st_jtag_interface"</message>
   <message level="Info" culprit="jtag"><![CDATA["<b>host_link_jtag</b>" instantiated <b>altera_jtag_dc_streaming</b> "<b>jtag</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_st_pipeline_stage.sv</b>]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 49 starting:timing_adapter "submodules/alt_sld_fab_alt_sld_fab_host_link_jtag_h2t_timing"</message>
   <message level="Info" culprit="h2t_timing"><![CDATA["<b>host_link_jtag</b>" instantiated <b>timing_adapter</b> "<b>h2t_timing</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 48 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="h2t_fifo"><![CDATA["<b>host_link_jtag</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>h2t_fifo</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 47 starting:altera_avalon_st_bytes_to_packets "submodules/altera_avalon_st_bytes_to_packets"</message>
   <message level="Info" culprit="b2p"><![CDATA["<b>host_link_jtag</b>" instantiated <b>altera_avalon_st_bytes_to_packets</b> "<b>b2p</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 46 starting:altera_avalon_st_packets_to_bytes "submodules/altera_avalon_st_packets_to_bytes"</message>
   <message level="Info" culprit="p2b"><![CDATA["<b>host_link_jtag</b>" instantiated <b>altera_avalon_st_packets_to_bytes</b> "<b>p2b</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 31 starting:altera_debug_fabric "submodules/alt_sld_fab_alt_sld_fab_stfabric"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>20</b> modules, <b>55</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="stfabric"><![CDATA["<b>stfabric</b>" reuses <b>demultiplexer</b> "<b>submodules/alt_sld_fab_alt_sld_fab_stfabric_demux</b>"]]></message>
   <message level="Debug" culprit="stfabric"><![CDATA["<b>stfabric</b>" reuses <b>multiplexer</b> "<b>submodules/alt_sld_fab_alt_sld_fab_stfabric_mux</b>"]]></message>
   <message level="Debug" culprit="stfabric"><![CDATA["<b>stfabric</b>" reuses <b>demultiplexer</b> "<b>submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux</b>"]]></message>
   <message level="Debug" culprit="stfabric"><![CDATA["<b>stfabric</b>" reuses <b>channel_adapter</b> "<b>submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux_port_adap</b>"]]></message>
   <message level="Debug" culprit="stfabric"><![CDATA["<b>stfabric</b>" reuses <b>channel_adapter</b> "<b>submodules/alt_sld_fab_alt_sld_fab_stfabric_h2t_channel_adap</b>"]]></message>
   <message level="Debug" culprit="stfabric"><![CDATA["<b>stfabric</b>" reuses <b>channel_adapter</b> "<b>submodules/alt_sld_fab_alt_sld_fab_stfabric_t2h_channel_adap</b>"]]></message>
   <message level="Debug" culprit="stfabric"><![CDATA["<b>stfabric</b>" reuses <b>channel_adapter</b> "<b>submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_channel_adap</b>"]]></message>
   <message level="Debug" culprit="stfabric"><![CDATA["<b>stfabric</b>" reuses <b>timing_adapter</b> "<b>submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_time_adap</b>"]]></message>
   <message level="Debug" culprit="stfabric"><![CDATA["<b>stfabric</b>" reuses <b>channel_adapter</b> "<b>submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux_port_adap</b>"]]></message>
   <message level="Debug" culprit="stfabric"><![CDATA["<b>stfabric</b>" reuses <b>altera_mgmt_reset</b> "<b>submodules/altera_mgmt_reset</b>"]]></message>
   <message level="Debug" culprit="stfabric"><![CDATA["<b>stfabric</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="stfabric"><![CDATA["<b>stfabric</b>" reuses <b>altera_avalon_dc_fifo</b> "<b>submodules/altera_avalon_dc_fifo</b>"]]></message>
   <message level="Debug" culprit="stfabric"><![CDATA["<b>stfabric</b>" reuses <b>altera_avalon_dc_fifo</b> "<b>submodules/altera_avalon_dc_fifo</b>"]]></message>
   <message level="Info" culprit="stfabric"><![CDATA["<b>alt_sld_fab</b>" instantiated <b>altera_debug_fabric</b> "<b>stfabric</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 44 starting:demultiplexer "submodules/alt_sld_fab_alt_sld_fab_stfabric_demux"</message>
   <message level="Info" culprit="demux"><![CDATA["<b>stfabric</b>" instantiated <b>demultiplexer</b> "<b>demux</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 43 starting:multiplexer "submodules/alt_sld_fab_alt_sld_fab_stfabric_mux"</message>
   <message level="Info" culprit="mux"><![CDATA["<b>stfabric</b>" instantiated <b>multiplexer</b> "<b>mux</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 42 starting:demultiplexer "submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux"</message>
   <message level="Info" culprit="mgmt_demux"><![CDATA["<b>stfabric</b>" instantiated <b>demultiplexer</b> "<b>mgmt_demux</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 41 starting:channel_adapter "submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux_port_adap"</message>
   <message level="Info" culprit="mgmt_demux_port_adap"><![CDATA["<b>stfabric</b>" instantiated <b>channel_adapter</b> "<b>mgmt_demux_port_adap</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 40 starting:channel_adapter "submodules/alt_sld_fab_alt_sld_fab_stfabric_h2t_channel_adap"</message>
   <message level="Info" culprit="h2t_channel_adap"><![CDATA["<b>stfabric</b>" instantiated <b>channel_adapter</b> "<b>h2t_channel_adap</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 39 starting:channel_adapter "submodules/alt_sld_fab_alt_sld_fab_stfabric_t2h_channel_adap"</message>
   <message level="Info" culprit="t2h_channel_adap"><![CDATA["<b>stfabric</b>" instantiated <b>channel_adapter</b> "<b>t2h_channel_adap</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 38 starting:channel_adapter "submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_channel_adap"</message>
   <message level="Info" culprit="mgmt_channel_adap"><![CDATA["<b>stfabric</b>" instantiated <b>channel_adapter</b> "<b>mgmt_channel_adap</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 37 starting:timing_adapter "submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_time_adap"</message>
   <message level="Info" culprit="mgmt_time_adap"><![CDATA["<b>stfabric</b>" instantiated <b>timing_adapter</b> "<b>mgmt_time_adap</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 35 starting:altera_mgmt_reset "submodules/altera_mgmt_reset"</message>
   <message level="Info" culprit="mgmt_reset_0"><![CDATA["<b>stfabric</b>" instantiated <b>altera_mgmt_reset</b> "<b>mgmt_reset_0</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 51 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>trfabric</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 33 starting:altera_avalon_dc_fifo "submodules/altera_avalon_dc_fifo"</message>
   <message level="Info" culprit="h2t0_fifo"><![CDATA["<b>stfabric</b>" instantiated <b>altera_avalon_dc_fifo</b> "<b>h2t0_fifo</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_std_synchronizer_nocut.v</b>]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 43 starting:altera_sld_jtag_hub "submodules/alt_sld_fab_alt_sld_fab_sldfabric"</message>
   <message level="Info" culprit="sldfabric"><![CDATA["<b>alt_sld_fab</b>" instantiated <b>altera_sld_jtag_hub</b> "<b>sldfabric</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 42 starting:altera_connection_identification_hub "submodules/alt_sld_fab_alt_sld_fab_ident"</message>
   <message level="Info" culprit="ident"><![CDATA["<b>alt_sld_fab</b>" instantiated <b>altera_connection_identification_hub</b> "<b>ident</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_super_splitter:18.1:MAX_WIDTH=44,RECEIVE_WIDTHS=41 27 26,SEND_WIDTHS=44 6 5"
   instancePathKey="alt_sld_fab:.:alt_sld_fab:.:presplit"
   kind="altera_super_splitter"
   version="18.1"
   name="alt_sld_fab_alt_sld_fab_presplit">
  <parameter name="SEND_WIDTHS" value="44 6 5" />
  <parameter name="MAX_WIDTH" value="44" />
  <parameter name="RECEIVE_WIDTHS" value="41 27 26" />
  <generatedFiles>
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv"
       type="SYSTEM_VERILOG"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sld/core/altera_super_splitter/altera_super_splitter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="alt_sld_fab_alt_sld_fab" as="presplit" />
  <messages>
   <message level="Debug" culprit="alt_sld_fab">queue size: 6 starting:altera_super_splitter "submodules/alt_sld_fab_alt_sld_fab_presplit"</message>
   <message level="Info" culprit="presplit"><![CDATA["<b>alt_sld_fab</b>" instantiated <b>altera_super_splitter</b> "<b>presplit</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_sld_splitter:18.1:ADD_INTERFACE_ASGN=0,EXAMPLE=,FRAGMENTS={{name clk type clock dir start ports { {clk clk out 1 0} } properties { {clockRate {12000000} } {clockRateKnown {1} } } } {name debug_reset type reset dir end ports { {reset reset in 1 0} } clock clk } {name capture type avalon_streaming dir start ports { {capture_ready ready in 1 1} {capture_valid valid out 1 1} {capture_data data out 8 2} {capture_startofpacket startofpacket out 1 10} {capture_endofpacket endofpacket out 1 11} } properties { {dataBitsPerSymbol {8} } {readyLatency {0} } } clock clk reset debug_reset assign {debug.controlledBy {link_0} debug.interfaceGroup {associatedControl control_0} } moduleassign {debug.virtualInterface.link_0 {debug.endpointLink {fabric trace index 1} } } } {name control type avalon dir end ports { {control_write write in 1 2} {control_read read in 1 3} {control_address address in 5 4} {control_writedata writedata in 32 9} {control_readdata readdata out 32 12} } properties { {addressUnits {WORDS} } {readLatency {1} } } clock clk reset debug_reset } } {{name clock type clock dir end ports { {tck clk in 1 0} } } {name node type conduit dir end ports { {tms tms in 1 1} {tdi tdi in 1 2} {tdo tdo out 1 0} {ena ena in 1 3} {usr1 usr1 in 1 4} {clr clr in 1 5} {clrn clrn in 1 6} {jtag_state_tlr jtag_state_tlr in 1 7} {jtag_state_rti jtag_state_rti in 1 8} {jtag_state_sdrs jtag_state_sdrs in 1 9} {jtag_state_cdr jtag_state_cdr in 1 10} {jtag_state_sdr jtag_state_sdr in 1 11} {jtag_state_e1dr jtag_state_e1dr in 1 12} {jtag_state_pdr jtag_state_pdr in 1 13} {jtag_state_e2dr jtag_state_e2dr in 1 14} {jtag_state_udr jtag_state_udr in 1 15} {jtag_state_sirs jtag_state_sirs in 1 16} {jtag_state_cir jtag_state_cir in 1 17} {jtag_state_sir jtag_state_sir in 1 18} {jtag_state_e1ir jtag_state_e1ir in 1 19} {jtag_state_pir jtag_state_pir in 1 20} {jtag_state_e2ir jtag_state_e2ir in 1 21} {jtag_state_uir jtag_state_uir in 1 22} {ir_in ir_in in 4 23} {irq irq out 1 1} {ir_out ir_out out 4 2} } clock clock assign {debug.controlledBy {link_1} } moduleassign {debug.virtualInterface.link_1 {debug.endpointLink {fabric sld index 1} } } } } {{name clock type clock dir end ports { {tck clk in 1 0} } } {name node type conduit dir end ports { {tms tms in 1 1} {tdi tdi in 1 2} {tdo tdo out 1 0} {ena ena in 1 3} {usr1 usr1 in 1 4} {clr clr in 1 5} {clrn clrn in 1 6} {jtag_state_tlr jtag_state_tlr in 1 7} {jtag_state_rti jtag_state_rti in 1 8} {jtag_state_sdrs jtag_state_sdrs in 1 9} {jtag_state_cdr jtag_state_cdr in 1 10} {jtag_state_sdr jtag_state_sdr in 1 11} {jtag_state_e1dr jtag_state_e1dr in 1 12} {jtag_state_pdr jtag_state_pdr in 1 13} {jtag_state_e2dr jtag_state_e2dr in 1 14} {jtag_state_udr jtag_state_udr in 1 15} {jtag_state_sirs jtag_state_sirs in 1 16} {jtag_state_cir jtag_state_cir in 1 17} {jtag_state_sir jtag_state_sir in 1 18} {jtag_state_e1ir jtag_state_e1ir in 1 19} {jtag_state_pir jtag_state_pir in 1 20} {jtag_state_e2ir jtag_state_e2ir in 1 21} {jtag_state_uir jtag_state_uir in 1 22} {ir_in ir_in in 3 23} {irq irq out 1 1} {ir_out ir_out out 3 2} } clock clock assign {debug.controlledBy {link_2} } moduleassign {debug.virtualInterface.link_2 {debug.endpointLink {fabric sld index 2} } } } } "
   instancePathKey="alt_sld_fab:.:alt_sld_fab:.:splitter"
   kind="altera_sld_splitter"
   version="18.1"
   name="alt_sld_fab_alt_sld_fab_splitter">
  <parameter
     name="FRAGMENTS"
     value="{{name clk type clock dir start ports { {clk clk out 1 0} } properties { {clockRate {12000000} } {clockRateKnown {1} } } } {name debug_reset type reset dir end ports { {reset reset in 1 0} } clock clk } {name capture type avalon_streaming dir start ports { {capture_ready ready in 1 1} {capture_valid valid out 1 1} {capture_data data out 8 2} {capture_startofpacket startofpacket out 1 10} {capture_endofpacket endofpacket out 1 11} } properties { {dataBitsPerSymbol {8} } {readyLatency {0} } } clock clk reset debug_reset assign {debug.controlledBy {link_0} debug.interfaceGroup {associatedControl control_0} } moduleassign {debug.virtualInterface.link_0 {debug.endpointLink {fabric trace index 1} } } } {name control type avalon dir end ports { {control_write write in 1 2} {control_read read in 1 3} {control_address address in 5 4} {control_writedata writedata in 32 9} {control_readdata readdata out 32 12} } properties { {addressUnits {WORDS} } {readLatency {1} } } clock clk reset debug_reset } } {{name clock type clock dir end ports { {tck clk in 1 0} } } {name node type conduit dir end ports { {tms tms in 1 1} {tdi tdi in 1 2} {tdo tdo out 1 0} {ena ena in 1 3} {usr1 usr1 in 1 4} {clr clr in 1 5} {clrn clrn in 1 6} {jtag_state_tlr jtag_state_tlr in 1 7} {jtag_state_rti jtag_state_rti in 1 8} {jtag_state_sdrs jtag_state_sdrs in 1 9} {jtag_state_cdr jtag_state_cdr in 1 10} {jtag_state_sdr jtag_state_sdr in 1 11} {jtag_state_e1dr jtag_state_e1dr in 1 12} {jtag_state_pdr jtag_state_pdr in 1 13} {jtag_state_e2dr jtag_state_e2dr in 1 14} {jtag_state_udr jtag_state_udr in 1 15} {jtag_state_sirs jtag_state_sirs in 1 16} {jtag_state_cir jtag_state_cir in 1 17} {jtag_state_sir jtag_state_sir in 1 18} {jtag_state_e1ir jtag_state_e1ir in 1 19} {jtag_state_pir jtag_state_pir in 1 20} {jtag_state_e2ir jtag_state_e2ir in 1 21} {jtag_state_uir jtag_state_uir in 1 22} {ir_in ir_in in 4 23} {irq irq out 1 1} {ir_out ir_out out 4 2} } clock clock assign {debug.controlledBy {link_1} } moduleassign {debug.virtualInterface.link_1 {debug.endpointLink {fabric sld index 1} } } } } {{name clock type clock dir end ports { {tck clk in 1 0} } } {name node type conduit dir end ports { {tms tms in 1 1} {tdi tdi in 1 2} {tdo tdo out 1 0} {ena ena in 1 3} {usr1 usr1 in 1 4} {clr clr in 1 5} {clrn clrn in 1 6} {jtag_state_tlr jtag_state_tlr in 1 7} {jtag_state_rti jtag_state_rti in 1 8} {jtag_state_sdrs jtag_state_sdrs in 1 9} {jtag_state_cdr jtag_state_cdr in 1 10} {jtag_state_sdr jtag_state_sdr in 1 11} {jtag_state_e1dr jtag_state_e1dr in 1 12} {jtag_state_pdr jtag_state_pdr in 1 13} {jtag_state_e2dr jtag_state_e2dr in 1 14} {jtag_state_udr jtag_state_udr in 1 15} {jtag_state_sirs jtag_state_sirs in 1 16} {jtag_state_cir jtag_state_cir in 1 17} {jtag_state_sir jtag_state_sir in 1 18} {jtag_state_e1ir jtag_state_e1ir in 1 19} {jtag_state_pir jtag_state_pir in 1 20} {jtag_state_e2ir jtag_state_e2ir in 1 21} {jtag_state_uir jtag_state_uir in 1 22} {ir_in ir_in in 3 23} {irq irq out 1 1} {ir_out ir_out out 3 2} } clock clock assign {debug.controlledBy {link_2} } moduleassign {debug.virtualInterface.link_2 {debug.endpointLink {fabric sld index 2} } } } } " />
  <parameter name="EXAMPLE" value="" />
  <parameter name="ADD_INTERFACE_ASGN" value="0" />
  <generatedFiles>
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv"
       type="SYSTEM_VERILOG"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sld/core/altera_super_splitter/altera_sld_splitter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="alt_sld_fab_alt_sld_fab" as="splitter" />
  <messages>
   <message level="Debug" culprit="alt_sld_fab">queue size: 5 starting:altera_sld_splitter "submodules/alt_sld_fab_alt_sld_fab_splitter"</message>
   <message level="Info" culprit="splitter"><![CDATA["<b>alt_sld_fab</b>" instantiated <b>altera_sld_splitter</b> "<b>splitter</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_trace_fabric:18.1:AUTO_CLK_CLOCK_DOMAIN=6,AUTO_CLK_RESET_DOMAIN=6,AUTO_DEVICE=Unknown,AUTO_DEVICE_FAMILY=MAX 10,AUTO_DEVICE_SPEEDGRADE=Unknown,AUTO_STORAGE_MASTER_ADDRESS_MAP=,AUTO_STORAGE_MASTER_ADDRESS_WIDTH=AddressWidth = -1,CLOCK_RATE=12000000,EXTMEM_BASE=0,EXTMEM_SIZE=1048576,MEMSIZE=32768,PERIODIC_TS_REQ_STARTUP=0,PIPELINE_STAGE_ON_ALL_INPUTS=true,SETTINGS={trace_width 8 addr_width 5 read_latency 1 has_readdatavalid 0 prefer_traceid {} clock clk clock_rate_clk 12000000} ,TRACE_DATA_WIDTH=0,WAKE_UP_MODE=IDLE(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=12000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=12000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=12000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_avalon_st_pipeline_stage:18.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=1,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=1,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(demultiplexer:18.1:bitsPerSymbol=8,errorWidth=0,inChannelWidth=1,inErrorWidth=0,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,numOutputInterfaces=2,symbolsPerBeat=1,useHighBitsOfChannel=true,usePackets=true)(altera_avalon_st_pipeline_stage:18.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=1,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=1,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(multiplexer:18.1:bitsPerSymbol=8,errorWidth=0,inErrorWidth=0,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,numInputInterfaces=2,outChannelWidth=1,packetScheduling=true,schedulingSize=2,symbolsPerBeat=1,useHighBitsOfChannel=true,usePackets=true)(altera_trace_transacto_lite:18.1:ADDR_WIDTH=8,DATA_WIDTH=32,DEBUG_PIPE_WIDTH=8,USE_RDV=1)(altera_trace_rom:18.1:ADDR_WIDTH=3,DATA_WIDTH=32,DEBUG_TYPE_NAME=,NUM_REGS=5,REG_VALUE_STRING=000010280000000100B71B000000000100000001)(altera_trace_capture_controller:18.1:ALIGNMENT_BOUNDARIES=0,BUFF_ADDR_WIDTH=13,BUFF_LIMIT_LO=0,BUFF_SIZE=8192,CREDIT_WIDTH=10,DEBUG_READBACK=1,DEVICE_FAMILY=MAX 10,MAX_OUT_PACKET_LENGTH=1024,NUM_PPD=2,PACKET_LEN_BITS=6,PERIODIC_TS_REQ_STARTUP=0,TRACE_CHNL_WIDTH=1,TRACE_DATA_WIDTH=32,TRACE_MAX_CHNL=1,TRACE_SYMBOL_WIDTH=8,WAKE_UP_MODE=IDLE)(altera_avalon_st_null_sink:18.1:inBitsPerSymbol=8,inReadyLatency=0,inSymbolsPerBeat=1,inUsePackets=true)(altera_avalon_st_pipeline_stage:18.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_WIDTH=2,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=4,USE_EMPTY=1,USE_PACKETS=1)(data_format_adapter:18.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=4,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,outSymbolsPerBeat=1,outUseEmpty=false,outUseEmptyPort=AUTO)(altera_avalon_st_pipeline_stage:18.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_onchip_memory2:18.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=trfabric_mem,blockType=AUTO,copyInitFile=false,dataWidth=32,dataWidth2=32,derived_enableDiffWidth=false,derived_gui_ram_block_type=Automatic,derived_init_file_name=trfabric_mem.hex,derived_is_hardcopy=false,derived_set_addr_width=13,derived_set_addr_width2=13,derived_set_data_width=32,derived_set_data_width2=32,derived_singleClockOperation=false,deviceFamily=MAX 10,deviceFeatures=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 0 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 0 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 1 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 0 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 0 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 0 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 0 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 1 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dualPort=false,ecc_enabled=false,enPRInitMode=false,enableDiffWidth=false,initMemContent=false,initializationFileName=onchip_mem.hex,instanceID=NONE,memorySize=32768,readDuringWriteMode=DONT_CARE,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=2,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true)(altera_avalon_st_pipeline_stage:18.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=1,EMPTY_WIDTH=2,ERROR_WIDTH=0,MAX_CHANNEL=1,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=4,USE_EMPTY=1,USE_PACKETS=1)(altera_trace_channel_mapper:18.1:DATA_WIDTH=32,EMPTY_WIDTH=2,IN_CHANNEL=1,MAPPING=0 1,OUT_CHANNEL=1)(multiplexer:18.1:bitsPerSymbol=8,errorWidth=0,inErrorWidth=0,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,numInputInterfaces=2,outChannelWidth=1,packetScheduling=true,schedulingSize=2,symbolsPerBeat=4,useHighBitsOfChannel=true,usePackets=true)(altera_trace_timestamp_monitor:18.1:FULL_TS_LENGTH=40,SHORT_TS_BITS=16,SYNC_DEPTH=3,TRACE_DATA_WIDTH=32,TRACE_SYMBOL_WIDTH=8,USE_TS_OUT=false)(altera_avalon_st_pipeline_stage:18.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_WIDTH=2,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=4,USE_EMPTY=1,USE_PACKETS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=12000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_trace_monitor_endpoint_bridge:18.1:ADDR_WIDTH=5,HAS_READDATAVALID=0,READ_LATENCY=1,TRACE_WIDTH=8)(altera_avalon_st_pipeline_stage:18.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_WIDTH=2,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=4,USE_EMPTY=1,USE_PACKETS=1)(altera_avalon_mm_bridge:18.1:ADDRESS_UNITS=SYMBOLS,ADDRESS_WIDTH=7,AUTO_ADDRESS_WIDTH=7,BURSTCOUNT_WIDTH=1,DATA_WIDTH=32,HDL_ADDR_WIDTH=7,LINEWRAPBURSTS=0,MAX_BURST_SIZE=1,MAX_PENDING_RESPONSES=1,PIPELINE_COMMAND=0,PIPELINE_RESPONSE=0,SYMBOL_WIDTH=8,SYSINFO_ADDR_WIDTH=7,USE_AUTO_ADDRESS_WIDTH=0,USE_RESPONSE=0)(clock:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(reset:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(clock:18.1:)(reset:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0100,defaultConnection=false)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(reset:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(reset:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0300,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)"
   instancePathKey="alt_sld_fab:.:alt_sld_fab:.:trfabric"
   kind="altera_trace_fabric"
   version="18.1"
   name="alt_sld_fab_alt_sld_fab_trfabric">
  <parameter name="EXTMEM_BASE" value="0" />
  <parameter name="AUTO_STORAGE_MASTER_ADDRESS_MAP" value="" />
  <parameter name="WAKE_UP_MODE" value="IDLE" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="AUTO_STORAGE_MASTER_ADDRESS_WIDTH" value="AddressWidth = -1" />
  <parameter name="TRACE_DATA_WIDTH" value="0" />
  <parameter name="EXTMEM_SIZE" value="1048576" />
  <parameter
     name="SETTINGS"
     value="{trace_width 8 addr_width 5 read_latency 1 has_readdatavalid 0 prefer_traceid {} clock clk clock_rate_clk 12000000} " />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="Unknown" />
  <parameter name="MEMSIZE" value="32768" />
  <parameter name="CLOCK_RATE" value="12000000" />
  <parameter name="PERIODIC_TS_REQ_STARTUP" value="0" />
  <parameter name="AUTO_DEVICE" value="Unknown" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="6" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="6" />
  <parameter name="PIPELINE_STAGE_ON_ALL_INPUTS" value="true" />
  <generatedFiles>
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_trace_transacto_lite.v"
       type="VERILOG" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_trace_rom.v"
       type="VERILOG" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_trace_capture_controller.v"
       type="VERILOG" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_trace_capture_wr_control.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_trace_capture_rd_control.v"
       type="VERILOG" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_trace_capture_segmentiser.v"
       type="VERILOG" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_trace_ts_req_generator.v"
       type="VERILOG" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_trace_wr_control_pl_stage.v"
       type="VERILOG" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_trace_capture_header_parser.v"
       type="VERILOG" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_trace_capture_regs.v"
       type="VERILOG" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width_state_ram.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width_data_ram.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mem.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_remap.sv"
       type="SYSTEM_VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_mux0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_trace_timestamp_monitor.v"
       type="VERILOG" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_mm_bridge.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_1.v"
       type="VERILOG" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_2.v"
       type="VERILOG" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0_state_ram.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0_data_ram.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0_sop_ram.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sld/trace/core/altera_trace_fabric/altera_trace_fabric_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_demultiplexer/avalon-st_demultiplexer_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_multiplexer/avalon-st_multiplexer_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sld/trace/core/altera_trace_transacto_lite/altera_trace_transacto_lite_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sld/trace/core/altera_trace_transacto_lite/altera_trace_transacto_lite.v" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sld/trace/core/altera_trace_rom/altera_trace_rom_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sld/trace/core/altera_trace_rom/altera_trace_rom.v" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sld/trace/core/altera_trace_capture_controller/altera_trace_capture_controller_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sld/trace/core/altera_trace_capture_controller/altera_trace_capture_controller.v" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sld/trace/core/altera_trace_capture_controller/altera_trace_capture_wr_control.sv" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sld/trace/core/altera_trace_capture_controller/altera_trace_capture_rd_control.v" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sld/trace/core/altera_trace_capture_controller/altera_trace_capture_segmentiser.v" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sld/trace/core/altera_trace_capture_controller/altera_trace_ts_req_generator.v" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sld/trace/core/altera_trace_capture_controller/altera_trace_wr_control_pl_stage.v" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sld/trace/core/altera_trace_capture_controller/altera_trace_capture_header_parser.v" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sld/trace/core/altera_trace_capture_controller/altera_trace_capture_regs.v" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_data_format_adapter/avalon-st_data_format_adapter_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sld/trace/core/altera_trace_channel_mapper/altera_trace_channel_mapper_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_multiplexer/avalon-st_multiplexer_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sld/trace/monitors/altera_trace_ts_module/altera_trace_timestamp_monitor_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sld/trace/monitors/altera_trace_ts_module/altera_trace_timestamp_monitor.v" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/merlin/altera_avalon_mm_bridge/altera_avalon_mm_bridge_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_data_format_adapter/avalon-st_data_format_adapter_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="alt_sld_fab_alt_sld_fab" as="trfabric" />
  <messages>
   <message level="Debug" culprit="alt_sld_fab">queue size: 4 starting:altera_trace_fabric "submodules/alt_sld_fab_alt_sld_fab_trfabric"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>24</b> modules, <b>67</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>6</b> modules, <b>11</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>10</b> modules, <b>23</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces trans0.master and trans0_master_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces rom_rom_translator.avalon_anti_slave_0 and rom.rom</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces capture_csr_slave_translator.avalon_anti_slave_0 and capture.csr_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces bridge_0_s0_translator.avalon_anti_slave_0 and bridge_0.s0</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>18</b> modules, <b>63</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>22</b> modules, <b>75</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>23</b> modules, <b>79</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>30</b> modules, <b>93</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>30</b> modules, <b>94</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>32</b> modules, <b>124</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>25</b> modules, <b>70</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Info">Interconnect is inserted between master capture.storage_mm_master and slave mem.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Info">Interconnect is inserted between master capture.storage_mm_master and slave mem.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Info">Interconnect is inserted between master capture.storage_mm_master and slave mem.s1 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>4</b> modules, <b>5</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>6</b> modules, <b>11</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces capture.storage_mm_master and capture_storage_mm_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces capture_storage_mm_master_translator.avalon_universal_master_0 and mem_s1_translator.avalon_universal_slave_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces mem_s1_translator.avalon_anti_slave_0 and mem.s1</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>8</b> modules, <b>17</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>26</b> modules, <b>73</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Info">Interconnect is inserted between master bridge_0.m0 and slave tbridge_0.int_control because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Info">Interconnect is inserted between master bridge_0.m0 and slave tbridge_0.int_control because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Info">Interconnect is inserted between master bridge_0.m0 and slave tbridge_0.int_control because the master has burstcount signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Info">Interconnect is inserted between master bridge_0.m0 and slave tbridge_0.int_control because the master has address signal 7 bit wide, but the slave is 5 bit wide.</message>
   <message level="Info">Interconnect is inserted between master bridge_0.m0 and slave tbridge_0.int_control because the master has byteenable signal 4 bit wide, but the slave is 0 bit wide.</message>
   <message level="Info">Interconnect is inserted between master bridge_0.m0 and slave tbridge_0.int_control because the master has debugaccess signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>4</b> modules, <b>5</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>6</b> modules, <b>11</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces bridge_0.m0 and bridge_0_m0_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces bridge_0_m0_translator.avalon_universal_master_0 and tbridge_0_int_control_translator.avalon_universal_slave_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tbridge_0_int_control_translator.avalon_anti_slave_0 and tbridge_0.int_control</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>8</b> modules, <b>17</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>27</b> modules, <b>76</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>27</b> modules, <b>76</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting data_format_adapter: data_format_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.data_format_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:2/0.011s/0.012s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>28</b> modules, <b>79</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>30</b> modules, <b>107</b> connections]]></message>
   <message level="Debug" culprit="trfabric"><![CDATA["<b>trfabric</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="trfabric"><![CDATA["<b>trfabric</b>" reuses <b>demultiplexer</b> "<b>submodules/alt_sld_fab_alt_sld_fab_trfabric_demux</b>"]]></message>
   <message level="Debug" culprit="trfabric"><![CDATA["<b>trfabric</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="trfabric"><![CDATA["<b>trfabric</b>" reuses <b>multiplexer</b> "<b>submodules/alt_sld_fab_alt_sld_fab_trfabric_mux</b>"]]></message>
   <message level="Debug" culprit="trfabric"><![CDATA["<b>trfabric</b>" reuses <b>altera_trace_transacto_lite</b> "<b>submodules/altera_trace_transacto_lite</b>"]]></message>
   <message level="Debug" culprit="trfabric"><![CDATA["<b>trfabric</b>" reuses <b>altera_trace_rom</b> "<b>submodules/altera_trace_rom</b>"]]></message>
   <message level="Debug" culprit="trfabric"><![CDATA["<b>trfabric</b>" reuses <b>altera_trace_capture_controller</b> "<b>submodules/altera_trace_capture_controller</b>"]]></message>
   <message level="Debug" culprit="trfabric"><![CDATA["<b>trfabric</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="trfabric"><![CDATA["<b>trfabric</b>" reuses <b>data_format_adapter</b> "<b>submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width</b>"]]></message>
   <message level="Debug" culprit="trfabric"><![CDATA["<b>trfabric</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="trfabric"><![CDATA["<b>trfabric</b>" reuses <b>altera_avalon_onchip_memory2</b> "<b>submodules/alt_sld_fab_alt_sld_fab_trfabric_mem</b>"]]></message>
   <message level="Debug" culprit="trfabric"><![CDATA["<b>trfabric</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="trfabric"><![CDATA["<b>trfabric</b>" reuses <b>altera_trace_channel_mapper</b> "<b>submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_remap</b>"]]></message>
   <message level="Debug" culprit="trfabric"><![CDATA["<b>trfabric</b>" reuses <b>multiplexer</b> "<b>submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_mux0</b>"]]></message>
   <message level="Debug" culprit="trfabric"><![CDATA["<b>trfabric</b>" reuses <b>altera_trace_timestamp_monitor</b> "<b>submodules/altera_trace_timestamp_monitor</b>"]]></message>
   <message level="Debug" culprit="trfabric"><![CDATA["<b>trfabric</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="trfabric"><![CDATA["<b>trfabric</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="trfabric"><![CDATA["<b>trfabric</b>" reuses <b>altera_avalon_mm_bridge</b> "<b>submodules/altera_avalon_mm_bridge</b>"]]></message>
   <message level="Debug" culprit="trfabric"><![CDATA["<b>trfabric</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="trfabric"><![CDATA["<b>trfabric</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_1</b>"]]></message>
   <message level="Debug" culprit="trfabric"><![CDATA["<b>trfabric</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_2</b>"]]></message>
   <message level="Debug" culprit="trfabric"><![CDATA["<b>trfabric</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="trfabric"><![CDATA["<b>trfabric</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="trfabric"><![CDATA["<b>alt_sld_fab</b>" instantiated <b>altera_trace_fabric</b> "<b>trfabric</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 41 starting:altera_avalon_st_pipeline_stage "submodules/altera_avalon_st_pipeline_stage"</message>
   <message level="Info" culprit="h2t_pipeline"><![CDATA["<b>trfabric</b>" instantiated <b>altera_avalon_st_pipeline_stage</b> "<b>h2t_pipeline</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 40 starting:demultiplexer "submodules/alt_sld_fab_alt_sld_fab_trfabric_demux"</message>
   <message level="Info" culprit="demux"><![CDATA["<b>trfabric</b>" instantiated <b>demultiplexer</b> "<b>demux</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 38 starting:multiplexer "submodules/alt_sld_fab_alt_sld_fab_trfabric_mux"</message>
   <message level="Info" culprit="mux"><![CDATA["<b>trfabric</b>" instantiated <b>multiplexer</b> "<b>mux</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 37 starting:altera_trace_transacto_lite "submodules/altera_trace_transacto_lite"</message>
   <message level="Info" culprit="trans0"><![CDATA["<b>trfabric</b>" instantiated <b>altera_trace_transacto_lite</b> "<b>trans0</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 36 starting:altera_trace_rom "submodules/altera_trace_rom"</message>
   <message level="Info" culprit="rom"><![CDATA["<b>trfabric</b>" instantiated <b>altera_trace_rom</b> "<b>rom</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 35 starting:altera_trace_capture_controller "submodules/altera_trace_capture_controller"</message>
   <message level="Info" culprit="capture"><![CDATA["<b>trfabric</b>" instantiated <b>altera_trace_capture_controller</b> "<b>capture</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 33 starting:data_format_adapter "submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width"</message>
   <message level="Info" culprit="capture_width"><![CDATA["<b>trfabric</b>" instantiated <b>data_format_adapter</b> "<b>capture_width</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 31 starting:altera_avalon_onchip_memory2 "submodules/alt_sld_fab_alt_sld_fab_trfabric_mem"</message>
   <message level="Info" culprit="mem">Starting RTL generation for module 'alt_sld_fab_alt_sld_fab_trfabric_mem'</message>
   <message level="Info" culprit="mem">  Generation command is [exec Y:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I Y:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I Y:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I Y:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I Y:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I Y:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I Y:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- Y:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=alt_sld_fab_alt_sld_fab_trfabric_mem --dir=C:/Users/Campo/AppData/Local/Temp/alt8374_6525326515757069427.dir/0017_mem_gen/ --quartus_dir=Y:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Campo/AppData/Local/Temp/alt8374_6525326515757069427.dir/0017_mem_gen//alt_sld_fab_alt_sld_fab_trfabric_mem_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="mem">Done RTL generation for module 'alt_sld_fab_alt_sld_fab_trfabric_mem'</message>
   <message level="Info" culprit="mem"><![CDATA["<b>trfabric</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>mem</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 29 starting:altera_trace_channel_mapper "submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_remap"</message>
   <message level="Info" culprit="capture_remap"><![CDATA["<b>trfabric</b>" instantiated <b>altera_trace_channel_mapper</b> "<b>capture_remap</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 28 starting:multiplexer "submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_mux0"</message>
   <message level="Info" culprit="capture_mux0"><![CDATA["<b>trfabric</b>" instantiated <b>multiplexer</b> "<b>capture_mux0</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 27 starting:altera_trace_timestamp_monitor "submodules/altera_trace_timestamp_monitor"</message>
   <message level="Info" culprit="sync0"><![CDATA["<b>trfabric</b>" instantiated <b>altera_trace_timestamp_monitor</b> "<b>sync0</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 24 starting:altera_avalon_mm_bridge "submodules/altera_avalon_mm_bridge"</message>
   <message level="Info" culprit="bridge_0"><![CDATA["<b>trfabric</b>" instantiated <b>altera_avalon_mm_bridge</b> "<b>bridge_0</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 23 starting:altera_mm_interconnect "submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>26</b> modules, <b>83</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>26</b> modules, <b>83</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>26</b> modules, <b>83</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>26</b> modules, <b>83</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>26</b> modules, <b>83</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.015s/0.028s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.007s/0.008s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.008s/0.009s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>29</b> modules, <b>92</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>trfabric</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 31 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="trans0_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>trans0_master_translator</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 30 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="rom_rom_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>rom_rom_translator</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 27 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="trans0_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>trans0_master_agent</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 26 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="rom_rom_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>rom_rom_agent</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 48 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="h2t_fifo"><![CDATA["<b>host_link_jtag</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>h2t_fifo</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 20 starting:altera_merlin_router "submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 19 starting:altera_merlin_router "submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 16 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="trans0_master_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>trans0_master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 15 starting:altera_merlin_demultiplexer "submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 14 starting:altera_merlin_multiplexer "submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 11 starting:altera_merlin_demultiplexer "submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 8 starting:altera_merlin_multiplexer "submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 7 starting:altera_avalon_st_adapter "submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 0 starting:error_adapter "submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 49 starting:altera_mm_interconnect "submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_1"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_1"><![CDATA["<b>trfabric</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_1</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 31 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="trans0_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>trans0_master_translator</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 30 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="rom_rom_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>rom_rom_translator</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 50 starting:altera_mm_interconnect "submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_2"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_2"><![CDATA["<b>trfabric</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_2</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 31 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="trans0_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>trans0_master_translator</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 30 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="rom_rom_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>rom_rom_translator</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 51 starting:altera_avalon_st_adapter "submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>data_format_adapter</b> "<b>submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>trfabric</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 1 starting:data_format_adapter "submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0"</message>
   <message level="Info" culprit="data_format_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>data_format_adapter</b> "<b>data_format_adapter_0</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 51 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>trfabric</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_jtag_debug_link_internal:18.1:AUTO_CLK_CLOCK_DOMAIN=6,AUTO_CLK_CLOCK_RATE=12000000,AUTO_CLK_RESET_DOMAIN=6,AUTO_DEVICE=Unknown,AUTO_DEVICE_FAMILY=MAX 10,AUTO_DEVICE_SPEEDGRADE=Unknown,CHANNEL_WIDTH=8,EXPORT_JTAG=1,PLI_PORT=50000,USE_PLI=0(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=12000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=12000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=12000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_jtag_dc_streaming:18.1:COMPONENT_CLOCK=12000000,DOWNSTREAM_FIFO_SIZE=6,EXPORT_JTAG=1,FABRIC=2.0,MGMT_CHANNEL_WIDTH=8,PLI_PORT=50000,PURPOSE=2,UPSTREAM_FIFO_SIZE=0,USE_DOWNSTREAM_READY=0,USE_PLI=0)(timing_adapter:18.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=64,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_avalon_st_bytes_to_packets:18.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=1)(altera_avalon_st_packets_to_bytes:18.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=1)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=64,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0)(clock:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)"
   instancePathKey="alt_sld_fab:.:alt_sld_fab:.:host_link_jtag"
   kind="altera_jtag_debug_link_internal"
   version="18.1"
   name="alt_sld_fab_alt_sld_fab_host_link_jtag">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="12000000" />
  <parameter name="AUTO_DEVICE" value="Unknown" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="6" />
  <parameter name="USE_PLI" value="0" />
  <parameter name="PLI_PORT" value="50000" />
  <parameter name="CHANNEL_WIDTH" value="8" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="6" />
  <parameter name="EXPORT_JTAG" value="1" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="Unknown" />
  <generatedFiles>
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_host_link_jtag.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_st_jtag_interface.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_jtag_dc_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_jtag_sld_node.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_jtag_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_st_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_st_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_st_idle_remover.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_st_idle_inserter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_st_jtag_interface.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_host_link_jtag_h2t_timing.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_st_bytes_to_packets.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_st_packets_to_bytes.v"
       type="VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sld/jtag/altera_jtag_debug_link/altera_jtag_debug_link_internal_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_jtag_phy/altera_avalon_st_jtag_interface_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="alt_sld_fab_alt_sld_fab" as="host_link_jtag" />
  <messages>
   <message level="Debug" culprit="alt_sld_fab">queue size: 26 starting:altera_jtag_debug_link_internal "submodules/alt_sld_fab_alt_sld_fab_host_link_jtag"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>9</b> modules, <b>21</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="host_link_jtag"><![CDATA["<b>host_link_jtag</b>" reuses <b>altera_jtag_dc_streaming</b> "<b>submodules/altera_avalon_st_jtag_interface</b>"]]></message>
   <message level="Debug" culprit="host_link_jtag"><![CDATA["<b>host_link_jtag</b>" reuses <b>timing_adapter</b> "<b>submodules/alt_sld_fab_alt_sld_fab_host_link_jtag_h2t_timing</b>"]]></message>
   <message level="Debug" culprit="host_link_jtag"><![CDATA["<b>host_link_jtag</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="host_link_jtag"><![CDATA["<b>host_link_jtag</b>" reuses <b>altera_avalon_st_bytes_to_packets</b> "<b>submodules/altera_avalon_st_bytes_to_packets</b>"]]></message>
   <message level="Debug" culprit="host_link_jtag"><![CDATA["<b>host_link_jtag</b>" reuses <b>altera_avalon_st_packets_to_bytes</b> "<b>submodules/altera_avalon_st_packets_to_bytes</b>"]]></message>
   <message level="Debug" culprit="host_link_jtag"><![CDATA["<b>host_link_jtag</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Info" culprit="host_link_jtag"><![CDATA["<b>alt_sld_fab</b>" instantiated <b>altera_jtag_debug_link_internal</b> "<b>host_link_jtag</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 50 starting:altera_jtag_dc_streaming "submodules/altera_avalon_st_jtag_interface"</message>
   <message level="Info" culprit="jtag"><![CDATA["<b>host_link_jtag</b>" instantiated <b>altera_jtag_dc_streaming</b> "<b>jtag</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_st_pipeline_stage.sv</b>]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 49 starting:timing_adapter "submodules/alt_sld_fab_alt_sld_fab_host_link_jtag_h2t_timing"</message>
   <message level="Info" culprit="h2t_timing"><![CDATA["<b>host_link_jtag</b>" instantiated <b>timing_adapter</b> "<b>h2t_timing</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 48 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="h2t_fifo"><![CDATA["<b>host_link_jtag</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>h2t_fifo</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 47 starting:altera_avalon_st_bytes_to_packets "submodules/altera_avalon_st_bytes_to_packets"</message>
   <message level="Info" culprit="b2p"><![CDATA["<b>host_link_jtag</b>" instantiated <b>altera_avalon_st_bytes_to_packets</b> "<b>b2p</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 46 starting:altera_avalon_st_packets_to_bytes "submodules/altera_avalon_st_packets_to_bytes"</message>
   <message level="Info" culprit="p2b"><![CDATA["<b>host_link_jtag</b>" instantiated <b>altera_avalon_st_packets_to_bytes</b> "<b>p2b</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_debug_fabric:18.1:AUTO_CLK_CLOCK_DOMAIN=6,AUTO_CLK_CLOCK_RATE=12000000,AUTO_CLK_RESET_DOMAIN=6,AUTO_DEVICE=Unknown,AUTO_DEVICE_FAMILY=MAX 10,AUTO_DEVICE_SPEEDGRADE=Unknown,CHANNEL_WIDTH=8,STREAMS=1,STREAM_CONFIG={data_width 8 channel_width 1 has_mgmt 0 ready_latency 0 mfr_code 110 type_code 261 prefer_host {} clock clk_0 clock_rate_clk 0} ,USE_ROM=0(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=12000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=12000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(demultiplexer:18.1:bitsPerSymbol=8,errorWidth=0,inChannelWidth=2,inErrorWidth=0,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,numOutputInterfaces=2,symbolsPerBeat=1,useHighBitsOfChannel=false,usePackets=true)(multiplexer:18.1:bitsPerSymbol=8,errorWidth=0,inErrorWidth=0,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,numInputInterfaces=2,outChannelWidth=2,packetScheduling=true,schedulingSize=2,symbolsPerBeat=1,useHighBitsOfChannel=false,usePackets=true)(demultiplexer:18.1:bitsPerSymbol=1,errorWidth=0,inChannelWidth=2,inErrorWidth=0,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=false,numOutputInterfaces=2,symbolsPerBeat=1,useHighBitsOfChannel=false,usePackets=false)(channel_adapter:18.1:inBitsPerSymbol=1,inChannelWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=1,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=false,inUseReady=true,outChannelWidth=0,outMaxChannel=0)(altera_avalon_st_null_sink:18.1:inBitsPerSymbol=1,inReadyLatency=0,inSymbolsPerBeat=1,inUsePackets=false)(channel_adapter:18.1:inBitsPerSymbol=8,inChannelWidth=8,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=255,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=2,outMaxChannel=3)(channel_adapter:18.1:inBitsPerSymbol=8,inChannelWidth=2,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=3,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=8,outMaxChannel=255)(channel_adapter:18.1:inBitsPerSymbol=1,inChannelWidth=8,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=255,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=false,inUseReady=true,outChannelWidth=2,outMaxChannel=3)(timing_adapter:18.1:inBitsPerSymbol=1,inChannelWidth=8,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=255,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_st_debug_host_endpoint_bridge:18.1:CHANNEL_WIDTH=8,DATA_WIDTH=8)(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(channel_adapter:18.1:inBitsPerSymbol=1,inChannelWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=1,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=false,inUseReady=true,outChannelWidth=0,outMaxChannel=0)(altera_mgmt_reset:18.1:)(altera_reset_controller:18.1:ADAPT_RESET_REQUEST=0,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=1,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=0,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_avalon_st_debug_agent_endpoint_bridge:18.1:CHANNEL_WIDTH=1,DATA_WIDTH=8,HAS_MGMT=0,READY_LATENCY=0)(altera_avalon_dc_fifo:18.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=16,RD_SYNC_DEPTH=3,SYMBOLS_PER_BEAT=1,USE_IN_FILL_LEVEL=0,USE_OUT_FILL_LEVEL=0,USE_PACKETS=1,WR_SYNC_DEPTH=3)(altera_avalon_dc_fifo:18.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=16,RD_SYNC_DEPTH=3,SYMBOLS_PER_BEAT=1,USE_IN_FILL_LEVEL=0,USE_OUT_FILL_LEVEL=0,USE_PACKETS=1,WR_SYNC_DEPTH=3)(clock:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(clock:18.1:)(reset:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(clock:18.1:)(reset:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)"
   instancePathKey="alt_sld_fab:.:alt_sld_fab:.:stfabric"
   kind="altera_debug_fabric"
   version="18.1"
   name="alt_sld_fab_alt_sld_fab_stfabric">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="12000000" />
  <parameter name="STREAMS" value="1" />
  <parameter name="USE_ROM" value="0" />
  <parameter name="AUTO_DEVICE" value="Unknown" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="6" />
  <parameter name="CHANNEL_WIDTH" value="8" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="6" />
  <parameter
     name="STREAM_CONFIG"
     value="{data_width 8 channel_width 1 has_mgmt 0 ready_latency 0 mfr_code 110 type_code 261 prefer_host {} clock clk_0 clock_rate_clk 0} " />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="Unknown" />
  <generatedFiles>
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_stfabric.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_stfabric_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_stfabric_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux_port_adap.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_stfabric_h2t_channel_adap.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_stfabric_t2h_channel_adap.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_channel_adap.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_time_adap.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_mgmt_reset.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_dc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_dcfifo_synchronizer_bundle.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_dc_fifo.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sld/core/altera_debug_fabric/altera_debug_fabric_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_demultiplexer/avalon-st_demultiplexer_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_multiplexer/avalon-st_multiplexer_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_demultiplexer/avalon-st_demultiplexer_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sld/core/altera_mgmt_reset/altera_mgmt_reset_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="alt_sld_fab_alt_sld_fab" as="stfabric" />
  <messages>
   <message level="Debug" culprit="alt_sld_fab">queue size: 31 starting:altera_debug_fabric "submodules/alt_sld_fab_alt_sld_fab_stfabric"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>20</b> modules, <b>55</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="stfabric"><![CDATA["<b>stfabric</b>" reuses <b>demultiplexer</b> "<b>submodules/alt_sld_fab_alt_sld_fab_stfabric_demux</b>"]]></message>
   <message level="Debug" culprit="stfabric"><![CDATA["<b>stfabric</b>" reuses <b>multiplexer</b> "<b>submodules/alt_sld_fab_alt_sld_fab_stfabric_mux</b>"]]></message>
   <message level="Debug" culprit="stfabric"><![CDATA["<b>stfabric</b>" reuses <b>demultiplexer</b> "<b>submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux</b>"]]></message>
   <message level="Debug" culprit="stfabric"><![CDATA["<b>stfabric</b>" reuses <b>channel_adapter</b> "<b>submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux_port_adap</b>"]]></message>
   <message level="Debug" culprit="stfabric"><![CDATA["<b>stfabric</b>" reuses <b>channel_adapter</b> "<b>submodules/alt_sld_fab_alt_sld_fab_stfabric_h2t_channel_adap</b>"]]></message>
   <message level="Debug" culprit="stfabric"><![CDATA["<b>stfabric</b>" reuses <b>channel_adapter</b> "<b>submodules/alt_sld_fab_alt_sld_fab_stfabric_t2h_channel_adap</b>"]]></message>
   <message level="Debug" culprit="stfabric"><![CDATA["<b>stfabric</b>" reuses <b>channel_adapter</b> "<b>submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_channel_adap</b>"]]></message>
   <message level="Debug" culprit="stfabric"><![CDATA["<b>stfabric</b>" reuses <b>timing_adapter</b> "<b>submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_time_adap</b>"]]></message>
   <message level="Debug" culprit="stfabric"><![CDATA["<b>stfabric</b>" reuses <b>channel_adapter</b> "<b>submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux_port_adap</b>"]]></message>
   <message level="Debug" culprit="stfabric"><![CDATA["<b>stfabric</b>" reuses <b>altera_mgmt_reset</b> "<b>submodules/altera_mgmt_reset</b>"]]></message>
   <message level="Debug" culprit="stfabric"><![CDATA["<b>stfabric</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="stfabric"><![CDATA["<b>stfabric</b>" reuses <b>altera_avalon_dc_fifo</b> "<b>submodules/altera_avalon_dc_fifo</b>"]]></message>
   <message level="Debug" culprit="stfabric"><![CDATA["<b>stfabric</b>" reuses <b>altera_avalon_dc_fifo</b> "<b>submodules/altera_avalon_dc_fifo</b>"]]></message>
   <message level="Info" culprit="stfabric"><![CDATA["<b>alt_sld_fab</b>" instantiated <b>altera_debug_fabric</b> "<b>stfabric</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 44 starting:demultiplexer "submodules/alt_sld_fab_alt_sld_fab_stfabric_demux"</message>
   <message level="Info" culprit="demux"><![CDATA["<b>stfabric</b>" instantiated <b>demultiplexer</b> "<b>demux</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 43 starting:multiplexer "submodules/alt_sld_fab_alt_sld_fab_stfabric_mux"</message>
   <message level="Info" culprit="mux"><![CDATA["<b>stfabric</b>" instantiated <b>multiplexer</b> "<b>mux</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 42 starting:demultiplexer "submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux"</message>
   <message level="Info" culprit="mgmt_demux"><![CDATA["<b>stfabric</b>" instantiated <b>demultiplexer</b> "<b>mgmt_demux</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 41 starting:channel_adapter "submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux_port_adap"</message>
   <message level="Info" culprit="mgmt_demux_port_adap"><![CDATA["<b>stfabric</b>" instantiated <b>channel_adapter</b> "<b>mgmt_demux_port_adap</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 40 starting:channel_adapter "submodules/alt_sld_fab_alt_sld_fab_stfabric_h2t_channel_adap"</message>
   <message level="Info" culprit="h2t_channel_adap"><![CDATA["<b>stfabric</b>" instantiated <b>channel_adapter</b> "<b>h2t_channel_adap</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 39 starting:channel_adapter "submodules/alt_sld_fab_alt_sld_fab_stfabric_t2h_channel_adap"</message>
   <message level="Info" culprit="t2h_channel_adap"><![CDATA["<b>stfabric</b>" instantiated <b>channel_adapter</b> "<b>t2h_channel_adap</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 38 starting:channel_adapter "submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_channel_adap"</message>
   <message level="Info" culprit="mgmt_channel_adap"><![CDATA["<b>stfabric</b>" instantiated <b>channel_adapter</b> "<b>mgmt_channel_adap</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 37 starting:timing_adapter "submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_time_adap"</message>
   <message level="Info" culprit="mgmt_time_adap"><![CDATA["<b>stfabric</b>" instantiated <b>timing_adapter</b> "<b>mgmt_time_adap</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 35 starting:altera_mgmt_reset "submodules/altera_mgmt_reset"</message>
   <message level="Info" culprit="mgmt_reset_0"><![CDATA["<b>stfabric</b>" instantiated <b>altera_mgmt_reset</b> "<b>mgmt_reset_0</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 51 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>trfabric</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 33 starting:altera_avalon_dc_fifo "submodules/altera_avalon_dc_fifo"</message>
   <message level="Info" culprit="h2t0_fifo"><![CDATA["<b>stfabric</b>" instantiated <b>altera_avalon_dc_fifo</b> "<b>h2t0_fifo</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_std_synchronizer_nocut.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_sld_jtag_hub:18.1:BROADCAST_FEATURE=1,COMPILATION_MODE=0,CONN_INDEX=0,COUNT=3,DEVICE_FAMILY=MAX 10,ENABLE_SOFT_CORE_CONTROLLER=0,FORCE_IR_CAPTURE_FEATURE=1,FORCE_PRE_1_4_FEATURE=0,NEGEDGE_TDO_LATCH=1,NODE_INFO=000011000010000001101110000000000000000001001000011011100000000000001100001000000110111000000001,N_NODE_IR_BITS=5,N_SEL_BITS=2,SETTINGS={mfr_code 110 type_code 132 version 1 instance 1 ir_width 3 bridge_agent 0 prefer_host JTAG} {mfr_code 110 type_code 9 version 0 instance 0 ir_width 4 bridge_agent 0 prefer_host {} } {mfr_code 110 type_code 132 version 1 instance 0 ir_width 3 bridge_agent 0 prefer_host {} } ,TOP_HUB=1"
   instancePathKey="alt_sld_fab:.:alt_sld_fab:.:sldfabric"
   kind="altera_sld_jtag_hub"
   version="18.1"
   name="alt_sld_fab_alt_sld_fab_sldfabric">
  <parameter name="CONN_INDEX" value="0" />
  <parameter name="N_SEL_BITS" value="2" />
  <parameter name="TOP_HUB" value="1" />
  <parameter name="DEVICE_FAMILY" value="MAX 10" />
  <parameter name="N_NODE_IR_BITS" value="5" />
  <parameter
     name="SETTINGS"
     value="{mfr_code 110 type_code 132 version 1 instance 1 ir_width 3 bridge_agent 0 prefer_host JTAG} {mfr_code 110 type_code 9 version 0 instance 0 ir_width 4 bridge_agent 0 prefer_host {} } {mfr_code 110 type_code 132 version 1 instance 0 ir_width 3 bridge_agent 0 prefer_host {} } " />
  <parameter name="FORCE_IR_CAPTURE_FEATURE" value="1" />
  <parameter name="BROADCAST_FEATURE" value="1" />
  <parameter
     name="NODE_INFO"
     value="000011000010000001101110000000000000000001001000011011100000000000001100001000000110111000000001" />
  <parameter name="COMPILATION_MODE" value="0" />
  <parameter name="ENABLE_SOFT_CORE_CONTROLLER" value="0" />
  <parameter name="NEGEDGE_TDO_LATCH" value="1" />
  <parameter name="FORCE_PRE_1_4_FEATURE" value="0" />
  <parameter name="COUNT" value="3" />
  <generatedFiles>
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd"
       type="VHDL"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sld/jtag/altera_sld_jtag_hub/altera_sld_jtag_hub_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="alt_sld_fab_alt_sld_fab" as="sldfabric" />
  <messages>
   <message level="Debug" culprit="alt_sld_fab">queue size: 43 starting:altera_sld_jtag_hub "submodules/alt_sld_fab_alt_sld_fab_sldfabric"</message>
   <message level="Info" culprit="sldfabric"><![CDATA["<b>alt_sld_fab</b>" instantiated <b>altera_sld_jtag_hub</b> "<b>sldfabric</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_connection_identification_hub:18.1:COUNT=1,DESIGN_HASH=a4b9a242d3c81d67b8c6,SETTINGS={width 4 latency 0} "
   instancePathKey="alt_sld_fab:.:alt_sld_fab:.:ident"
   kind="altera_connection_identification_hub"
   version="18.1"
   name="alt_sld_fab_alt_sld_fab_ident">
  <parameter name="COUNT" value="1" />
  <parameter name="SETTINGS" value="{width 4 latency 0} " />
  <parameter name="DESIGN_HASH" value="a4b9a242d3c81d67b8c6" />
  <generatedFiles>
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_ident.sv"
       type="SYSTEM_VERILOG"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sld/core/altera_connection_identification_hub/altera_connection_identification_hub_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="alt_sld_fab_alt_sld_fab" as="ident" />
  <messages>
   <message level="Debug" culprit="alt_sld_fab">queue size: 42 starting:altera_connection_identification_hub "submodules/alt_sld_fab_alt_sld_fab_ident"</message>
   <message level="Info" culprit="ident"><![CDATA["<b>alt_sld_fab</b>" instantiated <b>altera_connection_identification_hub</b> "<b>ident</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_pipeline_stage:18.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=1,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=1,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1"
   instancePathKey="alt_sld_fab:.:alt_sld_fab:.:trfabric:.:h2t_pipeline"
   kind="altera_avalon_st_pipeline_stage"
   version="18.1"
   name="altera_avalon_st_pipeline_stage">
  <generatedFiles>
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="alt_sld_fab_alt_sld_fab_trfabric"
     as="h2t_pipeline,t2h_pipeline,wide_capture_pipeline,capture_pipeline,capture_pipe,sync_pipe0,capture_pipe0_1" />
  <messages>
   <message level="Debug" culprit="alt_sld_fab">queue size: 41 starting:altera_avalon_st_pipeline_stage "submodules/altera_avalon_st_pipeline_stage"</message>
   <message level="Info" culprit="h2t_pipeline"><![CDATA["<b>trfabric</b>" instantiated <b>altera_avalon_st_pipeline_stage</b> "<b>h2t_pipeline</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="demultiplexer:18.1:bitsPerSymbol=8,errorWidth=0,inChannelWidth=1,inErrorWidth=0,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,numOutputInterfaces=2,symbolsPerBeat=1,useHighBitsOfChannel=true,usePackets=true"
   instancePathKey="alt_sld_fab:.:alt_sld_fab:.:trfabric:.:demux"
   kind="demultiplexer"
   version="18.1"
   name="alt_sld_fab_alt_sld_fab_trfabric_demux">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="useHighBitsOfChannel" value="true" />
  <parameter name="usePackets" value="true" />
  <parameter name="symbolsPerBeat" value="1" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inChannelWidth" value="1" />
  <parameter name="bitsPerSymbol" value="8" />
  <parameter name="errorWidth" value="0" />
  <parameter name="inUsePackets" value="true" />
  <parameter name="inUseEmptyPort" value="AUTO" />
  <parameter name="numOutputInterfaces" value="2" />
  <generatedFiles>
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_demultiplexer/avalon-st_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="alt_sld_fab_alt_sld_fab_trfabric" as="demux" />
  <messages>
   <message level="Debug" culprit="alt_sld_fab">queue size: 40 starting:demultiplexer "submodules/alt_sld_fab_alt_sld_fab_trfabric_demux"</message>
   <message level="Info" culprit="demux"><![CDATA["<b>trfabric</b>" instantiated <b>demultiplexer</b> "<b>demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="multiplexer:18.1:bitsPerSymbol=8,errorWidth=0,inErrorWidth=0,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,numInputInterfaces=2,outChannelWidth=1,packetScheduling=true,schedulingSize=2,symbolsPerBeat=1,useHighBitsOfChannel=true,usePackets=true"
   instancePathKey="alt_sld_fab:.:alt_sld_fab:.:trfabric:.:mux"
   kind="multiplexer"
   version="18.1"
   name="alt_sld_fab_alt_sld_fab_trfabric_mux">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="usePackets" value="true" />
  <parameter name="numInputInterfaces" value="2" />
  <parameter name="schedulingSize" value="2" />
  <parameter name="bitsPerSymbol" value="8" />
  <parameter name="packetScheduling" value="true" />
  <parameter name="errorWidth" value="0" />
  <parameter name="outChannelWidth" value="1" />
  <parameter name="inUseEmptyPort" value="AUTO" />
  <parameter name="useHighBitsOfChannel" value="true" />
  <parameter name="symbolsPerBeat" value="1" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_multiplexer/avalon-st_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="alt_sld_fab_alt_sld_fab_trfabric" as="mux" />
  <messages>
   <message level="Debug" culprit="alt_sld_fab">queue size: 38 starting:multiplexer "submodules/alt_sld_fab_alt_sld_fab_trfabric_mux"</message>
   <message level="Info" culprit="mux"><![CDATA["<b>trfabric</b>" instantiated <b>multiplexer</b> "<b>mux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_trace_transacto_lite:18.1:ADDR_WIDTH=8,DATA_WIDTH=32,DEBUG_PIPE_WIDTH=8,USE_RDV=1"
   instancePathKey="alt_sld_fab:.:alt_sld_fab:.:trfabric:.:trans0"
   kind="altera_trace_transacto_lite"
   version="18.1"
   name="altera_trace_transacto_lite">
  <parameter name="USE_RDV" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_trace_transacto_lite.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sld/trace/core/altera_trace_transacto_lite/altera_trace_transacto_lite_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sld/trace/core/altera_trace_transacto_lite/altera_trace_transacto_lite.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="alt_sld_fab_alt_sld_fab_trfabric" as="trans0" />
  <messages>
   <message level="Debug" culprit="alt_sld_fab">queue size: 37 starting:altera_trace_transacto_lite "submodules/altera_trace_transacto_lite"</message>
   <message level="Info" culprit="trans0"><![CDATA["<b>trfabric</b>" instantiated <b>altera_trace_transacto_lite</b> "<b>trans0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_trace_rom:18.1:ADDR_WIDTH=3,DATA_WIDTH=32,DEBUG_TYPE_NAME=,NUM_REGS=5,REG_VALUE_STRING=000010280000000100B71B000000000100000001"
   instancePathKey="alt_sld_fab:.:alt_sld_fab:.:trfabric:.:rom"
   kind="altera_trace_rom"
   version="18.1"
   name="altera_trace_rom">
  <parameter name="ADDR_WIDTH" value="3" />
  <parameter name="DATA_WIDTH" value="32" />
  <parameter
     name="REG_VALUE_STRING"
     value="000010280000000100B71B000000000100000001" />
  <parameter name="NUM_REGS" value="5" />
  <generatedFiles>
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_trace_rom.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sld/trace/core/altera_trace_rom/altera_trace_rom_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sld/trace/core/altera_trace_rom/altera_trace_rom.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="alt_sld_fab_alt_sld_fab_trfabric" as="rom" />
  <messages>
   <message level="Debug" culprit="alt_sld_fab">queue size: 36 starting:altera_trace_rom "submodules/altera_trace_rom"</message>
   <message level="Info" culprit="rom"><![CDATA["<b>trfabric</b>" instantiated <b>altera_trace_rom</b> "<b>rom</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_trace_capture_controller:18.1:ALIGNMENT_BOUNDARIES=0,BUFF_ADDR_WIDTH=13,BUFF_LIMIT_LO=0,BUFF_SIZE=8192,CREDIT_WIDTH=10,DEBUG_READBACK=1,DEVICE_FAMILY=MAX 10,MAX_OUT_PACKET_LENGTH=1024,NUM_PPD=2,PACKET_LEN_BITS=6,PERIODIC_TS_REQ_STARTUP=0,TRACE_CHNL_WIDTH=1,TRACE_DATA_WIDTH=32,TRACE_MAX_CHNL=1,TRACE_SYMBOL_WIDTH=8,WAKE_UP_MODE=IDLE"
   instancePathKey="alt_sld_fab:.:alt_sld_fab:.:trfabric:.:capture"
   kind="altera_trace_capture_controller"
   version="18.1"
   name="altera_trace_capture_controller">
  <parameter name="NUM_PPD" value="2" />
  <parameter name="BUFF_ADDR_WIDTH" value="13" />
  <parameter name="PACKET_LEN_BITS" value="6" />
  <parameter name="CREDIT_WIDTH" value="10" />
  <parameter name="PERIODIC_TS_REQ_STARTUP" value="0" />
  <parameter name="WAKE_UP_MODE" value="IDLE" />
  <parameter name="MAX_OUT_PACKET_LENGTH" value="1024" />
  <parameter name="DEBUG_READBACK" value="1" />
  <parameter name="BUFF_LIMIT_LO" value="0" />
  <parameter name="BUFF_SIZE" value="8192" />
  <parameter name="ALIGNMENT_BOUNDARIES" value="0" />
  <generatedFiles>
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_trace_capture_controller.v"
       type="VERILOG" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_trace_capture_wr_control.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_trace_capture_rd_control.v"
       type="VERILOG" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_trace_capture_segmentiser.v"
       type="VERILOG" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_trace_ts_req_generator.v"
       type="VERILOG" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_trace_wr_control_pl_stage.v"
       type="VERILOG" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_trace_capture_header_parser.v"
       type="VERILOG" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_trace_capture_regs.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sld/trace/core/altera_trace_capture_controller/altera_trace_capture_controller_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sld/trace/core/altera_trace_capture_controller/altera_trace_capture_controller.v" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sld/trace/core/altera_trace_capture_controller/altera_trace_capture_wr_control.sv" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sld/trace/core/altera_trace_capture_controller/altera_trace_capture_rd_control.v" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sld/trace/core/altera_trace_capture_controller/altera_trace_capture_segmentiser.v" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sld/trace/core/altera_trace_capture_controller/altera_trace_ts_req_generator.v" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sld/trace/core/altera_trace_capture_controller/altera_trace_wr_control_pl_stage.v" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sld/trace/core/altera_trace_capture_controller/altera_trace_capture_header_parser.v" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sld/trace/core/altera_trace_capture_controller/altera_trace_capture_regs.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="alt_sld_fab_alt_sld_fab_trfabric" as="capture" />
  <messages>
   <message level="Debug" culprit="alt_sld_fab">queue size: 35 starting:altera_trace_capture_controller "submodules/altera_trace_capture_controller"</message>
   <message level="Info" culprit="capture"><![CDATA["<b>trfabric</b>" instantiated <b>altera_trace_capture_controller</b> "<b>capture</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="data_format_adapter:18.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=4,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,outSymbolsPerBeat=1,outUseEmpty=false,outUseEmptyPort=AUTO"
   instancePathKey="alt_sld_fab:.:alt_sld_fab:.:trfabric:.:capture_width"
   kind="data_format_adapter"
   version="18.1"
   name="alt_sld_fab_alt_sld_fab_trfabric_capture_width">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="outUseEmptyPort" value="AUTO" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="4" />
  <parameter name="inUseEmptyPort" value="AUTO" />
  <parameter name="outUseEmpty" value="false" />
  <parameter name="outSymbolsPerBeat" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width_state_ram.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width_data_ram.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_data_format_adapter/avalon-st_data_format_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="alt_sld_fab_alt_sld_fab_trfabric" as="capture_width" />
  <messages>
   <message level="Debug" culprit="alt_sld_fab">queue size: 33 starting:data_format_adapter "submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width"</message>
   <message level="Info" culprit="capture_width"><![CDATA["<b>trfabric</b>" instantiated <b>data_format_adapter</b> "<b>capture_width</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_onchip_memory2:18.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=trfabric_mem,blockType=AUTO,copyInitFile=false,dataWidth=32,dataWidth2=32,derived_enableDiffWidth=false,derived_gui_ram_block_type=Automatic,derived_init_file_name=trfabric_mem.hex,derived_is_hardcopy=false,derived_set_addr_width=13,derived_set_addr_width2=13,derived_set_data_width=32,derived_set_data_width2=32,derived_singleClockOperation=false,deviceFamily=MAX 10,deviceFeatures=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 0 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 0 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 1 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 0 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 0 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 0 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 0 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 1 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dualPort=false,ecc_enabled=false,enPRInitMode=false,enableDiffWidth=false,initMemContent=false,initializationFileName=onchip_mem.hex,instanceID=NONE,memorySize=32768,readDuringWriteMode=DONT_CARE,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=2,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true"
   instancePathKey="alt_sld_fab:.:alt_sld_fab:.:trfabric:.:mem"
   kind="altera_avalon_onchip_memory2"
   version="18.1"
   name="alt_sld_fab_alt_sld_fab_trfabric_mem">
  <parameter name="derived_singleClockOperation" value="false" />
  <parameter name="derived_is_hardcopy" value="false" />
  <parameter
     name="deviceFeatures"
     value="ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 0 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 0 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 1 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 0 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 0 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 0 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 0 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 1 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter name="autoInitializationFileName" value="trfabric_mem" />
  <parameter name="derived_gui_ram_block_type" value="Automatic" />
  <parameter name="enPRInitMode" value="false" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="writable" value="true" />
  <parameter name="dualPort" value="false" />
  <parameter name="derived_set_addr_width2" value="13" />
  <parameter name="dataWidth" value="32" />
  <parameter name="allowInSystemMemoryContentEditor" value="false" />
  <parameter name="derived_set_addr_width" value="13" />
  <parameter name="derived_init_file_name" value="trfabric_mem.hex" />
  <parameter name="initializationFileName" value="onchip_mem.hex" />
  <parameter name="singleClockOperation" value="false" />
  <parameter name="derived_set_data_width2" value="32" />
  <parameter name="readDuringWriteMode" value="DONT_CARE" />
  <parameter name="blockType" value="AUTO" />
  <parameter name="derived_enableDiffWidth" value="false" />
  <parameter name="useNonDefaultInitFile" value="false" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="copyInitFile" value="false" />
  <parameter name="deviceFamily" value="MAX 10" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="ecc_enabled" value="false" />
  <parameter name="derived_set_data_width" value="32" />
  <parameter name="instanceID" value="NONE" />
  <parameter name="memorySize" value="32768" />
  <parameter name="dataWidth2" value="32" />
  <parameter name="enableDiffWidth" value="false" />
  <parameter name="initMemContent" value="false" />
  <parameter name="slave1Latency" value="2" />
  <parameter name="slave2Latency" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mem.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="alt_sld_fab_alt_sld_fab_trfabric" as="mem" />
  <messages>
   <message level="Debug" culprit="alt_sld_fab">queue size: 31 starting:altera_avalon_onchip_memory2 "submodules/alt_sld_fab_alt_sld_fab_trfabric_mem"</message>
   <message level="Info" culprit="mem">Starting RTL generation for module 'alt_sld_fab_alt_sld_fab_trfabric_mem'</message>
   <message level="Info" culprit="mem">  Generation command is [exec Y:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I Y:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I Y:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I Y:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I Y:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I Y:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I Y:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- Y:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=alt_sld_fab_alt_sld_fab_trfabric_mem --dir=C:/Users/Campo/AppData/Local/Temp/alt8374_6525326515757069427.dir/0017_mem_gen/ --quartus_dir=Y:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Campo/AppData/Local/Temp/alt8374_6525326515757069427.dir/0017_mem_gen//alt_sld_fab_alt_sld_fab_trfabric_mem_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="mem">Done RTL generation for module 'alt_sld_fab_alt_sld_fab_trfabric_mem'</message>
   <message level="Info" culprit="mem"><![CDATA["<b>trfabric</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>mem</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_trace_channel_mapper:18.1:DATA_WIDTH=32,EMPTY_WIDTH=2,IN_CHANNEL=1,MAPPING=0 1,OUT_CHANNEL=1"
   instancePathKey="alt_sld_fab:.:alt_sld_fab:.:trfabric:.:capture_remap"
   kind="altera_trace_channel_mapper"
   version="18.1"
   name="alt_sld_fab_alt_sld_fab_trfabric_capture_remap">
  <parameter name="OUT_CHANNEL" value="1" />
  <parameter name="DATA_WIDTH" value="32" />
  <parameter name="EMPTY_WIDTH" value="2" />
  <parameter name="IN_CHANNEL" value="1" />
  <parameter name="MAPPING" value="0 1" />
  <generatedFiles>
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_remap.sv"
       type="SYSTEM_VERILOG"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sld/trace/core/altera_trace_channel_mapper/altera_trace_channel_mapper_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="alt_sld_fab_alt_sld_fab_trfabric" as="capture_remap" />
  <messages>
   <message level="Debug" culprit="alt_sld_fab">queue size: 29 starting:altera_trace_channel_mapper "submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_remap"</message>
   <message level="Info" culprit="capture_remap"><![CDATA["<b>trfabric</b>" instantiated <b>altera_trace_channel_mapper</b> "<b>capture_remap</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="multiplexer:18.1:bitsPerSymbol=8,errorWidth=0,inErrorWidth=0,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,numInputInterfaces=2,outChannelWidth=1,packetScheduling=true,schedulingSize=2,symbolsPerBeat=4,useHighBitsOfChannel=true,usePackets=true"
   instancePathKey="alt_sld_fab:.:alt_sld_fab:.:trfabric:.:capture_mux0"
   kind="multiplexer"
   version="18.1"
   name="alt_sld_fab_alt_sld_fab_trfabric_capture_mux0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="usePackets" value="true" />
  <parameter name="numInputInterfaces" value="2" />
  <parameter name="schedulingSize" value="2" />
  <parameter name="bitsPerSymbol" value="8" />
  <parameter name="packetScheduling" value="true" />
  <parameter name="errorWidth" value="0" />
  <parameter name="outChannelWidth" value="1" />
  <parameter name="inUseEmptyPort" value="AUTO" />
  <parameter name="useHighBitsOfChannel" value="true" />
  <parameter name="symbolsPerBeat" value="4" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_mux0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_multiplexer/avalon-st_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="alt_sld_fab_alt_sld_fab_trfabric" as="capture_mux0" />
  <messages>
   <message level="Debug" culprit="alt_sld_fab">queue size: 28 starting:multiplexer "submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_mux0"</message>
   <message level="Info" culprit="capture_mux0"><![CDATA["<b>trfabric</b>" instantiated <b>multiplexer</b> "<b>capture_mux0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_trace_timestamp_monitor:18.1:FULL_TS_LENGTH=40,SHORT_TS_BITS=16,SYNC_DEPTH=3,TRACE_DATA_WIDTH=32,TRACE_SYMBOL_WIDTH=8,USE_TS_OUT=false"
   instancePathKey="alt_sld_fab:.:alt_sld_fab:.:trfabric:.:sync0"
   kind="altera_trace_timestamp_monitor"
   version="18.1"
   name="altera_trace_timestamp_monitor">
  <parameter name="TRACE_SYMBOL_WIDTH" value="8" />
  <parameter name="FULL_TS_LENGTH" value="40" />
  <parameter name="TRACE_DATA_WIDTH" value="32" />
  <parameter name="USE_TS_OUT" value="false" />
  <generatedFiles>
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_trace_timestamp_monitor.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sld/trace/monitors/altera_trace_ts_module/altera_trace_timestamp_monitor_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sld/trace/monitors/altera_trace_ts_module/altera_trace_timestamp_monitor.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="alt_sld_fab_alt_sld_fab_trfabric" as="sync0" />
  <messages>
   <message level="Debug" culprit="alt_sld_fab">queue size: 27 starting:altera_trace_timestamp_monitor "submodules/altera_trace_timestamp_monitor"</message>
   <message level="Info" culprit="sync0"><![CDATA["<b>trfabric</b>" instantiated <b>altera_trace_timestamp_monitor</b> "<b>sync0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_mm_bridge:18.1:ADDRESS_UNITS=SYMBOLS,ADDRESS_WIDTH=7,AUTO_ADDRESS_WIDTH=7,BURSTCOUNT_WIDTH=1,DATA_WIDTH=32,HDL_ADDR_WIDTH=7,LINEWRAPBURSTS=0,MAX_BURST_SIZE=1,MAX_PENDING_RESPONSES=1,PIPELINE_COMMAND=0,PIPELINE_RESPONSE=0,SYMBOL_WIDTH=8,SYSINFO_ADDR_WIDTH=7,USE_AUTO_ADDRESS_WIDTH=0,USE_RESPONSE=0"
   instancePathKey="alt_sld_fab:.:alt_sld_fab:.:trfabric:.:bridge_0"
   kind="altera_avalon_mm_bridge"
   version="18.1"
   name="altera_avalon_mm_bridge">
  <parameter name="MAX_BURST_SIZE" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_mm_bridge.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/merlin/altera_avalon_mm_bridge/altera_avalon_mm_bridge_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="alt_sld_fab_alt_sld_fab_trfabric" as="bridge_0" />
  <messages>
   <message level="Debug" culprit="alt_sld_fab">queue size: 24 starting:altera_avalon_mm_bridge "submodules/altera_avalon_mm_bridge"</message>
   <message level="Info" culprit="bridge_0"><![CDATA["<b>trfabric</b>" instantiated <b>altera_avalon_mm_bridge</b> "<b>bridge_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:18.1:AUTO_DEVICE=Unknown,AUTO_DEVICE_FAMILY=MAX 10,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {trans0_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {trans0_master_translator} {AV_ADDRESS_W} {8};set_instance_parameter_value {trans0_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {trans0_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {trans0_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {trans0_master_translator} {UAV_ADDRESS_W} {10};set_instance_parameter_value {trans0_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {trans0_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {trans0_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {trans0_master_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {trans0_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {trans0_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {trans0_master_translator} {USE_READDATA} {1};set_instance_parameter_value {trans0_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {trans0_master_translator} {USE_READ} {1};set_instance_parameter_value {trans0_master_translator} {USE_WRITE} {1};set_instance_parameter_value {trans0_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {trans0_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {trans0_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {trans0_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {trans0_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {trans0_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {trans0_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {trans0_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {trans0_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {trans0_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {trans0_master_translator} {USE_LOCK} {0};set_instance_parameter_value {trans0_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {trans0_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {trans0_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {trans0_master_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {trans0_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {trans0_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {trans0_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {trans0_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {trans0_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {trans0_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {trans0_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {trans0_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {trans0_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {trans0_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {trans0_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {trans0_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {trans0_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {trans0_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {trans0_master_translator} {SYNC_RESET} {0};add_instance {rom_rom_translator} {altera_merlin_slave_translator};set_instance_parameter_value {rom_rom_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {rom_rom_translator} {AV_DATA_W} {32};set_instance_parameter_value {rom_rom_translator} {UAV_DATA_W} {32};set_instance_parameter_value {rom_rom_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {rom_rom_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {rom_rom_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {rom_rom_translator} {UAV_ADDRESS_W} {10};set_instance_parameter_value {rom_rom_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {rom_rom_translator} {AV_READLATENCY} {2};set_instance_parameter_value {rom_rom_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {rom_rom_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {rom_rom_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {rom_rom_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {rom_rom_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {rom_rom_translator} {USE_READDATA} {1};set_instance_parameter_value {rom_rom_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {rom_rom_translator} {USE_READ} {1};set_instance_parameter_value {rom_rom_translator} {USE_WRITE} {0};set_instance_parameter_value {rom_rom_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {rom_rom_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {rom_rom_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {rom_rom_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {rom_rom_translator} {USE_ADDRESS} {1};set_instance_parameter_value {rom_rom_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {rom_rom_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {rom_rom_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {rom_rom_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {rom_rom_translator} {USE_LOCK} {0};set_instance_parameter_value {rom_rom_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {rom_rom_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {rom_rom_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {rom_rom_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {rom_rom_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {rom_rom_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {rom_rom_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {rom_rom_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {rom_rom_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {rom_rom_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {rom_rom_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {rom_rom_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {rom_rom_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {rom_rom_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {2};set_instance_parameter_value {rom_rom_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {rom_rom_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {rom_rom_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {rom_rom_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {rom_rom_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {rom_rom_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {rom_rom_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {rom_rom_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {rom_rom_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {rom_rom_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {rom_rom_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {capture_csr_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {capture_csr_slave_translator} {AV_ADDRESS_W} {6};set_instance_parameter_value {capture_csr_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {capture_csr_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {capture_csr_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {capture_csr_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {capture_csr_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {capture_csr_slave_translator} {UAV_ADDRESS_W} {10};set_instance_parameter_value {capture_csr_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {capture_csr_slave_translator} {AV_READLATENCY} {2};set_instance_parameter_value {capture_csr_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {capture_csr_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {capture_csr_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {capture_csr_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {capture_csr_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {capture_csr_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {capture_csr_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {capture_csr_slave_translator} {USE_READ} {1};set_instance_parameter_value {capture_csr_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {capture_csr_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {capture_csr_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {capture_csr_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {capture_csr_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {capture_csr_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {capture_csr_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {capture_csr_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {capture_csr_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {capture_csr_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {capture_csr_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {capture_csr_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {capture_csr_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {capture_csr_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {capture_csr_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {capture_csr_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {capture_csr_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {capture_csr_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {capture_csr_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {capture_csr_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {capture_csr_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {capture_csr_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {capture_csr_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {capture_csr_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {capture_csr_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {2};set_instance_parameter_value {capture_csr_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {capture_csr_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {capture_csr_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {capture_csr_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {capture_csr_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {capture_csr_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {capture_csr_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {capture_csr_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {capture_csr_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {capture_csr_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {capture_csr_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {bridge_0_s0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {bridge_0_s0_translator} {AV_ADDRESS_W} {7};set_instance_parameter_value {bridge_0_s0_translator} {AV_DATA_W} {32};set_instance_parameter_value {bridge_0_s0_translator} {UAV_DATA_W} {32};set_instance_parameter_value {bridge_0_s0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {bridge_0_s0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {bridge_0_s0_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {bridge_0_s0_translator} {UAV_ADDRESS_W} {10};set_instance_parameter_value {bridge_0_s0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {bridge_0_s0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {bridge_0_s0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {bridge_0_s0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {bridge_0_s0_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {bridge_0_s0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {bridge_0_s0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {bridge_0_s0_translator} {USE_READDATA} {1};set_instance_parameter_value {bridge_0_s0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {bridge_0_s0_translator} {USE_READ} {1};set_instance_parameter_value {bridge_0_s0_translator} {USE_WRITE} {1};set_instance_parameter_value {bridge_0_s0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {bridge_0_s0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {bridge_0_s0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {bridge_0_s0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {bridge_0_s0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {bridge_0_s0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {bridge_0_s0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {bridge_0_s0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {bridge_0_s0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {bridge_0_s0_translator} {USE_LOCK} {0};set_instance_parameter_value {bridge_0_s0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {bridge_0_s0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {bridge_0_s0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {bridge_0_s0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {bridge_0_s0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {bridge_0_s0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {bridge_0_s0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {bridge_0_s0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {bridge_0_s0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {bridge_0_s0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {bridge_0_s0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {bridge_0_s0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {bridge_0_s0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {bridge_0_s0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {bridge_0_s0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {bridge_0_s0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {bridge_0_s0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {bridge_0_s0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {bridge_0_s0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {bridge_0_s0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {bridge_0_s0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {bridge_0_s0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {bridge_0_s0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {bridge_0_s0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {bridge_0_s0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {trans0_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {trans0_master_agent} {PKT_ORI_BURST_SIZE_H} {81};set_instance_parameter_value {trans0_master_agent} {PKT_ORI_BURST_SIZE_L} {79};set_instance_parameter_value {trans0_master_agent} {PKT_RESPONSE_STATUS_H} {78};set_instance_parameter_value {trans0_master_agent} {PKT_RESPONSE_STATUS_L} {77};set_instance_parameter_value {trans0_master_agent} {PKT_QOS_H} {64};set_instance_parameter_value {trans0_master_agent} {PKT_QOS_L} {64};set_instance_parameter_value {trans0_master_agent} {PKT_DATA_SIDEBAND_H} {62};set_instance_parameter_value {trans0_master_agent} {PKT_DATA_SIDEBAND_L} {62};set_instance_parameter_value {trans0_master_agent} {PKT_ADDR_SIDEBAND_H} {61};set_instance_parameter_value {trans0_master_agent} {PKT_ADDR_SIDEBAND_L} {61};set_instance_parameter_value {trans0_master_agent} {PKT_BURST_TYPE_H} {60};set_instance_parameter_value {trans0_master_agent} {PKT_BURST_TYPE_L} {59};set_instance_parameter_value {trans0_master_agent} {PKT_CACHE_H} {76};set_instance_parameter_value {trans0_master_agent} {PKT_CACHE_L} {73};set_instance_parameter_value {trans0_master_agent} {PKT_THREAD_ID_H} {69};set_instance_parameter_value {trans0_master_agent} {PKT_THREAD_ID_L} {69};set_instance_parameter_value {trans0_master_agent} {PKT_BURST_SIZE_H} {58};set_instance_parameter_value {trans0_master_agent} {PKT_BURST_SIZE_L} {56};set_instance_parameter_value {trans0_master_agent} {PKT_TRANS_EXCLUSIVE} {51};set_instance_parameter_value {trans0_master_agent} {PKT_TRANS_LOCK} {50};set_instance_parameter_value {trans0_master_agent} {PKT_BEGIN_BURST} {63};set_instance_parameter_value {trans0_master_agent} {PKT_PROTECTION_H} {72};set_instance_parameter_value {trans0_master_agent} {PKT_PROTECTION_L} {70};set_instance_parameter_value {trans0_master_agent} {PKT_BURSTWRAP_H} {55};set_instance_parameter_value {trans0_master_agent} {PKT_BURSTWRAP_L} {55};set_instance_parameter_value {trans0_master_agent} {PKT_BYTE_CNT_H} {54};set_instance_parameter_value {trans0_master_agent} {PKT_BYTE_CNT_L} {52};set_instance_parameter_value {trans0_master_agent} {PKT_ADDR_H} {45};set_instance_parameter_value {trans0_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {trans0_master_agent} {PKT_TRANS_COMPRESSED_READ} {46};set_instance_parameter_value {trans0_master_agent} {PKT_TRANS_POSTED} {47};set_instance_parameter_value {trans0_master_agent} {PKT_TRANS_WRITE} {48};set_instance_parameter_value {trans0_master_agent} {PKT_TRANS_READ} {49};set_instance_parameter_value {trans0_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {trans0_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {trans0_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {trans0_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {trans0_master_agent} {PKT_SRC_ID_H} {66};set_instance_parameter_value {trans0_master_agent} {PKT_SRC_ID_L} {65};set_instance_parameter_value {trans0_master_agent} {PKT_DEST_ID_H} {68};set_instance_parameter_value {trans0_master_agent} {PKT_DEST_ID_L} {67};set_instance_parameter_value {trans0_master_agent} {ST_DATA_W} {82};set_instance_parameter_value {trans0_master_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {trans0_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {trans0_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {trans0_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {trans0_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};set_instance_parameter_value {trans0_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;rom_rom_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;capture_csr_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000100&quot;
   end=&quot;0x00000000000000200&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;bridge_0_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000300&quot;
   end=&quot;0x00000000000000380&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {trans0_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {trans0_master_agent} {ID} {0};set_instance_parameter_value {trans0_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {trans0_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {trans0_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {trans0_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {trans0_master_agent} {USE_WRITERESPONSE} {0};add_instance {rom_rom_agent} {altera_merlin_slave_agent};set_instance_parameter_value {rom_rom_agent} {PKT_ORI_BURST_SIZE_H} {81};set_instance_parameter_value {rom_rom_agent} {PKT_ORI_BURST_SIZE_L} {79};set_instance_parameter_value {rom_rom_agent} {PKT_RESPONSE_STATUS_H} {78};set_instance_parameter_value {rom_rom_agent} {PKT_RESPONSE_STATUS_L} {77};set_instance_parameter_value {rom_rom_agent} {PKT_BURST_SIZE_H} {58};set_instance_parameter_value {rom_rom_agent} {PKT_BURST_SIZE_L} {56};set_instance_parameter_value {rom_rom_agent} {PKT_TRANS_LOCK} {50};set_instance_parameter_value {rom_rom_agent} {PKT_BEGIN_BURST} {63};set_instance_parameter_value {rom_rom_agent} {PKT_PROTECTION_H} {72};set_instance_parameter_value {rom_rom_agent} {PKT_PROTECTION_L} {70};set_instance_parameter_value {rom_rom_agent} {PKT_BURSTWRAP_H} {55};set_instance_parameter_value {rom_rom_agent} {PKT_BURSTWRAP_L} {55};set_instance_parameter_value {rom_rom_agent} {PKT_BYTE_CNT_H} {54};set_instance_parameter_value {rom_rom_agent} {PKT_BYTE_CNT_L} {52};set_instance_parameter_value {rom_rom_agent} {PKT_ADDR_H} {45};set_instance_parameter_value {rom_rom_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {rom_rom_agent} {PKT_TRANS_COMPRESSED_READ} {46};set_instance_parameter_value {rom_rom_agent} {PKT_TRANS_POSTED} {47};set_instance_parameter_value {rom_rom_agent} {PKT_TRANS_WRITE} {48};set_instance_parameter_value {rom_rom_agent} {PKT_TRANS_READ} {49};set_instance_parameter_value {rom_rom_agent} {PKT_DATA_H} {31};set_instance_parameter_value {rom_rom_agent} {PKT_DATA_L} {0};set_instance_parameter_value {rom_rom_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {rom_rom_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {rom_rom_agent} {PKT_SRC_ID_H} {66};set_instance_parameter_value {rom_rom_agent} {PKT_SRC_ID_L} {65};set_instance_parameter_value {rom_rom_agent} {PKT_DEST_ID_H} {68};set_instance_parameter_value {rom_rom_agent} {PKT_DEST_ID_L} {67};set_instance_parameter_value {rom_rom_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {rom_rom_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {rom_rom_agent} {ST_DATA_W} {82};set_instance_parameter_value {rom_rom_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {rom_rom_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {rom_rom_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {rom_rom_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rom_rom_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {rom_rom_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {rom_rom_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {rom_rom_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {rom_rom_agent} {ID} {2};set_instance_parameter_value {rom_rom_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {rom_rom_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {rom_rom_agent} {ECC_ENABLE} {0};add_instance {rom_rom_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {rom_rom_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {rom_rom_agent_rsp_fifo} {BITS_PER_SYMBOL} {83};set_instance_parameter_value {rom_rom_agent_rsp_fifo} {FIFO_DEPTH} {3};set_instance_parameter_value {rom_rom_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {rom_rom_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {rom_rom_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {rom_rom_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {rom_rom_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {rom_rom_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {rom_rom_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {rom_rom_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {rom_rom_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {rom_rom_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {rom_rom_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {capture_csr_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {capture_csr_slave_agent} {PKT_ORI_BURST_SIZE_H} {81};set_instance_parameter_value {capture_csr_slave_agent} {PKT_ORI_BURST_SIZE_L} {79};set_instance_parameter_value {capture_csr_slave_agent} {PKT_RESPONSE_STATUS_H} {78};set_instance_parameter_value {capture_csr_slave_agent} {PKT_RESPONSE_STATUS_L} {77};set_instance_parameter_value {capture_csr_slave_agent} {PKT_BURST_SIZE_H} {58};set_instance_parameter_value {capture_csr_slave_agent} {PKT_BURST_SIZE_L} {56};set_instance_parameter_value {capture_csr_slave_agent} {PKT_TRANS_LOCK} {50};set_instance_parameter_value {capture_csr_slave_agent} {PKT_BEGIN_BURST} {63};set_instance_parameter_value {capture_csr_slave_agent} {PKT_PROTECTION_H} {72};set_instance_parameter_value {capture_csr_slave_agent} {PKT_PROTECTION_L} {70};set_instance_parameter_value {capture_csr_slave_agent} {PKT_BURSTWRAP_H} {55};set_instance_parameter_value {capture_csr_slave_agent} {PKT_BURSTWRAP_L} {55};set_instance_parameter_value {capture_csr_slave_agent} {PKT_BYTE_CNT_H} {54};set_instance_parameter_value {capture_csr_slave_agent} {PKT_BYTE_CNT_L} {52};set_instance_parameter_value {capture_csr_slave_agent} {PKT_ADDR_H} {45};set_instance_parameter_value {capture_csr_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {capture_csr_slave_agent} {PKT_TRANS_COMPRESSED_READ} {46};set_instance_parameter_value {capture_csr_slave_agent} {PKT_TRANS_POSTED} {47};set_instance_parameter_value {capture_csr_slave_agent} {PKT_TRANS_WRITE} {48};set_instance_parameter_value {capture_csr_slave_agent} {PKT_TRANS_READ} {49};set_instance_parameter_value {capture_csr_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {capture_csr_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {capture_csr_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {capture_csr_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {capture_csr_slave_agent} {PKT_SRC_ID_H} {66};set_instance_parameter_value {capture_csr_slave_agent} {PKT_SRC_ID_L} {65};set_instance_parameter_value {capture_csr_slave_agent} {PKT_DEST_ID_H} {68};set_instance_parameter_value {capture_csr_slave_agent} {PKT_DEST_ID_L} {67};set_instance_parameter_value {capture_csr_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {capture_csr_slave_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {capture_csr_slave_agent} {ST_DATA_W} {82};set_instance_parameter_value {capture_csr_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {capture_csr_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {capture_csr_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {capture_csr_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};set_instance_parameter_value {capture_csr_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {capture_csr_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {capture_csr_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {capture_csr_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {capture_csr_slave_agent} {ID} {1};set_instance_parameter_value {capture_csr_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {capture_csr_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {capture_csr_slave_agent} {ECC_ENABLE} {0};add_instance {capture_csr_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {capture_csr_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {capture_csr_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {83};set_instance_parameter_value {capture_csr_slave_agent_rsp_fifo} {FIFO_DEPTH} {3};set_instance_parameter_value {capture_csr_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {capture_csr_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {capture_csr_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {capture_csr_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {capture_csr_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {capture_csr_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {capture_csr_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {capture_csr_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {capture_csr_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {capture_csr_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {capture_csr_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {bridge_0_s0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {bridge_0_s0_agent} {PKT_ORI_BURST_SIZE_H} {81};set_instance_parameter_value {bridge_0_s0_agent} {PKT_ORI_BURST_SIZE_L} {79};set_instance_parameter_value {bridge_0_s0_agent} {PKT_RESPONSE_STATUS_H} {78};set_instance_parameter_value {bridge_0_s0_agent} {PKT_RESPONSE_STATUS_L} {77};set_instance_parameter_value {bridge_0_s0_agent} {PKT_BURST_SIZE_H} {58};set_instance_parameter_value {bridge_0_s0_agent} {PKT_BURST_SIZE_L} {56};set_instance_parameter_value {bridge_0_s0_agent} {PKT_TRANS_LOCK} {50};set_instance_parameter_value {bridge_0_s0_agent} {PKT_BEGIN_BURST} {63};set_instance_parameter_value {bridge_0_s0_agent} {PKT_PROTECTION_H} {72};set_instance_parameter_value {bridge_0_s0_agent} {PKT_PROTECTION_L} {70};set_instance_parameter_value {bridge_0_s0_agent} {PKT_BURSTWRAP_H} {55};set_instance_parameter_value {bridge_0_s0_agent} {PKT_BURSTWRAP_L} {55};set_instance_parameter_value {bridge_0_s0_agent} {PKT_BYTE_CNT_H} {54};set_instance_parameter_value {bridge_0_s0_agent} {PKT_BYTE_CNT_L} {52};set_instance_parameter_value {bridge_0_s0_agent} {PKT_ADDR_H} {45};set_instance_parameter_value {bridge_0_s0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {bridge_0_s0_agent} {PKT_TRANS_COMPRESSED_READ} {46};set_instance_parameter_value {bridge_0_s0_agent} {PKT_TRANS_POSTED} {47};set_instance_parameter_value {bridge_0_s0_agent} {PKT_TRANS_WRITE} {48};set_instance_parameter_value {bridge_0_s0_agent} {PKT_TRANS_READ} {49};set_instance_parameter_value {bridge_0_s0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {bridge_0_s0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {bridge_0_s0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {bridge_0_s0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {bridge_0_s0_agent} {PKT_SRC_ID_H} {66};set_instance_parameter_value {bridge_0_s0_agent} {PKT_SRC_ID_L} {65};set_instance_parameter_value {bridge_0_s0_agent} {PKT_DEST_ID_H} {68};set_instance_parameter_value {bridge_0_s0_agent} {PKT_DEST_ID_L} {67};set_instance_parameter_value {bridge_0_s0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {bridge_0_s0_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {bridge_0_s0_agent} {ST_DATA_W} {82};set_instance_parameter_value {bridge_0_s0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {bridge_0_s0_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {bridge_0_s0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {bridge_0_s0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};set_instance_parameter_value {bridge_0_s0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {bridge_0_s0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {bridge_0_s0_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {bridge_0_s0_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {bridge_0_s0_agent} {ID} {0};set_instance_parameter_value {bridge_0_s0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {bridge_0_s0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {bridge_0_s0_agent} {ECC_ENABLE} {0};add_instance {bridge_0_s0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {bridge_0_s0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {bridge_0_s0_agent_rsp_fifo} {BITS_PER_SYMBOL} {83};set_instance_parameter_value {bridge_0_s0_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {bridge_0_s0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {bridge_0_s0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {bridge_0_s0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {bridge_0_s0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {bridge_0_s0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {bridge_0_s0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {bridge_0_s0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {bridge_0_s0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {bridge_0_s0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {bridge_0_s0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {bridge_0_s0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {2 1 0 };set_instance_parameter_value {router} {CHANNEL_ID} {001 010 100 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {read both both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x100 0x300 };set_instance_parameter_value {router} {END_ADDRESS} {0x20 0x200 0x380 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {45};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {72};set_instance_parameter_value {router} {PKT_PROTECTION_L} {70};set_instance_parameter_value {router} {PKT_DEST_ID_H} {68};set_instance_parameter_value {router} {PKT_DEST_ID_L} {67};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {48};set_instance_parameter_value {router} {PKT_TRANS_READ} {49};set_instance_parameter_value {router} {ST_DATA_W} {82};set_instance_parameter_value {router} {ST_CHANNEL_W} {3};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {1};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {1};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {45};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {72};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {70};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {68};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {67};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {48};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {49};set_instance_parameter_value {router_001} {ST_DATA_W} {82};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {45};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {72};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {70};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {68};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {67};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {48};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {49};set_instance_parameter_value {router_002} {ST_DATA_W} {82};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {3};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {45};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {72};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {70};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {68};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {67};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {48};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {49};set_instance_parameter_value {router_003} {ST_DATA_W} {82};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {3};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {trans0_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {trans0_master_limiter} {PKT_DEST_ID_H} {68};set_instance_parameter_value {trans0_master_limiter} {PKT_DEST_ID_L} {67};set_instance_parameter_value {trans0_master_limiter} {PKT_SRC_ID_H} {66};set_instance_parameter_value {trans0_master_limiter} {PKT_SRC_ID_L} {65};set_instance_parameter_value {trans0_master_limiter} {PKT_BYTE_CNT_H} {54};set_instance_parameter_value {trans0_master_limiter} {PKT_BYTE_CNT_L} {52};set_instance_parameter_value {trans0_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {trans0_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {trans0_master_limiter} {PKT_TRANS_POSTED} {47};set_instance_parameter_value {trans0_master_limiter} {PKT_TRANS_WRITE} {48};set_instance_parameter_value {trans0_master_limiter} {PKT_THREAD_ID_H} {69};set_instance_parameter_value {trans0_master_limiter} {PKT_THREAD_ID_L} {69};set_instance_parameter_value {trans0_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {trans0_master_limiter} {MAX_OUTSTANDING_RESPONSES} {2};set_instance_parameter_value {trans0_master_limiter} {PIPELINED} {0};set_instance_parameter_value {trans0_master_limiter} {ST_DATA_W} {82};set_instance_parameter_value {trans0_master_limiter} {ST_CHANNEL_W} {3};set_instance_parameter_value {trans0_master_limiter} {VALID_WIDTH} {3};set_instance_parameter_value {trans0_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {trans0_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {trans0_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {trans0_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {trans0_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};set_instance_parameter_value {trans0_master_limiter} {REORDER} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {82};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {3};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {3};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {82};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {50};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {82};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {50};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {82};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {50};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {82};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {82};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {82};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {82};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {3};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {50};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};add_instance {trans0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {trans0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {trans0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {trans0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {trans0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clock0_out_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clock0_out_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {12000000};set_instance_parameter_value {clock0_out_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {trans0_master_translator.avalon_universal_master_0} {trans0_master_agent.av} {avalon};set_connection_parameter_value {trans0_master_translator.avalon_universal_master_0/trans0_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {trans0_master_translator.avalon_universal_master_0/trans0_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {trans0_master_translator.avalon_universal_master_0/trans0_master_agent.av} {defaultConnection} {false};add_connection {rom_rom_agent.m0} {rom_rom_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {rom_rom_agent.m0/rom_rom_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {rom_rom_agent.m0/rom_rom_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {rom_rom_agent.m0/rom_rom_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {rom_rom_agent.rf_source} {rom_rom_agent_rsp_fifo.in} {avalon_streaming};add_connection {rom_rom_agent_rsp_fifo.out} {rom_rom_agent.rf_sink} {avalon_streaming};add_connection {rom_rom_agent.rdata_fifo_src} {rom_rom_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {rom_rom_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/rom_rom_agent.cp} {qsys_mm.command};add_connection {capture_csr_slave_agent.m0} {capture_csr_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {capture_csr_slave_agent.m0/capture_csr_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {capture_csr_slave_agent.m0/capture_csr_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {capture_csr_slave_agent.m0/capture_csr_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {capture_csr_slave_agent.rf_source} {capture_csr_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {capture_csr_slave_agent_rsp_fifo.out} {capture_csr_slave_agent.rf_sink} {avalon_streaming};add_connection {capture_csr_slave_agent.rdata_fifo_src} {capture_csr_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_001.src} {capture_csr_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/capture_csr_slave_agent.cp} {qsys_mm.command};add_connection {bridge_0_s0_agent.m0} {bridge_0_s0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {bridge_0_s0_agent.m0/bridge_0_s0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {bridge_0_s0_agent.m0/bridge_0_s0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {bridge_0_s0_agent.m0/bridge_0_s0_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {bridge_0_s0_agent.rf_source} {bridge_0_s0_agent_rsp_fifo.in} {avalon_streaming};add_connection {bridge_0_s0_agent_rsp_fifo.out} {bridge_0_s0_agent.rf_sink} {avalon_streaming};add_connection {bridge_0_s0_agent.rdata_fifo_src} {bridge_0_s0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_002.src} {bridge_0_s0_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/bridge_0_s0_agent.cp} {qsys_mm.command};add_connection {trans0_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {trans0_master_agent.cp/router.sink} {qsys_mm.command};add_connection {rom_rom_agent.rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {rom_rom_agent.rp/router_001.sink} {qsys_mm.response};add_connection {router_001.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/rsp_demux.sink} {qsys_mm.response};add_connection {capture_csr_slave_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {capture_csr_slave_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {bridge_0_s0_agent.rp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {bridge_0_s0_agent.rp/router_003.sink} {qsys_mm.response};add_connection {router_003.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {router.src} {trans0_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/trans0_master_limiter.cmd_sink} {qsys_mm.command};add_connection {trans0_master_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {trans0_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {trans0_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/trans0_master_limiter.rsp_sink} {qsys_mm.response};add_connection {trans0_master_limiter.rsp_src} {trans0_master_agent.rp} {avalon_streaming};preview_set_connection_tag {trans0_master_limiter.rsp_src/trans0_master_agent.rp} {qsys_mm.response};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.response};add_connection {trans0_master_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {trans0_reset_reset_bridge.out_reset} {trans0_master_translator.reset} {reset};add_connection {trans0_reset_reset_bridge.out_reset} {rom_rom_translator.reset} {reset};add_connection {trans0_reset_reset_bridge.out_reset} {capture_csr_slave_translator.reset} {reset};add_connection {trans0_reset_reset_bridge.out_reset} {bridge_0_s0_translator.reset} {reset};add_connection {trans0_reset_reset_bridge.out_reset} {trans0_master_agent.clk_reset} {reset};add_connection {trans0_reset_reset_bridge.out_reset} {rom_rom_agent.clk_reset} {reset};add_connection {trans0_reset_reset_bridge.out_reset} {rom_rom_agent_rsp_fifo.clk_reset} {reset};add_connection {trans0_reset_reset_bridge.out_reset} {capture_csr_slave_agent.clk_reset} {reset};add_connection {trans0_reset_reset_bridge.out_reset} {capture_csr_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {trans0_reset_reset_bridge.out_reset} {bridge_0_s0_agent.clk_reset} {reset};add_connection {trans0_reset_reset_bridge.out_reset} {bridge_0_s0_agent_rsp_fifo.clk_reset} {reset};add_connection {trans0_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {trans0_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {trans0_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {trans0_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {trans0_reset_reset_bridge.out_reset} {trans0_master_limiter.clk_reset} {reset};add_connection {trans0_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {trans0_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {trans0_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {trans0_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {trans0_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {trans0_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {trans0_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {trans0_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {clock0_out_clk_clock_bridge.out_clk} {trans0_master_translator.clk} {clock};add_connection {clock0_out_clk_clock_bridge.out_clk} {rom_rom_translator.clk} {clock};add_connection {clock0_out_clk_clock_bridge.out_clk} {capture_csr_slave_translator.clk} {clock};add_connection {clock0_out_clk_clock_bridge.out_clk} {bridge_0_s0_translator.clk} {clock};add_connection {clock0_out_clk_clock_bridge.out_clk} {trans0_master_agent.clk} {clock};add_connection {clock0_out_clk_clock_bridge.out_clk} {rom_rom_agent.clk} {clock};add_connection {clock0_out_clk_clock_bridge.out_clk} {rom_rom_agent_rsp_fifo.clk} {clock};add_connection {clock0_out_clk_clock_bridge.out_clk} {capture_csr_slave_agent.clk} {clock};add_connection {clock0_out_clk_clock_bridge.out_clk} {capture_csr_slave_agent_rsp_fifo.clk} {clock};add_connection {clock0_out_clk_clock_bridge.out_clk} {bridge_0_s0_agent.clk} {clock};add_connection {clock0_out_clk_clock_bridge.out_clk} {bridge_0_s0_agent_rsp_fifo.clk} {clock};add_connection {clock0_out_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clock0_out_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clock0_out_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {clock0_out_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {clock0_out_clk_clock_bridge.out_clk} {trans0_master_limiter.clk} {clock};add_connection {clock0_out_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clock0_out_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clock0_out_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clock0_out_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clock0_out_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {clock0_out_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {clock0_out_clk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {clock0_out_clk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {clock0_out_clk_clock_bridge.out_clk} {trans0_reset_reset_bridge.clk} {clock};add_interface {clock0_out_clk} {clock} {slave};set_interface_property {clock0_out_clk} {EXPORT_OF} {clock0_out_clk_clock_bridge.in_clk};add_interface {trans0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {trans0_reset_reset_bridge_in_reset} {EXPORT_OF} {trans0_reset_reset_bridge.in_reset};add_interface {trans0_master} {avalon} {slave};set_interface_property {trans0_master} {EXPORT_OF} {trans0_master_translator.avalon_anti_master_0};add_interface {bridge_0_s0} {avalon} {master};set_interface_property {bridge_0_s0} {EXPORT_OF} {bridge_0_s0_translator.avalon_anti_slave_0};add_interface {capture_csr_slave} {avalon} {master};set_interface_property {capture_csr_slave} {EXPORT_OF} {capture_csr_slave_translator.avalon_anti_slave_0};add_interface {rom_rom} {avalon} {master};set_interface_property {rom_rom} {EXPORT_OF} {rom_rom_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.bridge_0.s0} {0};set_module_assignment {interconnect_id.capture.csr_slave} {1};set_module_assignment {interconnect_id.rom.rom} {2};set_module_assignment {interconnect_id.trans0.master} {0};(altera_merlin_master_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=8,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=10,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=2,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=2,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=12000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=10,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=0,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=6,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=2,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=2,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=12000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=10,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=7,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=12000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=10,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_agent:18.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;rom_rom_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;capture_csr_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000100&quot;
   end=&quot;0x00000000000000200&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;bridge_0_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000300&quot;
   end=&quot;0x00000000000000380&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0),PKT_ADDR_H=45,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=61,PKT_ADDR_SIDEBAND_L=61,PKT_BEGIN_BURST=63,PKT_BURSTWRAP_H=55,PKT_BURSTWRAP_L=55,PKT_BURST_SIZE_H=58,PKT_BURST_SIZE_L=56,PKT_BURST_TYPE_H=60,PKT_BURST_TYPE_L=59,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=54,PKT_BYTE_CNT_L=52,PKT_CACHE_H=76,PKT_CACHE_L=73,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=62,PKT_DATA_SIDEBAND_L=62,PKT_DEST_ID_H=68,PKT_DEST_ID_L=67,PKT_ORI_BURST_SIZE_H=81,PKT_ORI_BURST_SIZE_L=79,PKT_PROTECTION_H=72,PKT_PROTECTION_L=70,PKT_QOS_H=64,PKT_QOS_L=64,PKT_RESPONSE_STATUS_H=78,PKT_RESPONSE_STATUS_L=77,PKT_SRC_ID_H=66,PKT_SRC_ID_L=65,PKT_THREAD_ID_H=69,PKT_THREAD_ID_L=69,PKT_TRANS_COMPRESSED_READ=46,PKT_TRANS_EXCLUSIVE=51,PKT_TRANS_LOCK=50,PKT_TRANS_POSTED=47,PKT_TRANS_READ=49,PKT_TRANS_WRITE=48,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=3,ST_DATA_W=82,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=2,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0),PKT_ADDR_H=45,PKT_ADDR_L=36,PKT_BEGIN_BURST=63,PKT_BURSTWRAP_H=55,PKT_BURSTWRAP_L=55,PKT_BURST_SIZE_H=58,PKT_BURST_SIZE_L=56,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=54,PKT_BYTE_CNT_L=52,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=68,PKT_DEST_ID_L=67,PKT_ORI_BURST_SIZE_H=81,PKT_ORI_BURST_SIZE_L=79,PKT_PROTECTION_H=72,PKT_PROTECTION_L=70,PKT_RESPONSE_STATUS_H=78,PKT_RESPONSE_STATUS_L=77,PKT_SRC_ID_H=66,PKT_SRC_ID_L=65,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=46,PKT_TRANS_LOCK=50,PKT_TRANS_POSTED=47,PKT_TRANS_READ=49,PKT_TRANS_WRITE=48,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=3,ST_DATA_W=82,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=83,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=3,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=1,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0),PKT_ADDR_H=45,PKT_ADDR_L=36,PKT_BEGIN_BURST=63,PKT_BURSTWRAP_H=55,PKT_BURSTWRAP_L=55,PKT_BURST_SIZE_H=58,PKT_BURST_SIZE_L=56,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=54,PKT_BYTE_CNT_L=52,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=68,PKT_DEST_ID_L=67,PKT_ORI_BURST_SIZE_H=81,PKT_ORI_BURST_SIZE_L=79,PKT_PROTECTION_H=72,PKT_PROTECTION_L=70,PKT_RESPONSE_STATUS_H=78,PKT_RESPONSE_STATUS_L=77,PKT_SRC_ID_H=66,PKT_SRC_ID_L=65,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=46,PKT_TRANS_LOCK=50,PKT_TRANS_POSTED=47,PKT_TRANS_READ=49,PKT_TRANS_WRITE=48,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=3,ST_DATA_W=82,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=83,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=3,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0),PKT_ADDR_H=45,PKT_ADDR_L=36,PKT_BEGIN_BURST=63,PKT_BURSTWRAP_H=55,PKT_BURSTWRAP_L=55,PKT_BURST_SIZE_H=58,PKT_BURST_SIZE_L=56,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=54,PKT_BYTE_CNT_L=52,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=68,PKT_DEST_ID_L=67,PKT_ORI_BURST_SIZE_H=81,PKT_ORI_BURST_SIZE_L=79,PKT_PROTECTION_H=72,PKT_PROTECTION_L=70,PKT_RESPONSE_STATUS_H=78,PKT_RESPONSE_STATUS_L=77,PKT_SRC_ID_H=66,PKT_SRC_ID_L=65,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=46,PKT_TRANS_LOCK=50,PKT_TRANS_POSTED=47,PKT_TRANS_READ=49,PKT_TRANS_WRITE=48,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=3,ST_DATA_W=82,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=83,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_router:18.1:CHANNEL_ID=001,010,100,DECODER_TYPE=0,DEFAULT_CHANNEL=1,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,1,0,END_ADDRESS=0x20,0x200,0x380,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,PKT_ADDR_H=45,PKT_ADDR_L=36,PKT_DEST_ID_H=68,PKT_DEST_ID_L=67,PKT_PROTECTION_H=72,PKT_PROTECTION_L=70,PKT_TRANS_READ=49,PKT_TRANS_WRITE=48,SECURED_RANGE_LIST=0,0,0,SECURED_RANGE_PAIRS=0,0,0,SLAVES_INFO=2:001:0x0:0x20:read:1:0:0:1,1:010:0x100:0x200:both:1:0:0:1,0:100:0x300:0x380:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x100,0x300,ST_CHANNEL_W=3,ST_DATA_W=82,TYPE_OF_TRANSACTION=read,both,both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=45,PKT_ADDR_L=36,PKT_DEST_ID_H=68,PKT_DEST_ID_L=67,PKT_PROTECTION_H=72,PKT_PROTECTION_L=70,PKT_TRANS_READ=49,PKT_TRANS_WRITE=48,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=3,ST_DATA_W=82,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=45,PKT_ADDR_L=36,PKT_DEST_ID_H=68,PKT_DEST_ID_L=67,PKT_PROTECTION_H=72,PKT_PROTECTION_L=70,PKT_TRANS_READ=49,PKT_TRANS_WRITE=48,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=3,ST_DATA_W=82,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=45,PKT_ADDR_L=36,PKT_DEST_ID_H=68,PKT_DEST_ID_L=67,PKT_PROTECTION_H=72,PKT_PROTECTION_L=70,PKT_TRANS_READ=49,PKT_TRANS_WRITE=48,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=3,ST_DATA_W=82,TYPE_OF_TRANSACTION=both)(altera_merlin_traffic_limiter:18.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=2,MERLIN_PACKET_FORMAT=ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=54,PKT_BYTE_CNT_L=52,PKT_DEST_ID_H=68,PKT_DEST_ID_L=67,PKT_SRC_ID_H=66,PKT_SRC_ID_L=65,PKT_THREAD_ID_H=69,PKT_THREAD_ID_L=69,PKT_TRANS_POSTED=47,PKT_TRANS_WRITE=48,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=3,ST_DATA_W=82,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=3)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=12000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0),NUM_OUTPUTS=3,ST_CHANNEL_W=3,ST_DATA_W=82,VALID_WIDTH=3)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=50,ST_CHANNEL_W=3,ST_DATA_W=82,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=50,ST_CHANNEL_W=3,ST_DATA_W=82,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=50,ST_CHANNEL_W=3,ST_DATA_W=82,USE_EXTERNAL_ARB=0)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=12000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=3,ST_DATA_W=82,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=12000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=3,ST_DATA_W=82,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=12000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=3,ST_DATA_W=82,VALID_WIDTH=1)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0),NUM_INPUTS=3,PIPELINE_ARB=0,PKT_TRANS_LOCK=50,ST_CHANNEL_W=3,ST_DATA_W=82,USE_EXTERNAL_ARB=0)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=12000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=12000000,NUM_CLOCK_OUTPUTS=1)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)"
   instancePathKey="alt_sld_fab:.:alt_sld_fab:.:trfabric:.:mm_interconnect_0"
   kind="altera_mm_interconnect"
   version="18.1"
   name="alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0">
  <parameter name="AUTO_DEVICE" value="Unknown" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {trans0_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {trans0_master_translator} {AV_ADDRESS_W} {8};set_instance_parameter_value {trans0_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {trans0_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {trans0_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {trans0_master_translator} {UAV_ADDRESS_W} {10};set_instance_parameter_value {trans0_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {trans0_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {trans0_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {trans0_master_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {trans0_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {trans0_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {trans0_master_translator} {USE_READDATA} {1};set_instance_parameter_value {trans0_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {trans0_master_translator} {USE_READ} {1};set_instance_parameter_value {trans0_master_translator} {USE_WRITE} {1};set_instance_parameter_value {trans0_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {trans0_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {trans0_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {trans0_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {trans0_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {trans0_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {trans0_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {trans0_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {trans0_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {trans0_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {trans0_master_translator} {USE_LOCK} {0};set_instance_parameter_value {trans0_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {trans0_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {trans0_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {trans0_master_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {trans0_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {trans0_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {trans0_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {trans0_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {trans0_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {trans0_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {trans0_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {trans0_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {trans0_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {trans0_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {trans0_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {trans0_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {trans0_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {trans0_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {trans0_master_translator} {SYNC_RESET} {0};add_instance {rom_rom_translator} {altera_merlin_slave_translator};set_instance_parameter_value {rom_rom_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {rom_rom_translator} {AV_DATA_W} {32};set_instance_parameter_value {rom_rom_translator} {UAV_DATA_W} {32};set_instance_parameter_value {rom_rom_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {rom_rom_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {rom_rom_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {rom_rom_translator} {UAV_ADDRESS_W} {10};set_instance_parameter_value {rom_rom_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {rom_rom_translator} {AV_READLATENCY} {2};set_instance_parameter_value {rom_rom_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {rom_rom_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {rom_rom_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {rom_rom_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {rom_rom_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {rom_rom_translator} {USE_READDATA} {1};set_instance_parameter_value {rom_rom_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {rom_rom_translator} {USE_READ} {1};set_instance_parameter_value {rom_rom_translator} {USE_WRITE} {0};set_instance_parameter_value {rom_rom_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {rom_rom_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {rom_rom_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {rom_rom_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {rom_rom_translator} {USE_ADDRESS} {1};set_instance_parameter_value {rom_rom_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {rom_rom_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {rom_rom_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {rom_rom_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {rom_rom_translator} {USE_LOCK} {0};set_instance_parameter_value {rom_rom_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {rom_rom_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {rom_rom_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {rom_rom_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {rom_rom_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {rom_rom_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {rom_rom_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {rom_rom_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {rom_rom_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {rom_rom_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {rom_rom_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {rom_rom_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {rom_rom_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {rom_rom_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {2};set_instance_parameter_value {rom_rom_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {rom_rom_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {rom_rom_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {rom_rom_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {rom_rom_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {rom_rom_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {rom_rom_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {rom_rom_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {rom_rom_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {rom_rom_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {rom_rom_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {capture_csr_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {capture_csr_slave_translator} {AV_ADDRESS_W} {6};set_instance_parameter_value {capture_csr_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {capture_csr_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {capture_csr_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {capture_csr_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {capture_csr_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {capture_csr_slave_translator} {UAV_ADDRESS_W} {10};set_instance_parameter_value {capture_csr_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {capture_csr_slave_translator} {AV_READLATENCY} {2};set_instance_parameter_value {capture_csr_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {capture_csr_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {capture_csr_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {capture_csr_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {capture_csr_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {capture_csr_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {capture_csr_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {capture_csr_slave_translator} {USE_READ} {1};set_instance_parameter_value {capture_csr_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {capture_csr_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {capture_csr_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {capture_csr_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {capture_csr_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {capture_csr_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {capture_csr_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {capture_csr_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {capture_csr_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {capture_csr_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {capture_csr_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {capture_csr_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {capture_csr_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {capture_csr_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {capture_csr_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {capture_csr_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {capture_csr_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {capture_csr_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {capture_csr_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {capture_csr_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {capture_csr_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {capture_csr_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {capture_csr_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {capture_csr_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {capture_csr_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {2};set_instance_parameter_value {capture_csr_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {capture_csr_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {capture_csr_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {capture_csr_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {capture_csr_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {capture_csr_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {capture_csr_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {capture_csr_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {capture_csr_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {capture_csr_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {capture_csr_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {bridge_0_s0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {bridge_0_s0_translator} {AV_ADDRESS_W} {7};set_instance_parameter_value {bridge_0_s0_translator} {AV_DATA_W} {32};set_instance_parameter_value {bridge_0_s0_translator} {UAV_DATA_W} {32};set_instance_parameter_value {bridge_0_s0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {bridge_0_s0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {bridge_0_s0_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {bridge_0_s0_translator} {UAV_ADDRESS_W} {10};set_instance_parameter_value {bridge_0_s0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {bridge_0_s0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {bridge_0_s0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {bridge_0_s0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {bridge_0_s0_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {bridge_0_s0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {bridge_0_s0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {bridge_0_s0_translator} {USE_READDATA} {1};set_instance_parameter_value {bridge_0_s0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {bridge_0_s0_translator} {USE_READ} {1};set_instance_parameter_value {bridge_0_s0_translator} {USE_WRITE} {1};set_instance_parameter_value {bridge_0_s0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {bridge_0_s0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {bridge_0_s0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {bridge_0_s0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {bridge_0_s0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {bridge_0_s0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {bridge_0_s0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {bridge_0_s0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {bridge_0_s0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {bridge_0_s0_translator} {USE_LOCK} {0};set_instance_parameter_value {bridge_0_s0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {bridge_0_s0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {bridge_0_s0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {bridge_0_s0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {bridge_0_s0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {bridge_0_s0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {bridge_0_s0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {bridge_0_s0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {bridge_0_s0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {bridge_0_s0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {bridge_0_s0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {bridge_0_s0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {bridge_0_s0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {bridge_0_s0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {bridge_0_s0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {bridge_0_s0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {bridge_0_s0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {bridge_0_s0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {bridge_0_s0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {bridge_0_s0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {bridge_0_s0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {bridge_0_s0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {bridge_0_s0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {bridge_0_s0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {bridge_0_s0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {trans0_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {trans0_master_agent} {PKT_ORI_BURST_SIZE_H} {81};set_instance_parameter_value {trans0_master_agent} {PKT_ORI_BURST_SIZE_L} {79};set_instance_parameter_value {trans0_master_agent} {PKT_RESPONSE_STATUS_H} {78};set_instance_parameter_value {trans0_master_agent} {PKT_RESPONSE_STATUS_L} {77};set_instance_parameter_value {trans0_master_agent} {PKT_QOS_H} {64};set_instance_parameter_value {trans0_master_agent} {PKT_QOS_L} {64};set_instance_parameter_value {trans0_master_agent} {PKT_DATA_SIDEBAND_H} {62};set_instance_parameter_value {trans0_master_agent} {PKT_DATA_SIDEBAND_L} {62};set_instance_parameter_value {trans0_master_agent} {PKT_ADDR_SIDEBAND_H} {61};set_instance_parameter_value {trans0_master_agent} {PKT_ADDR_SIDEBAND_L} {61};set_instance_parameter_value {trans0_master_agent} {PKT_BURST_TYPE_H} {60};set_instance_parameter_value {trans0_master_agent} {PKT_BURST_TYPE_L} {59};set_instance_parameter_value {trans0_master_agent} {PKT_CACHE_H} {76};set_instance_parameter_value {trans0_master_agent} {PKT_CACHE_L} {73};set_instance_parameter_value {trans0_master_agent} {PKT_THREAD_ID_H} {69};set_instance_parameter_value {trans0_master_agent} {PKT_THREAD_ID_L} {69};set_instance_parameter_value {trans0_master_agent} {PKT_BURST_SIZE_H} {58};set_instance_parameter_value {trans0_master_agent} {PKT_BURST_SIZE_L} {56};set_instance_parameter_value {trans0_master_agent} {PKT_TRANS_EXCLUSIVE} {51};set_instance_parameter_value {trans0_master_agent} {PKT_TRANS_LOCK} {50};set_instance_parameter_value {trans0_master_agent} {PKT_BEGIN_BURST} {63};set_instance_parameter_value {trans0_master_agent} {PKT_PROTECTION_H} {72};set_instance_parameter_value {trans0_master_agent} {PKT_PROTECTION_L} {70};set_instance_parameter_value {trans0_master_agent} {PKT_BURSTWRAP_H} {55};set_instance_parameter_value {trans0_master_agent} {PKT_BURSTWRAP_L} {55};set_instance_parameter_value {trans0_master_agent} {PKT_BYTE_CNT_H} {54};set_instance_parameter_value {trans0_master_agent} {PKT_BYTE_CNT_L} {52};set_instance_parameter_value {trans0_master_agent} {PKT_ADDR_H} {45};set_instance_parameter_value {trans0_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {trans0_master_agent} {PKT_TRANS_COMPRESSED_READ} {46};set_instance_parameter_value {trans0_master_agent} {PKT_TRANS_POSTED} {47};set_instance_parameter_value {trans0_master_agent} {PKT_TRANS_WRITE} {48};set_instance_parameter_value {trans0_master_agent} {PKT_TRANS_READ} {49};set_instance_parameter_value {trans0_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {trans0_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {trans0_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {trans0_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {trans0_master_agent} {PKT_SRC_ID_H} {66};set_instance_parameter_value {trans0_master_agent} {PKT_SRC_ID_L} {65};set_instance_parameter_value {trans0_master_agent} {PKT_DEST_ID_H} {68};set_instance_parameter_value {trans0_master_agent} {PKT_DEST_ID_L} {67};set_instance_parameter_value {trans0_master_agent} {ST_DATA_W} {82};set_instance_parameter_value {trans0_master_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {trans0_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {trans0_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {trans0_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {trans0_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};set_instance_parameter_value {trans0_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;rom_rom_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;capture_csr_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000100&quot;
   end=&quot;0x00000000000000200&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;bridge_0_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000300&quot;
   end=&quot;0x00000000000000380&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {trans0_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {trans0_master_agent} {ID} {0};set_instance_parameter_value {trans0_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {trans0_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {trans0_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {trans0_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {trans0_master_agent} {USE_WRITERESPONSE} {0};add_instance {rom_rom_agent} {altera_merlin_slave_agent};set_instance_parameter_value {rom_rom_agent} {PKT_ORI_BURST_SIZE_H} {81};set_instance_parameter_value {rom_rom_agent} {PKT_ORI_BURST_SIZE_L} {79};set_instance_parameter_value {rom_rom_agent} {PKT_RESPONSE_STATUS_H} {78};set_instance_parameter_value {rom_rom_agent} {PKT_RESPONSE_STATUS_L} {77};set_instance_parameter_value {rom_rom_agent} {PKT_BURST_SIZE_H} {58};set_instance_parameter_value {rom_rom_agent} {PKT_BURST_SIZE_L} {56};set_instance_parameter_value {rom_rom_agent} {PKT_TRANS_LOCK} {50};set_instance_parameter_value {rom_rom_agent} {PKT_BEGIN_BURST} {63};set_instance_parameter_value {rom_rom_agent} {PKT_PROTECTION_H} {72};set_instance_parameter_value {rom_rom_agent} {PKT_PROTECTION_L} {70};set_instance_parameter_value {rom_rom_agent} {PKT_BURSTWRAP_H} {55};set_instance_parameter_value {rom_rom_agent} {PKT_BURSTWRAP_L} {55};set_instance_parameter_value {rom_rom_agent} {PKT_BYTE_CNT_H} {54};set_instance_parameter_value {rom_rom_agent} {PKT_BYTE_CNT_L} {52};set_instance_parameter_value {rom_rom_agent} {PKT_ADDR_H} {45};set_instance_parameter_value {rom_rom_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {rom_rom_agent} {PKT_TRANS_COMPRESSED_READ} {46};set_instance_parameter_value {rom_rom_agent} {PKT_TRANS_POSTED} {47};set_instance_parameter_value {rom_rom_agent} {PKT_TRANS_WRITE} {48};set_instance_parameter_value {rom_rom_agent} {PKT_TRANS_READ} {49};set_instance_parameter_value {rom_rom_agent} {PKT_DATA_H} {31};set_instance_parameter_value {rom_rom_agent} {PKT_DATA_L} {0};set_instance_parameter_value {rom_rom_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {rom_rom_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {rom_rom_agent} {PKT_SRC_ID_H} {66};set_instance_parameter_value {rom_rom_agent} {PKT_SRC_ID_L} {65};set_instance_parameter_value {rom_rom_agent} {PKT_DEST_ID_H} {68};set_instance_parameter_value {rom_rom_agent} {PKT_DEST_ID_L} {67};set_instance_parameter_value {rom_rom_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {rom_rom_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {rom_rom_agent} {ST_DATA_W} {82};set_instance_parameter_value {rom_rom_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {rom_rom_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {rom_rom_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {rom_rom_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rom_rom_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {rom_rom_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {rom_rom_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {rom_rom_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {rom_rom_agent} {ID} {2};set_instance_parameter_value {rom_rom_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {rom_rom_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {rom_rom_agent} {ECC_ENABLE} {0};add_instance {rom_rom_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {rom_rom_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {rom_rom_agent_rsp_fifo} {BITS_PER_SYMBOL} {83};set_instance_parameter_value {rom_rom_agent_rsp_fifo} {FIFO_DEPTH} {3};set_instance_parameter_value {rom_rom_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {rom_rom_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {rom_rom_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {rom_rom_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {rom_rom_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {rom_rom_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {rom_rom_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {rom_rom_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {rom_rom_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {rom_rom_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {rom_rom_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {capture_csr_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {capture_csr_slave_agent} {PKT_ORI_BURST_SIZE_H} {81};set_instance_parameter_value {capture_csr_slave_agent} {PKT_ORI_BURST_SIZE_L} {79};set_instance_parameter_value {capture_csr_slave_agent} {PKT_RESPONSE_STATUS_H} {78};set_instance_parameter_value {capture_csr_slave_agent} {PKT_RESPONSE_STATUS_L} {77};set_instance_parameter_value {capture_csr_slave_agent} {PKT_BURST_SIZE_H} {58};set_instance_parameter_value {capture_csr_slave_agent} {PKT_BURST_SIZE_L} {56};set_instance_parameter_value {capture_csr_slave_agent} {PKT_TRANS_LOCK} {50};set_instance_parameter_value {capture_csr_slave_agent} {PKT_BEGIN_BURST} {63};set_instance_parameter_value {capture_csr_slave_agent} {PKT_PROTECTION_H} {72};set_instance_parameter_value {capture_csr_slave_agent} {PKT_PROTECTION_L} {70};set_instance_parameter_value {capture_csr_slave_agent} {PKT_BURSTWRAP_H} {55};set_instance_parameter_value {capture_csr_slave_agent} {PKT_BURSTWRAP_L} {55};set_instance_parameter_value {capture_csr_slave_agent} {PKT_BYTE_CNT_H} {54};set_instance_parameter_value {capture_csr_slave_agent} {PKT_BYTE_CNT_L} {52};set_instance_parameter_value {capture_csr_slave_agent} {PKT_ADDR_H} {45};set_instance_parameter_value {capture_csr_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {capture_csr_slave_agent} {PKT_TRANS_COMPRESSED_READ} {46};set_instance_parameter_value {capture_csr_slave_agent} {PKT_TRANS_POSTED} {47};set_instance_parameter_value {capture_csr_slave_agent} {PKT_TRANS_WRITE} {48};set_instance_parameter_value {capture_csr_slave_agent} {PKT_TRANS_READ} {49};set_instance_parameter_value {capture_csr_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {capture_csr_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {capture_csr_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {capture_csr_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {capture_csr_slave_agent} {PKT_SRC_ID_H} {66};set_instance_parameter_value {capture_csr_slave_agent} {PKT_SRC_ID_L} {65};set_instance_parameter_value {capture_csr_slave_agent} {PKT_DEST_ID_H} {68};set_instance_parameter_value {capture_csr_slave_agent} {PKT_DEST_ID_L} {67};set_instance_parameter_value {capture_csr_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {capture_csr_slave_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {capture_csr_slave_agent} {ST_DATA_W} {82};set_instance_parameter_value {capture_csr_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {capture_csr_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {capture_csr_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {capture_csr_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};set_instance_parameter_value {capture_csr_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {capture_csr_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {capture_csr_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {capture_csr_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {capture_csr_slave_agent} {ID} {1};set_instance_parameter_value {capture_csr_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {capture_csr_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {capture_csr_slave_agent} {ECC_ENABLE} {0};add_instance {capture_csr_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {capture_csr_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {capture_csr_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {83};set_instance_parameter_value {capture_csr_slave_agent_rsp_fifo} {FIFO_DEPTH} {3};set_instance_parameter_value {capture_csr_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {capture_csr_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {capture_csr_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {capture_csr_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {capture_csr_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {capture_csr_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {capture_csr_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {capture_csr_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {capture_csr_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {capture_csr_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {capture_csr_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {bridge_0_s0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {bridge_0_s0_agent} {PKT_ORI_BURST_SIZE_H} {81};set_instance_parameter_value {bridge_0_s0_agent} {PKT_ORI_BURST_SIZE_L} {79};set_instance_parameter_value {bridge_0_s0_agent} {PKT_RESPONSE_STATUS_H} {78};set_instance_parameter_value {bridge_0_s0_agent} {PKT_RESPONSE_STATUS_L} {77};set_instance_parameter_value {bridge_0_s0_agent} {PKT_BURST_SIZE_H} {58};set_instance_parameter_value {bridge_0_s0_agent} {PKT_BURST_SIZE_L} {56};set_instance_parameter_value {bridge_0_s0_agent} {PKT_TRANS_LOCK} {50};set_instance_parameter_value {bridge_0_s0_agent} {PKT_BEGIN_BURST} {63};set_instance_parameter_value {bridge_0_s0_agent} {PKT_PROTECTION_H} {72};set_instance_parameter_value {bridge_0_s0_agent} {PKT_PROTECTION_L} {70};set_instance_parameter_value {bridge_0_s0_agent} {PKT_BURSTWRAP_H} {55};set_instance_parameter_value {bridge_0_s0_agent} {PKT_BURSTWRAP_L} {55};set_instance_parameter_value {bridge_0_s0_agent} {PKT_BYTE_CNT_H} {54};set_instance_parameter_value {bridge_0_s0_agent} {PKT_BYTE_CNT_L} {52};set_instance_parameter_value {bridge_0_s0_agent} {PKT_ADDR_H} {45};set_instance_parameter_value {bridge_0_s0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {bridge_0_s0_agent} {PKT_TRANS_COMPRESSED_READ} {46};set_instance_parameter_value {bridge_0_s0_agent} {PKT_TRANS_POSTED} {47};set_instance_parameter_value {bridge_0_s0_agent} {PKT_TRANS_WRITE} {48};set_instance_parameter_value {bridge_0_s0_agent} {PKT_TRANS_READ} {49};set_instance_parameter_value {bridge_0_s0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {bridge_0_s0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {bridge_0_s0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {bridge_0_s0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {bridge_0_s0_agent} {PKT_SRC_ID_H} {66};set_instance_parameter_value {bridge_0_s0_agent} {PKT_SRC_ID_L} {65};set_instance_parameter_value {bridge_0_s0_agent} {PKT_DEST_ID_H} {68};set_instance_parameter_value {bridge_0_s0_agent} {PKT_DEST_ID_L} {67};set_instance_parameter_value {bridge_0_s0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {bridge_0_s0_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {bridge_0_s0_agent} {ST_DATA_W} {82};set_instance_parameter_value {bridge_0_s0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {bridge_0_s0_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {bridge_0_s0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {bridge_0_s0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};set_instance_parameter_value {bridge_0_s0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {bridge_0_s0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {bridge_0_s0_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {bridge_0_s0_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {bridge_0_s0_agent} {ID} {0};set_instance_parameter_value {bridge_0_s0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {bridge_0_s0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {bridge_0_s0_agent} {ECC_ENABLE} {0};add_instance {bridge_0_s0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {bridge_0_s0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {bridge_0_s0_agent_rsp_fifo} {BITS_PER_SYMBOL} {83};set_instance_parameter_value {bridge_0_s0_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {bridge_0_s0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {bridge_0_s0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {bridge_0_s0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {bridge_0_s0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {bridge_0_s0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {bridge_0_s0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {bridge_0_s0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {bridge_0_s0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {bridge_0_s0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {bridge_0_s0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {bridge_0_s0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {2 1 0 };set_instance_parameter_value {router} {CHANNEL_ID} {001 010 100 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {read both both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x100 0x300 };set_instance_parameter_value {router} {END_ADDRESS} {0x20 0x200 0x380 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {45};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {72};set_instance_parameter_value {router} {PKT_PROTECTION_L} {70};set_instance_parameter_value {router} {PKT_DEST_ID_H} {68};set_instance_parameter_value {router} {PKT_DEST_ID_L} {67};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {48};set_instance_parameter_value {router} {PKT_TRANS_READ} {49};set_instance_parameter_value {router} {ST_DATA_W} {82};set_instance_parameter_value {router} {ST_CHANNEL_W} {3};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {1};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {1};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {45};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {72};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {70};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {68};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {67};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {48};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {49};set_instance_parameter_value {router_001} {ST_DATA_W} {82};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {45};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {72};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {70};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {68};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {67};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {48};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {49};set_instance_parameter_value {router_002} {ST_DATA_W} {82};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {3};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {45};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {72};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {70};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {68};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {67};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {48};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {49};set_instance_parameter_value {router_003} {ST_DATA_W} {82};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {3};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {trans0_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {trans0_master_limiter} {PKT_DEST_ID_H} {68};set_instance_parameter_value {trans0_master_limiter} {PKT_DEST_ID_L} {67};set_instance_parameter_value {trans0_master_limiter} {PKT_SRC_ID_H} {66};set_instance_parameter_value {trans0_master_limiter} {PKT_SRC_ID_L} {65};set_instance_parameter_value {trans0_master_limiter} {PKT_BYTE_CNT_H} {54};set_instance_parameter_value {trans0_master_limiter} {PKT_BYTE_CNT_L} {52};set_instance_parameter_value {trans0_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {trans0_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {trans0_master_limiter} {PKT_TRANS_POSTED} {47};set_instance_parameter_value {trans0_master_limiter} {PKT_TRANS_WRITE} {48};set_instance_parameter_value {trans0_master_limiter} {PKT_THREAD_ID_H} {69};set_instance_parameter_value {trans0_master_limiter} {PKT_THREAD_ID_L} {69};set_instance_parameter_value {trans0_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {trans0_master_limiter} {MAX_OUTSTANDING_RESPONSES} {2};set_instance_parameter_value {trans0_master_limiter} {PIPELINED} {0};set_instance_parameter_value {trans0_master_limiter} {ST_DATA_W} {82};set_instance_parameter_value {trans0_master_limiter} {ST_CHANNEL_W} {3};set_instance_parameter_value {trans0_master_limiter} {VALID_WIDTH} {3};set_instance_parameter_value {trans0_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {trans0_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {trans0_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {trans0_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {trans0_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};set_instance_parameter_value {trans0_master_limiter} {REORDER} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {82};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {3};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {3};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {82};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {50};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {82};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {50};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {82};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {50};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {82};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {82};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {82};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {82};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {3};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {50};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)};add_instance {trans0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {trans0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {trans0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {trans0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {trans0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clock0_out_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clock0_out_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {12000000};set_instance_parameter_value {clock0_out_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {trans0_master_translator.avalon_universal_master_0} {trans0_master_agent.av} {avalon};set_connection_parameter_value {trans0_master_translator.avalon_universal_master_0/trans0_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {trans0_master_translator.avalon_universal_master_0/trans0_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {trans0_master_translator.avalon_universal_master_0/trans0_master_agent.av} {defaultConnection} {false};add_connection {rom_rom_agent.m0} {rom_rom_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {rom_rom_agent.m0/rom_rom_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {rom_rom_agent.m0/rom_rom_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {rom_rom_agent.m0/rom_rom_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {rom_rom_agent.rf_source} {rom_rom_agent_rsp_fifo.in} {avalon_streaming};add_connection {rom_rom_agent_rsp_fifo.out} {rom_rom_agent.rf_sink} {avalon_streaming};add_connection {rom_rom_agent.rdata_fifo_src} {rom_rom_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {rom_rom_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/rom_rom_agent.cp} {qsys_mm.command};add_connection {capture_csr_slave_agent.m0} {capture_csr_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {capture_csr_slave_agent.m0/capture_csr_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {capture_csr_slave_agent.m0/capture_csr_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {capture_csr_slave_agent.m0/capture_csr_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {capture_csr_slave_agent.rf_source} {capture_csr_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {capture_csr_slave_agent_rsp_fifo.out} {capture_csr_slave_agent.rf_sink} {avalon_streaming};add_connection {capture_csr_slave_agent.rdata_fifo_src} {capture_csr_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_001.src} {capture_csr_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/capture_csr_slave_agent.cp} {qsys_mm.command};add_connection {bridge_0_s0_agent.m0} {bridge_0_s0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {bridge_0_s0_agent.m0/bridge_0_s0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {bridge_0_s0_agent.m0/bridge_0_s0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {bridge_0_s0_agent.m0/bridge_0_s0_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {bridge_0_s0_agent.rf_source} {bridge_0_s0_agent_rsp_fifo.in} {avalon_streaming};add_connection {bridge_0_s0_agent_rsp_fifo.out} {bridge_0_s0_agent.rf_sink} {avalon_streaming};add_connection {bridge_0_s0_agent.rdata_fifo_src} {bridge_0_s0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_002.src} {bridge_0_s0_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/bridge_0_s0_agent.cp} {qsys_mm.command};add_connection {trans0_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {trans0_master_agent.cp/router.sink} {qsys_mm.command};add_connection {rom_rom_agent.rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {rom_rom_agent.rp/router_001.sink} {qsys_mm.response};add_connection {router_001.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/rsp_demux.sink} {qsys_mm.response};add_connection {capture_csr_slave_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {capture_csr_slave_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {bridge_0_s0_agent.rp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {bridge_0_s0_agent.rp/router_003.sink} {qsys_mm.response};add_connection {router_003.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {router.src} {trans0_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/trans0_master_limiter.cmd_sink} {qsys_mm.command};add_connection {trans0_master_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {trans0_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {trans0_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/trans0_master_limiter.rsp_sink} {qsys_mm.response};add_connection {trans0_master_limiter.rsp_src} {trans0_master_agent.rp} {avalon_streaming};preview_set_connection_tag {trans0_master_limiter.rsp_src/trans0_master_agent.rp} {qsys_mm.response};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.response};add_connection {trans0_master_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {trans0_reset_reset_bridge.out_reset} {trans0_master_translator.reset} {reset};add_connection {trans0_reset_reset_bridge.out_reset} {rom_rom_translator.reset} {reset};add_connection {trans0_reset_reset_bridge.out_reset} {capture_csr_slave_translator.reset} {reset};add_connection {trans0_reset_reset_bridge.out_reset} {bridge_0_s0_translator.reset} {reset};add_connection {trans0_reset_reset_bridge.out_reset} {trans0_master_agent.clk_reset} {reset};add_connection {trans0_reset_reset_bridge.out_reset} {rom_rom_agent.clk_reset} {reset};add_connection {trans0_reset_reset_bridge.out_reset} {rom_rom_agent_rsp_fifo.clk_reset} {reset};add_connection {trans0_reset_reset_bridge.out_reset} {capture_csr_slave_agent.clk_reset} {reset};add_connection {trans0_reset_reset_bridge.out_reset} {capture_csr_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {trans0_reset_reset_bridge.out_reset} {bridge_0_s0_agent.clk_reset} {reset};add_connection {trans0_reset_reset_bridge.out_reset} {bridge_0_s0_agent_rsp_fifo.clk_reset} {reset};add_connection {trans0_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {trans0_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {trans0_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {trans0_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {trans0_reset_reset_bridge.out_reset} {trans0_master_limiter.clk_reset} {reset};add_connection {trans0_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {trans0_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {trans0_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {trans0_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {trans0_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {trans0_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {trans0_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {trans0_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {clock0_out_clk_clock_bridge.out_clk} {trans0_master_translator.clk} {clock};add_connection {clock0_out_clk_clock_bridge.out_clk} {rom_rom_translator.clk} {clock};add_connection {clock0_out_clk_clock_bridge.out_clk} {capture_csr_slave_translator.clk} {clock};add_connection {clock0_out_clk_clock_bridge.out_clk} {bridge_0_s0_translator.clk} {clock};add_connection {clock0_out_clk_clock_bridge.out_clk} {trans0_master_agent.clk} {clock};add_connection {clock0_out_clk_clock_bridge.out_clk} {rom_rom_agent.clk} {clock};add_connection {clock0_out_clk_clock_bridge.out_clk} {rom_rom_agent_rsp_fifo.clk} {clock};add_connection {clock0_out_clk_clock_bridge.out_clk} {capture_csr_slave_agent.clk} {clock};add_connection {clock0_out_clk_clock_bridge.out_clk} {capture_csr_slave_agent_rsp_fifo.clk} {clock};add_connection {clock0_out_clk_clock_bridge.out_clk} {bridge_0_s0_agent.clk} {clock};add_connection {clock0_out_clk_clock_bridge.out_clk} {bridge_0_s0_agent_rsp_fifo.clk} {clock};add_connection {clock0_out_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clock0_out_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clock0_out_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {clock0_out_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {clock0_out_clk_clock_bridge.out_clk} {trans0_master_limiter.clk} {clock};add_connection {clock0_out_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clock0_out_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clock0_out_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clock0_out_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clock0_out_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {clock0_out_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {clock0_out_clk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {clock0_out_clk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {clock0_out_clk_clock_bridge.out_clk} {trans0_reset_reset_bridge.clk} {clock};add_interface {clock0_out_clk} {clock} {slave};set_interface_property {clock0_out_clk} {EXPORT_OF} {clock0_out_clk_clock_bridge.in_clk};add_interface {trans0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {trans0_reset_reset_bridge_in_reset} {EXPORT_OF} {trans0_reset_reset_bridge.in_reset};add_interface {trans0_master} {avalon} {slave};set_interface_property {trans0_master} {EXPORT_OF} {trans0_master_translator.avalon_anti_master_0};add_interface {bridge_0_s0} {avalon} {master};set_interface_property {bridge_0_s0} {EXPORT_OF} {bridge_0_s0_translator.avalon_anti_slave_0};add_interface {capture_csr_slave} {avalon} {master};set_interface_property {capture_csr_slave} {EXPORT_OF} {capture_csr_slave_translator.avalon_anti_slave_0};add_interface {rom_rom} {avalon} {master};set_interface_property {rom_rom} {EXPORT_OF} {rom_rom_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.bridge_0.s0} {0};set_module_assignment {interconnect_id.capture.csr_slave} {1};set_module_assignment {interconnect_id.rom.rom} {2};set_module_assignment {interconnect_id.trans0.master} {0};" />
  <generatedFiles>
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="alt_sld_fab_alt_sld_fab_trfabric"
     as="mm_interconnect_0" />
  <messages>
   <message level="Debug" culprit="alt_sld_fab">queue size: 23 starting:altera_mm_interconnect "submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>26</b> modules, <b>83</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>26</b> modules, <b>83</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>26</b> modules, <b>83</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>26</b> modules, <b>83</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>26</b> modules, <b>83</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.015s/0.028s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.007s/0.008s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.008s/0.009s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>29</b> modules, <b>92</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>trfabric</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 31 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="trans0_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>trans0_master_translator</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 30 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="rom_rom_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>rom_rom_translator</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 27 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="trans0_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>trans0_master_agent</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 26 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="rom_rom_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>rom_rom_agent</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 48 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="h2t_fifo"><![CDATA["<b>host_link_jtag</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>h2t_fifo</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 20 starting:altera_merlin_router "submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 19 starting:altera_merlin_router "submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 16 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="trans0_master_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>trans0_master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 15 starting:altera_merlin_demultiplexer "submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 14 starting:altera_merlin_multiplexer "submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 11 starting:altera_merlin_demultiplexer "submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 8 starting:altera_merlin_multiplexer "submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 7 starting:altera_avalon_st_adapter "submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 0 starting:error_adapter "submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:18.1:AUTO_DEVICE=Unknown,AUTO_DEVICE_FAMILY=MAX 10,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {capture_storage_mm_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {capture_storage_mm_master_translator} {AV_ADDRESS_W} {13};set_instance_parameter_value {capture_storage_mm_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {capture_storage_mm_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {capture_storage_mm_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {capture_storage_mm_master_translator} {UAV_ADDRESS_W} {15};set_instance_parameter_value {capture_storage_mm_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {capture_storage_mm_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {capture_storage_mm_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {capture_storage_mm_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {capture_storage_mm_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {capture_storage_mm_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {capture_storage_mm_master_translator} {USE_READDATA} {1};set_instance_parameter_value {capture_storage_mm_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {capture_storage_mm_master_translator} {USE_READ} {1};set_instance_parameter_value {capture_storage_mm_master_translator} {USE_WRITE} {1};set_instance_parameter_value {capture_storage_mm_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {capture_storage_mm_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {capture_storage_mm_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {capture_storage_mm_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {capture_storage_mm_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {capture_storage_mm_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {capture_storage_mm_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {capture_storage_mm_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {capture_storage_mm_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {capture_storage_mm_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {capture_storage_mm_master_translator} {USE_LOCK} {0};set_instance_parameter_value {capture_storage_mm_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {capture_storage_mm_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {capture_storage_mm_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {capture_storage_mm_master_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {capture_storage_mm_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {capture_storage_mm_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {capture_storage_mm_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {capture_storage_mm_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {capture_storage_mm_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {capture_storage_mm_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {capture_storage_mm_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {capture_storage_mm_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {capture_storage_mm_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {capture_storage_mm_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {capture_storage_mm_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {capture_storage_mm_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {capture_storage_mm_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {capture_storage_mm_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {capture_storage_mm_master_translator} {SYNC_RESET} {0};add_instance {mem_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {mem_s1_translator} {AV_ADDRESS_W} {13};set_instance_parameter_value {mem_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {mem_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {mem_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {mem_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {mem_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {mem_s1_translator} {UAV_ADDRESS_W} {15};set_instance_parameter_value {mem_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {mem_s1_translator} {AV_READLATENCY} {2};set_instance_parameter_value {mem_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mem_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mem_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {mem_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mem_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {mem_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {mem_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mem_s1_translator} {USE_READ} {0};set_instance_parameter_value {mem_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {mem_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mem_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mem_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {mem_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {mem_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mem_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {mem_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {mem_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {mem_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {mem_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {mem_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {mem_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {mem_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {mem_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {mem_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mem_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mem_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {mem_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {mem_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mem_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mem_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mem_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {mem_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mem_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {2};set_instance_parameter_value {mem_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {mem_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mem_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mem_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mem_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mem_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mem_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mem_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mem_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mem_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mem_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {capture_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {capture_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {capture_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {capture_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {capture_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clock0_out_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clock0_out_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {12000000};set_instance_parameter_value {clock0_out_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {capture_storage_mm_master_translator.avalon_universal_master_0} {mem_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {capture_storage_mm_master_translator.avalon_universal_master_0/mem_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {capture_storage_mm_master_translator.avalon_universal_master_0/mem_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {capture_storage_mm_master_translator.avalon_universal_master_0/mem_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {capture_reset_reset_bridge.out_reset} {capture_storage_mm_master_translator.reset} {reset};add_connection {capture_reset_reset_bridge.out_reset} {mem_s1_translator.reset} {reset};add_connection {clock0_out_clk_clock_bridge.out_clk} {capture_storage_mm_master_translator.clk} {clock};add_connection {clock0_out_clk_clock_bridge.out_clk} {mem_s1_translator.clk} {clock};add_connection {clock0_out_clk_clock_bridge.out_clk} {capture_reset_reset_bridge.clk} {clock};add_interface {clock0_out_clk} {clock} {slave};set_interface_property {clock0_out_clk} {EXPORT_OF} {clock0_out_clk_clock_bridge.in_clk};add_interface {capture_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {capture_reset_reset_bridge_in_reset} {EXPORT_OF} {capture_reset_reset_bridge.in_reset};add_interface {capture_storage_mm_master} {avalon} {slave};set_interface_property {capture_storage_mm_master} {EXPORT_OF} {capture_storage_mm_master_translator.avalon_anti_master_0};add_interface {mem_s1} {avalon} {master};set_interface_property {mem_s1} {EXPORT_OF} {mem_s1_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.capture.storage_mm_master} {0};set_module_assignment {interconnect_id.mem.s1} {0};(altera_merlin_master_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=13,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=15,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=13,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=2,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=2,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=12000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=15,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=12000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=12000000,NUM_CLOCK_OUTPUTS=1)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(reset:18.1:)(reset:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)"
   instancePathKey="alt_sld_fab:.:alt_sld_fab:.:trfabric:.:mm_interconnect_1"
   kind="altera_mm_interconnect"
   version="18.1"
   name="alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_1">
  <parameter name="AUTO_DEVICE" value="Unknown" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {capture_storage_mm_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {capture_storage_mm_master_translator} {AV_ADDRESS_W} {13};set_instance_parameter_value {capture_storage_mm_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {capture_storage_mm_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {capture_storage_mm_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {capture_storage_mm_master_translator} {UAV_ADDRESS_W} {15};set_instance_parameter_value {capture_storage_mm_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {capture_storage_mm_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {capture_storage_mm_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {capture_storage_mm_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {capture_storage_mm_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {capture_storage_mm_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {capture_storage_mm_master_translator} {USE_READDATA} {1};set_instance_parameter_value {capture_storage_mm_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {capture_storage_mm_master_translator} {USE_READ} {1};set_instance_parameter_value {capture_storage_mm_master_translator} {USE_WRITE} {1};set_instance_parameter_value {capture_storage_mm_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {capture_storage_mm_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {capture_storage_mm_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {capture_storage_mm_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {capture_storage_mm_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {capture_storage_mm_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {capture_storage_mm_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {capture_storage_mm_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {capture_storage_mm_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {capture_storage_mm_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {capture_storage_mm_master_translator} {USE_LOCK} {0};set_instance_parameter_value {capture_storage_mm_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {capture_storage_mm_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {capture_storage_mm_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {capture_storage_mm_master_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {capture_storage_mm_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {capture_storage_mm_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {capture_storage_mm_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {capture_storage_mm_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {capture_storage_mm_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {capture_storage_mm_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {capture_storage_mm_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {capture_storage_mm_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {capture_storage_mm_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {capture_storage_mm_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {capture_storage_mm_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {capture_storage_mm_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {capture_storage_mm_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {capture_storage_mm_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {capture_storage_mm_master_translator} {SYNC_RESET} {0};add_instance {mem_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {mem_s1_translator} {AV_ADDRESS_W} {13};set_instance_parameter_value {mem_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {mem_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {mem_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {mem_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {mem_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {mem_s1_translator} {UAV_ADDRESS_W} {15};set_instance_parameter_value {mem_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {mem_s1_translator} {AV_READLATENCY} {2};set_instance_parameter_value {mem_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mem_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mem_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {mem_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mem_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {mem_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {mem_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mem_s1_translator} {USE_READ} {0};set_instance_parameter_value {mem_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {mem_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mem_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mem_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {mem_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {mem_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mem_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {mem_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {mem_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {mem_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {mem_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {mem_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {mem_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {mem_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {mem_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {mem_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mem_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mem_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {mem_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {mem_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mem_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mem_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mem_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {mem_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mem_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {2};set_instance_parameter_value {mem_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {mem_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mem_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mem_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mem_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mem_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mem_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mem_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mem_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mem_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mem_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {capture_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {capture_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {capture_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {capture_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {capture_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clock0_out_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clock0_out_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {12000000};set_instance_parameter_value {clock0_out_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {capture_storage_mm_master_translator.avalon_universal_master_0} {mem_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {capture_storage_mm_master_translator.avalon_universal_master_0/mem_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {capture_storage_mm_master_translator.avalon_universal_master_0/mem_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {capture_storage_mm_master_translator.avalon_universal_master_0/mem_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {capture_reset_reset_bridge.out_reset} {capture_storage_mm_master_translator.reset} {reset};add_connection {capture_reset_reset_bridge.out_reset} {mem_s1_translator.reset} {reset};add_connection {clock0_out_clk_clock_bridge.out_clk} {capture_storage_mm_master_translator.clk} {clock};add_connection {clock0_out_clk_clock_bridge.out_clk} {mem_s1_translator.clk} {clock};add_connection {clock0_out_clk_clock_bridge.out_clk} {capture_reset_reset_bridge.clk} {clock};add_interface {clock0_out_clk} {clock} {slave};set_interface_property {clock0_out_clk} {EXPORT_OF} {clock0_out_clk_clock_bridge.in_clk};add_interface {capture_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {capture_reset_reset_bridge_in_reset} {EXPORT_OF} {capture_reset_reset_bridge.in_reset};add_interface {capture_storage_mm_master} {avalon} {slave};set_interface_property {capture_storage_mm_master} {EXPORT_OF} {capture_storage_mm_master_translator.avalon_anti_master_0};add_interface {mem_s1} {avalon} {master};set_interface_property {mem_s1} {EXPORT_OF} {mem_s1_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.capture.storage_mm_master} {0};set_module_assignment {interconnect_id.mem.s1} {0};" />
  <generatedFiles>
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_1.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="alt_sld_fab_alt_sld_fab_trfabric"
     as="mm_interconnect_1" />
  <messages>
   <message level="Debug" culprit="alt_sld_fab">queue size: 49 starting:altera_mm_interconnect "submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_1"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_1"><![CDATA["<b>trfabric</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_1</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 31 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="trans0_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>trans0_master_translator</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 30 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="rom_rom_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>rom_rom_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:18.1:AUTO_DEVICE=Unknown,AUTO_DEVICE_FAMILY=MAX 10,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {bridge_0_m0_translator} {altera_merlin_master_translator};set_instance_parameter_value {bridge_0_m0_translator} {AV_ADDRESS_W} {7};set_instance_parameter_value {bridge_0_m0_translator} {AV_DATA_W} {32};set_instance_parameter_value {bridge_0_m0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {bridge_0_m0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {bridge_0_m0_translator} {UAV_ADDRESS_W} {7};set_instance_parameter_value {bridge_0_m0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {bridge_0_m0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {bridge_0_m0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {bridge_0_m0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {bridge_0_m0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {bridge_0_m0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {bridge_0_m0_translator} {USE_READDATA} {1};set_instance_parameter_value {bridge_0_m0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {bridge_0_m0_translator} {USE_READ} {1};set_instance_parameter_value {bridge_0_m0_translator} {USE_WRITE} {1};set_instance_parameter_value {bridge_0_m0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {bridge_0_m0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {bridge_0_m0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {bridge_0_m0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {bridge_0_m0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {bridge_0_m0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {bridge_0_m0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {bridge_0_m0_translator} {USE_CLKEN} {0};set_instance_parameter_value {bridge_0_m0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {bridge_0_m0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {bridge_0_m0_translator} {USE_LOCK} {0};set_instance_parameter_value {bridge_0_m0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {bridge_0_m0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {bridge_0_m0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {bridge_0_m0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {bridge_0_m0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {bridge_0_m0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {bridge_0_m0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {bridge_0_m0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {bridge_0_m0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {bridge_0_m0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {bridge_0_m0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {bridge_0_m0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {bridge_0_m0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {bridge_0_m0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {bridge_0_m0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {bridge_0_m0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {bridge_0_m0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {bridge_0_m0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {bridge_0_m0_translator} {SYNC_RESET} {0};add_instance {tbridge_0_int_control_translator} {altera_merlin_slave_translator};set_instance_parameter_value {tbridge_0_int_control_translator} {AV_ADDRESS_W} {5};set_instance_parameter_value {tbridge_0_int_control_translator} {AV_DATA_W} {32};set_instance_parameter_value {tbridge_0_int_control_translator} {UAV_DATA_W} {32};set_instance_parameter_value {tbridge_0_int_control_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {tbridge_0_int_control_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {tbridge_0_int_control_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {tbridge_0_int_control_translator} {UAV_ADDRESS_W} {7};set_instance_parameter_value {tbridge_0_int_control_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {tbridge_0_int_control_translator} {AV_READLATENCY} {1};set_instance_parameter_value {tbridge_0_int_control_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {tbridge_0_int_control_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {tbridge_0_int_control_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {tbridge_0_int_control_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {tbridge_0_int_control_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {tbridge_0_int_control_translator} {USE_READDATA} {1};set_instance_parameter_value {tbridge_0_int_control_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {tbridge_0_int_control_translator} {USE_READ} {1};set_instance_parameter_value {tbridge_0_int_control_translator} {USE_WRITE} {1};set_instance_parameter_value {tbridge_0_int_control_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {tbridge_0_int_control_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {tbridge_0_int_control_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {tbridge_0_int_control_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {tbridge_0_int_control_translator} {USE_ADDRESS} {1};set_instance_parameter_value {tbridge_0_int_control_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {tbridge_0_int_control_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {tbridge_0_int_control_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {tbridge_0_int_control_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {tbridge_0_int_control_translator} {USE_LOCK} {0};set_instance_parameter_value {tbridge_0_int_control_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {tbridge_0_int_control_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {tbridge_0_int_control_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {tbridge_0_int_control_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {tbridge_0_int_control_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {tbridge_0_int_control_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {tbridge_0_int_control_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {tbridge_0_int_control_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {tbridge_0_int_control_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tbridge_0_int_control_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tbridge_0_int_control_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tbridge_0_int_control_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {tbridge_0_int_control_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tbridge_0_int_control_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {tbridge_0_int_control_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {tbridge_0_int_control_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {tbridge_0_int_control_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {tbridge_0_int_control_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {tbridge_0_int_control_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {tbridge_0_int_control_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {tbridge_0_int_control_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {tbridge_0_int_control_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {tbridge_0_int_control_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {tbridge_0_int_control_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {tbridge_0_int_control_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {bridge_0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {bridge_0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {bridge_0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {bridge_0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {bridge_0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clock0_out_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clock0_out_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {12000000};set_instance_parameter_value {clock0_out_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {bridge_0_m0_translator.avalon_universal_master_0} {tbridge_0_int_control_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {bridge_0_m0_translator.avalon_universal_master_0/tbridge_0_int_control_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {bridge_0_m0_translator.avalon_universal_master_0/tbridge_0_int_control_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {bridge_0_m0_translator.avalon_universal_master_0/tbridge_0_int_control_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {bridge_0_reset_reset_bridge.out_reset} {bridge_0_m0_translator.reset} {reset};add_connection {bridge_0_reset_reset_bridge.out_reset} {tbridge_0_int_control_translator.reset} {reset};add_connection {clock0_out_clk_clock_bridge.out_clk} {bridge_0_m0_translator.clk} {clock};add_connection {clock0_out_clk_clock_bridge.out_clk} {tbridge_0_int_control_translator.clk} {clock};add_connection {clock0_out_clk_clock_bridge.out_clk} {bridge_0_reset_reset_bridge.clk} {clock};add_interface {clock0_out_clk} {clock} {slave};set_interface_property {clock0_out_clk} {EXPORT_OF} {clock0_out_clk_clock_bridge.in_clk};add_interface {bridge_0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {bridge_0_reset_reset_bridge_in_reset} {EXPORT_OF} {bridge_0_reset_reset_bridge.in_reset};add_interface {bridge_0_m0} {avalon} {slave};set_interface_property {bridge_0_m0} {EXPORT_OF} {bridge_0_m0_translator.avalon_anti_master_0};add_interface {tbridge_0_int_control} {avalon} {master};set_interface_property {tbridge_0_int_control} {EXPORT_OF} {tbridge_0_int_control_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.bridge_0.m0} {0};set_module_assignment {interconnect_id.tbridge_0.int_control} {0};(altera_merlin_master_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=7,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=7,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=5,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=12000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=7,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=12000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=12000000,NUM_CLOCK_OUTPUTS=1)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(reset:18.1:)(reset:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)"
   instancePathKey="alt_sld_fab:.:alt_sld_fab:.:trfabric:.:mm_interconnect_2"
   kind="altera_mm_interconnect"
   version="18.1"
   name="alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_2">
  <parameter name="AUTO_DEVICE" value="Unknown" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {bridge_0_m0_translator} {altera_merlin_master_translator};set_instance_parameter_value {bridge_0_m0_translator} {AV_ADDRESS_W} {7};set_instance_parameter_value {bridge_0_m0_translator} {AV_DATA_W} {32};set_instance_parameter_value {bridge_0_m0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {bridge_0_m0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {bridge_0_m0_translator} {UAV_ADDRESS_W} {7};set_instance_parameter_value {bridge_0_m0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {bridge_0_m0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {bridge_0_m0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {bridge_0_m0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {bridge_0_m0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {bridge_0_m0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {bridge_0_m0_translator} {USE_READDATA} {1};set_instance_parameter_value {bridge_0_m0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {bridge_0_m0_translator} {USE_READ} {1};set_instance_parameter_value {bridge_0_m0_translator} {USE_WRITE} {1};set_instance_parameter_value {bridge_0_m0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {bridge_0_m0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {bridge_0_m0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {bridge_0_m0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {bridge_0_m0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {bridge_0_m0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {bridge_0_m0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {bridge_0_m0_translator} {USE_CLKEN} {0};set_instance_parameter_value {bridge_0_m0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {bridge_0_m0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {bridge_0_m0_translator} {USE_LOCK} {0};set_instance_parameter_value {bridge_0_m0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {bridge_0_m0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {bridge_0_m0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {bridge_0_m0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {bridge_0_m0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {bridge_0_m0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {bridge_0_m0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {bridge_0_m0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {bridge_0_m0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {bridge_0_m0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {bridge_0_m0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {bridge_0_m0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {bridge_0_m0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {bridge_0_m0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {bridge_0_m0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {bridge_0_m0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {bridge_0_m0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {bridge_0_m0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {bridge_0_m0_translator} {SYNC_RESET} {0};add_instance {tbridge_0_int_control_translator} {altera_merlin_slave_translator};set_instance_parameter_value {tbridge_0_int_control_translator} {AV_ADDRESS_W} {5};set_instance_parameter_value {tbridge_0_int_control_translator} {AV_DATA_W} {32};set_instance_parameter_value {tbridge_0_int_control_translator} {UAV_DATA_W} {32};set_instance_parameter_value {tbridge_0_int_control_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {tbridge_0_int_control_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {tbridge_0_int_control_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {tbridge_0_int_control_translator} {UAV_ADDRESS_W} {7};set_instance_parameter_value {tbridge_0_int_control_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {tbridge_0_int_control_translator} {AV_READLATENCY} {1};set_instance_parameter_value {tbridge_0_int_control_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {tbridge_0_int_control_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {tbridge_0_int_control_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {tbridge_0_int_control_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {tbridge_0_int_control_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {tbridge_0_int_control_translator} {USE_READDATA} {1};set_instance_parameter_value {tbridge_0_int_control_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {tbridge_0_int_control_translator} {USE_READ} {1};set_instance_parameter_value {tbridge_0_int_control_translator} {USE_WRITE} {1};set_instance_parameter_value {tbridge_0_int_control_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {tbridge_0_int_control_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {tbridge_0_int_control_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {tbridge_0_int_control_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {tbridge_0_int_control_translator} {USE_ADDRESS} {1};set_instance_parameter_value {tbridge_0_int_control_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {tbridge_0_int_control_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {tbridge_0_int_control_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {tbridge_0_int_control_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {tbridge_0_int_control_translator} {USE_LOCK} {0};set_instance_parameter_value {tbridge_0_int_control_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {tbridge_0_int_control_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {tbridge_0_int_control_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {tbridge_0_int_control_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {tbridge_0_int_control_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {tbridge_0_int_control_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {tbridge_0_int_control_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {tbridge_0_int_control_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {tbridge_0_int_control_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tbridge_0_int_control_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tbridge_0_int_control_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tbridge_0_int_control_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {tbridge_0_int_control_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tbridge_0_int_control_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {tbridge_0_int_control_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {tbridge_0_int_control_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {tbridge_0_int_control_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {tbridge_0_int_control_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {tbridge_0_int_control_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {tbridge_0_int_control_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {tbridge_0_int_control_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {tbridge_0_int_control_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {tbridge_0_int_control_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {tbridge_0_int_control_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {tbridge_0_int_control_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {bridge_0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {bridge_0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {bridge_0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {bridge_0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {bridge_0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clock0_out_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clock0_out_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {12000000};set_instance_parameter_value {clock0_out_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {bridge_0_m0_translator.avalon_universal_master_0} {tbridge_0_int_control_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {bridge_0_m0_translator.avalon_universal_master_0/tbridge_0_int_control_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {bridge_0_m0_translator.avalon_universal_master_0/tbridge_0_int_control_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {bridge_0_m0_translator.avalon_universal_master_0/tbridge_0_int_control_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {bridge_0_reset_reset_bridge.out_reset} {bridge_0_m0_translator.reset} {reset};add_connection {bridge_0_reset_reset_bridge.out_reset} {tbridge_0_int_control_translator.reset} {reset};add_connection {clock0_out_clk_clock_bridge.out_clk} {bridge_0_m0_translator.clk} {clock};add_connection {clock0_out_clk_clock_bridge.out_clk} {tbridge_0_int_control_translator.clk} {clock};add_connection {clock0_out_clk_clock_bridge.out_clk} {bridge_0_reset_reset_bridge.clk} {clock};add_interface {clock0_out_clk} {clock} {slave};set_interface_property {clock0_out_clk} {EXPORT_OF} {clock0_out_clk_clock_bridge.in_clk};add_interface {bridge_0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {bridge_0_reset_reset_bridge_in_reset} {EXPORT_OF} {bridge_0_reset_reset_bridge.in_reset};add_interface {bridge_0_m0} {avalon} {slave};set_interface_property {bridge_0_m0} {EXPORT_OF} {bridge_0_m0_translator.avalon_anti_master_0};add_interface {tbridge_0_int_control} {avalon} {master};set_interface_property {tbridge_0_int_control} {EXPORT_OF} {tbridge_0_int_control_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.bridge_0.m0} {0};set_module_assignment {interconnect_id.tbridge_0.int_control} {0};" />
  <generatedFiles>
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_2.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="alt_sld_fab_alt_sld_fab_trfabric"
     as="mm_interconnect_2" />
  <messages>
   <message level="Debug" culprit="alt_sld_fab">queue size: 50 starting:altera_mm_interconnect "submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_2"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_2"><![CDATA["<b>trfabric</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_2</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 31 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="trans0_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>trans0_master_translator</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 30 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="rom_rom_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>rom_rom_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:18.1:AUTO_DEVICE=Unknown,AUTO_DEVICE_FAMILY=MAX 10,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=8,inChannelWidth=0,inDataWidth=8,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=1,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=32,outEmptyWidth=2,outErrorDescriptor=,outErrorWidth=0,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=1,outUseReady=1,outUseValid=1(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(data_format_adapter:18.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=true,outSymbolsPerBeat=4,outUseEmpty=false,outUseEmptyPort=YES)(clock:18.1:)(clock:18.1:)(reset:18.1:)"
   instancePathKey="alt_sld_fab:.:alt_sld_fab:.:trfabric:.:avalon_st_adapter"
   kind="altera_avalon_st_adapter"
   version="18.1"
   name="alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="outUseEmptyPort" value="1" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="0" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="1" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="outDataWidth" value="32" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="Unknown" />
  <parameter name="inDataWidth" value="8" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="2" />
  <generatedFiles>
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0_state_ram.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0_data_ram.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0_sop_ram.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_data_format_adapter/avalon-st_data_format_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="alt_sld_fab_alt_sld_fab_trfabric"
     as="avalon_st_adapter" />
  <messages>
   <message level="Debug" culprit="alt_sld_fab">queue size: 51 starting:altera_avalon_st_adapter "submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>data_format_adapter</b> "<b>submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>trfabric</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 1 starting:data_format_adapter "submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0"</message>
   <message level="Info" culprit="data_format_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>data_format_adapter</b> "<b>data_format_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_controller:18.1:ADAPT_RESET_REQUEST=0,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=1,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=1,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0"
   instancePathKey="alt_sld_fab:.:alt_sld_fab:.:trfabric:.:rst_controller"
   kind="altera_reset_controller"
   version="18.1"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="alt_sld_fab_alt_sld_fab_trfabric" as="rst_controller" />
  <instantiator instantiator="alt_sld_fab_alt_sld_fab_stfabric" as="mgmt_rst_synch_0" />
  <messages>
   <message level="Debug" culprit="alt_sld_fab">queue size: 51 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>trfabric</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_jtag_dc_streaming:18.1:COMPONENT_CLOCK=12000000,DOWNSTREAM_FIFO_SIZE=6,EXPORT_JTAG=1,FABRIC=2.0,MGMT_CHANNEL_WIDTH=8,PLI_PORT=50000,PURPOSE=2,UPSTREAM_FIFO_SIZE=0,USE_DOWNSTREAM_READY=0,USE_PLI=0"
   instancePathKey="alt_sld_fab:.:alt_sld_fab:.:host_link_jtag:.:jtag"
   kind="altera_jtag_dc_streaming"
   version="18.1"
   name="altera_avalon_st_jtag_interface">
  <parameter name="UPSTREAM_FIFO_SIZE" value="0" />
  <parameter name="USE_DOWNSTREAM_READY" value="0" />
  <parameter name="FABRIC" value="2.0" />
  <parameter name="DOWNSTREAM_FIFO_SIZE" value="6" />
  <parameter name="MGMT_CHANNEL_WIDTH" value="8" />
  <parameter name="PURPOSE" value="2" />
  <parameter name="USE_PLI" value="0" />
  <parameter name="PLI_PORT" value="50000" />
  <parameter name="COMPONENT_CLOCK" value="12000000" />
  <parameter name="EXPORT_JTAG" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_st_jtag_interface.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_jtag_dc_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_jtag_sld_node.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_jtag_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_st_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_st_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_st_idle_remover.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_st_idle_inserter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_st_jtag_interface.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_jtag_phy/altera_avalon_st_jtag_interface_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="alt_sld_fab_alt_sld_fab_host_link_jtag" as="jtag" />
  <messages>
   <message level="Debug" culprit="alt_sld_fab">queue size: 50 starting:altera_jtag_dc_streaming "submodules/altera_avalon_st_jtag_interface"</message>
   <message level="Info" culprit="jtag"><![CDATA["<b>host_link_jtag</b>" instantiated <b>altera_jtag_dc_streaming</b> "<b>jtag</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_st_pipeline_stage.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="timing_adapter:18.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true"
   instancePathKey="alt_sld_fab:.:alt_sld_fab:.:host_link_jtag:.:h2t_timing"
   kind="timing_adapter"
   version="18.1"
   name="alt_sld_fab_alt_sld_fab_host_link_jtag_h2t_timing">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseValid" value="true" />
  <parameter name="inUseReady" value="false" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="AUTO" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="true" />
  <parameter name="outUseValid" value="true" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_host_link_jtag_h2t_timing.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="alt_sld_fab_alt_sld_fab_host_link_jtag" as="h2t_timing" />
  <messages>
   <message level="Debug" culprit="alt_sld_fab">queue size: 49 starting:timing_adapter "submodules/alt_sld_fab_alt_sld_fab_host_link_jtag_h2t_timing"</message>
   <message level="Info" culprit="h2t_timing"><![CDATA["<b>host_link_jtag</b>" instantiated <b>timing_adapter</b> "<b>h2t_timing</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=64,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0"
   instancePathKey="alt_sld_fab:.:alt_sld_fab:.:host_link_jtag:.:h2t_fifo"
   kind="altera_avalon_sc_fifo"
   version="18.1"
   name="altera_avalon_sc_fifo">
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <generatedFiles>
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="alt_sld_fab_alt_sld_fab_host_link_jtag"
     as="h2t_fifo,t2h_fifo" />
  <instantiator
     instantiator="alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0"
     as="rom_rom_agent_rsp_fifo,capture_csr_slave_agent_rsp_fifo,bridge_0_s0_agent_rsp_fifo" />
  <messages>
   <message level="Debug" culprit="alt_sld_fab">queue size: 48 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="h2t_fifo"><![CDATA["<b>host_link_jtag</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>h2t_fifo</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_bytes_to_packets:18.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=1"
   instancePathKey="alt_sld_fab:.:alt_sld_fab:.:host_link_jtag:.:b2p"
   kind="altera_avalon_st_bytes_to_packets"
   version="18.1"
   name="altera_avalon_st_bytes_to_packets">
  <parameter name="CHANNEL_WIDTH_DERIVED" value="8" />
  <parameter name="ENCODING" value="1" />
  <parameter name="CHANNEL_WIDTH" value="8" />
  <generatedFiles>
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_st_bytes_to_packets.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="alt_sld_fab_alt_sld_fab_host_link_jtag" as="b2p" />
  <messages>
   <message level="Debug" culprit="alt_sld_fab">queue size: 47 starting:altera_avalon_st_bytes_to_packets "submodules/altera_avalon_st_bytes_to_packets"</message>
   <message level="Info" culprit="b2p"><![CDATA["<b>host_link_jtag</b>" instantiated <b>altera_avalon_st_bytes_to_packets</b> "<b>b2p</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_packets_to_bytes:18.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=1"
   instancePathKey="alt_sld_fab:.:alt_sld_fab:.:host_link_jtag:.:p2b"
   kind="altera_avalon_st_packets_to_bytes"
   version="18.1"
   name="altera_avalon_st_packets_to_bytes">
  <parameter name="CHANNEL_WIDTH_DERIVED" value="8" />
  <parameter name="ENCODING" value="1" />
  <parameter name="CHANNEL_WIDTH" value="8" />
  <generatedFiles>
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_st_packets_to_bytes.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="alt_sld_fab_alt_sld_fab_host_link_jtag" as="p2b" />
  <messages>
   <message level="Debug" culprit="alt_sld_fab">queue size: 46 starting:altera_avalon_st_packets_to_bytes "submodules/altera_avalon_st_packets_to_bytes"</message>
   <message level="Info" culprit="p2b"><![CDATA["<b>host_link_jtag</b>" instantiated <b>altera_avalon_st_packets_to_bytes</b> "<b>p2b</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="demultiplexer:18.1:bitsPerSymbol=8,errorWidth=0,inChannelWidth=2,inErrorWidth=0,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,numOutputInterfaces=2,symbolsPerBeat=1,useHighBitsOfChannel=false,usePackets=true"
   instancePathKey="alt_sld_fab:.:alt_sld_fab:.:stfabric:.:demux"
   kind="demultiplexer"
   version="18.1"
   name="alt_sld_fab_alt_sld_fab_stfabric_demux">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="useHighBitsOfChannel" value="false" />
  <parameter name="usePackets" value="true" />
  <parameter name="symbolsPerBeat" value="1" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inChannelWidth" value="2" />
  <parameter name="bitsPerSymbol" value="8" />
  <parameter name="errorWidth" value="0" />
  <parameter name="inUsePackets" value="true" />
  <parameter name="inUseEmptyPort" value="AUTO" />
  <parameter name="numOutputInterfaces" value="2" />
  <generatedFiles>
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_stfabric_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_demultiplexer/avalon-st_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="alt_sld_fab_alt_sld_fab_stfabric" as="demux" />
  <messages>
   <message level="Debug" culprit="alt_sld_fab">queue size: 44 starting:demultiplexer "submodules/alt_sld_fab_alt_sld_fab_stfabric_demux"</message>
   <message level="Info" culprit="demux"><![CDATA["<b>stfabric</b>" instantiated <b>demultiplexer</b> "<b>demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="multiplexer:18.1:bitsPerSymbol=8,errorWidth=0,inErrorWidth=0,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,numInputInterfaces=2,outChannelWidth=2,packetScheduling=true,schedulingSize=2,symbolsPerBeat=1,useHighBitsOfChannel=false,usePackets=true"
   instancePathKey="alt_sld_fab:.:alt_sld_fab:.:stfabric:.:mux"
   kind="multiplexer"
   version="18.1"
   name="alt_sld_fab_alt_sld_fab_stfabric_mux">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="usePackets" value="true" />
  <parameter name="numInputInterfaces" value="2" />
  <parameter name="schedulingSize" value="2" />
  <parameter name="bitsPerSymbol" value="8" />
  <parameter name="packetScheduling" value="true" />
  <parameter name="errorWidth" value="0" />
  <parameter name="outChannelWidth" value="2" />
  <parameter name="inUseEmptyPort" value="AUTO" />
  <parameter name="useHighBitsOfChannel" value="false" />
  <parameter name="symbolsPerBeat" value="1" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_stfabric_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_multiplexer/avalon-st_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="alt_sld_fab_alt_sld_fab_stfabric" as="mux" />
  <messages>
   <message level="Debug" culprit="alt_sld_fab">queue size: 43 starting:multiplexer "submodules/alt_sld_fab_alt_sld_fab_stfabric_mux"</message>
   <message level="Info" culprit="mux"><![CDATA["<b>stfabric</b>" instantiated <b>multiplexer</b> "<b>mux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="demultiplexer:18.1:bitsPerSymbol=1,errorWidth=0,inChannelWidth=2,inErrorWidth=0,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=false,numOutputInterfaces=2,symbolsPerBeat=1,useHighBitsOfChannel=false,usePackets=false"
   instancePathKey="alt_sld_fab:.:alt_sld_fab:.:stfabric:.:mgmt_demux"
   kind="demultiplexer"
   version="18.1"
   name="alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="useHighBitsOfChannel" value="false" />
  <parameter name="usePackets" value="false" />
  <parameter name="symbolsPerBeat" value="1" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inChannelWidth" value="2" />
  <parameter name="bitsPerSymbol" value="1" />
  <parameter name="errorWidth" value="0" />
  <parameter name="inUsePackets" value="false" />
  <parameter name="inUseEmptyPort" value="AUTO" />
  <parameter name="numOutputInterfaces" value="2" />
  <generatedFiles>
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_demultiplexer/avalon-st_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="alt_sld_fab_alt_sld_fab_stfabric" as="mgmt_demux" />
  <messages>
   <message level="Debug" culprit="alt_sld_fab">queue size: 42 starting:demultiplexer "submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux"</message>
   <message level="Info" culprit="mgmt_demux"><![CDATA["<b>stfabric</b>" instantiated <b>demultiplexer</b> "<b>mgmt_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="channel_adapter:18.1:inBitsPerSymbol=1,inChannelWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=1,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=false,inUseReady=true,outChannelWidth=0,outMaxChannel=0"
   instancePathKey="alt_sld_fab:.:alt_sld_fab:.:stfabric:.:mgmt_demux_port_adap"
   kind="channel_adapter"
   version="18.1"
   name="alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux_port_adap">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="1" />
  <parameter name="inChannelWidth" value="1" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inUseEmptyPort" value="AUTO" />
  <parameter name="inMaxChannel" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux_port_adap.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="alt_sld_fab_alt_sld_fab_stfabric"
     as="mgmt_demux_port_adap,rst_chan_adap0" />
  <messages>
   <message level="Debug" culprit="alt_sld_fab">queue size: 41 starting:channel_adapter "submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux_port_adap"</message>
   <message level="Info" culprit="mgmt_demux_port_adap"><![CDATA["<b>stfabric</b>" instantiated <b>channel_adapter</b> "<b>mgmt_demux_port_adap</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="channel_adapter:18.1:inBitsPerSymbol=8,inChannelWidth=8,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=255,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=2,outMaxChannel=3"
   instancePathKey="alt_sld_fab:.:alt_sld_fab:.:stfabric:.:h2t_channel_adap"
   kind="channel_adapter"
   version="18.1"
   name="alt_sld_fab_alt_sld_fab_stfabric_h2t_channel_adap">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="inChannelWidth" value="8" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="outChannelWidth" value="2" />
  <parameter name="inUseEmptyPort" value="AUTO" />
  <parameter name="inMaxChannel" value="255" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outMaxChannel" value="3" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_stfabric_h2t_channel_adap.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="alt_sld_fab_alt_sld_fab_stfabric" as="h2t_channel_adap" />
  <messages>
   <message level="Debug" culprit="alt_sld_fab">queue size: 40 starting:channel_adapter "submodules/alt_sld_fab_alt_sld_fab_stfabric_h2t_channel_adap"</message>
   <message level="Info" culprit="h2t_channel_adap"><![CDATA["<b>stfabric</b>" instantiated <b>channel_adapter</b> "<b>h2t_channel_adap</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="channel_adapter:18.1:inBitsPerSymbol=8,inChannelWidth=2,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=3,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=8,outMaxChannel=255"
   instancePathKey="alt_sld_fab:.:alt_sld_fab:.:stfabric:.:t2h_channel_adap"
   kind="channel_adapter"
   version="18.1"
   name="alt_sld_fab_alt_sld_fab_stfabric_t2h_channel_adap">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="inChannelWidth" value="2" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="outChannelWidth" value="8" />
  <parameter name="inUseEmptyPort" value="AUTO" />
  <parameter name="inMaxChannel" value="3" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outMaxChannel" value="255" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_stfabric_t2h_channel_adap.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="alt_sld_fab_alt_sld_fab_stfabric" as="t2h_channel_adap" />
  <messages>
   <message level="Debug" culprit="alt_sld_fab">queue size: 39 starting:channel_adapter "submodules/alt_sld_fab_alt_sld_fab_stfabric_t2h_channel_adap"</message>
   <message level="Info" culprit="t2h_channel_adap"><![CDATA["<b>stfabric</b>" instantiated <b>channel_adapter</b> "<b>t2h_channel_adap</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="channel_adapter:18.1:inBitsPerSymbol=1,inChannelWidth=8,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=255,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=false,inUseReady=true,outChannelWidth=2,outMaxChannel=3"
   instancePathKey="alt_sld_fab:.:alt_sld_fab:.:stfabric:.:mgmt_channel_adap"
   kind="channel_adapter"
   version="18.1"
   name="alt_sld_fab_alt_sld_fab_stfabric_mgmt_channel_adap">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="1" />
  <parameter name="inChannelWidth" value="8" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="outChannelWidth" value="2" />
  <parameter name="inUseEmptyPort" value="AUTO" />
  <parameter name="inMaxChannel" value="255" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outMaxChannel" value="3" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_channel_adap.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="alt_sld_fab_alt_sld_fab_stfabric"
     as="mgmt_channel_adap" />
  <messages>
   <message level="Debug" culprit="alt_sld_fab">queue size: 38 starting:channel_adapter "submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_channel_adap"</message>
   <message level="Info" culprit="mgmt_channel_adap"><![CDATA["<b>stfabric</b>" instantiated <b>channel_adapter</b> "<b>mgmt_channel_adap</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="timing_adapter:18.1:inBitsPerSymbol=1,inChannelWidth=8,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=255,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true"
   instancePathKey="alt_sld_fab:.:alt_sld_fab:.:stfabric:.:mgmt_time_adap"
   kind="timing_adapter"
   version="18.1"
   name="alt_sld_fab_alt_sld_fab_stfabric_mgmt_time_adap">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseValid" value="true" />
  <parameter name="inUseReady" value="false" />
  <parameter name="inBitsPerSymbol" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="inChannelWidth" value="8" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="AUTO" />
  <parameter name="inMaxChannel" value="255" />
  <parameter name="outUseReady" value="true" />
  <parameter name="outUseValid" value="true" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_time_adap.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="alt_sld_fab_alt_sld_fab_stfabric" as="mgmt_time_adap" />
  <messages>
   <message level="Debug" culprit="alt_sld_fab">queue size: 37 starting:timing_adapter "submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_time_adap"</message>
   <message level="Info" culprit="mgmt_time_adap"><![CDATA["<b>stfabric</b>" instantiated <b>timing_adapter</b> "<b>mgmt_time_adap</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mgmt_reset:18.1:"
   instancePathKey="alt_sld_fab:.:alt_sld_fab:.:stfabric:.:mgmt_reset_0"
   kind="altera_mgmt_reset"
   version="18.1"
   name="altera_mgmt_reset">
  <generatedFiles>
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_mgmt_reset.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sld/core/altera_mgmt_reset/altera_mgmt_reset_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="alt_sld_fab_alt_sld_fab_stfabric" as="mgmt_reset_0" />
  <messages>
   <message level="Debug" culprit="alt_sld_fab">queue size: 35 starting:altera_mgmt_reset "submodules/altera_mgmt_reset"</message>
   <message level="Info" culprit="mgmt_reset_0"><![CDATA["<b>stfabric</b>" instantiated <b>altera_mgmt_reset</b> "<b>mgmt_reset_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_dc_fifo:18.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=16,RD_SYNC_DEPTH=3,SYMBOLS_PER_BEAT=1,USE_IN_FILL_LEVEL=0,USE_OUT_FILL_LEVEL=0,USE_PACKETS=1,WR_SYNC_DEPTH=3"
   instancePathKey="alt_sld_fab:.:alt_sld_fab:.:stfabric:.:h2t0_fifo"
   kind="altera_avalon_dc_fifo"
   version="18.1"
   name="altera_avalon_dc_fifo">
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <generatedFiles>
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_dc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_dcfifo_synchronizer_bundle.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_dc_fifo.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="alt_sld_fab_alt_sld_fab_stfabric"
     as="h2t0_fifo,t2h0_fifo" />
  <messages>
   <message level="Debug" culprit="alt_sld_fab">queue size: 33 starting:altera_avalon_dc_fifo "submodules/altera_avalon_dc_fifo"</message>
   <message level="Info" culprit="h2t0_fifo"><![CDATA["<b>stfabric</b>" instantiated <b>altera_avalon_dc_fifo</b> "<b>h2t0_fifo</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_std_synchronizer_nocut.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=8,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=10,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="alt_sld_fab:.:alt_sld_fab:.:trfabric:.:mm_interconnect_0:.:trans0_master_translator"
   kind="altera_merlin_master_translator"
   version="18.1"
   name="altera_merlin_master_translator">
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0"
     as="trans0_master_translator" />
  <instantiator
     instantiator="alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_1"
     as="capture_storage_mm_master_translator" />
  <instantiator
     instantiator="alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_2"
     as="bridge_0_m0_translator" />
  <messages>
   <message level="Debug" culprit="alt_sld_fab">queue size: 31 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="trans0_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>trans0_master_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=2,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=2,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=12000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=10,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=0,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0"
   instancePathKey="alt_sld_fab:.:alt_sld_fab:.:trfabric:.:mm_interconnect_0:.:rom_rom_translator"
   kind="altera_merlin_slave_translator"
   version="18.1"
   name="altera_merlin_slave_translator">
  <generatedFiles>
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0"
     as="rom_rom_translator,capture_csr_slave_translator,bridge_0_s0_translator" />
  <instantiator
     instantiator="alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_1"
     as="mem_s1_translator" />
  <instantiator
     instantiator="alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_2"
     as="tbridge_0_int_control_translator" />
  <messages>
   <message level="Debug" culprit="alt_sld_fab">queue size: 30 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="rom_rom_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>rom_rom_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_agent:18.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;rom_rom_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;capture_csr_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000100&quot;
   end=&quot;0x00000000000000200&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;bridge_0_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000300&quot;
   end=&quot;0x00000000000000380&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0),PKT_ADDR_H=45,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=61,PKT_ADDR_SIDEBAND_L=61,PKT_BEGIN_BURST=63,PKT_BURSTWRAP_H=55,PKT_BURSTWRAP_L=55,PKT_BURST_SIZE_H=58,PKT_BURST_SIZE_L=56,PKT_BURST_TYPE_H=60,PKT_BURST_TYPE_L=59,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=54,PKT_BYTE_CNT_L=52,PKT_CACHE_H=76,PKT_CACHE_L=73,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=62,PKT_DATA_SIDEBAND_L=62,PKT_DEST_ID_H=68,PKT_DEST_ID_L=67,PKT_ORI_BURST_SIZE_H=81,PKT_ORI_BURST_SIZE_L=79,PKT_PROTECTION_H=72,PKT_PROTECTION_L=70,PKT_QOS_H=64,PKT_QOS_L=64,PKT_RESPONSE_STATUS_H=78,PKT_RESPONSE_STATUS_L=77,PKT_SRC_ID_H=66,PKT_SRC_ID_L=65,PKT_THREAD_ID_H=69,PKT_THREAD_ID_L=69,PKT_TRANS_COMPRESSED_READ=46,PKT_TRANS_EXCLUSIVE=51,PKT_TRANS_LOCK=50,PKT_TRANS_POSTED=47,PKT_TRANS_READ=49,PKT_TRANS_WRITE=48,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=3,ST_DATA_W=82,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="alt_sld_fab:.:alt_sld_fab:.:trfabric:.:mm_interconnect_0:.:trans0_master_agent"
   kind="altera_merlin_master_agent"
   version="18.1"
   name="altera_merlin_master_agent">
  <generatedFiles>
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0"
     as="trans0_master_agent" />
  <messages>
   <message level="Debug" culprit="alt_sld_fab">queue size: 27 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="trans0_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>trans0_master_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=2,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0),PKT_ADDR_H=45,PKT_ADDR_L=36,PKT_BEGIN_BURST=63,PKT_BURSTWRAP_H=55,PKT_BURSTWRAP_L=55,PKT_BURST_SIZE_H=58,PKT_BURST_SIZE_L=56,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=54,PKT_BYTE_CNT_L=52,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=68,PKT_DEST_ID_L=67,PKT_ORI_BURST_SIZE_H=81,PKT_ORI_BURST_SIZE_L=79,PKT_PROTECTION_H=72,PKT_PROTECTION_L=70,PKT_RESPONSE_STATUS_H=78,PKT_RESPONSE_STATUS_L=77,PKT_SRC_ID_H=66,PKT_SRC_ID_L=65,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=46,PKT_TRANS_LOCK=50,PKT_TRANS_POSTED=47,PKT_TRANS_READ=49,PKT_TRANS_WRITE=48,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=3,ST_DATA_W=82,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="alt_sld_fab:.:alt_sld_fab:.:trfabric:.:mm_interconnect_0:.:rom_rom_agent"
   kind="altera_merlin_slave_agent"
   version="18.1"
   name="altera_merlin_slave_agent">
  <generatedFiles>
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0"
     as="rom_rom_agent,capture_csr_slave_agent,bridge_0_s0_agent" />
  <messages>
   <message level="Debug" culprit="alt_sld_fab">queue size: 26 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="rom_rom_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>rom_rom_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:18.1:CHANNEL_ID=001,010,100,DECODER_TYPE=0,DEFAULT_CHANNEL=1,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,1,0,END_ADDRESS=0x20,0x200,0x380,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,PKT_ADDR_H=45,PKT_ADDR_L=36,PKT_DEST_ID_H=68,PKT_DEST_ID_L=67,PKT_PROTECTION_H=72,PKT_PROTECTION_L=70,PKT_TRANS_READ=49,PKT_TRANS_WRITE=48,SECURED_RANGE_LIST=0,0,0,SECURED_RANGE_PAIRS=0,0,0,SLAVES_INFO=2:001:0x0:0x20:read:1:0:0:1,1:010:0x100:0x200:both:1:0:0:1,0:100:0x300:0x380:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x100,0x300,ST_CHANNEL_W=3,ST_DATA_W=82,TYPE_OF_TRANSACTION=read,both,both"
   instancePathKey="alt_sld_fab:.:alt_sld_fab:.:trfabric:.:mm_interconnect_0:.:router"
   kind="altera_merlin_router"
   version="18.1"
   name="alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router">
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="49" />
  <parameter name="START_ADDRESS" value="0x0,0x100,0x300" />
  <parameter name="DEFAULT_CHANNEL" value="1" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="2:001:0x0:0x20:read:1:0:0:1,1:010:0x100:0x200:both:1:0:0:1,0:100:0x300:0x380:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="45" />
  <parameter name="PKT_DEST_ID_H" value="68" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="67" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="001,010,100" />
  <parameter name="TYPE_OF_TRANSACTION" value="read,both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="82" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="72" />
  <parameter name="END_ADDRESS" value="0x20,0x200,0x380" />
  <parameter name="PKT_PROTECTION_L" value="70" />
  <parameter name="PKT_TRANS_WRITE" value="48" />
  <parameter name="DEFAULT_DESTID" value="1" />
  <parameter name="DESTINATION_ID" value="2,1,0" />
  <parameter name="NON_SECURED_TAG" value="1,1,1" />
  <generatedFiles>
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0"
     as="router" />
  <messages>
   <message level="Debug" culprit="alt_sld_fab">queue size: 20 starting:altera_merlin_router "submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=45,PKT_ADDR_L=36,PKT_DEST_ID_H=68,PKT_DEST_ID_L=67,PKT_PROTECTION_H=72,PKT_PROTECTION_L=70,PKT_TRANS_READ=49,PKT_TRANS_WRITE=48,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=3,ST_DATA_W=82,TYPE_OF_TRANSACTION=both"
   instancePathKey="alt_sld_fab:.:alt_sld_fab:.:trfabric:.:mm_interconnect_0:.:router_001"
   kind="altera_merlin_router"
   version="18.1"
   name="alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_001">
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="49" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="45" />
  <parameter name="PKT_DEST_ID_H" value="68" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="67" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="82" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="72" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="70" />
  <parameter name="PKT_TRANS_WRITE" value="48" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0"
     as="router_001,router_002,router_003" />
  <messages>
   <message level="Debug" culprit="alt_sld_fab">queue size: 19 starting:altera_merlin_router "submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_traffic_limiter:18.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=2,MERLIN_PACKET_FORMAT=ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=54,PKT_BYTE_CNT_L=52,PKT_DEST_ID_H=68,PKT_DEST_ID_L=67,PKT_SRC_ID_H=66,PKT_SRC_ID_L=65,PKT_THREAD_ID_H=69,PKT_THREAD_ID_L=69,PKT_TRANS_POSTED=47,PKT_TRANS_WRITE=48,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=3,ST_DATA_W=82,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=3"
   instancePathKey="alt_sld_fab:.:alt_sld_fab:.:trfabric:.:mm_interconnect_0:.:trans0_master_limiter"
   kind="altera_merlin_traffic_limiter"
   version="18.1"
   name="altera_merlin_traffic_limiter">
  <generatedFiles>
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0"
     as="trans0_master_limiter" />
  <messages>
   <message level="Debug" culprit="alt_sld_fab">queue size: 16 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="trans0_master_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>trans0_master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=12000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0),NUM_OUTPUTS=3,ST_CHANNEL_W=3,ST_DATA_W=82,VALID_WIDTH=3"
   instancePathKey="alt_sld_fab:.:alt_sld_fab:.:trfabric:.:mm_interconnect_0:.:cmd_demux"
   kind="altera_merlin_demultiplexer"
   version="18.1"
   name="alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_cmd_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="12000000" />
  <parameter name="VALID_WIDTH" value="3" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="ST_DATA_W" value="82" />
  <parameter name="NUM_OUTPUTS" value="3" />
  <generatedFiles>
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0"
     as="cmd_demux" />
  <messages>
   <message level="Debug" culprit="alt_sld_fab">queue size: 15 starting:altera_merlin_demultiplexer "submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=50,ST_CHANNEL_W=3,ST_DATA_W=82,USE_EXTERNAL_ARB=0"
   instancePathKey="alt_sld_fab:.:alt_sld_fab:.:trfabric:.:mm_interconnect_0:.:cmd_mux"
   kind="altera_merlin_multiplexer"
   version="18.1"
   name="alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_cmd_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="82" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="50" />
  <generatedFiles>
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0"
     as="cmd_mux,cmd_mux_001,cmd_mux_002" />
  <messages>
   <message level="Debug" culprit="alt_sld_fab">queue size: 14 starting:altera_merlin_multiplexer "submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=12000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=3,ST_DATA_W=82,VALID_WIDTH=1"
   instancePathKey="alt_sld_fab:.:alt_sld_fab:.:trfabric:.:mm_interconnect_0:.:rsp_demux"
   kind="altera_merlin_demultiplexer"
   version="18.1"
   name="alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_rsp_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="12000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="ST_DATA_W" value="82" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0"
     as="rsp_demux,rsp_demux_001,rsp_demux_002" />
  <messages>
   <message level="Debug" culprit="alt_sld_fab">queue size: 11 starting:altera_merlin_demultiplexer "submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0),NUM_INPUTS=3,PIPELINE_ARB=0,PKT_TRANS_LOCK=50,ST_CHANNEL_W=3,ST_DATA_W=82,USE_EXTERNAL_ARB=0"
   instancePathKey="alt_sld_fab:.:alt_sld_fab:.:trfabric:.:mm_interconnect_0:.:rsp_mux"
   kind="altera_merlin_multiplexer"
   version="18.1"
   name="alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_rsp_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(81:79) response_status(78:77) cache(76:73) protection(72:70) thread_id(69) dest_id(68:67) src_id(66:65) qos(64) begin_burst(63) data_sideband(62) addr_sideband(61) burst_type(60:59) burst_size(58:56) burstwrap(55) byte_cnt(54:52) trans_exclusive(51) trans_lock(50) trans_read(49) trans_write(48) trans_posted(47) trans_compressed_read(46) addr(45:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1" />
  <parameter name="NUM_INPUTS" value="3" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="82" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="50" />
  <generatedFiles>
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0"
     as="rsp_mux" />
  <messages>
   <message level="Debug" culprit="alt_sld_fab">queue size: 8 starting:altera_merlin_multiplexer "submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:18.1:AUTO_DEVICE=Unknown,AUTO_DEVICE_FAMILY=MAX 10,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=34,inChannelWidth=0,inDataWidth=34,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=0,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=34,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=1,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:18.1:inBitsPerSymbol=34,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1)(clock:18.1:)(clock:18.1:)(reset:18.1:)"
   instancePathKey="alt_sld_fab:.:alt_sld_fab:.:trfabric:.:mm_interconnect_0:.:avalon_st_adapter"
   kind="altera_avalon_st_adapter"
   version="18.1"
   name="alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_avalon_st_adapter">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="34" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="outDataWidth" value="34" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="Unknown" />
  <parameter name="inDataWidth" value="34" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0"
     as="avalon_st_adapter,avalon_st_adapter_001,avalon_st_adapter_002" />
  <messages>
   <message level="Debug" culprit="alt_sld_fab">queue size: 7 starting:altera_avalon_st_adapter "submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="alt_sld_fab">queue size: 0 starting:error_adapter "submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="data_format_adapter:18.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=true,outSymbolsPerBeat=4,outUseEmpty=false,outUseEmptyPort=YES"
   instancePathKey="alt_sld_fab:.:alt_sld_fab:.:trfabric:.:avalon_st_adapter:.:data_format_adapter_0"
   kind="data_format_adapter"
   version="18.1"
   name="alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="outUseEmptyPort" value="YES" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outUseEmpty" value="false" />
  <parameter name="outSymbolsPerBeat" value="4" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0_state_ram.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0_data_ram.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0_sop_ram.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_data_format_adapter/avalon-st_data_format_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter"
     as="data_format_adapter_0" />
  <messages>
   <message level="Debug" culprit="alt_sld_fab">queue size: 1 starting:data_format_adapter "submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0"</message>
   <message level="Info" culprit="data_format_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>data_format_adapter</b> "<b>data_format_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:18.1:inBitsPerSymbol=34,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1"
   instancePathKey="alt_sld_fab:.:alt_sld_fab:.:trfabric:.:mm_interconnect_0:.:avalon_st_adapter:.:error_adapter_0"
   kind="error_adapter"
   version="18.1"
   name="alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_avalon_st_adapter_error_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="34" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="Y:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_avalon_st_adapter"
     as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="alt_sld_fab">queue size: 0 starting:error_adapter "submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
</deploy>
