#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Oct  4 15:32:06 2024
# Process ID: 6224
# Current directory: C:/Users/jasnoorsandhu/XILINX_Projects/OTFS/ip_repo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5776 C:\Users\jasnoorsandhu\XILINX_Projects\OTFS\ip_repo\edit_PRN_Data_Gen_IP_v1_0.xpr
# Log file: C:/Users/jasnoorsandhu/XILINX_Projects/OTFS/ip_repo/vivado.log
# Journal file: C:/Users/jasnoorsandhu/XILINX_Projects/OTFS/ip_repo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/jasnoorsandhu/XILINX_Projects/OTFS/ip_repo/edit_PRN_Data_Gen_IP_v1_0.xpr
update_compile_order -fileset sources_1
ipx::open_ipxact_file C:/Users/jasnoorsandhu/XILINX_Projects/OTFS/ip_repo/PRN_Data_Gen_IP_1.0/component.xml
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 5 [ipx::current_core]
set_property core_revision 6 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/jasnoorsandhu/XILINX_Projects/OTFS/ip_repo/PRN_Data_Gen_IP_1.0
set_property core_revision 7 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/jasnoorsandhu/XILINX_Projects/OTFS/ip_repo/PRN_Data_Gen_IP_1.0
open_project C:/Users/jasnoorsandhu/XILINX_Projects/OTFS/PRN_Data_Gen/PRN_Data_Gen.xpr
open_bd_design {C:/Users/jasnoorsandhu/XILINX_Projects/OTFS/PRN_Data_Gen/PRN_Data_Gen.srcs/sources_1/bd/design_1/design_1.bd}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/jasnoorsandhu/XILINX_Projects/OTFS/PRN_Data_Gen/PRN_Data_Gen.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  C:/Users/jasnoorsandhu/XILINX_Projects/OTFS/PRN_Data_Gen/PRN_Data_Gen.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
export_ip_user_files -of_objects  [get_files C:/Users/jasnoorsandhu/XILINX_Projects/OTFS/PRN_Data_Gen/PRN_Data_Gen.srcs/sources_1/bd/design_1/design_1.bd] -no_script -reset -force -quiet
remove_files  C:/Users/jasnoorsandhu/XILINX_Projects/OTFS/PRN_Data_Gen/PRN_Data_Gen.srcs/sources_1/bd/design_1/design_1.bd
create_bd_design "design_prn"
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:PRN_Data_Gen_IP:1.0 PRN_Data_Gen_IP_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/PRN_Data_Gen_IP_0/S00_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins PRN_Data_Gen_IP_0/S00_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
regenerate_bd_layout
make_wrapper -files [get_files C:/Users/jasnoorsandhu/XILINX_Projects/OTFS/PRN_Data_Gen/PRN_Data_Gen.srcs/sources_1/bd/design_prn/design_prn.bd] -top
add_files -norecurse C:/Users/jasnoorsandhu/XILINX_Projects/OTFS/PRN_Data_Gen/PRN_Data_Gen.srcs/sources_1/bd/design_prn/hdl/design_prn_wrapper.v
current_project edit_PRN_Data_Gen_IP_v1_0
close_project
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
