<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p402" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_402{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_402{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_402{left:69px;bottom:1141px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t4_402{left:69px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.57px;}
#t5_402{left:69px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t6_402{left:69px;bottom:1012px;letter-spacing:0.13px;}
#t7_402{left:151px;bottom:1012px;letter-spacing:0.17px;word-spacing:0.01px;}
#t8_402{left:69px;bottom:990px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#t9_402{left:69px;bottom:973px;letter-spacing:-0.15px;word-spacing:-1.32px;}
#ta_402{left:69px;bottom:956px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tb_402{left:69px;bottom:933px;letter-spacing:-0.17px;word-spacing:-1.34px;}
#tc_402{left:69px;bottom:917px;letter-spacing:-0.18px;word-spacing:-0.41px;}
#td_402{left:69px;bottom:858px;letter-spacing:0.13px;}
#te_402{left:151px;bottom:858px;letter-spacing:0.17px;word-spacing:0.01px;}
#tf_402{left:69px;bottom:836px;letter-spacing:-0.15px;word-spacing:-0.74px;}
#tg_402{left:69px;bottom:819px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#th_402{left:69px;bottom:802px;letter-spacing:-0.17px;word-spacing:-0.79px;}
#ti_402{left:69px;bottom:785px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tj_402{left:404px;bottom:785px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tk_402{left:787px;bottom:785px;}
#tl_402{left:69px;bottom:762px;letter-spacing:-0.15px;word-spacing:-1.34px;}
#tm_402{left:69px;bottom:745px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tn_402{left:69px;bottom:729px;letter-spacing:-0.14px;word-spacing:-1.25px;}
#to_402{left:69px;bottom:712px;letter-spacing:-0.17px;word-spacing:-0.8px;}
#tp_402{left:69px;bottom:695px;letter-spacing:-0.14px;word-spacing:-0.6px;}
#tq_402{left:69px;bottom:678px;letter-spacing:-0.18px;word-spacing:-1.1px;}
#tr_402{left:616px;bottom:685px;}
#ts_402{left:631px;bottom:678px;letter-spacing:-0.14px;word-spacing:-1.13px;}
#tt_402{left:69px;bottom:661px;letter-spacing:-0.19px;word-spacing:-0.41px;}
#tu_402{left:69px;bottom:603px;letter-spacing:0.13px;}
#tv_402{left:151px;bottom:603px;letter-spacing:0.16px;word-spacing:-0.01px;}
#tw_402{left:69px;bottom:579px;letter-spacing:-0.15px;word-spacing:-1.32px;}
#tx_402{left:69px;bottom:562px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#ty_402{left:69px;bottom:545px;letter-spacing:-0.14px;word-spacing:-1.29px;}
#tz_402{left:69px;bottom:529px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t10_402{left:69px;bottom:506px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t11_402{left:69px;bottom:489px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t12_402{left:69px;bottom:472px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t13_402{left:187px;bottom:472px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t14_402{left:69px;bottom:455px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t15_402{left:69px;bottom:438px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t16_402{left:69px;bottom:415px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t17_402{left:69px;bottom:389px;}
#t18_402{left:95px;bottom:393px;letter-spacing:-0.14px;word-spacing:-1.33px;}
#t19_402{left:95px;bottom:376px;letter-spacing:-0.14px;word-spacing:-0.86px;}
#t1a_402{left:95px;bottom:359px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1b_402{left:69px;bottom:333px;}
#t1c_402{left:95px;bottom:336px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1d_402{left:95px;bottom:319px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1e_402{left:69px;bottom:293px;}
#t1f_402{left:95px;bottom:296px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1g_402{left:95px;bottom:279px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1h_402{left:69px;bottom:221px;letter-spacing:0.13px;}
#t1i_402{left:151px;bottom:221px;letter-spacing:0.16px;word-spacing:0.01px;}
#t1j_402{left:69px;bottom:199px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t1k_402{left:69px;bottom:182px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t1l_402{left:69px;bottom:165px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t1m_402{left:69px;bottom:148px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t1n_402{left:69px;bottom:125px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1o_402{left:69px;bottom:108px;letter-spacing:-0.14px;word-spacing:-0.48px;}

.s1_402{font-size:12px;font-family:NeoSansIntel_pgv;color:#000;}
.s2_402{font-size:14px;font-family:NeoSansIntel_pgv;color:#0860A8;}
.s3_402{font-size:14px;font-family:Verdana_13-;color:#000;}
.s4_402{font-size:18px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s5_402{font-size:14px;font-family:Verdana-Bold_pgt;color:#000;}
.s6_402{font-size:11px;font-family:Verdana_13-;color:#000;}
.s7_402{font-size:21px;font-family:TimesNewRoman_143;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts402" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_pgu;
	src: url("fonts/NeoSansIntelMedium_pgu.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_pgv;
	src: url("fonts/NeoSansIntel_pgv.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_143;
	src: url("fonts/TimesNewRoman_143.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_pgt;
	src: url("fonts/Verdana-Bold_pgt.woff") format("woff");
}

@font-face {
	font-family: Verdana_13-;
	src: url("fonts/Verdana_13-.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg402Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg402" style="-webkit-user-select: none;"><object width="935" height="1210" data="402/402.svg" type="image/svg+xml" id="pdf402" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_402" class="t s1_402">16-6 </span><span id="t2_402" class="t s1_402">Vol. 1 </span>
<span id="t3_402" class="t s2_402">PROGRAMMING WITH INTEL® TRANSACTIONAL SYNCHRONIZATION EXTENSIONS </span>
<span id="t4_402" class="t s3_402">instruction when used inside an RTM region causes a transactional abort and may not satisfy the requirements for </span>
<span id="t5_402" class="t s3_402">setting any of the EAX bits. This may result in an EAX value of 0. </span>
<span id="t6_402" class="t s4_402">16.3.6 </span><span id="t7_402" class="t s4_402">RTM Memory Ordering </span>
<span id="t8_402" class="t s3_402">A successful RTM commit causes all memory operations in the RTM region to appear to execute atomically. A </span>
<span id="t9_402" class="t s3_402">successfully committed RTM region consisting of an XBEGIN followed by an XEND, even with no memory operations </span>
<span id="ta_402" class="t s3_402">in the RTM region, has the same ordering semantics as a LOCK prefixed instruction. </span>
<span id="tb_402" class="t s3_402">The XBEGIN instruction does not have fencing semantics. However, if an RTM execution aborts, all memory updates </span>
<span id="tc_402" class="t s3_402">from within the RTM region are discarded and never made visible to any other logical processor. </span>
<span id="td_402" class="t s4_402">16.3.7 </span><span id="te_402" class="t s4_402">RTM-Enabled Debugger Support </span>
<span id="tf_402" class="t s3_402">Any debug exception (#DB) or breakpoint exception (#BP) inside an RTM region causes a transactional abort and, </span>
<span id="tg_402" class="t s3_402">by default, redirects control flow to the fallback instruction address with architectural state recovered and bit 4 in </span>
<span id="th_402" class="t s3_402">EAX set. However, to allow software debuggers to intercept execution on debug or breakpoint exceptions, the RTM </span>
<span id="ti_402" class="t s3_402">architecture provides additional capability called </span><span id="tj_402" class="t s5_402">advanced debugging of RTM transactional regions</span><span id="tk_402" class="t s3_402">. </span>
<span id="tl_402" class="t s3_402">Advanced debugging of RTM transactional regions is enabled if bit 11 of DR7 and bit 15 of the IA32_DEBUGCTL MSR </span>
<span id="tm_402" class="t s3_402">are both 1. In this case, any RTM transactional abort due to a #DB or #BP causes execution to roll back to just </span>
<span id="tn_402" class="t s3_402">before the XBEGIN instruction (EAX is restored to the value it had before XBEGIN) and then delivers a #DB. (A #DB </span>
<span id="to_402" class="t s3_402">is delivered even if the transactional abort was caused by a #BP.) DR6[16] is cleared to indicate that the exception </span>
<span id="tp_402" class="t s3_402">resulted from a debug or breakpoint exception inside an RTM region. See also Section 18.3.3, “Debug Exceptions, </span>
<span id="tq_402" class="t s3_402">Breakpoint Exceptions, and Restricted Transactional Memory (RTM),” of the Intel </span>
<span id="tr_402" class="t s6_402">® </span>
<span id="ts_402" class="t s3_402">64 and IA-32 Architectures Soft- </span>
<span id="tt_402" class="t s3_402">ware Developer’s Manual, Volume 3B. </span>
<span id="tu_402" class="t s4_402">16.3.8 </span><span id="tv_402" class="t s4_402">Intel® TSX Suspend/Resume Load Address Tracking Support </span>
<span id="tw_402" class="t s3_402">Programmers can use Intel TSX suspend/resume of load address tracking to choose which memory accesses do not </span>
<span id="tx_402" class="t s3_402">need to be tracked in the Intel TSX read set. A programmer who uses the suspend/resume load address tracking </span>
<span id="ty_402" class="t s3_402">feature must ensure that there are no atomicity requirements related to the addresses they choose to exclude from </span>
<span id="tz_402" class="t s3_402">the read set as hardware will not detect read-write conflicts for those addresses. </span>
<span id="t10_402" class="t s3_402">To prevent load addresses from being entered into the read set, the programmer should use the XSUSLDTRK and </span>
<span id="t11_402" class="t s3_402">XRESLDTRK instructions. The XSUSLDTRK instruction suspends loads tracking and thus specifies the start of a </span>
<span id="t12_402" class="t s5_402">suspend region</span><span id="t13_402" class="t s3_402">; addresses of subsequent loads will not be added to the transaction read set. The XRESLDTRK </span>
<span id="t14_402" class="t s3_402">instruction resumes load tracking and thus specifies the end of a suspend region; addresses of subsequent loads </span>
<span id="t15_402" class="t s3_402">will be added to the transaction read set. </span>
<span id="t16_402" class="t s3_402">The execution of a suspend region is similar to transaction execution with the following exceptions: </span>
<span id="t17_402" class="t s7_402">• </span><span id="t18_402" class="t s3_402">The addresses of loads in a suspend region are not tracked for read-write conflicts if the addresses are accessed </span>
<span id="t19_402" class="t s3_402">inside the suspend region only (they are not added to the transaction read set). The addresses are still tracked </span>
<span id="t1a_402" class="t s3_402">if they are accessed outside of the suspend region inside the transaction. </span>
<span id="t1b_402" class="t s7_402">• </span><span id="t1c_402" class="t s3_402">Transaction start/end inside a suspend region is not supported; any execution of XBEGIN or XEND inside a </span>
<span id="t1d_402" class="t s3_402">suspend region will cause the transaction to abort. </span>
<span id="t1e_402" class="t s7_402">• </span><span id="t1f_402" class="t s3_402">There is no support for nesting of suspend regions; execution of XSUSLDTRK in a suspend region will cause a </span>
<span id="t1g_402" class="t s3_402">transaction to abort. </span>
<span id="t1h_402" class="t s4_402">16.3.9 </span><span id="t1i_402" class="t s4_402">Programming Considerations </span>
<span id="t1j_402" class="t s3_402">Typical programmer-identified regions are expected to execute transactionally and to commit successfully. </span>
<span id="t1k_402" class="t s3_402">However, Intel TSX does not provide any such guarantee. A transactional execution may abort for many reasons. </span>
<span id="t1l_402" class="t s3_402">To take full advantage of the transactional capabilities, programmers should follow certain guidelines to increase </span>
<span id="t1m_402" class="t s3_402">the probability of their transactional execution committing successfully. </span>
<span id="t1n_402" class="t s3_402">This section discusses various events that may cause transactional aborts. The architecture ensures that updates </span>
<span id="t1o_402" class="t s3_402">performed within a transactional region that subsequently aborts execution will never become visible. Only a </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
