// Seed: 3713588089
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  wire id_3;
endmodule
module module_0 #(
    parameter id_0  = 32'd60,
    parameter id_1  = 32'd63,
    parameter id_12 = 32'd99
) (
    input tri1 _id_0
    , id_15,
    input supply0 _id_1,
    input tri0 id_2,
    output tri0 id_3,
    input wor id_4,
    output tri id_5,
    output wire id_6,
    output uwire id_7,
    output wand id_8,
    output tri0 id_9,
    input tri0 id_10,
    input tri0 id_11,
    input wor _id_12,
    input wand id_13
);
  logic [7:0] id_16;
  logic [1 : -1] id_17;
  ;
  assign id_16[id_1] = ~module_1;
  wire [id_12 : id_0] id_18;
  logic [7:0][{  -1  ,  -1 'd0 } : id_0]
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31,
      id_32,
      id_33,
      id_34,
      id_35;
  logic id_36;
  ;
  localparam id_37 = 1;
  module_0 modCall_1 (
      id_36,
      id_17
  );
  wire [-1 : -1] id_38, id_39;
  assign id_17 = 1;
  assign id_28[1] = id_1 !== (id_16);
endmodule
