0.6
2018.2
Jun 14 2018
20:41:02
D:/VLSI Projects/UART/UART.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
D:/VLSI Projects/UART/UART.srcs/sim_1/new/uart_tb.v,1692471509,verilog,,,,uart_tb,,,,,,,,
D:/VLSI Projects/UART/UART.srcs/sources_1/new/uart_rx.v,1692470936,verilog,,D:/VLSI Projects/UART/UART.srcs/sources_1/new/uart_tx.v,,uart_rx,,,,,,,,
D:/VLSI Projects/UART/UART.srcs/sources_1/new/uart_tx.v,1692470886,verilog,,D:/VLSI Projects/UART/UART.srcs/sim_1/new/uart_tb.v,,uart_tx,,,,,,,,
