

================================================================
== Vivado HLS Report for 'A_IO_L2_in_intra_trans_1'
================================================================
* Date:           Wed Jun  9 18:39:10 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        kernel3_u250
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.375 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    32771|    32771| 0.109 ms | 0.109 ms |  32771|  32771|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |    32769|    32769|         3|          1|          1|  32768|    yes   |
        +----------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([1024 x i256]* %local_A_V, [1 x i8]* @p_str, [12 x i8]* @p_str7, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_A_local_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%local_A_V_addr_1 = getelementptr [1024 x i256]* %local_A_V, i64 0, i64 512"   --->   Operation 8 'getelementptr' 'local_A_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore(i256* %local_A_V_addr_1, [1 x i8]* @p_str, [12 x i8]* @p_str7, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.60ns)   --->   "br label %.preheader" [src/kernel_kernel_new.cpp:39]   --->   Operation 10 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 1.25>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten11 = phi i16 [ %add_ln35, %hls_label_1 ], [ 0, %.preheader.preheader ]" [src/kernel_kernel_new.cpp:35]   --->   Operation 11 'phi' 'indvar_flatten11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%p_02_0 = phi i6 [ %select_ln544, %hls_label_1 ], [ 0, %.preheader.preheader ]" [src/kernel_kernel_new.cpp:43]   --->   Operation 12 'phi' 'p_02_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i12 [ %select_ln37, %hls_label_1 ], [ 0, %.preheader.preheader ]" [src/kernel_kernel_new.cpp:37]   --->   Operation 13 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%p_045_0 = phi i5 [ %c7_V, %hls_label_1 ], [ 0, %.preheader.preheader ]"   --->   Operation 14 'phi' 'p_045_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.67ns)   --->   "%icmp_ln35 = icmp eq i16 %indvar_flatten11, -32768" [src/kernel_kernel_new.cpp:35]   --->   Operation 15 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.60ns)   --->   "%add_ln35 = add i16 %indvar_flatten11, 1" [src/kernel_kernel_new.cpp:35]   --->   Operation 16 'add' 'add_ln35' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %icmp_ln35, label %.loopexit, label %hls_label_1" [src/kernel_kernel_new.cpp:35]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.43ns)   --->   "%c5_V = add i6 %p_02_0, 1" [src/kernel_kernel_new.cpp:35]   --->   Operation 18 'add' 'c5_V' <Predicate = (!icmp_ln35)> <Delay = 0.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.62ns)   --->   "%icmp_ln37 = icmp eq i12 %indvar_flatten, 1024" [src/kernel_kernel_new.cpp:37]   --->   Operation 19 'icmp' 'icmp_ln37' <Predicate = (!icmp_ln35)> <Delay = 0.62> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.29ns)   --->   "%select_ln544 = select i1 %icmp_ln37, i6 %c5_V, i6 %p_02_0" [src/kernel_kernel_new.cpp:43]   --->   Operation 20 'select' 'select_ln544' <Predicate = (!icmp_ln35)> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node select_ln39)   --->   "%xor_ln544 = xor i1 %icmp_ln37, true" [src/kernel_kernel_new.cpp:43]   --->   Operation 21 'xor' 'xor_ln544' <Predicate = (!icmp_ln35)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.63ns)   --->   "%icmp_ln39 = icmp eq i5 %p_045_0, -16" [src/kernel_kernel_new.cpp:39]   --->   Operation 22 'icmp' 'icmp_ln39' <Predicate = (!icmp_ln35)> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node select_ln39)   --->   "%and_ln544 = and i1 %icmp_ln39, %xor_ln544" [src/kernel_kernel_new.cpp:43]   --->   Operation 23 'and' 'and_ln544' <Predicate = (!icmp_ln35)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node select_ln39)   --->   "%or_ln39 = or i1 %and_ln544, %icmp_ln37" [src/kernel_kernel_new.cpp:39]   --->   Operation 24 'or' 'or_ln39' <Predicate = (!icmp_ln35)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln39 = select i1 %or_ln39, i5 0, i5 %p_045_0" [src/kernel_kernel_new.cpp:39]   --->   Operation 25 'select' 'select_ln39' <Predicate = (!icmp_ln35)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.34ns)   --->   "%c7_V = add i5 %select_ln39, 1" [src/kernel_kernel_new.cpp:39]   --->   Operation 26 'add' 'c7_V' <Predicate = (!icmp_ln35)> <Delay = 0.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.52ns)   --->   "%add_ln37 = add i12 %indvar_flatten, 1" [src/kernel_kernel_new.cpp:37]   --->   Operation 27 'add' 'add_ln37' <Predicate = (!icmp_ln35)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.29ns)   --->   "%select_ln37 = select i1 %icmp_ln37, i12 1, i12 %add_ln37" [src/kernel_kernel_new.cpp:37]   --->   Operation 28 'select' 'select_ln37' <Predicate = (!icmp_ln35)> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.93>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i6 %select_ln544 to i11" [src/kernel_kernel_new.cpp:43]   --->   Operation 29 'zext' 'zext_ln544' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_s = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %select_ln39, i5 0)" [src/kernel_kernel_new.cpp:43]   --->   Operation 30 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln321 = zext i10 %tmp_s to i11" [src/kernel_kernel_new.cpp:43]   --->   Operation 31 'zext' 'zext_ln321' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln321 = add i11 %zext_ln544, %zext_ln321" [src/kernel_kernel_new.cpp:43]   --->   Operation 32 'add' 'add_ln321' <Predicate = (!icmp_ln35)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 33 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln321_4 = add i11 %add_ln321, 512" [src/kernel_kernel_new.cpp:43]   --->   Operation 33 'add' 'add_ln321_4' <Predicate = (!icmp_ln35)> <Delay = 0.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln321_212 = zext i11 %add_ln321_4 to i64" [src/kernel_kernel_new.cpp:43]   --->   Operation 34 'zext' 'zext_ln321_212' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%local_A_V_addr = getelementptr [1024 x i256]* %local_A_V, i64 0, i64 %zext_ln321_212" [src/kernel_kernel_new.cpp:43]   --->   Operation 35 'getelementptr' 'local_A_V_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_3 : Operation 36 [2/2] (1.15ns)   --->   "%fifo_data_V = load i256* %local_A_V_addr, align 32" [src/kernel_kernel_new.cpp:43]   --->   Operation 36 'load' 'fifo_data_V' <Predicate = (!icmp_ln35)> <Delay = 1.15> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 1024> <RAM>

State 4 <SV = 3> <Delay = 2.37>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32768, i64 32768, i64 32768)"   --->   Operation 37 'speclooptripcount' 'empty' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2)" [src/kernel_kernel_new.cpp:39]   --->   Operation 38 'specregionbegin' 'tmp' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [src/kernel_kernel_new.cpp:40]   --->   Operation 39 'specpipeline' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_4 : Operation 40 [1/2] (1.15ns)   --->   "%fifo_data_V = load i256* %local_A_V_addr, align 32" [src/kernel_kernel_new.cpp:43]   --->   Operation 40 'load' 'fifo_data_V' <Predicate = (!icmp_ln35)> <Delay = 1.15> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 1024> <RAM>
ST_4 : Operation 41 [1/1] (1.21ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i256P(i256* %fifo_A_local_out_V_V, i256 %fifo_data_V)" [src/kernel_kernel_new.cpp:44]   --->   Operation 41 'write' <Predicate = (!icmp_ln35)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 0> <FIFO>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%empty_882 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp)" [src/kernel_kernel_new.cpp:45]   --->   Operation 42 'specregionend' 'empty_882' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "br label %.preheader" [src/kernel_kernel_new.cpp:39]   --->   Operation 43 'br' <Predicate = (!icmp_ln35)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "ret void" [src/kernel_kernel_new.cpp:48]   --->   Operation 44 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ local_A_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ fifo_A_local_out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specmemcore_ln0   (specmemcore      ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
local_A_V_addr_1  (getelementptr    ) [ 000000]
specmemcore_ln0   (specmemcore      ) [ 000000]
br_ln39           (br               ) [ 011110]
indvar_flatten11  (phi              ) [ 001000]
p_02_0            (phi              ) [ 001000]
indvar_flatten    (phi              ) [ 001000]
p_045_0           (phi              ) [ 001000]
icmp_ln35         (icmp             ) [ 001110]
add_ln35          (add              ) [ 011110]
br_ln35           (br               ) [ 000000]
c5_V              (add              ) [ 000000]
icmp_ln37         (icmp             ) [ 000000]
select_ln544      (select           ) [ 011110]
xor_ln544         (xor              ) [ 000000]
icmp_ln39         (icmp             ) [ 000000]
and_ln544         (and              ) [ 000000]
or_ln39           (or               ) [ 000000]
select_ln39       (select           ) [ 001100]
c7_V              (add              ) [ 011110]
add_ln37          (add              ) [ 000000]
select_ln37       (select           ) [ 011110]
zext_ln544        (zext             ) [ 000000]
tmp_s             (bitconcatenate   ) [ 000000]
zext_ln321        (zext             ) [ 000000]
add_ln321         (add              ) [ 000000]
add_ln321_4       (add              ) [ 000000]
zext_ln321_212    (zext             ) [ 000000]
local_A_V_addr    (getelementptr    ) [ 001010]
empty             (speclooptripcount) [ 000000]
tmp               (specregionbegin  ) [ 000000]
specpipeline_ln40 (specpipeline     ) [ 000000]
fifo_data_V       (load             ) [ 000000]
write_ln44        (write            ) [ 000000]
empty_882         (specregionend    ) [ 000000]
br_ln39           (br               ) [ 011110]
ret_ln48          (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="local_A_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_A_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_A_local_out_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_local_out_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i256P"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="write_ln44_write_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="0" slack="0"/>
<pin id="72" dir="0" index="1" bw="256" slack="0"/>
<pin id="73" dir="0" index="2" bw="256" slack="0"/>
<pin id="74" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln44/4 "/>
</bind>
</comp>

<comp id="77" class="1004" name="local_A_V_addr_1_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="256" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="11" slack="0"/>
<pin id="81" dir="1" index="3" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_A_V_addr_1/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="local_A_V_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="256" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="11" slack="0"/>
<pin id="89" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_A_V_addr/3 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_access_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="10" slack="0"/>
<pin id="94" dir="0" index="1" bw="256" slack="2147483647"/>
<pin id="95" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="3" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fifo_data_V/3 "/>
</bind>
</comp>

<comp id="99" class="1005" name="indvar_flatten11_reg_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="16" slack="1"/>
<pin id="101" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten11 (phireg) "/>
</bind>
</comp>

<comp id="103" class="1004" name="indvar_flatten11_phi_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="16" slack="0"/>
<pin id="105" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="1" slack="1"/>
<pin id="107" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten11/2 "/>
</bind>
</comp>

<comp id="110" class="1005" name="p_02_0_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="6" slack="1"/>
<pin id="112" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_02_0 (phireg) "/>
</bind>
</comp>

<comp id="114" class="1004" name="p_02_0_phi_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="6" slack="0"/>
<pin id="116" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="1" slack="1"/>
<pin id="118" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_02_0/2 "/>
</bind>
</comp>

<comp id="121" class="1005" name="indvar_flatten_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="12" slack="1"/>
<pin id="123" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="125" class="1004" name="indvar_flatten_phi_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="12" slack="0"/>
<pin id="127" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="1" slack="1"/>
<pin id="129" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="132" class="1005" name="p_045_0_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="5" slack="1"/>
<pin id="134" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_045_0 (phireg) "/>
</bind>
</comp>

<comp id="136" class="1004" name="p_045_0_phi_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="5" slack="0"/>
<pin id="138" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="139" dir="0" index="2" bw="1" slack="1"/>
<pin id="140" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_045_0/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="icmp_ln35_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="16" slack="0"/>
<pin id="145" dir="0" index="1" bw="16" slack="0"/>
<pin id="146" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="add_ln35_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="16" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="c5_V_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="6" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c5_V/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="icmp_ln37_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="12" slack="0"/>
<pin id="163" dir="0" index="1" bw="12" slack="0"/>
<pin id="164" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln37/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="select_ln544_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="0"/>
<pin id="169" dir="0" index="1" bw="6" slack="0"/>
<pin id="170" dir="0" index="2" bw="6" slack="0"/>
<pin id="171" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln544/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="xor_ln544_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln544/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="icmp_ln39_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="5" slack="0"/>
<pin id="183" dir="0" index="1" bw="5" slack="0"/>
<pin id="184" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="and_ln544_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln544/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="or_ln39_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln39/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="select_ln39_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="5" slack="0"/>
<pin id="203" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln39/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="c7_V_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="5" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c7_V/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="add_ln37_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="12" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="select_ln37_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="0" index="2" bw="12" slack="0"/>
<pin id="223" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln37/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="zext_ln544_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="6" slack="1"/>
<pin id="229" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="tmp_s_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="10" slack="0"/>
<pin id="232" dir="0" index="1" bw="5" slack="1"/>
<pin id="233" dir="0" index="2" bw="1" slack="0"/>
<pin id="234" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="zext_ln321_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="10" slack="0"/>
<pin id="239" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln321/3 "/>
</bind>
</comp>

<comp id="241" class="1004" name="add_ln321_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="6" slack="0"/>
<pin id="243" dir="0" index="1" bw="10" slack="0"/>
<pin id="244" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln321/3 "/>
</bind>
</comp>

<comp id="247" class="1004" name="add_ln321_4_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="11" slack="0"/>
<pin id="249" dir="0" index="1" bw="11" slack="0"/>
<pin id="250" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln321_4/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="zext_ln321_212_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="11" slack="0"/>
<pin id="255" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln321_212/3 "/>
</bind>
</comp>

<comp id="258" class="1005" name="icmp_ln35_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="1"/>
<pin id="260" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln35 "/>
</bind>
</comp>

<comp id="262" class="1005" name="add_ln35_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="16" slack="0"/>
<pin id="264" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="add_ln35 "/>
</bind>
</comp>

<comp id="267" class="1005" name="select_ln544_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="6" slack="0"/>
<pin id="269" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="select_ln544 "/>
</bind>
</comp>

<comp id="273" class="1005" name="select_ln39_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="5" slack="1"/>
<pin id="275" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln39 "/>
</bind>
</comp>

<comp id="278" class="1005" name="c7_V_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="5" slack="0"/>
<pin id="280" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="c7_V "/>
</bind>
</comp>

<comp id="283" class="1005" name="select_ln37_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="12" slack="0"/>
<pin id="285" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="select_ln37 "/>
</bind>
</comp>

<comp id="288" class="1005" name="local_A_V_addr_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="10" slack="1"/>
<pin id="290" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="local_A_V_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="66" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="2" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="0" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="22" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="84"><net_src comp="24" pin="0"/><net_sink comp="77" pin=2"/></net>

<net id="90"><net_src comp="0" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="22" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="97"><net_src comp="92" pin="3"/><net_sink comp="70" pin=2"/></net>

<net id="98"><net_src comp="85" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="102"><net_src comp="26" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="109"><net_src comp="99" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="113"><net_src comp="28" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="120"><net_src comp="110" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="124"><net_src comp="30" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="131"><net_src comp="121" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="135"><net_src comp="32" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="142"><net_src comp="132" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="147"><net_src comp="103" pin="4"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="34" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="153"><net_src comp="103" pin="4"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="36" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="159"><net_src comp="114" pin="4"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="38" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="165"><net_src comp="125" pin="4"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="40" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="172"><net_src comp="161" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="155" pin="2"/><net_sink comp="167" pin=1"/></net>

<net id="174"><net_src comp="114" pin="4"/><net_sink comp="167" pin=2"/></net>

<net id="179"><net_src comp="161" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="42" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="136" pin="4"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="44" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="191"><net_src comp="181" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="175" pin="2"/><net_sink comp="187" pin=1"/></net>

<net id="197"><net_src comp="187" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="161" pin="2"/><net_sink comp="193" pin=1"/></net>

<net id="204"><net_src comp="193" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="32" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="206"><net_src comp="136" pin="4"/><net_sink comp="199" pin=2"/></net>

<net id="211"><net_src comp="199" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="46" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="217"><net_src comp="125" pin="4"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="48" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="224"><net_src comp="161" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="48" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="226"><net_src comp="213" pin="2"/><net_sink comp="219" pin=2"/></net>

<net id="235"><net_src comp="50" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="32" pin="0"/><net_sink comp="230" pin=2"/></net>

<net id="240"><net_src comp="230" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="245"><net_src comp="227" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="237" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="251"><net_src comp="241" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="52" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="256"><net_src comp="247" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="261"><net_src comp="143" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="149" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="270"><net_src comp="167" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="272"><net_src comp="267" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="276"><net_src comp="199" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="281"><net_src comp="207" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="286"><net_src comp="219" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="291"><net_src comp="85" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="92" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_A_local_out_V_V | {4 }
 - Input state : 
	Port: A_IO_L2_in_intra_trans.1 : local_A_V | {3 4 }
  - Chain level:
	State 1
		specmemcore_ln0 : 1
	State 2
		icmp_ln35 : 1
		add_ln35 : 1
		br_ln35 : 2
		c5_V : 1
		icmp_ln37 : 1
		select_ln544 : 2
		xor_ln544 : 2
		icmp_ln39 : 1
		and_ln544 : 2
		or_ln39 : 2
		select_ln39 : 2
		c7_V : 3
		add_ln37 : 1
		select_ln37 : 2
	State 3
		zext_ln321 : 1
		add_ln321 : 2
		add_ln321_4 : 3
		zext_ln321_212 : 4
		local_A_V_addr : 5
		fifo_data_V : 6
	State 4
		write_ln44 : 1
		empty_882 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |     add_ln35_fu_149    |    0    |    16   |
|          |       c5_V_fu_155      |    0    |    6    |
|    add   |       c7_V_fu_207      |    0    |    6    |
|          |     add_ln37_fu_213    |    0    |    12   |
|          |    add_ln321_fu_241    |    0    |    21   |
|          |   add_ln321_4_fu_247   |    0    |    21   |
|----------|------------------------|---------|---------|
|          |    icmp_ln35_fu_143    |    0    |    13   |
|   icmp   |    icmp_ln37_fu_161    |    0    |    13   |
|          |    icmp_ln39_fu_181    |    0    |    11   |
|----------|------------------------|---------|---------|
|          |   select_ln544_fu_167  |    0    |    6    |
|  select  |   select_ln39_fu_199   |    0    |    5    |
|          |   select_ln37_fu_219   |    0    |    12   |
|----------|------------------------|---------|---------|
|    xor   |    xor_ln544_fu_175    |    0    |    2    |
|----------|------------------------|---------|---------|
|    and   |    and_ln544_fu_187    |    0    |    2    |
|----------|------------------------|---------|---------|
|    or    |     or_ln39_fu_193     |    0    |    2    |
|----------|------------------------|---------|---------|
|   write  | write_ln44_write_fu_70 |    0    |    0    |
|----------|------------------------|---------|---------|
|          |    zext_ln544_fu_227   |    0    |    0    |
|   zext   |    zext_ln321_fu_237   |    0    |    0    |
|          |  zext_ln321_212_fu_253 |    0    |    0    |
|----------|------------------------|---------|---------|
|bitconcatenate|      tmp_s_fu_230      |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   148   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    add_ln35_reg_262   |   16   |
|      c7_V_reg_278     |    5   |
|   icmp_ln35_reg_258   |    1   |
|indvar_flatten11_reg_99|   16   |
| indvar_flatten_reg_121|   12   |
| local_A_V_addr_reg_288|   10   |
|     p_02_0_reg_110    |    6   |
|    p_045_0_reg_132    |    5   |
|  select_ln37_reg_283  |   12   |
|  select_ln39_reg_273  |    5   |
|  select_ln544_reg_267 |    6   |
+-----------------------+--------+
|         Total         |   94   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_92 |  p0  |   2  |  10  |   20   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   20   ||  0.603  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   148  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   94   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   94   |   157  |
+-----------+--------+--------+--------+
