Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: UART.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "UART.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "UART"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : UART
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/user/Documents/studies_SRT/SRT5/SY23/Projet/UART/TX_rs232.vhd" in Library work.
Architecture behavioral of Entity rs232 is up to date.
Compiling vhdl file "/home/user/Documents/studies_SRT/SRT5/SY23/Projet/UART/RX_232.vhd" in Library work.
Architecture behavioral of Entity rx_232 is up to date.
Compiling vhdl file "/home/user/Documents/studies_SRT/SRT5/SY23/Projet/UART/UART.vhd" in Library work.
Entity <uart> compiled.
Entity <UART> (Architecture <Behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <UART> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <rs232> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <RX_232> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <UART> in library <work> (Architecture <Behavioral>).
Entity <UART> analyzed. Unit <UART> generated.

Analyzing Entity <rs232> in library <work> (Architecture <behavioral>).
Entity <rs232> analyzed. Unit <rs232> generated.

Analyzing Entity <RX_232> in library <work> (Architecture <behavioral>).
Entity <RX_232> analyzed. Unit <RX_232> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <rs232>.
    Related source file is "/home/user/Documents/studies_SRT/SRT5/SY23/Projet/UART/TX_rs232.vhd".
    Found finite state machine <FSM_0> for signal <reg_etat>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 4                                              |
    | Outputs            | 4                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <next_baudCounter$add0000> created at line 70.
    Found 4-bit register for signal <reg_baudCounter>.
    Found 3-bit register for signal <reg_bitcpt>.
    Found 3-bit adder for signal <reg_bitcpt$addsub0000> created at line 67.
    Found 8-bit register for signal <txdatas_reg>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  15 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <rs232> synthesized.


Synthesizing Unit <RX_232>.
    Related source file is "/home/user/Documents/studies_SRT/SRT5/SY23/Projet/UART/RX_232.vhd".
    Found finite state machine <FSM_1> for signal <reg_etat>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 5                                              |
    | Outputs            | 4                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <reg_baudCounter>.
    Found 4-bit adder for signal <reg_baudCounter$share0000> created at line 34.
    Found 3-bit register for signal <reg_bitcpt>.
    Found 3-bit adder for signal <reg_bitcpt$addsub0000> created at line 63.
    Found 8-bit register for signal <rxdatas_reg>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  15 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <RX_232> synthesized.


Synthesizing Unit <UART>.
    Related source file is "/home/user/Documents/studies_SRT/SRT5/SY23/Projet/UART/UART.vhd".
WARNING:Xst:646 - Signal <empty_out_tx> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <UART> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 3-bit adder                                           : 2
 4-bit adder                                           : 2
# Registers                                            : 6
 3-bit register                                        : 2
 4-bit register                                        : 2
 8-bit register                                        : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <RX/reg_etat/FSM> on signal <reg_etat[1:2]> with gray encoding.
----------------------
 State    | Encoding
----------------------
 idle     | 00
 bitstart | 01
 bitsdata | 11
 bitstop  | 10
----------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <TX/reg_etat/FSM> on signal <reg_etat[1:2]> with gray encoding.
----------------------
 State    | Encoding
----------------------
 idle     | 00
 bitstart | 01
 bitsdata | 11
 bitstop  | 10
----------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# Adders/Subtractors                                   : 4
 3-bit adder                                           : 2
 4-bit adder                                           : 2
# Registers                                            : 30
 Flip-Flops                                            : 30

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <UART> ...

Optimizing unit <rs232> ...

Optimizing unit <RX_232> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block UART, actual ratio is 1.
FlipFlop RX/reg_etat_FSM_FFd1 has been replicated 1 time(s)
FlipFlop TX/reg_etat_FSM_FFd1 has been replicated 1 time(s)
FlipFlop TX/reg_etat_FSM_FFd2 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 37
 Flip-Flops                                            : 37

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : UART.ngr
Top Level Output File Name         : UART
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 21

Cell Usage :
# BELS                             : 107
#      LUT2                        : 7
#      LUT2_L                      : 5
#      LUT3                        : 10
#      LUT3_D                      : 3
#      LUT3_L                      : 6
#      LUT4                        : 55
#      LUT4_D                      : 5
#      LUT4_L                      : 13
#      MUXF5                       : 3
# FlipFlops/Latches                : 37
#      FDR                         : 19
#      FDRS                        : 18
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 20
#      IBUF                        : 11
#      OBUF                        : 9
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                       54  out of   4656     1%  
 Number of Slice Flip Flops:             37  out of   9312     0%  
 Number of 4 input LUTs:                104  out of   9312     1%  
 Number of IOs:                          21
 Number of bonded IOBs:                  21  out of    232     9%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 37    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 4.734ns (Maximum Frequency: 211.256MHz)
   Minimum input arrival time before clock: 5.422ns
   Maximum output required time after clock: 5.741ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.734ns (frequency: 211.256MHz)
  Total number of paths / destination ports: 506 / 55
-------------------------------------------------------------------------
Delay:               4.734ns (Levels of Logic = 3)
  Source:            TX/reg_baudCounter_1 (FF)
  Destination:       TX/txdatas_reg_6 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: TX/reg_baudCounter_1 to TX/txdatas_reg_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRS:C->Q             7   0.514   0.632  TX/reg_baudCounter_1 (TX/reg_baudCounter_1)
     LUT4:I2->O           14   0.612   0.850  TX/reg_etat_cmp_eq00001 (TX/reg_etat_cmp_eq0000)
     MUXF5:S->O            7   0.641   0.605  TX/txdatas_reg_mux0001<0>11 (TX/N01)
     LUT4:I3->O            1   0.612   0.000  TX/txdatas_reg_mux0001<6>141 (TX/txdatas_reg_mux0001<6>14)
     FDRS:D                    0.268          TX/txdatas_reg_6
    ----------------------------------------
    Total                      4.734ns (2.647ns logic, 2.087ns route)
                                       (55.9% logic, 44.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 133 / 91
-------------------------------------------------------------------------
Offset:              5.422ns (Levels of Logic = 4)
  Source:            clk_div (PAD)
  Destination:       RX/rxdatas_reg_6 (FF)
  Destination Clock: clk rising

  Data Path: clk_div to RX/rxdatas_reg_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            36   1.106   1.226  clk_div_IBUF (clk_div_IBUF)
     LUT2:I0->O            1   0.612   0.387  RX/rxdatas_reg_mux0001<1>1_SW1 (N55)
     LUT4_D:I2->O          6   0.612   0.599  RX/rxdatas_reg_mux0001<1>1 (RX/N01)
     LUT4:I2->O            1   0.612   0.000  RX/rxdatas_reg_mux0001<6>1 (RX/rxdatas_reg_mux0001<6>)
     FDR:D                     0.268          RX/rxdatas_reg_1
    ----------------------------------------
    Total                      5.422ns (3.210ns logic, 2.212ns route)
                                       (59.2% logic, 40.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 10 / 9
-------------------------------------------------------------------------
Offset:              5.741ns (Levels of Logic = 2)
  Source:            RX/reg_etat_FSM_FFd1 (FF)
  Destination:       RX_DONE (PAD)
  Source Clock:      clk rising

  Data Path: RX/reg_etat_FSM_FFd1 to RX_DONE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             20   0.514   1.089  RX/reg_etat_FSM_FFd1 (RX/reg_etat_FSM_FFd1)
     LUT2:I0->O            1   0.612   0.357  RX/reg_baudCounter_mux0001<2>211 (RX_DONE_OBUF)
     OBUF:I->O                 3.169          RX_DONE_OBUF (RX_DONE)
    ----------------------------------------
    Total                      5.741ns (4.295ns logic, 1.446ns route)
                                       (74.8% logic, 25.2% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.11 secs
 
--> 


Total memory usage is 519560 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    1 (   0 filtered)

