always_ff @(posedge clk or posedge areset) begin
    if (areset) begin
        predict_history <= 32'b0;
    end else begin
        if (train_mispredicted) begin
            // Load the history after the mispredicted branch
            predict_history <= {train_history, train_taken};
        end else if (predict_valid) begin
            // Shift in predict_taken from the LSB side
            predict_history <= {predict_history[30:0], predict_taken};
        end
    end
end

endmodule