# vhdl_testbench_practice
Practice developing test benches for both combination and sequential logic  - VHDL design logic provided from repository
