<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='ao68000.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: ao68000
    <br/>
    Created: Mar 28, 2010
    <br/>
    Updated: Oct 23, 2012
    <br/>
    SVN Updated: Feb 24, 2011
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     Processor
    
    <br/>
    Language:
    
     Verilog
    
    <br/>
    Development status:
    
     Beta
    
    <br/>
    Additional info:
    <br/>
    WishBone Compliant: Yes
    <br/>
    License: BSD
   </p>
   <div id="d_Description">
    <h2>
     
     
     Description
    </h2>
    <p id="p_Description">
     The OpenCores ao68000 IP Core is a Motorola MC68000 binary compatible processor.
     <br/>
    </p>
   </div>
   <div id="d_Introduction">
    <h2>
     
     
     Introduction
    </h2>
    <p id="p_Introduction">
     July 2011: Project copied to (https://github.com/alfikpl/ao68000). Further development of ao68000 will continue on github.
     <h3>
      Features
     </h3>
     <ul>
      <li>
       CISC processor with microcode,
      </li>
      <li>
       WISHBONE revision B.3 compatible MASTER interface,
      </li>
      <li>
       Not cycle exact with the MC68000, some instructions take more cycles to complete, some less,
      </li>
      <li>
       Uses about 4750 LE on Altera Cyclone II and about 45600 bits of RAM for microcode,
      </li>
      <li>
       Tested against the WinUAE M68000 software emulator. Every 16-bit instruction was tested with random register contents and RAM contents (Processor verification). The result of execution was compared,
      </li>
      <li>
       Contains a simple prefetch which is capable of holding up to 5 16-bit instruction words,
      </li>
      <li>
       Documentation generated by Doxygen (www.doxygen.org) with doxverilog patch (
       
        http://developer.berlios.de/projects/doxverilog/
       
       ). The specification is automatically extracted from the Doxygen HTML output.
      </li>
     </ul>
     <h3>
      WISHBONE compatibility
     </h3>
     <ul>
      <li>
       Version: WISHBONE specification Revision B.3,
      </li>
      <li>
       General description: 32-bit WISHBONE Master interface,
      </li>
      <li>
       WISHBONE signals described in IO Ports,
      </li>
      <li>
       Supported cycles: Master Read/Write, Master Block Read/Write, Master Read-Modify-Write for TAS instruction, Register Feedback Bus Cycles as described in chapter 4 of the WISHBONE specification,
      </li>
      <li>
       Use of ERR_I: on memory access &#8211; bus error, on interrupt acknowledge: spurious interrupt,
      </li>
      <li>
       Use of RTY_I: on memory access &#8211; repeat access, on interrupt acknowledge: generate auto-vector,
      </li>
      <li>
       WISHBONE data port size: 32-bit,
      </li>
      <li>
       Data port granularity: 8-bits,
      </li>
      <li>
       Data port maximum operand size: 32-bits,
      </li>
      <li>
       Data transfer ordering: BIG ENDIAN,
      </li>
      <li>
       Data transfer sequencing: UNDEFINED,
      </li>
      <li>
       Constraints on
       <code>
        CLK_I
       </code>
       signal: described in Clocks, maximum frequency: about 82 MHz.
      </li>
     </ul>
     <h3>
      Use
     </h3>
     <ul>
      <li>
       The ao68000 is used as the processor for the OpenCores aoOCS project - Wishbone Amiga OCS SoC (
       
        http://opencores.org/project,aoocs
       
       )
      </li>
      <li>
       It can also be used as a processor in a System-on-Chip booting Linux kernel version 2.6.33.1 up to
       <code>
        init
       </code>
       program lookup (System-on-Chip example with ao68000 running Linux).
      </li>
     </ul>
     <h3>
      Similar projects
     </h3>
    </p>
    <p>
     Other free soft-core implementations of M68000 microprocessor include:
    </p>
    <ul>
     <li>
      OpenCores TG68 (
      
       http://www.opencores.org/project,tg68
      
      ) - runs Amiga software, used as part of the Minimig Core,
     </li>
     <li>
      Suska Atari VHDL WF_68K00_IP Core (
      
       http://www.experiment-s.de/en
      
      ) - runs Atari software,
     </li>
     <li>
      OpenCores K68 (
      
       http://www.opencores.org/project,k68
      
      ) - no user and supervisor modes distinction, executes most instructions, but not all.
     </li>
     <li>
      OpenCores ae68 (
      
       http://www.opencores.org/project,ae68
      
      ) - no files uploaded as of 27.03.2010.
     </li>
    </ul>
    <h3>
     Limitations
    </h3>
    <ul>
     <li>
      Microcode not optimized: some instructions take more cycles to execute than the original MC68000,
     </li>
     <li>
      TRACE not tested,
     </li>
     <li>
      The core is still large compared to other implementations.
     </li>
    </ul>
    <h3>
     TODO
    </h3>
    <ul>
     <li>
      Optimize the desgin and microcode,
     </li>
     <li>
      Count the exact cycle count for every instruction,
     </li>
     <li>
      Test TRACE,
     </li>
     <li>
      Write more documentation.
     </li>
    </ul>
    <h3>
     Status
    </h3>
    <ul>
     <li>
      April 2010: Tested with WinUAE software MC68000 emulator,
     </li>
     <li>
      April 2010: Booted Linux kernel up to
      <tt>
       init
      </tt>
      process lookup,
     </li>
     <li>
      December 2010: Runs as a processor in OpenCores aoOCS project,
     </li>
     <li>
      January 2011: Core area optimization by over 33% (Thanks to Frederic Requin).
     </li>
     <li>
      July 2011: Project copied to (https://github.com/alfikpl/ao68000). Further development of ao68000 will continue on github.
     </li>
    </ul>
    <h3>
     Requirements
    </h3>
    <ul>
     <li>
      Icarus Verilog simulator (
      
       http://www.icarus.com/eda/verilog/
      
      ) is required to compile the
      <code>
       tb_ao68000
      </code>
      testbench/wrapper,
     </li>
     <li>
      Access to Altera Quartus II instalation directory (directory eda/sim_lib/) is required to compile the
      <code>
       tb_ao68000
      </code>
      testbench/wrapper,
     </li>
     <li>
      GCC (
      
       http://gcc.gnu.org
      
      ) is required to compile the WinUAE MC68000 software emulator,
     </li>
     <li>
      Java runtime (
      
       http://java.sun.com
      
      ) is required to run the
      <code>
       ao68000_tool
      </code>
      (ao68000_tool documentation),
     </li>
     <li>
      Java SDK (
      
       http://java.sun.com
      
      ) is required to compile the
      <code>
       ao68000_tool
      </code>
      (ao68000_tool documentation),
     </li>
     <li>
      Altera Quartus II synthesis tool (
      
       http://www.altera.com
      
      ) is required to synthesise the
      <code>
       soc_for_linux
      </code>
      System-on-Chip (System-on-Chip example with ao68000 running Linux).
     </li>
    </ul>
    <h3>
     Glossary
    </h3>
    <ul>
     <li>
      <b>
       ao68000
      </b>
      - the ao68000 IP Core processor,
     </li>
     <li>
      <b>
       MC68000
      </b>
      - the original Motorola MC68000 processor.
     </li>
    </ul>
    <h3>
     Structure diagram
    </h3>
    <img src="getimg.php?1269773673" alt="structure.png"/>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
