

================================================================
== Vivado HLS Report for 'dense_ss_ap_fixed_8_2_5_3_0_ap_fixed_32_16_5_3_0_config86_s'
================================================================
* Date:           Sat Jan 21 05:10:48 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        alveo_hls4ml
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 3.008 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      259|      259| 1.036 us | 1.036 us |  259|  259|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      257|      257|         3|          1|          1|   256|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+---------------------+---------+-------+---------+--------+-----+
|DSP                  |        -|      -|        -|       -|    -|
|Expression           |        -|      0|        0|      99|    -|
|FIFO                 |        -|      -|        -|       -|    -|
|Instance             |        -|      -|        -|       -|    -|
|Memory               |        1|      -|        0|       0|    -|
|Multiplexer          |        -|      -|        -|      93|    -|
|Register             |        -|      -|       61|       -|    -|
+---------------------+---------+-------+---------+--------+-----+
|Total                |        1|      0|       61|     192|    0|
+---------------------+---------+-------+---------+--------+-----+
|Available SLR        |     1344|   2976|   871680|  435840|  320|
+---------------------+---------+-------+---------+--------+-----+
|Utilization SLR (%)  |    ~0   |      0|    ~0   |   ~0   |    0|
+---------------------+---------+-------+---------+--------+-----+
|Available            |     2688|   5952|  1743360|  871680|  640|
+---------------------+---------+-------+---------+--------+-----+
|Utilization (%)      |    ~0   |      0|    ~0   |   ~0   |    0|
+---------------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +---------+-------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |                               Module                              | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+-------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |w86_V_U  |dense_ss_ap_fixed_8_2_5_3_0_ap_fixed_32_16_5_3_0_config86_s_w86_V  |        1|  0|   0|    0|   256|    8|     1|         2048|
    +---------+-------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |                                                                   |        1|  0|   0|    0|   256|    8|     1|         2048|
    +---------+-------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln728_fu_126_p2               |     *    |      0|  0|  40|           8|           8|
    |add_ln703_fu_143_p2               |     +    |      0|  0|  27|          27|          27|
    |i_in_fu_107_p2                    |     +    |      0|  0|   9|           9|           1|
    |ap_block_pp0_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln594_fu_101_p2              |   icmp   |      0|  0|  13|           9|          10|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  99|          59|          52|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |data_V_V_blk_n           |   9|          2|    1|          2|
    |i_in_0_reg_90            |   9|          2|    9|         18|
    |real_start               |   9|          2|    1|          2|
    |res_V_V_blk_n            |   9|          2|    1|          2|
    |tmp_V_reg_78             |   9|          2|   27|         54|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  93|         20|   43|         88|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   3|   0|    3|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |i_in_0_reg_90                     |   9|   0|    9|          0|
    |icmp_ln594_reg_154                |   1|   0|    1|          0|
    |icmp_ln594_reg_154_pp0_iter1_reg  |   1|   0|    1|          0|
    |mul_ln728_reg_168                 |  15|   0|   15|          0|
    |start_once_reg                    |   1|   0|    1|          0|
    |tmp_V_reg_78                      |  27|   0|   27|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  61|   0|   61|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |                              Source Object                             |    C Type    |
+------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | dense_ss<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0>, config86> | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | dense_ss<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0>, config86> | return value |
|ap_start          |  in |    1| ap_ctrl_hs | dense_ss<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0>, config86> | return value |
|start_full_n      |  in |    1| ap_ctrl_hs | dense_ss<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0>, config86> | return value |
|ap_done           | out |    1| ap_ctrl_hs | dense_ss<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0>, config86> | return value |
|ap_continue       |  in |    1| ap_ctrl_hs | dense_ss<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0>, config86> | return value |
|ap_idle           | out |    1| ap_ctrl_hs | dense_ss<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0>, config86> | return value |
|ap_ready          | out |    1| ap_ctrl_hs | dense_ss<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0>, config86> | return value |
|start_out         | out |    1| ap_ctrl_hs | dense_ss<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0>, config86> | return value |
|start_write       | out |    1| ap_ctrl_hs | dense_ss<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0>, config86> | return value |
|data_V_V_dout     |  in |    8|   ap_fifo  |                                data_V_V                                |    pointer   |
|data_V_V_empty_n  |  in |    1|   ap_fifo  |                                data_V_V                                |    pointer   |
|data_V_V_read     | out |    1|   ap_fifo  |                                data_V_V                                |    pointer   |
|res_V_V_din       | out |   32|   ap_fifo  |                                 res_V_V                                |    pointer   |
|res_V_V_full_n    |  in |    1|   ap_fifo  |                                 res_V_V                                |    pointer   |
|res_V_V_write     | out |    1|   ap_fifo  |                                 res_V_V                                |    pointer   |
+------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+

