Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Wed Feb 08 15:01:01 2017
| Host         : vldmr-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file z_top_control_sets_placed.rpt
| Design       : z_top
| Device       : xc7z010
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |  1117 |
| Unused register locations in slices containing registers |  3461 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2821 |          516 |
| No           | No                    | Yes                    |             403 |          110 |
| No           | Yes                   | No                     |            2918 |          671 |
| Yes          | No                    | No                     |            3654 |          741 |
| Yes          | No                    | Yes                    |             255 |           47 |
| Yes          | Yes                   | No                     |            9224 |         2060 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                                   Clock Signal                                                  |                                                                                                                                                                    Enable Signal                                                                                                                                                                   |                                                                                                                              Set/Reset Signal                                                                                                                             | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/CLK            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1[16]_i_1_n_0                                                                                                                                                                                            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/tcp_header_csum_4_ok                                                                                                                                                 |                1 |              1 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld[1]                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                           |                1 |              1 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                         |                1 |              1 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                                                                                         | z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                       |                1 |              1 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                                                                                         | z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                       |                1 |              1 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                                                                                           | z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                       |                1 |              1 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                  |                1 |              1 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                  |                1 |              1 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/sync_tx_axi_rstn_tx_clk/sync_rst1_i_1__1_n_0                                                                                                                       |                1 |              1 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.wr_addr_cap_i_1_n_0                                                                                                                                             |                1 |              1 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.wr_in_progress_i_1_n_0                                                                                                                                          |                1 |              1 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/quanta_count_reg[2][0]                                                                                                                                                                                       | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/tx_reset_out                                                                                                                                                       |                1 |              1 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                               |                1 |              1 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/PREAMBLE_PIPE_reg_r_1                                                                                                                                                                                        | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/sync_good_rx/SR[0]                                                                                                                                   |                1 |              1 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                               |                1 |              1 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                                                                                         | z_eth_wrapper_inst/z_eth_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                       |                1 |              1 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                                                                                         | z_eth_wrapper_inst/z_eth_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                       |                1 |              1 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG_reg[3][6][4]                                                                                                                                                                                        | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/txgen/TX_SM1/DATA_REG[2]_1                                                                                                                                         |                1 |              1 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG_reg[3][6][4]                                                                                                                                                                                        | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                                                               |                1 |              1 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/sync_int_tx_rst_mgmt_tx_clk/async_rst4                                                                                                                             |                1 |              1 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                          |                1 |              1 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                          |                1 |              1 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/sync_glbl_rstn_tx_clk/sync_rst1_i_1__0_n_0                                                                                                                         |                1 |              1 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/CLK            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_4[16]_i_1_n_0                                                                                                                                                                                            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/tcp_header_csum_4_ok                                                                                                                                                 |                1 |              1 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/CLK            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_3[16]_i_1_n_0                                                                                                                                                                                            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/tcp_header_csum_4_ok                                                                                                                                                 |                1 |              1 |
|  dbg_hub/inst/idrck                                                                                             |                                                                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                         |                1 |              1 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/CLK            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_2[16]_i_1_n_0                                                                                                                                                                                            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/tcp_header_csum_4_ok                                                                                                                                                 |                1 |              1 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/CLK            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_1[16]_i_1_n_0                                                                                                                                                                                            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/tcp_header_csum_4_ok                                                                                                                                                 |                1 |              1 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                                                                                           | z_eth_wrapper_inst/z_eth_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                       |                1 |              1 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG_reg[3][6][0]                                                                                                                                                                                        | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/txgen/TX_SM1/DATA_REG[2]_1                                                                                                                                         |                1 |              1 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG_reg[3][6][2]                                                                                                                                                                                        | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/txgen/TX_SM1/DATA_REG[2]_1                                                                                                                                         |                1 |              1 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                         |                1 |              1 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/push                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                1 |              1 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG_reg[3][6][2]                                                                                                                                                                                        | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                                                               |                1 |              1 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/REG_TX_VLAN_reg                                                                                                                                                                                              | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/tx_reset_out                                                                                                                                                       |                1 |              1 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                                                      |                1 |              1 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                  |                1 |              1 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                                                        |                1 |              1 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                                                   | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                |                1 |              1 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG_reg[3][6][1]                                                                                                                                                                                        | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/tx_reset_out                                                                                                                                                       |                1 |              1 |
|  dbg_hub/inst/idrck                                                                                             |                                                                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                         |                1 |              1 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/push_1                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                           |                1 |              1 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG_reg[3][6][1]                                                                                                                                                                                        | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/txgen/TX_SM1/DATA_REG[2]_1                                                                                                                                         |                1 |              1 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/CLK            |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/sync_glbl_rstn_rx_clk/sync_rst1_i_1__2_n_0                                                                                                                         |                1 |              1 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG_reg[3][6][1]                                                                                                                                                                                        | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                                                               |                1 |              1 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG_reg[3][6][1]                                                                                                                                                                                        | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG_reg[1][3]_0[0]                                                                                                             |                1 |              1 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/CLK            |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/sync_int_rx_rst_mgmt_rx_clk/async_rst4                                                                                                                             |                1 |              1 |
|  dbg_hub/inst/UPDATE_temp                                                                                       |                                                                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/AR[0]                                                                                                                                                                                                                                 |                1 |              1 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG_reg[3][6][0]                                                                                                                                                                                        | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                                                               |                1 |              1 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/CORE_DOES_NO_HD_IFG.INT_IFG_DEL_MASKED_reg[4][1]                                                                                                                                                             | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/txgen/TX_SM1/INT_IFG_DEL_MASKED_1                                                                                                                                  |                1 |              1 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                                          | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]       |                1 |              1 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/man_reset.sync_bus2ip_reset_bus2ip_clk/async_rst4                                                                                                                  |                1 |              1 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/p_0_in__0                                                                                                                      |                1 |              1 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/CORE_DOES_NO_HD_IFG.INT_IFG_DEL_MASKED_reg[4][0]                                                                                                                                                             | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/tx_reset_out                                                                                                                                                       |                1 |              1 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                            |                1 |              1 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/CLK            |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/gmii_mii_rx_gen/sfd_enable                                                                                                                                         |                1 |              1 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                            |                1 |              1 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |                1 |              1 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                 |                1 |              1 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                 |                1 |              1 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                    |                1 |              1 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                    |                1 |              1 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/CLK            |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/sync_axi_rx_rstn_rx_clk/sync_rst1_i_1__3_n_0                                                                                                                       |                1 |              1 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/CLK            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_4[16]_i_1_n_0                                                                                                                                                                                            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/tcp_header_csum_4_ok                                                                                                                                                 |                1 |              1 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/CLK            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_3[16]_i_1_n_0                                                                                                                                                                                            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/tcp_header_csum_4_ok                                                                                                                                                 |                1 |              1 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/CLK            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                                                                            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/tcp_header_csum_4_ok                                                                                                                                                 |                1 |              1 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                                                    |                                                                                                                                                                                                                                                                           |                1 |              1 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                                                    |                                                                                                                                                                                                                                                                           |                1 |              1 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.wr_in_progress_i_1_n_0                                                                                                                                 |                1 |              1 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.wr_addr_cap_i_1_n_0                                                                                                                                    |                1 |              1 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |                1 |              1 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                   |                1 |              2 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/PREAMBLE_PIPE_reg[12]_txgen_TX_SM1_PREAMBLE_PIPE_reg_r_5                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                2 |              2 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                                              |                                                                                                                                                                                                                                                                           |                1 |              2 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0_n_0                                                                     |                1 |              2 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/sync_rst1_i_1__22_n_0                                                                                                                                 |                1 |              2 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/processing_system7_0_axi_periph1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                                    |                                                                                                                                                                                                                                                                           |                1 |              2 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_d1_reg[0][0]                          |                1 |              2 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXD_AXSTREAM/ClkA_reset_inst/sync_rst1_i_1__12_n_0                                                                                                                                 |                1 |              2 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rvalid                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |                2 |              2 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXD_AXSTREAM/ClkA_reset_inst/sync_rst1_i_1__8_n_0                                                                                                                                  |                1 |              2 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXS_AXSTREAM/ClkA_reset_inst/sync_rst1_i_1__11_n_0                                                                                                                                 |                1 |              2 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                   |                1 |              2 |
|  dbg_hub/inst/idrck                                                                                             |                                                                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0                                                                        |                1 |              2 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                                                        |                1 |              2 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/sync_rst1_i_1__20_n_0                                                                                                                                 |                1 |              2 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rvalid                                                                                                                                                                   |                                                                                                                                                                                                                                                                           |                2 |              2 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                                                |                1 |              2 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkA_reset_inst/sync_rst1_i_1__15_n_0                                                                                                                                 |                1 |              2 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/sync_rst1_i_1__18_n_0                                                                                                                                 |                1 |              2 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkB_reset_inst/sync_rst1_i_1__1_n_0                                                                                                                                                      |                1 |              2 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/sync_rst1_i_1__16_n_0                                                                                                                                 |                1 |              2 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/RXD_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/sync_rst1_i_1__23_n_0                                                                                                                                 |                1 |              2 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/RXD_AXSTREAM_TO_RXS_AXSTREAM/ClkA_reset_inst/sync_rst1_i_1__19_n_0                                                                                                                                 |                1 |              2 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXD_AXSTREAM/ClkB_reset_inst/sync_rst1_i_1__9_n_0                                                                                                                                     |                1 |              2 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXD_AXSTREAM/ClkA_reset_inst/sync_rst1_i_1__4_n_0                                                                                                                                     |                1 |              2 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                                                                           |                                                                                                                                                                                                                                                                           |                1 |              2 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                1 |              2 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                      |                                                                                                                                                                                                                                                                           |                1 |              2 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                  |                                                                                                                                                                                                                                                                           |                1 |              2 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/CLK            |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkB_reset_inst/async_rst4                                                                                                                                                   |                1 |              2 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK1                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/SPI_Mux_0/U0/sA_CCLK_i_1_n_0                                                                                                                                                                                                                   |                1 |              2 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK1                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/GPIO_O[6]                                                                                                                                                                                                            |                1 |              2 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0         |                1 |              2 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int                                                                                                                                                                                            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/tx_reset_out                                                                                                                                                       |                1 |              2 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG_reg[3][6][0]                                                                                                                                                                                        | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/tx_reset_out                                                                                                                                                       |                1 |              2 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG_reg[3][6][2]                                                                                                                                                                                        | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG_reg[1][3]_0[0]                                                                                                             |                1 |              2 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG_reg[3][6][3]                                                                                                                                                                                        | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                                                               |                1 |              2 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG_reg[3][6][3]                                                                                                                                                                                        | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/txgen/TX_SM1/DATA_REG[2]_1                                                                                                                                         |                1 |              2 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG_reg[3][6][4]                                                                                                                                                                                        | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG_reg[1][3]_0[0]                                                                                                             |                1 |              2 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG_reg[3][6][5]                                                                                                                                                                                        | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                                                               |                1 |              2 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG_reg[3][6][5]                                                                                                                                                                                        | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/txgen/TX_SM1/DATA_REG[2]_1                                                                                                                                         |                1 |              2 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                                                                                    |                                                                                                                                                                                                                                                                           |                1 |              2 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[0]                                                                                                                                                                                                         | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG_reg[1][3]_0[0]                                                                                                             |                1 |              2 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |                1 |              2 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[2]                                                                                                                                                                                                         | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/tx_reset_out                                                                                                                                                       |                2 |              2 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[2]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |                1 |              2 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/quanta_count_reg[2][0]                                                                                                                                                                                       | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/sync_good_rx/SR[0]                                                                                                                                   |                1 |              2 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/async_rst4                                                                                                                                                   |                1 |              2 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst1_i_1__6_n_0                                                                                                                                     |                1 |              2 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/push                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |                1 |              2 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                        |                                                                                                                                                                                                                                                                           |                1 |              2 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0   |                1 |              2 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0   |                1 |              2 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_d1_reg[0][0]                    |                1 |              2 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                |                1 |              2 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0                |                1 |              2 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_d1_reg[0][0]                                 |                1 |              2 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0           |                1 |              2 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0           |                1 |              2 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_d1_reg[0][0]                            |                1 |              2 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                1 |              2 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkB_reset_inst/sync_rst1_i_1__13_n_0                                                                                                                                    |                1 |              2 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkB_reset_inst/sync_rst1_i_1__21_n_0                                                                                                                                    |                1 |              2 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkA_reset_inst/sync_rst1_i_1__7_n_0                                                                                                                                     |                1 |              2 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkB_reset_inst/sync_rst1_i_1__17_n_0                                                                                                                                    |                1 |              2 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_d1_reg[0][0]                  |                1 |              2 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkA_reset_inst/sync_rst1_i_1__3_n_0                                                                                                                                     |                1 |              2 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0 |                1 |              2 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0 |                1 |              2 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0              |                1 |              2 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0              |                1 |              2 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/async_rst4                                                                                                                                                        |                1 |              2 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_d1_reg[0][0]                               |                1 |              2 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_TXC_AXSTREAM/ClkB_reset_inst/sync_rst1_i_1__14_n_0                                                                                                                                 |                1 |              2 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0         |                1 |              2 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst1_i_1__10_n_0                                                                                                                                 |                1 |              2 |
|  dbg_hub/inst/idrck                                                                                             | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[5]                                                                                                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                                                           |                1 |              3 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/PREAMBLE_PIPE_reg_r_1                                                                                                                                                                                        | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/tx_reset_out                                                                                                                                                       |                1 |              3 |
|  dbg_hub/inst/idrck                                                                                             | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[5]                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                2 |              3 |
|  dbg_hub/inst/idrck                                                                                             |                                                                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0_n_0                                                                     |                1 |              3 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg                                                                                                                                                        |                                                                                                                                                                                                                                                                           |                2 |              3 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/CORE_DOES_NO_HD_IFG.INT_IFG_DEL_MASKED_reg[4][0]                                                                                                                                                             | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/txgen/TX_SM1/INT_IFG_DEL_MASKED_1                                                                                                                                  |                1 |              3 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold[2]_i_1_n_0                                                                                                                                                                                      | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/tx_reset_out                                                                                                                                                       |                1 |              3 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[2]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                           |                2 |              3 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_wr_fifo                                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                1 |              3 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_burst_dbeat_cntr_reg[7]                                                                                                                                 | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr[10]_i_1_n_0                                                                                                                 |                1 |              3 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/CORE_DOES_NO_HD_IFG.INT_IFG_DEL_MASKED_reg[4][1]                                                                                                                                                             | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/tx_reset_out                                                                                                                                                       |                2 |              3 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg                                                                                                                                                                                                | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/tx_reset_out                                                                                                                                                       |                2 |              3 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/CLK            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkB_reset_inst/ClkBAxiEthBClkCrsBusOut_reg[15][0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                           |                2 |              3 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold[5]_i_1_n_0                                                                                                                                                                                      | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/tx_reset_out                                                                                                                                                       |                1 |              3 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/CORE_DOES_NO_HD_STATS.INT_TX_STATUS_VALID_reg                                                                                                                                                                | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/tx_reset_out                                                                                                                                                       |                2 |              3 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce[16]_i_1_n_0                                                                                                                                         |                1 |              4 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                                                   | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                        |                2 |              4 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0]                                                                                                                                                                 | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                   |                1 |              4 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/processing_system7_0_axi_periph1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[3][0]                                                                                                                                                                        | z_eth_wrapper_inst/z_eth_i/processing_system7_0_axi_periph1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_1                                                                                                |                1 |              4 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/clear                                                                                                                                                                                  |                1 |              4 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/CALC_reg[31][5]                                                                                                                                                                                              | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                                                                                             |                1 |              4 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/PREAMBLE_PIPE_reg_r_5                                                                                                                                                                                        | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/tx_reset_out                                                                                                                                                       |                1 |              4 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                                                           | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                 |                1 |              4 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/processing_system7_0_axi_periph1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                                                                                                                                                                        | z_eth_wrapper_inst/z_eth_i/processing_system7_0_axi_periph1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                  |                2 |              4 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/clear                                                                                                                                                                                  |                1 |              4 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/clear                                                                                                                                                                                  |                1 |              4 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/clear                                                                                                                                                                                   |                1 |              4 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                                                                                                                                                                         | z_eth_wrapper_inst/z_eth_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                   |                1 |              4 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                                                                                         | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                               |                2 |              4 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                                       |                1 |              4 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                                       |                2 |              4 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                                       |                1 |              4 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                                       |                1 |              4 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                                       |                1 |              4 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                                                                   |                1 |              4 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                                   |                1 |              4 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/CALC_reg[31][6]                                                                                                                                                                                              | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                                                                                             |                1 |              4 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4][0]                                                                                                                                                  | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/mm2s_rlast_del_reg                                                                                                              |                1 |              4 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[11]_i_1_n_0                                                                                                                                                                                 |                2 |              4 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[1]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |                2 |              4 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/clear                                                                                                                                                                                  |                1 |              4 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/clear                                                                                                                                                                                  |                1 |              4 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/clear                                                                                                                                                                                  |                1 |              4 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/clear                                                                                                                                                                                  |                1 |              4 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/clear                                                                                                                                                                                  |                1 |              4 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/clear                                                                                                                                                                                   |                1 |              4 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/clear                                                                                                                                                                                   |                1 |              4 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/clear                                                                                                                                                                                   |                1 |              4 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/clear                                                                                                                                                                                   |                1 |              4 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/clear                                                                                                                                                                                   |                1 |              4 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/clear                                                                                                                                                                                   |                1 |              4 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/clear                                                                                                                                                                                   |                1 |              4 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/clear                                                                                                                                                                                   |                1 |              4 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/clear                                                                                                                                                                                   |                1 |              4 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/CALC_reg[31][7]                                                                                                                                                                                              | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                                                                                             |                1 |              4 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/PREAMBLE_PIPE_reg[2][0]                                                                                                                                                                                      | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/tx_reset_out                                                                                                                                                       |                2 |              4 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/ipic_mux_inst/int_tx_ifg_del_en                                                                                                                                                                                                             | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/int_mgmt_host_reset                                                                                                                                                |                1 |              4 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                                          | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                               |                2 |              4 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/PREAMBLE_PIPE_reg[2][1]                                                                                                                                                                                      | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/tx_reset_out                                                                                                                                                       |                1 |              4 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                                            |                1 |              4 |
|  dbg_hub/inst/idrck                                                                                             | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[1]                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                1 |              4 |
|  dbg_hub/inst/idrck                                                                                             | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[0]                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                1 |              4 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                                                                      | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                               |                2 |              4 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/txgen/TX_SM1/IFG_COUNT[6]_i_2_n_0                                                                                                                                                                                                           | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/txgen/TX_SM1/IFG_COUNT[6]_i_1_n_0                                                                                                                                  |                1 |              4 |
|  dbg_hub/inst/idrck                                                                                             |                                                                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_bit_count_reg[0]_0[0]                                                                                                                                                                                                           |                1 |              4 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2__0_n_0                                                                                                                                                                        | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1__0_n_0                                                                                               |                1 |              4 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                               |                                                                                                                                                                                                                                                                           |                2 |              4 |
|  dbg_hub/inst/idrck                                                                                             |                                                                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg[0]                                                                                                                                                                                             |                1 |              4 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/m_valid_i_reg_0                                                                                                                                    |                2 |              4 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/p_1_in                                                                                                                                             |                3 |              4 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                                                                              | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                               |                1 |              4 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[3][0]                                                                                                                                                                         | z_eth_wrapper_inst/z_eth_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_1                                                                                                 |                1 |              4 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/pfc_tx/FSM_onehot_legacy_state[3]_i_1_n_0                                                                                                                                                                                              | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/tx_reset_out                                                                                                                                                       |                1 |              4 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/clear                                                                                                                                                                                  |                1 |              4 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0][0]                                                                                                                                                                               | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                               |                1 |              4 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                                                                                            | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                 |                1 |              4 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/processing_system7_0_axi_periph1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                                                                                                                 |                1 |              4 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/processing_system7_0_axi_periph1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                                                                                                                 |                1 |              4 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg[0]                                                                                                                                                                                             |                1 |              4 |
|  dbg_hub/inst/idrck                                                                                             |                                                                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                                                           |                1 |              4 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/REG_PREAMBLE_reg[0]                                                                                                                                                                                          | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/tx_reset_out                                                                                                                                                       |                2 |              4 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/data_control_reg[4][1]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                           |                1 |              4 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/data_control_reg[4][0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                           |                1 |              4 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/pause_source_shift_reg[36][1]                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                1 |              4 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/pause_source_shift_reg[36][0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                1 |              4 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/pause_source_shift_reg[36][2]                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                1 |              4 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/pause_source_shift_reg[36][3]                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                1 |              4 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/pause_source_shift_reg[36][4]                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                2 |              4 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/pause_source_shift_reg[36][5]                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                2 |              4 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/pause_source_shift_reg[36][6]                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                1 |              4 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/pause_source_shift_reg[36][7]                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                2 |              4 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/m_valid_i_reg[0]                                                                                                                                                                                                       | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                                       |                2 |              4 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/pause_source_shift_reg[36][8]                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                2 |              4 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/CLK            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/FSM_sequential_receive_frame_current_state_reg[0]_0                                                                                                                                                                                           | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/tcp_header_csum_4_ok                                                                                                                                                 |                1 |              4 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/pause_source_shift_reg[36][9]                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                2 |              4 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/quanta_count_reg[2][1]                                                                                                                                                                                       | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/sync_good_rx/SR[0]                                                                                                                                   |                1 |              4 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_int_reg[7][0]                                                                                                                                                                                        | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/tx_reset_out                                                                                                                                                       |                1 |              4 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/ila_0/U0/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                                                                                                | z_eth_wrapper_inst/z_eth_i/ila_0/U0/ila_core_inst/u_ila_regs/p_1_in[1]                                                                                                                                                                                                    |                1 |              4 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_int_reg[7][1]                                                                                                                                                                                        | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/tx_reset_out                                                                                                                                                       |                1 |              4 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/set_axi_flag                                                                                                                                                                            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkA_reset_inst/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram                                                                                                  |                1 |              4 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/CLK            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rx_enable                                                                                                                                                                                                                                                          | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/rxgen/RX_SM/SR[0]                                                                                                                                                  |                1 |              4 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/count_set_reg_reg                                                                                                                                                                                            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/tx_reset_out                                                                                                                                                       |                2 |              4 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/pause_source_shift_reg[40]                                                                                                                                                                                   | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/pause_source_shift_reg[47]                                                                                                          |                1 |              4 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/pause_source_shift_reg[44]                                                                                                                                                                                   | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/pause_source_shift_reg[47]                                                                                                          |                2 |              4 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/CORE_DOES_NO_HD_IFG.INT_IFG_DEL_MASKED_reg[4][2]                                                                                                                                                             | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/txgen/TX_SM1/INT_IFG_DEL_MASKED_1                                                                                                                                  |                1 |              4 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/E[0]                                                                                                                                                                                                                                                                               | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                                                           |                1 |              4 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                                                                           | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                      |                1 |              4 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/pushed_commands_reg[0]                                                                                                                                                         | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                      |                1 |              4 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                                                              | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                                         |                2 |              4 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2_n_0                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1_n_0                                                                                                           |                1 |              4 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                                                            | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                                       |                1 |              4 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                                                              | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                                         |                2 |              4 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2mstr_cmd_ready                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_i_1__0_n_0                                                                                                |                1 |              4 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/E[0]                                                                                                                                                                                                                     | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                                         |                1 |              4 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/m_payload_i[3]_i_1_n_0                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |                1 |              4 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/m_valid_i                                                                                                                                                                                                                | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                                         |                2 |              4 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_RST_MODULE/REG_HRD_RST/GNE_SYNC_RESET.scndry_resetn_reg                                                                                                                                                                |                1 |              4 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                                                                                                                  | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                        |                1 |              4 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/ipic_mux_inst/bus2ip_cs_int[3]_i_1_n_0                                                                                                                             |                1 |              4 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/m_valid_i_reg_0                                                                                                                                      |                4 |              4 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[3]_i_1_n_0                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                           |                1 |              4 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld[1]                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                1 |              4 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/E[0]                                                                                                                                                                                                                   | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                                       |                1 |              4 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/p_1_in                                                                                                                                               |                4 |              4 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_mem_rd_addr_1[0]_i_1_n_0                                                                                                                                                                                                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/tx_reset_out                                                                                                                                                       |                1 |              4 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                                                                         | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                    |                1 |              4 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/CLK            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/addr_filter_top/address_filter_inst/broadcastaddressmatch_int_0                                                                                                                                                                             | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/addr_filter_top/address_filter_inst/address_match_i_1_n_0                                                                                                          |                1 |              4 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/CLK            |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/rxgen/SR[0]                                                                                                                                                        |                1 |              4 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/CLK            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/rxgen/address_filters[3].configurable_match_cap_reg[3]_0                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/rxgen/address_filters[3].configurable_match_cap_reg[3]                                                                                                             |                1 |              4 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                                                            | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                                       |                2 |              4 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/CALC_reg[31][3]                                                                                                                                                                                              | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                                                                                             |                1 |              4 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/CALC_reg[31][0]                                                                                                                                                                                              | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                                                                                             |                1 |              4 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                                                                                                                  |                2 |              4 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                                                                                                                  |                2 |              4 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                                                                                                  | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                        |                1 |              4 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                                                          | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/mm2s_rlast_del_reg                                                                                                                       |                1 |              4 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/CALC_reg[31][1]                                                                                                                                                                                              | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                                                                                             |                1 |              4 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                                                                                                  | z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                         |                1 |              4 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/E[0]                                                                                                                                                                                                                        | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                      |                1 |              4 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/CLK            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_addr_cntr[10]_i_1_n_0                                                                                                                                                                                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/rx_reset_out                                                                                                                                                       |                1 |              4 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/addr_filter_top/address_filter_inst/ram_addr_reg0                                                                                                                                                                                           | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/int_mgmt_host_reset                                                                                                                                                |                2 |              4 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/gen_master_slots[0].r_issuing_cnt_reg[0][0]                                                                                                                                                                                 | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                      |                2 |              4 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                               | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                        |                1 |              4 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/CALC_reg[31][2]                                                                                                                                                                                              | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                                                                                             |                1 |              4 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2mstr_cmd_ready                                                                                                                                                                           | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_i_1_n_0                                                                                          |                1 |              4 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/CALC_reg[31][4]                                                                                                                                                                                              | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                                                                                             |                1 |              4 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/SR[0]                                                                                                                                                 |                2 |              4 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                                                            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg[0]_i_1_n_0                                                                                                                         |                2 |              5 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q                                                                                                                                                                         | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0        |                1 |              5 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q                                                                                                                                                                         | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_RTL_LENGTH.length_counter_q_reg[7]_0                                                               |                2 |              5 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg_0[0]          | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                               |                2 |              5 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q                                                                                                                                                                     | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                              |                1 |              5 |
|  dbg_hub/inst/idrck                                                                                             | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[2]                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                1 |              5 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q                                                                                                                                                                       | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                |                2 |              5 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q                                                                                                                                                                     | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0      |                2 |              5 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/vio_0/inst/U_XSDB_SLAVE/reg_do[15]_i_1_n_0                                                                                                                                                                                                     |                1 |              5 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q                                                                                                                                                                       | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0      |                1 |              5 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/rst_processing_system7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                               |                1 |              5 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                         |                1 |              5 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                      |                1 |              5 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                 |                1 |              5 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                               | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                        |                2 |              5 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                                                                           | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                      |                1 |              5 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                   | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                        |                2 |              5 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkA_reset_inst/RESET2TEMACn                                                                                                                                             |                1 |              5 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                           |                2 |              5 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[4][0]                                                                      |                                                                                                                                                                                                                                                                           |                2 |              5 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/RESET2PCSPMA                                                                                                                                             |                1 |              5 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK1                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_out                                                                                                                                             |                2 |              5 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                                             | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                        |                1 |              5 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/CLK            |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/RESET2PCSPMA                                                                                                                                             |                1 |              5 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[4][0]                                                                 |                                                                                                                                                                                                                                                                           |                2 |              5 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld[1]                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                1 |              5 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                        |                1 |              5 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/man_block.managen/conf/int_tx_rst_mgmt                                                                                                                             |                1 |              5 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/rst_processing_system7_0_125M/U0/EXT_LPF/lpf_int                                                                                                                                                                                               |                2 |              5 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                                                                             | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                        |                1 |              5 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                                                     | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_decerr_reg_i_1_n_0                                                                                                  |                1 |              5 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                                                             |                                                                                                                                                                                                                                                                           |                2 |              5 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/gtx_mmcm_reset_gen_i_1_n_0                                                                                                                                                 |                1 |              5 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                   |                1 |              5 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/ClkARst                                                                                                        |                1 |              5 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                          | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                               |                2 |              5 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK1                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen_i_1_n_0                                                                                                                                               |                1 |              5 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/ipic_mux_inst/int_rx_ps_lt_disable                                                                                                                                                                                                          | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/ipic_mux_inst/int_rx_jumbo_en_reg                                                                                                                                  |                1 |              5 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                      |                                                                                                                                                                                                                                                                           |                1 |              5 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                                               | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_sts_reg_empty_reg                                                                |                1 |              5 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/CLK            |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/man_block.managen/conf/int_rx_rst_mgmt                                                                                                                             |                1 |              5 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                                                                             | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                        |                2 |              5 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/store_hdr_length                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/data_last_dly0                                                             |                2 |              5 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_reset                                                                                                                               |                1 |              5 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2_n_0                                                                                                                                                                                                        | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1_n_0                                                                                                                               |                1 |              5 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                        |                                                                                                                                                                                                                                                                           |                1 |              5 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[4][0]                                                                   |                                                                                                                                                                                                                                                                           |                1 |              5 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                               |                2 |              5 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q                                                                                                                                                                       | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0        |                2 |              5 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                      | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                               |                2 |              5 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                           |                                                                                                                                                                                                                                                                           |                1 |              5 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/USE_B_CHANNEL.cmd_b_depth_reg[5][0]                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                              |                2 |              6 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                              |                2 |              6 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/man_block.managen/conf/SR[0]                                                                                                                                       |                1 |              6 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/sig_m_valid_dup_i_1_n_0                                                                                                                                                                                         |                3 |              6 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[15]_0                                                                                                                                                                                 |                3 |              6 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                              |                2 |              6 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                                                                           | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                              |                2 |              6 |
|  dbg_hub/inst/idrck                                                                                             |                                                                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT_reg[0][0]                                                                                                                                                                                                                   |                1 |              6 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport2_o[0]                                                                                                                                                                                                    |                2 |              6 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                             |                                                                                                                                                                                                                                                                           |                1 |              6 |
|  dbg_hub/inst/idrck                                                                                             |                                                                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                                                                                |                1 |              6 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                              | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                        |                1 |              6 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/CLK            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/rx/data_count                                                                                                                                                                                                                          | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/rxgen/SR[0]                                                                                                                                                        |                1 |              6 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/CLK            |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkB_reset_inst/sync_rst1                                                                                                                                                    |                1 |              6 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_coelsc_reg                                                                                   | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0                                                                               |                1 |              6 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk90_out |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1_n_0                                                                                                                                                             |                1 |              6 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/rst_processing_system7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                         | z_eth_wrapper_inst/z_eth_i/rst_processing_system7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                         |                1 |              6 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/count_reg[0]_0[0]                                                                                                                                           | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/reset2axi_str_rxd                                                                                                                                     |                2 |              6 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/ipic_mux_inst/int_rx_frame_enable_reg                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                           |                1 |              6 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_clk_fall                                                                                                                                                                                            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/man_block.managen/mdio_enabled.phy/state_count[5]_i_1_n_0                                                                                                          |                1 |              6 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/ipic_mux_inst/int_tx_frame_enable_reg                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                           |                2 |              6 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/cmd_depth_reg[5][0]                                                                                                                                                          | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                            |                1 |              6 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                                                                                      | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                            |                2 |              6 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                                                                                                 | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                            |                3 |              6 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/rst_processing_system7_0_125M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                         | z_eth_wrapper_inst/z_eth_i/rst_processing_system7_0_125M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                         |                1 |              6 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0                                                                             | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0      |                2 |              6 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_0                                                                             | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0      |                3 |              6 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_coelsc_reg                                                                                                       | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_i_1__0_n_0                                                                                                 |                2 |              6 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[5][0]                                                                        |                                                                                                                                                                                                                                                                           |                2 |              6 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/E[0]                                                                                                                                                                                     | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3_reg[32]_0[0]                                                                                                             |                2 |              6 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[31][0]                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                             |                1 |              6 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63][0]                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                             |                1 |              6 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg                                                   | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0                                            |                2 |              6 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                                                                            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_sts_reg_empty_reg_0                                                                                           |                2 |              6 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                                                                                                   | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                              |                2 |              6 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/p_15_in                                                                                                                                                                         | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_RTL_LENGTH.length_counter_q_reg[7]_0                                                               |                3 |              7 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[15]_i_1_n_0                                                                                                                                                                              |                2 |              7 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/s2mm_all_idle                                                                                                                                                                                                                          | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.sft_rst_dly1_i_1__0_n_0                                                                                                                                           |                1 |              7 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/pop_si_data                                                                                                                                                                  | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                |                1 |              7 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_regs/xsdb_rden0                                                                                                                                                                                                                                                                            | z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                                      |                1 |              7 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_regs/xsdb_rden1                                                                                                                                                                                                                                                                            | z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                                      |                1 |              7 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/p_2_in                                                                                                                                                                                                  | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                            |                1 |              7 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                              |                2 |              7 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                                                                         | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0      |                1 |              7 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                                                                           | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0        |                1 |              7 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/CLK            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_addr_cntr[10]_i_1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |                2 |              7 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[15]_i_1_n_0                                                                                                                                                                              |                1 |              7 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                                                                                      | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                              |                1 |              7 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/CLK            |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/rxgen/load_wr_reg[0]                                                                                                                                               |                2 |              7 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/s2mm_all_idle                                                                                                                                                                                        | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.sft_rst_dly1_i_1_n_0                                                                                                                                                       |                1 |              7 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                                                                         | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                        |                2 |              7 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/CLK            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/receive_checksum_status                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                           |                2 |              7 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[32][0]                | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/sinit                                                                                                                                                                     |                1 |              7 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/ila_0/U0/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                                                                                   | z_eth_wrapper_inst/z_eth_i/ila_0/U0/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                            |                1 |              7 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM/mm2s_all_idle                                                                                                                                                                               | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.sft_rst_dly1_i_1_n_0                                                                                                                                              |                2 |              7 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/GEN_SYNC_FIFO.follower_reg_mm2s_reg[0][0] | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                |                1 |              7 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[22]_i_1_n_0                                                                                                          |                1 |              7 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                                                                                      | z_eth_wrapper_inst/z_eth_i/ila_0/U0/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                            |                2 |              7 |
|  dbg_hub/inst/idrck                                                                                             |                                                                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                                                                 |                1 |              7 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/clear                                                                                                                                      |                2 |              7 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                            |                3 |              7 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[2]_i_1_n_0                                                                                                                                                                                                                      | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[9]_i_1_n_0                                                                                                                                             |                1 |              7 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                                                                         | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0        |                1 |              7 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                          |                2 |              7 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0                                                                             | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0      |                2 |              7 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0                                                                             | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0      |                2 |              7 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/vio_0/inst/U_XSDB_SLAVE/reg_do[10]_i_1_n_0                                                                                                                                                                                                     |                1 |              7 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/reset2axi_str_rxd                                                                                                                                     |                2 |              7 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                                                                       | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0      |                2 |              7 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[23][0]                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                             |                1 |              7 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[55][0]                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                             |                1 |              7 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/ipic_mux_inst/int_ma_miim_enable_reg[0]                                                                                                                                                                                                     | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/int_mgmt_host_reset                                                                                                                                                |                2 |              7 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                              |                1 |              7 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/pop_si_data                                                                                                                                                                | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                              |                3 |              7 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[0]                                                                                                                                                                                                                                              | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/SS[0]                                                                                                                                                                          |                1 |              8 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                |                                                                                                                                                                                                                                                                           |                1 |              8 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                                                                                                                                                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                                                |                1 |              8 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_byte_en_pipe[0]                                                                                                                                                                                                                                          | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/tx_reset_out                                                                                                                                                       |                1 |              8 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_byte_en_pipe[1]                                                                                                                                                                                                                                          | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/tx_reset_out                                                                                                                                                       |                1 |              8 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce[16]_i_1_n_0                                                                                                                                |                3 |              8 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/I_ADDR_SHIM/reg_data_reg[30][8]                                                                                                                                                                                                                                                            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/RESET2PCSPMA                                                                                                                                             |                2 |              8 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/CLK            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/rx/pause_value[7]_i_1_n_0                                                                                                                                                                                                              | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/rx_reset_out                                                                                                                                                       |                3 |              8 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[23][0]                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7][0]            |                2 |              8 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                                                                      | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                      |                2 |              8 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/CLK            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/rx/pause_value[15]_i_1_n_0                                                                                                                                                                                                             | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/rx_reset_out                                                                                                                                                       |                1 |              8 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/CLK            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/rx/pause_opcode_early[7]_i_2_n_0                                                                                                                                                                                                       | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/rxgen/SR[0]                                                                                                                                                        |                2 |              8 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/CLK            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/rxgen/RX_SM/LENGTH_TYPE_reg[0]                                                                                                                                                                                                              | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/rxgen/RX_SM/FRAME_COUNTER_reg[0]                                                                                                                                   |                2 |              8 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/CLK            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.rxd_packed_16bits[15]_i_1_n_0                                                                                                                                                                                           | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/rx_reset_out                                                                                                                                                       |                3 |              8 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/dmacr_i_reg[16][0]                                                                                                                                                                                                                             | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[23]_0[0]                                                                                                                                                             |                2 |              8 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/CLK            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/rx_axi_shim/rx_mac_tdata0                                                                                                                                                                                                                   | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/rx_reset_out                                                                                                                                                       |                2 |              8 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/CLK            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/FSM_sequential_receive_frame_current_state_reg[0]_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                6 |              8 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_burst_dbeat_cntr_reg[7]                                                                                                                                 | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_byte_cntr_reg[7][0]                                                            |                2 |              8 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_burst_dbeat_cntr_reg[7]                                                                                                                                 | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr0                                                                                                                     |                2 |              8 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1__0_n_0                                                                                                                                                                               | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/mm2s_rlast_del_reg                                                                                                                       |                2 |              8 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                     |                                                                                                                                                                                                                                                                           |                1 |              8 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data[7]_i_1_n_0                                                                                                                                                                                           | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/tx_reset_out                                                                                                                                                       |                1 |              8 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/CLK            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_state                                                                                                                                                                                                                          | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.rxd_packed_16bits[7]_i_1_n_0                                                                                                                   |                2 |              8 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/CLK            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word[15]_i_1_n_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/CLK            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word[23]_i_2_n_0                                                                                                                                                                                                               | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word[23]_i_1_n_0                                                                                                                                      |                3 |              8 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/inc_txd_wr_addr                                                                                                                                                                         | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/update_bram_cnt[7]_i_1_n_0                                                                                     |                2 |              8 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                              | z_eth_wrapper_inst/z_eth_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                 |                2 |              8 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/CLK            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word[31]_i_2_n_0                                                                                                                                                                                                               | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word[31]_i_1_n_0                                                                                                                                      |                3 |              8 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/CLK            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word[7]_i_1_n_0                                                                                                                                                                                                                | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/rx_reset_out                                                                                                                                                       |                2 |              8 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                   |                                                                                                                                                                                                                                                                           |                1 |              8 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0][0]                                                                                                                                                                                           | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                         |                2 |              8 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/CLK            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/rx_axis_mac_tdata_d1[7]_i_1_n_0                                                                                                                                                                                                                                               | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/rx_reset_out                                                                                                                                                       |                3 |              8 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/E[0]                                                                                                                                                                                                                                         | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]_0[0]                                                                                                  |                2 |              8 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                                                    |                3 |              8 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                              |                                                                                                                                                                                                                                                                           |                1 |              8 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_0                                                                               | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                |                3 |              8 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                                                         |                2 |              8 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                             |                2 |              8 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rvalid                                                                                                                                                                 | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/counter_reg[6]                                                                                                                                                                            |                1 |              8 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                               |                2 |              8 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                                                                        | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                        |                2 |              8 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[39][0]                                                                                      | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7][0]              |                3 |              8 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0                                                                               | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                |                2 |              8 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[31][0]                                                                                      | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7][0]              |                1 |              8 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                                                                         | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7][0]              |                1 |              8 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/rst                                                                                                                                        |                2 |              8 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[23][0]                                                                                      | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7][0]              |                1 |              8 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0                                                                               | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                |                2 |              8 |
|  dbg_hub/inst/idrck                                                                                             |                                                                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]                                                                                                                                                                                                                                |                1 |              8 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[15][0]                                                                                      | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7][0]              |                1 |              8 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0                                                                               | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                |                2 |              8 |
|  dbg_hub/inst/idrck                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1_reg[3][0]                                                                                                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                                                                                |                1 |              8 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63][0]                                                                                      | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                               |                1 |              8 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0                                                                               | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                |                2 |              8 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0                                                                                | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                |                2 |              8 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0                                                                             | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                              |                2 |              8 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0                                                                             | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                              |                2 |              8 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0                                                                             | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                              |                3 |              8 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0                                                                              | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                              |                2 |              8 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_0                                                                               | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0        |                2 |              8 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0                                                                             | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                              |                3 |              8 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[55][0]                                                                                      | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                               |                1 |              8 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0                                                                             | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                              |                3 |              8 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0                                                                             | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                              |                2 |              8 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0                                                                              | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0      |                2 |              8 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0                                                                             | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0      |                3 |              8 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[47][0]                                                                                      | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                               |                1 |              8 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0                                                                               | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0        |                2 |              8 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                                              | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                        |                2 |              8 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0                                                                               | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0        |                2 |              8 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0                                                                             | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0      |                2 |              8 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0                                                                             | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0      |                2 |              8 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[39][0]                                                                                      | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                               |                1 |              8 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0                                                                               | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0        |                2 |              8 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                                     | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                               |                2 |              8 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0                                                                               | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0        |                2 |              8 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_byte_en                                                                                                                                                                                                                                                  | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/tx_reset_out                                                                                                                                                       |                1 |              8 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_0                                                                             | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                              |                3 |              8 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0                                                                               | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0        |                2 |              8 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0                                                                               | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                |                3 |              8 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[31][0]                                                                                      | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                               |                1 |              8 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[15][0]                                                                                      | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                               |                2 |              8 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0                                                                               | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                |                3 |              8 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7][0]                                                                                       | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                               |                1 |              8 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0                                                                               | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0        |                2 |              8 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0                                                                                | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0        |                2 |              8 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[23][0]                                                                                      | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                               |                1 |              8 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7][0]                                                                                     | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                             |                1 |              8 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[15][0]                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                             |                1 |              8 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FCSUM_DATA_CALC/Axi_Str_TxC_2_Mem_Addr_int_reg[2]                                        |                2 |              8 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk90_out |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_out                                                                                                                                                            |                1 |              8 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[39][0]                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                             |                2 |              8 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[47][0]                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                             |                2 |              8 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                                     | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                               |                2 |              8 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                                                                           | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[23][0]                                                                                                                                                               |                2 |              8 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                                                                         | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                        |                2 |              8 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/E[0]                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |                1 |              8 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63][0]                                                                                      | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7][0]              |                1 |              8 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[55][0]                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7][0]            |                2 |              8 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63][0]                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7][0]            |                2 |              8 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/E[0]                                                                                                                                                                                                                                | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_0[0]                                                                                         |                3 |              8 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0                                                                                                                                             | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0[0]                                                                                         |                2 |              8 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[47][0]                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7][0]            |                2 |              8 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7][0]                                                                                                                                                                                  | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                |                2 |              8 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[39][0]                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7][0]            |                1 |              8 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_len_fifo                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                           |                2 |              8 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7][0]                                                                                                                                                                                  | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                |                2 |              8 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd                                                                                                                                                                                                                                                          | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/tx_reset_out                                                                                                                                                       |                2 |              8 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[55][0]                                                                                      | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7][0]              |                2 |              8 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                                                                       | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7][0]            |                2 |              8 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_27_out                                                                                                                                                              | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg[0][7]_i_1__0_n_0                                       |                2 |              8 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_23_out                                                                                                                                                              | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg[1][7]_i_1__0_n_0                                       |                3 |              8 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_19_out                                                                                                                                                              | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[2].sig_output_data_reg[2][7]_i_1__0_n_0                                       |                3 |              8 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_2_n_0                                                                                                                   | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_1__0_n_0                                       |                2 |              8 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[31][0]                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7][0]            |                2 |              8 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[47][0]                                                                                      | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7][0]              |                2 |              8 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[15][0]                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7][0]            |                2 |              8 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1__1_n_0                                                                                                                                                                      | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/mm2s_rlast_del_reg                                                                                                              |                2 |              8 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/processing_system7_0_axi_periph1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                             | z_eth_wrapper_inst/z_eth_i/processing_system7_0_axi_periph1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                |                2 |              8 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_16_out                                                                                                                                                                                                  | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0                                                                              |                2 |              9 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_20_out                                                                                                                                                                                                  | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0                                                                              |                2 |              9 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_24_out                                                                                                                                                                                                  | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0                                                                              |                2 |              9 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_28_out                                                                                                                                                                                                  | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0                                                                              |                3 |              9 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                     |                                                                                                                                                                                                                                                                           |                2 |              9 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg[0]                                                                                                     |                2 |              9 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld9_out                                                                                                                              |                                                                                                                                                                                                                                                                           |                3 |              9 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_251_in                                                                                                                                                                      | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0        |                2 |              9 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/pop_mi_data                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0        |                2 |              9 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rvalid                                                                                                                                                                   | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/sof_ftch_desc_del1_reg                                                                                                                                                           |                2 |              9 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_rd_addr_cmp[9]_i_1_n_0                                                                                                                                                                                                                                   | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_rd_addr_cmp[9]                                                                                                                                                                  |                2 |              9 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                 |                3 |              9 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg_0[0]                                                                                          |                3 |              9 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                              |                                                                                                                                                                                                                                                                           |                2 |              9 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                           |                3 |              9 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_dqual_reg                                                                                                                | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                                    |                2 |              9 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready                                                                                                                                                                              | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                            |                3 |              9 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/pop_mi_data                                                                                                                                                                  | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0      |                4 |              9 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_251_in                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0      |                2 |              9 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0[0]                                                                                          |                2 |              9 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/I_ADDR_SHIM/reg_data_reg[30][6]                                                                                                                                                                                                                                                            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/RESET2PCSPMA                                                                                                                                             |                2 |              9 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                              | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_d1_reg[0][1]                          |                2 |             10 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/ipic_mux_inst/int_rx_frame_enable_reg                                                                                                                                                                                                       | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/int_mgmt_host_reset                                                                                                                                                |                3 |             10 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9][0]                                                | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]       |                2 |             10 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/txc_rd_addr2_pntr_10                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkA_reset_inst/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram                                                                                                  |                2 |             10 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                        | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_d1_reg[0][1]                    |                2 |             10 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/txc_rd_addr2_pntr[9]_i_1_n_0                                                                                                                                                            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkA_reset_inst/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram                                                                                                  |                2 |             10 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                              | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                         |                2 |             10 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                      | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_d1_reg[0][1]                  |                2 |             10 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                           | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                      |                2 |             10 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_wr_pntr_3                                                                                                                                                                                                                                                | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/tx_reset_out                                                                                                                                                       |                3 |             10 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                   | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_d1_reg[0][1]                               |                2 |             10 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                           |                2 |             10 |
|  dbg_hub/inst/idrck                                                                                             | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET_reg[6][0]                                                                                                                                                                                                                                                                                              | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/AR[0]                                                                                                                                                                                                                                 |                2 |             10 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                      | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                 |                2 |             10 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/ipic_mux_inst/int_tx_frame_enable_reg                                                                                                                                                                                                       | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/int_mgmt_host_reset                                                                                                                                                |                2 |             10 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                                                                                     | z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                   |                2 |             10 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_reg[4][0]                                                                                                                                         | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/reset2axi_str_rxd                                                                                                                                     |                3 |             10 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/Axi_Str_TxC_2_Mem_Din_int[9]_i_1_n_0                                                                           |                3 |             10 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                        | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/reset2axi_str_rxd                                                                                                                                     |                2 |             10 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_d1_reg[0][1]                            |                3 |             10 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re__0                                                                                                                                                                                                                                  | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                       |                4 |             10 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re__0                                                                                                                                                                                                                                           | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                |                2 |             10 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_txc_addr3_d1                                                                                                                                                                                                                                             | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/tx_reset_out                                                                                                                                                       |                4 |             10 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                 |                2 |             10 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                                                                                     | z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                                         |                2 |             10 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                                                                                    |                2 |             10 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |                3 |             10 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkA_reset_inst/RESET2TEMACn                                                                                                                                             |                2 |             10 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                        | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                   |                2 |             10 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/inc_txd_rd_addr                                                                                                                                                                                                                                              | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt0                                                                                                                                                                    |                2 |             10 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                           |                3 |             10 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/CLK            |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkA_reset_inst/RESET2TEMACn                                                                                                                                             |                2 |             10 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_31_out                                                                                                                                                              | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1__0_n_0                                         |                2 |             10 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_35_out                                                                                                                                                              | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1__0_n_0                                         |                2 |             10 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_39_out                                                                                                                                                              | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1__0_n_0                                         |                3 |             10 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                             | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                        |                2 |             10 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_32_out                                                                                                                                                                                                  | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0                                                                                |                2 |             10 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_36_out                                                                                                                                                                                                  | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0                                                                                |                2 |             10 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_40_out                                                                                                                                                                                                  | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0                                                                                |                4 |             10 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_44_out                                                                                                                                                                                                  | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_8_out_0                                                                                                                        |                2 |             10 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_48_out                                                                                                                                                                                                  | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_1_n_0                                                                                |                2 |             10 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_52_out                                                                                                                                                                                                  | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_1_n_0                                                                                |                2 |             10 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_55_out                                                                                                                                                                                                  | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_15_out                                                                                                                         |                2 |             10 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0[0]                                              | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_28_out                                                                                     |                2 |             10 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9][0]                                                | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_24_out                                                                                     |                2 |             10 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                                 |                3 |             10 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9][0]                                                | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_21_out                                                                                     |                2 |             10 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                     | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_d1_reg[0][1]                                 |                2 |             10 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_next_available4write_ptr_cmb                                                                                                                                                                                                                        | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[10][0]                                                                                           |                2 |             11 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_toconvertto_gray0__0                                                                                                                                                                                                              | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[10][0]                                                                                           |                2 |             11 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/CLK            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/rxgen/RX_SM/E[0]                                                                                                                                                                                                                            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/rxgen/RX_SM/SR[0]                                                                                                                                                  |                2 |             11 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg                                                                                                                   |                3 |             11 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                     |                2 |             11 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_next_available4write_ptr_1_cmb                                                                                                                                                                                                                      | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[10][0]                                                                                           |                2 |             11 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_toconvertto_gray_clean                                                                                                                                                                                                            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[10][0]                                                                                           |                2 |             11 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                       | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                               |                4 |             11 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                             |                3 |             11 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_true_reg[10]_i_1_n_0                                                                                                                                                                                                              | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[10][0]                                                                                           |                3 |             11 |
|  dbg_hub/inst/idrck                                                                                             |                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                           |                3 |             11 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/E[0]                                                                                                                                                                                                                              | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                               |                4 |             12 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/rxd_mem_last_read_out_ptr_reg_reg[0][0]                                                                                                                | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[10][0]                                                                                           |                3 |             12 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[11]                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |                3 |             12 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/E[0]                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_TXC_AXSTREAM/ClkA_reset_inst/reset2axi_str_txd                                                                                                                                     |                3 |             12 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FCSUM_DATA_CALC/sel                                                                                                                                               | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_TXC_AXSTREAM/ClkA_reset_inst/reset2axi_str_txd                                                                                                                                     |                3 |             12 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                           |                2 |             12 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gic0.gc0.count_d1_reg[3][0]                                                                                                                                                                                                                                                                | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][1]                                                                                         |                2 |             12 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i[10]_i_1_n_0                                                                                                                                                                                           | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/rst                                                                                                                                        |                2 |             12 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/txd_rd_pntr_10                                                                                                                                                                          | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_TXC_AXSTREAM/ClkA_reset_inst/reset2axi_str_txd                                                                                                                                     |                2 |             12 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/iscnt_reg[11]                                                                                                                                                                                                                            | z_eth_wrapper_inst/z_eth_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt_reg[11]                                                                                                                                                 |                3 |             12 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/CLK            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxd_mem_addr_cntr[0]_i_1_n_0                                                                                                                                                                                                                  | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/rx_reset_out                                                                                                                                                       |                3 |             12 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gpr1.dout_i_reg[30]                               |                                                                                                                                                                                                                                                                           |                3 |             12 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/processing_system7_0_axi_periph1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                           |                3 |             12 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_mem_next_available4write_ptr_1_cmb                                                                                                                                                                                                                      | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[10][0]                                                                                           |                3 |             12 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |                2 |             12 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/processing_system7_0_axi_periph1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[11]                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |                3 |             12 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |                2 |             12 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/processing_system7_0_axi_periph1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[11]                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |                3 |             12 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gpr1.dout_i_reg[0]                                |                                                                                                                                                                                                                                                                           |                3 |             12 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/txc_wr_ns161_out                                                                                                                                                                        | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/SR[0]                                                                      |                2 |             12 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Din_int                                                                                                                                                         |                3 |             12 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/wcnt_ce                                                                                                                                                                                                                                  | z_eth_wrapper_inst/z_eth_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                   |                3 |             12 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/txd_rd_pntr                                                                                                                                                                             | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_TXC_AXSTREAM/ClkA_reset_inst/reset2axi_str_txd                                                                                                                                     |                2 |             12 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/processing_system7_0_axi_periph1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                           |                3 |             12 |
|  dbg_hub/inst/idrck                                                                                             | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/E[0]                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_reg[0][1]                                                                                            |                2 |             12 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/rxd_mem_addr_cntr_reg[0]                                                                                                                               | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/reset2axi_str_rxd                                                                                                                                     |                3 |             12 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/csum_ipv4_hdr_addr_int[11]_i_1_n_0                                                                                                                  | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/data_last_dly0                                                             |                3 |             12 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[11]                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |                3 |             12 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/phy_reset_count                                                                                                                                                                                                                                                             | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst1                                                                                                                                                         |                3 |             12 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/ipic_mux_inst/int_rx_pause_ad_reg[16]                                                                                                                                                                                                       | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/int_mgmt_host_reset                                                                                                                                                |                2 |             12 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |                3 |             12 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/axi_str_txd_2_mem_addr_int_last_reg[11]_0                                                                                                           | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_TXC_AXSTREAM/ClkA_reset_inst/reset2axi_str_txd                                                                                                                                     |                3 |             12 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/ipic_mux_inst/int_ma_mdio_op_reg[0][0]                                                                                                                                                                                                      | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/int_mgmt_host_reset                                                                                                                                                |                2 |             12 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/dmacr_i_reg[16][0]                                                                                                                                                                                                                             | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                |                4 |             13 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                                 |                4 |             13 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/I_ADDR_SHIM/reg_data_reg[30][10]                                                                                                                                                                                                                                                           | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/RESET2PCSPMA                                                                                                                                             |                3 |             13 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/sync_rst1                                                                                                                                                    |                3 |             13 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]       |                4 |             13 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_next_calc_error_reg_reg                                                                                                                  |                                                                                                                                                                                                                                                                           |                2 |             13 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                |                3 |             13 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/rxd_mem_last_read_out_ptr_gray_d1_reg[0][0]                                                                                                            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[10][0]                                                                                           |                3 |             13 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |                4 |             13 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/processing_system7_0_axi_periph1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |                4 |             13 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                                                                           | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                |                3 |             13 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/do_full_csum_int1_out                                                                                                                               | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/data_last_dly0                                                             |                3 |             13 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[0]                                                                                                                                                                                                                                              | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                         |                2 |             13 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/txgen/TX_SM1/FRAME_COUNT                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/txgen/TX_SM1/FRAME_COUNT[14]_i_1_n_0                                                                                                                               |                5 |             14 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_dqual_reg                                                                                                       | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                           |                4 |             14 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr[0]_i_1_n_0                                                                                                                                                                                                                                       | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/tx_reset_out                                                                                                                                                       |                4 |             14 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkA_reset_inst/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram                                                                                                  |                5 |             14 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                2 |             14 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_rd_end_dly1                                                                                                                                                                                                                                              | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/tx_reset_out                                                                                                                                                       |                4 |             14 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                           |                3 |             14 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/processing_system7_0_axi_periph1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                           |                4 |             14 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                              | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/sinit                                                                                                                                                                     |                2 |             14 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/CLK            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |                2 |             14 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/processing_system7_0_axi_periph1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                           |                3 |             14 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/CLK            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_0                                                                                                                                                                                                         | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/rxgen/RX_SM/FRAME_COUNTER_reg[0]                                                                                                                                   |                4 |             15 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/fifoWrEn                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_word_cnt[0]_i_1_n_0                                                                                                                                                            |                4 |             15 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                                                                         | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[22]_i_1_n_0                                                                                                                       |                4 |             15 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                                                                                  | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_tag_reg_reg[0]                         |                3 |             15 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/CLK            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_pack_len_cntr_2[0]_i_1_n_0                                                                                                                                                                                          | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_pack_len_cntr_2[0]_i_1_n_0                                                                                                                 |                4 |             16 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/CLK            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_pack_len_cntr_3[0]_i_1_n_0                                                                                                                                                                                          | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_pack_len_cntr_2[0]_i_1_n_0                                                                                                                 |                4 |             16 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__14_n_0                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                           |                3 |             16 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/CLK            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/rxgen/FRAME_DECODER/pause_value_to_tx_reg[15][0]                                                                                                                                                                                            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/rx_reset_out                                                                                                                                                       |                3 |             16 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                           |                4 |             16 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/CLK            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_pack_len_cntr_4[0]_i_1_n_0                                                                                                                                                                                          | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_pack_len_cntr_2[0]_i_1_n_0                                                                                                                 |                4 |             16 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/CLK            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1[15]_i_1_n_0                                                                                                                                                                                            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/tcp_header_csum_4_ok                                                                                                                                                 |                4 |             16 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/CLK            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[15]_i_1_n_0                                                                                                                                                                                            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/tcp_header_csum_4_ok                                                                                                                                                 |                4 |             16 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/GEN_SM_FOR_LENGTH.rxlength[15]_i_1_n_0                                                                                                                                                      | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/fifo_sinit                                                                                                                                                                       |                3 |             16 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/CLK            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_3[15]_i_1_n_0                                                                                                                                                                                            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/tcp_header_csum_4_ok                                                                                                                                                 |                4 |             16 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/CLK            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_4[15]_i_1_n_0                                                                                                                                                                                            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/tcp_header_csum_4_ok                                                                                                                                                 |                4 |             16 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/CLK            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_pack_len_cntr_1[0]_i_1_n_0                                                                                                                                                                                          | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_pack_len_cntr_2[0]_i_1_n_0                                                                                                                 |                4 |             16 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/CLK            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_pack_len_cntr_2[0]_i_2_n_0                                                                                                                                                                                          | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_pack_len_cntr_2[0]_i_1_n_0                                                                                                                 |                4 |             16 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/CLK            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_pack_len_cntr_3[0]_i_1_n_0                                                                                                                                                                                          | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_pack_len_cntr_2[0]_i_1_n_0                                                                                                                 |                4 |             16 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/CLK            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_pack_len_cntr_4[0]_i_1_n_0                                                                                                                                                                                          | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_pack_len_cntr_2[0]_i_1_n_0                                                                                                                 |                4 |             16 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/vio_0/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                                                                                                                                           | z_eth_wrapper_inst/z_eth_i/vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                  |                2 |             16 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/CLK            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/bytes_12_and_13_d19                                                                                                                                                                                                                           | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_tcp_length_1[15]_i_1_n_0                                                                                                                  |                5 |             16 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/CLK            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/frame_length_bytes                                                                                                                                                                                                                            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/rx_reset_out                                                                                                                                                       |                2 |             16 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/CLK            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_state                                                                                                                                                                                                                          | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/frame_length_bytes[0]_i_1_n_0                                                                                                                                        |                4 |             16 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                5 |             16 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/CLK            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/save_tcp_length_2                                                                                                                                                                                                                             | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_tcp_length_2[15]_i_1_n_0                                                                                                                  |                2 |             16 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/CLK            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/save_tcp_length_3                                                                                                                                                                                                                             | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_tcp_length_3[15]_i_1_n_0                                                                                                                  |                5 |             16 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/CLK            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/save_tcp_length_4                                                                                                                                                                                                                             | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_tcp_length_4[15]_i_1_n_0                                                                                                                  |                4 |             16 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/CLK            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/save_udp_hdr_length_1                                                                                                                                                                                                                         | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_udp_hdr_length_1[15]_i_1_n_0                                                                                                              |                3 |             16 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/CLK            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/save_udp_hdr_length_2                                                                                                                                                                                                                         | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_udp_hdr_length_2[15]_i_1_n_0                                                                                                              |                2 |             16 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/CLK            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/save_udp_hdr_length_3                                                                                                                                                                                                                         | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_udp_hdr_length_3[15]_i_1_n_0                                                                                                              |                2 |             16 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/CLK            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/save_udp_hdr_length_4                                                                                                                                                                                                                         | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_udp_hdr_length_4[15]_i_1_n_0                                                                                                              |                3 |             16 |
|  dbg_hub/inst/idrck                                                                                             |                                                                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                                                |                2 |             16 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                                                                                |                2 |             16 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                 |                4 |             16 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                                                                   | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                             |                4 |             16 |
|  dbg_hub/inst/idrck                                                                                             | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15]_0[0]                                                                                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg[0]                                                                                                                                                                                             |                2 |             16 |
|  dbg_hub/inst/idrck                                                                                             | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15]_1[0]                                                                                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg[0]                                                                                                                                                                                             |                2 |             16 |
|  dbg_hub/inst/idrck                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                                                           |                2 |             16 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3_reg[0]_0                                                                                                                                                                        |                5 |             16 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1__0_n_0                                                                                                                                                                                | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg                                                                                                                   |                4 |             16 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/addr_filter_top/address_filter_inst/ram_field_wr[3]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |                4 |             16 |
|  dbg_hub/inst/idrck                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i_reg[15][0]                                                                                                                                       |                                                                                                                                                                                                                                                                           |                2 |             16 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                                                                                | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg                                                                                                                   |                5 |             16 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/addr_filter_top/address_filter_inst/ram_field_wr[2]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |                4 |             16 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/addr_filter_top/address_filter_inst/ram_field_wr[1]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |                4 |             16 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/addr_filter_top/address_filter_inst/ram_field_wr[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |                4 |             16 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                                                                | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_btt_cntr_reg[0]                                                                          |                4 |             16 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                3 |             16 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx/sample_int_re                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                           |                2 |             16 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx_pause/sync_good_rx/pause_count                                                                                                                                                                                                      | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/tx_reset_out                                                                                                                                                       |                4 |             16 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |             16 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                           |                3 |             16 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/addr_filter_top/address_filter_inst/ram_compare_wr[3]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                           |                4 |             16 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/ipic_mux_inst/E[0]                                                                                                                                                                                                                          | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/int_mgmt_host_reset                                                                                                                                                |                4 |             16 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/ipic_mux_inst/int_rx_ps_lt_disable                                                                                                                                                                                                          | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/ipic_mux_inst/int_rx_pause_ad_reg[32]_0                                                                                                                            |                4 |             16 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |             16 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/vio_0/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                           |                2 |             16 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/addr_filter_top/address_filter_inst/ram_compare_wr[2]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                           |                4 |             16 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/addr_filter_top/address_filter_inst/ram_compare_wr[1]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                           |                4 |             16 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |             16 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/addr_filter_top/address_filter_inst/ram_compare_wr[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                           |                4 |             16 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                           |                3 |             16 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_RTL_LENGTH.length_counter_q_reg[7]_0                                                               |                4 |             16 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                           |                3 |             16 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/addr_filter_top/address_filter_inst/ram_field_wr_uc                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |                4 |             16 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |                3 |             16 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                           |                2 |             16 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                4 |             16 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |             16 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                2 |             16 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |             16 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |             16 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |             16 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/I_ADDR_SHIM/reg_data_reg[30][2]                                                                                                                                                                                                                                                            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/RESET2PCSPMA                                                                                                                                             |                5 |             16 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                           |                3 |             16 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                           |                4 |             16 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/flow/tx/E[0]                                                                                                                                                                                                                                | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/tx_reset_out                                                                                                                                                       |                2 |             16 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/calc_frm_length                                                                                                                                     | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/data_last_dly0                                                             |                4 |             16 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/I_ADDR_SHIM/reg_data_reg[30][9]                                                                                                                                                                                                                                                            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/RESET2PCSPMA                                                                                                                                             |                3 |             16 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/man_block.managen/mdio_enabled.phy/gen_mdio.int_ma_rx_data_reg[15]_0[0]                                                                                                                                                                     | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/int_mgmt_host_reset                                                                                                                                                |                4 |             16 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                           |                4 |             16 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |                5 |             16 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                           |                5 |             16 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                           |                4 |             16 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                6 |             16 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                2 |             16 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/LEN_reg[0]_0[0]                                                                                                                                                                                              | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/tx_reset_out                                                                                                                                                       |                3 |             16 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                4 |             16 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                5 |             16 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                2 |             16 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                           |                5 |             16 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                3 |             16 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                                                                                               | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg                                                                                                                       |                4 |             16 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                                                                                               | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg                                                                                                                       |                4 |             16 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                           |                3 |             16 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/data_sync/ClkBAxiEthBaEClkCrsBusOut_reg[0]                                                                                                                                                                                                                          | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/sync_rst1                                                                                                                                                    |                2 |             16 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                           |                4 |             16 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/CLK            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/addr_filter_top/address_filter_inst/load_wr                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                           |                4 |             16 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/CLK            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_1[15]_i_1_n_0                                                                                                                                                                                            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/tcp_header_csum_4_ok                                                                                                                                                 |                4 |             16 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/CLK            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_2[15]_i_1_n_0                                                                                                                                                                                            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/tcp_header_csum_4_ok                                                                                                                                                 |                4 |             16 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                2 |             16 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/CLK            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_3[15]_i_1_n_0                                                                                                                                                                                            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/tcp_header_csum_4_ok                                                                                                                                                 |                4 |             16 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                           |                4 |             16 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/CLK            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_4[15]_i_1_n_0                                                                                                                                                                                            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/tcp_header_csum_4_ok                                                                                                                                                 |                4 |             16 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/CLK            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_pack_len_cntr_1[0]_i_1_n_0                                                                                                                                                                                          | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_pack_len_cntr_2[0]_i_1_n_0                                                                                                                 |                4 |             16 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                |                4 |             17 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/burst_wd_reg[16]                                                                                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                                                           |                5 |             17 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/BUS2IP_CS_reg_reg                                                                                                                                                                                                                             | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/I_ADDR_SHIM/Shim2IP_CS1                                                                                                                                                                                           |                4 |             17 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/CLK            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.ip_header_sum_1[16]_i_1_n_0                                                                                                                                                                                             | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/tcp_header_csum_4_ok                                                                                                                                                 |                5 |             17 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/CLK            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.ip_header_sum_2[16]_i_1_n_0                                                                                                                                                                                             | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/tcp_header_csum_4_ok                                                                                                                                                 |                5 |             17 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/I_REGISTERS/TP_I/E[0]                                                                                                                                                                                                                                                                      | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/RESET2PCSPMA                                                                                                                                             |                3 |             17 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/CLK            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.ip_header_sum_3[16]_i_1_n_0                                                                                                                                                                                             | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/tcp_header_csum_4_ok                                                                                                                                                 |                5 |             17 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[23]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                           |                5 |             17 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FCSUM_DATA_CALC/csum_1_0[16]_i_1_n_0                                                                                                                              | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/data_last_dly0                                                             |                5 |             17 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/bus2ip_addr_i[17]_i_1_n_0                                                                                                                                                                                                                               | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                            |                3 |             17 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/csum_3_2_reg[16]_1[0]                                                                                                                               | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/data_last_dly0                                                             |                5 |             17 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/CLK            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.ip_header_sum_4[16]_i_1_n_0                                                                                                                                                                                             | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/tcp_header_csum_4_ok                                                                                                                                                 |                5 |             17 |
|  dbg_hub/inst/idrck                                                                                             |                                                                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_reg[0][0]                                                                                            |                3 |             17 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FCSUM_HDR_CALC/csum_1_0[16]_i_1__0_n_0                                                                                                                            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/data_last_dly0                                                             |                5 |             17 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/E[0]                                                                                                                                                | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/data_last_dly0                                                             |                5 |             17 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                                                                                                | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                             |                3 |             17 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                          | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/SR[0]                                                                                                              |                3 |             17 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                              |                4 |             17 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/addr_reg[0]                                                                                                                                                                                                                                                                                | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                                                           |                5 |             17 |
|  dbg_hub/inst/idrck                                                                                             | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]                                                                                                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                                                           |                3 |             18 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                                                           |                3 |             18 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/pseudo_data[31]_i_1_n_0                                                                                                                             |                                                                                                                                                                                                                                                                           |                4 |             18 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/data_last_dly0                                                             |                5 |             18 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/CLK            |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/tcp_header_csum_4_ok                                                                                                                                                 |                7 |             18 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][0]                                                                                         |                3 |             18 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/p_0_in                                                                                                                                                                                                                                                                      | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst1                                                                                                                                                         |                3 |             19 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_TXC_AXSTREAM/ClkA_reset_inst/reset2axi_str_txd                                                                                                                                     |                5 |             19 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/probeDelay1_reg[0]                                                                                                                                                                 |                4 |             19 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/ipic_mux_inst/int_rx_pause_ad_reg[16]                                                                                                                                                                                                       | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/ipic_mux_inst/int_rx_pause_ad_reg[0]                                                                                                                               |                4 |             20 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/processing_system7_0_axi_periph1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |                7 |             20 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_s2mm_ld_nxt_len_reg                                                                                                             |                                                                                                                                                                                                                                                                           |                3 |             20 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/processing_system7_0_axi_periph1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[3][0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                           |                5 |             20 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/RXD_AXSTREAM_TO_RXS_AXSTREAM/ClkA_reset_inst/async_rst4_reg_0                                                                                                                                      |                4 |             20 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/RXD_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/async_rst4_reg_0                                                                                                                                      |                4 |             20 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_2                                                                                                                                                                          |                                                                                                                                                                                                                                                                           |                5 |             20 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/async_rst4_reg_0                                                                                                                                      |                4 |             20 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |                6 |             20 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/processing_system7_0_axi_periph1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_2                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |                5 |             20 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[3][0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |                6 |             20 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/async_rst4_reg_0                                                                                                                                      |                4 |             20 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                            |                5 |             21 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0      |                8 |             21 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0        |                8 |             21 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_curr_eof_reg_reg                                                                                                            |                                                                                                                                                                                                                                                                           |                4 |             21 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[15]_0                                                                                                                                                                        |                9 |             21 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_next_calc_error_reg_reg                                                                                                         |                                                                                                                                                                                                                                                                           |                3 |             21 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                              | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                        |                5 |             22 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/gtx_clk90_out |                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                           |                4 |             22 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                               | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                               |                4 |             22 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                               |                4 |             22 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/ram_wr_en_into_logic                                                                                                                                        | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                        |                4 |             22 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/CLK            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/rxgen/RX_SM/LT_CHECK_HELD_reg                                                                                                                                                                                                               | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/rx_reset_out                                                                                                                                                       |                5 |             22 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/updt_desc_reg0_reg[6]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                3 |             23 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/p_21_out                                                                                                                                                                                    |                                                                                                                                                                                                                                                                           |                3 |             23 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_btt_cntr_reg[0][0]                                                                                                                                       | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/SR[0]                                                                              |                7 |             23 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[22]_i_1_n_0                                                                                                                                                                                         | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg                                                                                                                       |                7 |             23 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/counter_reg_n_0_[6]                                                                                                                                                                                                                                             | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                         |                7 |             23 |
|  dbg_hub/inst/idrck                                                                                             | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/E[0]                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |                3 |             24 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                              |                                                                                                                                                                                                                                                                           |                3 |             24 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/txd_rd_pntr_hold                                                                                                                                                                        | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_TXC_AXSTREAM/ClkA_reset_inst/reset2axi_str_txd                                                                                                                                     |                4 |             24 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gic0.gc0.count_d1_reg[3][0]                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                3 |             24 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                           |                5 |             25 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                           |                5 |             25 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                |                7 |             25 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                                                                                | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                             |                6 |             25 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                           |                4 |             25 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                           |                5 |             25 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                           |                4 |             25 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                           |                5 |             25 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                           |                6 |             25 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                                                                | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                             |                5 |             25 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                           |                5 |             25 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                           |                5 |             25 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                           |                5 |             25 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                           |                4 |             25 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                           |                4 |             25 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                           |                5 |             25 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/p_0_in12_in                                                                                                                                                                                                                                            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                |                5 |             25 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                           |                7 |             25 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                           |                4 |             25 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                           |                4 |             25 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                           |                5 |             25 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                                                                | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg                                                                                                                   |                6 |             25 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                       |                6 |             25 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                                                | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg                                                                                                                   |                6 |             25 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkB_reset_inst/async_rst4_reg_0                                                                                                                                         |                5 |             25 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                           |                4 |             25 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                           |                5 |             25 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[6][0]                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                |                5 |             26 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[6][0]                                                                                                                                                                                                         | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                |                7 |             26 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0[0]                                                                                                                                          | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                         |                7 |             26 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[6][0]                                                                                                                                     | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                |                4 |             26 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_SM_FOR_LENGTH.desc_fetch_done_d1_reg                                                                                                                                                                                        | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/fifo_sinit                                                                                                                                                                       |                6 |             26 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/ftch_error_addr_reg[31]_1[0]                                                                                                                                                                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                |                4 |             26 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/E[0]                                                                                                                                                                                                                                                   | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                         |                8 |             26 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                              |                                                                                                                                                                                                                                                                           |                4 |             26 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc0                                                                                                                                                                                             | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                |                4 |             26 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out_0[5]                                                                                                                                                                                                                                   | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                |                4 |             26 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ftch_cmnd_wr                                                                                                                                                                                                                                           | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                         |                6 |             26 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/updt_desc_reg0_reg[6]                                                                                                                                                                                                           | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_FOR_SYNC.s_sof_d1_cdc_tig_reg                                                                                                                                                |                6 |             26 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[3]                                                                                                                                                                                                                                              | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                         |                7 |             26 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/CURRENT_BD_32.current_bd_reg[31][0]                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                         |                7 |             26 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                                                                           |                                                                                                                                                                                                                                                                           |                4 |             26 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/updt_desc_reg0_reg[6]                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                         |                7 |             26 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/lsbnxtdesc_tready                                                                                                                                                                                                                                               | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                         |                4 |             26 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[6][0]                                                                                                                                                                                                                  | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                         |                7 |             26 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/updt_cmnd_wr                                                                                                                                                                                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                |                6 |             26 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/CLK            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/rxgen/rx_statistics_valid                                                                                                                                                                                                                   | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/rx_statistics_vector_i[26]_i_1_n_0                                                                                                                                                                   |                5 |             26 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/updt_cmnd_wr                                                                                                                                                                                                                          | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                         |                5 |             26 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/lsbnxtdesc_tready                                                                                                                                                                                                                                      | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                |                5 |             26 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/CLK            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/statistics_vector                                                                                                                                                                                                                             | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/rx_reset_out                                                                                                                                                       |                5 |             26 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[6][0]                                                                                                                                                                                                         | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                |                6 |             26 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_mem_rd_addr_1_0                                                                                                                                                                                                                                          | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_rd_addr_cmp[9]                                                                                                                                                                  |                5 |             26 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc0                                                                                                                                                                                                      | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                         |                7 |             26 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ftch_cmnd_wr                                                                                                                                                                                                                                  | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                |                4 |             26 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/E[0]                                                                                                                                                                                                                                          | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                |                5 |             26 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out_0[2]                                                                                                                                                                                                                                   | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                |                5 |             26 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                                                                                       | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                        |                5 |             27 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/curdesc_lsb_i                                                                                                                                                                                                                                  | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                         |                8 |             27 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                                                                                  | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/mm2s_rlast_del_reg                                                                                                                       |                4 |             27 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_1_0                                                                                                                                                                                                                                         | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[10][0]                                                                                           |                6 |             27 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/E[0]                                                                                                                                                                                                             | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                    |                6 |             27 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/E[0]                                                                                                                                                                                                               | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                         |                6 |             27 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/curdesc_lsb_i                                                                                                                                                                                                                         | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                |                8 |             27 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/update_address_reg[4][0]                                                                                                                                                                                  | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                |                7 |             27 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/updt_desc_reg2_reg[0]_0                                                                                                                                                                                                                                   | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_FOR_SYNC.s_sof_d1_cdc_tig_reg                                                                                                                                                |                4 |             27 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/curdesc_lsb_i                                                                                                                                                                                                                         | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                |                8 |             27 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                                                                    |                                                                                                                                                                                                                                                                           |                8 |             28 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/ipic_mux_inst/ip2bus_data_reg[2]_0[0]                                                                                                                              |                4 |             28 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                7 |             28 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |                7 |             28 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |                7 |             28 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |                8 |             28 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                                                                    |                                                                                                                                                                                                                                                                           |                7 |             28 |
|  dbg_hub/inst/idrck                                                                                             | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[3]                                                                                                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                                                           |                4 |             28 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                                                                                  | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/mm2s_rlast_del_reg                                                                                                                       |                4 |             28 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                                                           |                4 |             28 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc1.count_reg[6][0]                       | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/sinit                                                                                                                                                                     |                5 |             28 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[30]_0                                                                                                                                                                                                | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                         |                4 |             28 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                8 |             28 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                                                                         | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/mm2s_rlast_del_reg                                                                                                              |                4 |             28 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/INT_IFG_DELAY                                                                                                                                                                                                | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/tx_reset_out                                                                                                                                                       |                5 |             28 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                |                9 |             29 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_FOR_SYNC.s_sof_d1_cdc_tig_reg                                                                                                                                                |                6 |             29 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                                                                  | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                              |                9 |             29 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_data[29]_i_1_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                           |                5 |             29 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_1__0_n_0                                                                                                                     | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0        |                9 |             29 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[0]_0[0]                                                                                                                                   | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                |                5 |             29 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts_rden                                                                                                                                                                                                  | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                |                6 |             29 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_READY_I                                                                                                                                                                       | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_RTL_LENGTH.length_counter_q_reg[7]_0                                                               |                8 |             29 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg                                                                            | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_1_n_0                                                                                                           |                6 |             29 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_1_n_0                                                                                                                      | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0        |                8 |             29 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_1_n_0                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0      |                8 |             29 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_1__0_n_0                                                                                                                   | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0      |                8 |             29 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[33]_0[0]                                                                                                                            | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                         |                6 |             30 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts2_rden                                                                                                                                                                                                          | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                         |                5 |             30 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/enable_gen/gmii_tx_clken                                                                                                                                                                                                                                           | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/tx_reset_out                                                                                                                                                       |                8 |             30 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/txc_mem_wr_addr_0[9]_i_1_n_0                                                                                                                                                            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkA_reset_inst/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram                                                                                                  |                6 |             30 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_load_input_cmd                                                                                                                                                                                | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_cmd_addr_reg_reg[6]                                                                                                              |                5 |             30 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_load_input_cmd                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_addr_reg_reg[6]                                                                                                         |                5 |             31 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/E[0]                                                                                                                                                                                                                  | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/mm2s_rlast_del_reg                                                                                                              |                4 |             31 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/CLK            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/receive_checksum_status                                                                                                                                                                                                                       | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/rx_reset_out                                                                                                                                                       |                7 |             31 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_load_input_cmd                                                                                                                                                                                | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_cmd2addr_valid1_reg_0[0]                                                                                                      |                4 |             31 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/CLK            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/bytes_12_and_13_d19                                                                                                                                                                                                                           | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/rx_reset_out                                                                                                                                                       |                8 |             32 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                                    |                                                                                                                                                                                                                                                                           |                4 |             32 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/p_1_in                                                                                                                                                                                                                                                          | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                         |                8 |             32 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_data_reg_out_en                                                                             |                                                                                                                                                                                                                                                                           |                8 |             32 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/ipic_mux_inst/ip2bus_data[31]_i_2_n_0                                                                                                                                                                                                       | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/ipic_mux_inst/ip2bus_data[31]_i_1__1_n_0                                                                                                                           |                8 |             32 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/addr_filter_top/address_filter_inst/ip2bus_data[31]_i_1__2_n_0                                                                                                     |                5 |             32 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_calc_error_reg0                                                                                                                                                                                                | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg                                                                                                                   |                5 |             32 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                              |                7 |             32 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/ipic_mux_inst/SR[0]                                                                                                                                                |               10 |             32 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/processing_system7_0_axi_periph1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                           |                5 |             32 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/processing_system7_0_axi_periph1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                           |                5 |             32 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/processing_system7_0_axi_periph1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/s_axi_arready                                                                                                                                                                                            |                                                                                                                                                                                                                                                                           |                8 |             32 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/processing_system7_0_axi_periph1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_axi_awready                                                                                                                                                                                            |                                                                                                                                                                                                                                                                           |                8 |             32 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                           |                6 |             32 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                9 |             32 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                                                         | z_eth_wrapper_inst/z_eth_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                     |                9 |             32 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                8 |             32 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FCSUM_DATA_CALC/E[0]                                                                                                                                              |                                                                                                                                                                                                                                                                           |                9 |             32 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/addr_filter_top/address_filter_inst/cpu_data_shift[31]_i_1_n_0                                                                                                                                                                              | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/int_mgmt_host_reset                                                                                                                                                |                8 |             32 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                                                                           | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/rst                                                                                                                                        |                5 |             32 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                                                                                                               | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                            |                5 |             32 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/mm2s_rlast_del_reg                                                                                                                       |                6 |             32 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/I_ADDR_SHIM/reg_data_reg[30][5]                                                                                                                                                                                                                                                            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/RESET2PCSPMA                                                                                                                                             |                6 |             32 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/I_ADDR_SHIM/reg_data_reg[30][4]                                                                                                                                                                                                                                                            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/RESET2PCSPMA                                                                                                                                             |                7 |             32 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/I_ADDR_SHIM/reg_data_reg[30][1]                                                                                                                                                                                                                                                            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/RESET2PCSPMA                                                                                                                                             |                6 |             32 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_push_addr_reg1_out                                                                                                                                                                                        | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                     |                5 |             32 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/I_ADDR_SHIM/reg_data_reg[30][0]                                                                                                                                                                                                                                                            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/RESET2PCSPMA                                                                                                                                             |                8 |             32 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/I_ADDR_SHIM/reg_data_reg[30][3]                                                                                                                                                                                                                                                            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/RESET2PCSPMA                                                                                                                                             |                7 |             32 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].wr_probe_out_reg                                                                                                                                                                                                                                                           | z_eth_wrapper_inst/z_eth_i/vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                  |                4 |             32 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2                                                                                                                                                                                                                                           | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[10][0]                                                                                           |                8 |             32 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3                                                                                                                                                                                                                                           | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[10][0]                                                                                           |                8 |             32 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/CLK            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/rxgen/FCS_CHECK/CALC[31]_i_2_n_0                                                                                                                                                                                                            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/rxgen/RX_SM/CALC_reg[31][0]                                                                                                                                        |                8 |             32 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                                             |                                                                                                                                                                                                                                                                           |                5 |             32 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                                                                         |                                                                                                                                                                                                                                                                           |                8 |             32 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4                                                                                                                                                                                                                                           | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[10][0]                                                                                           |                7 |             32 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5                                                                                                                                                                                                                                           | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[10][0]                                                                                           |                8 |             32 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6                                                                                                                                                                                                                                           | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[10][0]                                                                                           |                6 |             32 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/Counterv5_0/U0/CNTR[0]_i_2_n_0                                                                                                                                                                                                                                                                                          | z_eth_wrapper_inst/z_eth_i/Counterv5_0/U0/CNTR[0]_i_1_n_0                                                                                                                                                                                                                 |                8 |             32 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                           |                9 |             32 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/counter_reg_n_0_[2]                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                |                6 |             32 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                                                                                  | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                     |                8 |             32 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                           |                6 |             32 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                                                                         | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                            |                9 |             32 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                                                                  | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                             |                9 |             32 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                                                           | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                             |                9 |             32 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1__0_n_0                                                                                                                                                                               | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg                                                                                                                   |                9 |             32 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_load_input_cmd                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_cmd2addr_valid1_reg[0]                                                                                                  |                4 |             32 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst1                                                                                                                                                         |                6 |             33 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                           |                5 |             33 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out                                                                                                                                                                                                  | z_eth_wrapper_inst/z_eth_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/probe_out1[0]                                                                                                                                                                     |                8 |             33 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc1.count_reg[10][0]                                       | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                               |                8 |             33 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/pushed_commands_reg[0]                                                                                                                                                         | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                              |                8 |             33 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wren3_out                                                                                                                   |                                                                                                                                                                                                                                                                           |                5 |             33 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[0][0]                                                                             | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/fifo_sinit                                                                                                                                                                       |                5 |             33 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                           |                8 |             33 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                               |                6 |             33 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0]                                                                                                                                                                 | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                              |                8 |             33 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                        | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                        |                5 |             33 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[23]                                                                                                                                                                                              | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/fifo_sinit                                                                                                                                                                       |                7 |             33 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/mm2s_rlast_del_reg                                                                                                              |                7 |             33 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                                                                                            | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                            |                8 |             33 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                           |                6 |             33 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_push_addr_reg1_out                                                                                                                                                                                         | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__1_n_0                                                                                                     |                5 |             33 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |                5 |             33 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg                                                                                                                       |                7 |             33 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                           |                5 |             33 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/vio_0/inst/PROBE_OUT_ALL_INST/Committ_2                                                                                                                                                                                                                                                                                 | z_eth_wrapper_inst/z_eth_i/vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                  |                5 |             33 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_push_addr_reg1_out                                                                                                                                                                                | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__2_n_0                                                                                            |                5 |             34 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                                                              | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                      |                5 |             34 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/sts2_queue_wren                                                                                                                                                                          |                                                                                                                                                                                                                                                                           |                5 |             34 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/processing_system7_0_axi_periph1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                           |                9 |             34 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                           |                6 |             34 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_push_addr_reg1_out                                                                                                                                                                               | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__1_n_0                                                                                            |                6 |             34 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                9 |             34 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[0]                                                     | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                |                5 |             34 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_calc_error_reg0                                                                                                                                                                                              | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_addr_reg_reg[31][0]                                                                                                           |                7 |             34 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                                                           |               10 |             35 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |                8 |             35 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                                                                                      | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                            |                7 |             35 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |                8 |             35 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |                5 |             35 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i_reg[35][0]                                                                                                                                      | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/reset2axi_str_rxd                                                                                                                                     |                6 |             36 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                                                                                        | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/reset2axi_str_rxd                                                                                                                                     |                9 |             36 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_cmd_reg_full_reg_0                                                                                                                                                                                     | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_child_error_reg_reg[0]                                                                                                              |                6 |             36 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1_n_0                                                                                                                      |                                                                                                                                                                                                                                                                           |                9 |             36 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                                                                               | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                              |               11 |             37 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                  | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                        |                5 |             37 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[31]_0[0]                                                                                                                               | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                       |               11 |             37 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                         | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                               |                8 |             37 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[31]_i_2__1_n_0                                                                                                                                                                              | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[31]_i_1__2_n_0                                                                                                     |               11 |             37 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                              | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                               |                7 |             37 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                      |               10 |             38 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/CLK            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rx_enable                                                                                                                                                                                                                                                          | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/rxgen/counter_reg[0]_rep__3                                                                                                                                        |                6 |             38 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                   |                9 |             38 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                               |                9 |             40 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                                                                                          | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                        |               11 |             41 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                                                                              | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                        |                7 |             41 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                           |                7 |             41 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                                                                                  | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                     |                9 |             44 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/fifo_sinit                                                                                                                                                                       |               10 |             44 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                        |               11 |             44 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_calc_error_reg_reg                                                                                                                      |                                                                                                                                                                                                                                                                           |                6 |             46 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_calc_error_reg_reg                                                                                                                               |                                                                                                                                                                                                                                                                           |                6 |             46 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_calc_error_reg_reg                                                                                                                      |                                                                                                                                                                                                                                                                           |                6 |             46 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/processing_system7_0_axi_periph1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                           |                9 |             47 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                6 |             47 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                           |                6 |             47 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/processing_system7_0_axi_periph1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                           |                7 |             47 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |                9 |             47 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                           |                8 |             47 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                                           |               10 |             47 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                                                              | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                      |                8 |             48 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                                                                | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                        |                6 |             48 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                           |                6 |             48 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                                                                | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                        |                7 |             48 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/CLK            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/multicast_addr_upper_d10                                                                                                                                                                                                                      | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/rx_reset_out                                                                                                                                                       |               10 |             48 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                           |                9 |             49 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                           |                9 |             49 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                     |                8 |             49 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                           |                9 |             49 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_calc_error_reg_reg                                                                                                           | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                            |                7 |             49 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                                                                           | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                         |                7 |             49 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                                                                                                      | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                               |                9 |             50 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/E[0]                                                                                                                                                                                                            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                               |                7 |             51 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/s_axi_arready                                                                                                                                                                                             |                                                                                                                                                                                                                                                                           |               13 |             52 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                           |                8 |             52 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_axi_awready                                                                                                                                                                                             |                                                                                                                                                                                                                                                                           |               10 |             52 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                8 |             52 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                                                                                                               | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                        |               13 |             56 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                       |                8 |             59 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/processing_system7_0_axi_periph1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                      |                8 |             59 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                   |               23 |             64 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_AXI_RDATA_I_reg[63]_0[0]                                                                                                                                                   | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0      |               11 |             66 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_AXI_RDATA_I_reg[63]_0[0]                                                                                                                                                     | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0        |               14 |             66 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/p_7_in                                                                                                                                                                          | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_RTL_LENGTH.length_counter_q_reg[7]_0                                                               |               14 |             66 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                                           |               10 |             67 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/m_payload_i_reg[0][0]                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |               10 |             67 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_axi_rready                                                                                                                                                     |                                                                                                                                                                                                                                                                           |               13 |             67 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/m_payload_i_reg[0][0]                                                                                                                                                         |                                                                                                                                                                                                                                                                           |                9 |             67 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/m_axi_rready[0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                           |               13 |             67 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_axi_rready                                                                                                                                                     |                                                                                                                                                                                                                                                                           |               13 |             67 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/m_payload_i_reg[0][0]                                                                                                                                                           |                                                                                                                                                                                                                                                                           |               11 |             67 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_axi_rready                                                                                                                                                   |                                                                                                                                                                                                                                                                           |               11 |             67 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/m_axi_rready[0]                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                           |               11 |             69 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/p_1_in_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                           |               10 |             69 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                        |               14 |             70 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/rxs_mem_last_read_out_ptr_toconvertto_gray_clean_reg[10][0]                                                                                           |               17 |             75 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren2_new                                                                                                                                                                                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/queue_sinit2                                                                                                                                                                     |               14 |             75 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.GEN_USING_STSAPP_LENGTH.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/GEN_S2MM.queue_dout2_new_reg[90][0]                                                  | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/queue_sinit2                                                                                                                                                                     |               15 |             75 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                                                                                | z_eth_wrapper_inst/z_eth_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                            |               11 |             76 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                                                                                        | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                              |               13 |             76 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                                                                                  | z_eth_wrapper_inst/z_eth_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                              |               13 |             76 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren2_new                                                                                                                                                                                                                          | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/queue_sinit2                                                                                                                                                                       |               17 |             82 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/queue_rden2_new                                                                                                                                                                                      | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/queue_sinit2                                                                                                                                                                       |               19 |             82 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren_new                                                                                                                                                                                                                  | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/queue_sinit                                                                                                                                                                      |               15 |             84 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/queue_rden_new                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/queue_sinit                                                                                                                                                                      |               15 |             84 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                               |               17 |             85 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                |               16 |             89 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/CLK            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_words_array[1]_0                                                                                                                                                                                                                      | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/rx_reset_out                                                                                                                                                       |               13 |             89 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/use_probe_debug_circuit                                                                                                                                                            |               19 |             92 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/CLK            |                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                           |               22 |             96 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/ila_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                           |               27 |             99 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                                         |               15 |             99 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/CLK            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rx_enable                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                           |               23 |             99 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 | z_eth_wrapper_inst/z_eth_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                           |               25 |            101 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/CLK            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/FSM_sequential_receive_frame_current_state_reg[0]_0                                                                                                                                                                                           | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/rx_reset_out                                                                                                                                                       |               17 |            105 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/tx_reset_out                                                                                                                                                       |               21 |            106 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/CLK            | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rx_enable                                                                                                                                                                                                                                                          | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/rx_reset_out                                                                                                                                                       |               25 |            123 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/int_mgmt_host_reset                                                                                                                                                |               21 |            133 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   |                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                           |               29 |            139 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/RESET2PCSPMA                                                                                                                                             |               24 |            160 |
|  z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/rgmii_interface/CLK            |                                                                                                                                                                                                                                                                                                                                                    | z_eth_wrapper_inst/z_eth_i/axi_ethernet_0/U0/eth_mac/U0/tri_mode_ethernet_mac_i/bd_8314_eth_mac_0_core/rx_reset_out                                                                                                                                                       |               71 |            411 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                           |              140 |            674 |
|  z_eth_wrapper_inst/z_eth_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                           |              349 |           2048 |
+-----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


