[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1   3650       tick       4583048       1859533       1803752       4583048 
      2   3650       tick       6658352       2818796       2794623       6658352 
      3   3650       tick       6673124       2823305       2798271       6673124 
      4   3650       tick       6666327       2824687       2804031       6666327 
      5   3650       tick       6675834       2827616       2808237       6675834 
      6   3650       tick       6676631       2824487       2803194       6676631 
      7   3650       tick       6681077       2825941       2809360       6681077 
      8   3650       tick       6689156       2829016       2809290       6689156 
      9   3650       tick       6671008       2827385       2810777       6671008 
     10   3650       tick       6678525       2827888       2811384       6678525 
     11   3650       tick       6663755       2821460       2800574       6663755 
     12   3650       tick       6670259       2823559       2804326       6670259 
     13   3650       tick       6659500       2820811       2798852       6659500 
     14   3650       tick       6677905       2824049       2803730       6677905 
     15   3650       tick       6661926       2821017       2801564       6661926 
     16   3650       tick       6660449       2822115       2802687       6660449 
     17   3650       tick       6677415       2824704       2804899       6677415 
     18   3650       tick       6667524       2823454       2802621       6667524 
     19   3650       exit       3962018       1678995       1665887       3962018 
