
obj/STM32F4_Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00008000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000571c  08000188  08000188  00008188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .init_array   00000008  080058a4  080058a4  0000d8a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .fini_array   00000004  080058ac  080058ac  0000d8ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .data         00000448  20000000  080058b0  00010000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  5 .bss          000130b0  20000448  08005cf8  00010448  2**2
                  ALLOC
  6 ._user_heap_stack 00000400  200134f8  08018da8  00010448  2**0
                  ALLOC
  7 .ARM.attributes 0000002e  00000000  00000000  00010448  2**0
                  CONTENTS, READONLY
  8 .debug_info   00008dca  00000000  00000000  00010476  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00001b27  00000000  00000000  00019240  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00003b50  00000000  00000000  0001ad67  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000a70  00000000  00000000  0001e8b7  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000960  00000000  00000000  0001f327  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00004c21  00000000  00000000  0001fc87  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000039b7  00000000  00000000  000248a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      00000070  00000000  00000000  0002825f  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00002478  00000000  00000000  000282d0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000448 	.word	0x20000448
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800588c 	.word	0x0800588c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b06      	ldr	r3, [pc, #24]	; (80001c8 <frame_dummy+0x1c>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4806      	ldr	r0, [pc, #24]	; (80001cc <frame_dummy+0x20>)
 80001b4:	4906      	ldr	r1, [pc, #24]	; (80001d0 <frame_dummy+0x24>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	4806      	ldr	r0, [pc, #24]	; (80001d4 <frame_dummy+0x28>)
 80001bc:	6803      	ldr	r3, [r0, #0]
 80001be:	b113      	cbz	r3, 80001c6 <frame_dummy+0x1a>
 80001c0:	4b05      	ldr	r3, [pc, #20]	; (80001d8 <frame_dummy+0x2c>)
 80001c2:	b103      	cbz	r3, 80001c6 <frame_dummy+0x1a>
 80001c4:	4798      	blx	r3
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	0800588c 	.word	0x0800588c
 80001d0:	2000044c 	.word	0x2000044c
 80001d4:	20000448 	.word	0x20000448
 80001d8:	00000000 	.word	0x00000000

080001dc <memcpy>:
 80001dc:	4684      	mov	ip, r0
 80001de:	ea41 0300 	orr.w	r3, r1, r0
 80001e2:	f013 0303 	ands.w	r3, r3, #3
 80001e6:	d16d      	bne.n	80002c4 <memcpy+0xe8>
 80001e8:	3a40      	subs	r2, #64	; 0x40
 80001ea:	d341      	bcc.n	8000270 <memcpy+0x94>
 80001ec:	f851 3b04 	ldr.w	r3, [r1], #4
 80001f0:	f840 3b04 	str.w	r3, [r0], #4
 80001f4:	f851 3b04 	ldr.w	r3, [r1], #4
 80001f8:	f840 3b04 	str.w	r3, [r0], #4
 80001fc:	f851 3b04 	ldr.w	r3, [r1], #4
 8000200:	f840 3b04 	str.w	r3, [r0], #4
 8000204:	f851 3b04 	ldr.w	r3, [r1], #4
 8000208:	f840 3b04 	str.w	r3, [r0], #4
 800020c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000210:	f840 3b04 	str.w	r3, [r0], #4
 8000214:	f851 3b04 	ldr.w	r3, [r1], #4
 8000218:	f840 3b04 	str.w	r3, [r0], #4
 800021c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000220:	f840 3b04 	str.w	r3, [r0], #4
 8000224:	f851 3b04 	ldr.w	r3, [r1], #4
 8000228:	f840 3b04 	str.w	r3, [r0], #4
 800022c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000230:	f840 3b04 	str.w	r3, [r0], #4
 8000234:	f851 3b04 	ldr.w	r3, [r1], #4
 8000238:	f840 3b04 	str.w	r3, [r0], #4
 800023c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000240:	f840 3b04 	str.w	r3, [r0], #4
 8000244:	f851 3b04 	ldr.w	r3, [r1], #4
 8000248:	f840 3b04 	str.w	r3, [r0], #4
 800024c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000250:	f840 3b04 	str.w	r3, [r0], #4
 8000254:	f851 3b04 	ldr.w	r3, [r1], #4
 8000258:	f840 3b04 	str.w	r3, [r0], #4
 800025c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000260:	f840 3b04 	str.w	r3, [r0], #4
 8000264:	f851 3b04 	ldr.w	r3, [r1], #4
 8000268:	f840 3b04 	str.w	r3, [r0], #4
 800026c:	3a40      	subs	r2, #64	; 0x40
 800026e:	d2bd      	bcs.n	80001ec <memcpy+0x10>
 8000270:	3230      	adds	r2, #48	; 0x30
 8000272:	d311      	bcc.n	8000298 <memcpy+0xbc>
 8000274:	f851 3b04 	ldr.w	r3, [r1], #4
 8000278:	f840 3b04 	str.w	r3, [r0], #4
 800027c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000280:	f840 3b04 	str.w	r3, [r0], #4
 8000284:	f851 3b04 	ldr.w	r3, [r1], #4
 8000288:	f840 3b04 	str.w	r3, [r0], #4
 800028c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000290:	f840 3b04 	str.w	r3, [r0], #4
 8000294:	3a10      	subs	r2, #16
 8000296:	d2ed      	bcs.n	8000274 <memcpy+0x98>
 8000298:	320c      	adds	r2, #12
 800029a:	d305      	bcc.n	80002a8 <memcpy+0xcc>
 800029c:	f851 3b04 	ldr.w	r3, [r1], #4
 80002a0:	f840 3b04 	str.w	r3, [r0], #4
 80002a4:	3a04      	subs	r2, #4
 80002a6:	d2f9      	bcs.n	800029c <memcpy+0xc0>
 80002a8:	3204      	adds	r2, #4
 80002aa:	d008      	beq.n	80002be <memcpy+0xe2>
 80002ac:	07d2      	lsls	r2, r2, #31
 80002ae:	bf1c      	itt	ne
 80002b0:	f811 3b01 	ldrbne.w	r3, [r1], #1
 80002b4:	f800 3b01 	strbne.w	r3, [r0], #1
 80002b8:	d301      	bcc.n	80002be <memcpy+0xe2>
 80002ba:	880b      	ldrh	r3, [r1, #0]
 80002bc:	8003      	strh	r3, [r0, #0]
 80002be:	4660      	mov	r0, ip
 80002c0:	4770      	bx	lr
 80002c2:	bf00      	nop
 80002c4:	2a08      	cmp	r2, #8
 80002c6:	d313      	bcc.n	80002f0 <memcpy+0x114>
 80002c8:	078b      	lsls	r3, r1, #30
 80002ca:	d08d      	beq.n	80001e8 <memcpy+0xc>
 80002cc:	f010 0303 	ands.w	r3, r0, #3
 80002d0:	d08a      	beq.n	80001e8 <memcpy+0xc>
 80002d2:	f1c3 0304 	rsb	r3, r3, #4
 80002d6:	1ad2      	subs	r2, r2, r3
 80002d8:	07db      	lsls	r3, r3, #31
 80002da:	bf1c      	itt	ne
 80002dc:	f811 3b01 	ldrbne.w	r3, [r1], #1
 80002e0:	f800 3b01 	strbne.w	r3, [r0], #1
 80002e4:	d380      	bcc.n	80001e8 <memcpy+0xc>
 80002e6:	f831 3b02 	ldrh.w	r3, [r1], #2
 80002ea:	f820 3b02 	strh.w	r3, [r0], #2
 80002ee:	e77b      	b.n	80001e8 <memcpy+0xc>
 80002f0:	3a04      	subs	r2, #4
 80002f2:	d3d9      	bcc.n	80002a8 <memcpy+0xcc>
 80002f4:	3a01      	subs	r2, #1
 80002f6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80002fa:	f800 3b01 	strb.w	r3, [r0], #1
 80002fe:	d2f9      	bcs.n	80002f4 <memcpy+0x118>
 8000300:	780b      	ldrb	r3, [r1, #0]
 8000302:	7003      	strb	r3, [r0, #0]
 8000304:	784b      	ldrb	r3, [r1, #1]
 8000306:	7043      	strb	r3, [r0, #1]
 8000308:	788b      	ldrb	r3, [r1, #2]
 800030a:	7083      	strb	r3, [r0, #2]
 800030c:	4660      	mov	r0, ip
 800030e:	4770      	bx	lr

08000310 <init_SPIx>:
  static xSemaphoreHandle xSemaphoreDMASPIy;
  static xSemaphoreHandle xSemaphoreDMASPIx;
/*============================================================================
 * 	func void init_SPIx(void)
 *===========================================================================*/ 
void init_SPIx(void){
 8000310:	b580      	push	{r7, lr}
 8000312:	b098      	sub	sp, #96	; 0x60
 8000314:	af00      	add	r7, sp, #0
	NVIC_InitTypeDef NVIC_InitStruct;

	
	
	// enable clock for used IO pins
	RCC_AHB1PeriphClockCmd(SPIx_MOSI_GPIO_CLK, ENABLE);
 8000316:	2001      	movs	r0, #1
 8000318:	2101      	movs	r1, #1
 800031a:	f004 faef 	bl	80048fc <RCC_AHB1PeriphClockCmd>
	RCC_AHB1PeriphClockCmd(SPIx_MISO_GPIO_CLK, ENABLE);
 800031e:	2001      	movs	r0, #1
 8000320:	2101      	movs	r1, #1
 8000322:	f004 faeb 	bl	80048fc <RCC_AHB1PeriphClockCmd>
	RCC_AHB1PeriphClockCmd(SPIx_SCK_GPIO_CLK, ENABLE);
 8000326:	2001      	movs	r0, #1
 8000328:	2101      	movs	r1, #1
 800032a:	f004 fae7 	bl	80048fc <RCC_AHB1PeriphClockCmd>
	 * PA5 = SCK
	 * PA6 = MISO
	 * PA7 = MOSI
	 */
	// MOSI PA7
	GPIO_InitStruct.GPIO_Pin = SPIx_MOSI_PIN ;
 800032e:	2380      	movs	r3, #128	; 0x80
 8000330:	65bb      	str	r3, [r7, #88]	; 0x58
	GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AF;
 8000332:	2302      	movs	r3, #2
 8000334:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
	GPIO_InitStruct.GPIO_OType = GPIO_OType_PP;
 8000338:	2300      	movs	r3, #0
 800033a:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
	GPIO_InitStruct.GPIO_Speed = GPIO_Speed_100MHz;
 800033e:	2303      	movs	r3, #3
 8000340:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
	GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_DOWN;
 8000344:	2302      	movs	r3, #2
 8000346:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	GPIO_Init(SPIx_MOSI_GPIO_PORT, &GPIO_InitStruct);
 800034a:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800034e:	4886      	ldr	r0, [pc, #536]	; (8000568 <init_SPIx+0x258>)
 8000350:	4619      	mov	r1, r3
 8000352:	f003 ffeb 	bl	800432c <GPIO_Init>
	// SCK PA5
	GPIO_InitStruct.GPIO_Pin = SPIx_SCK_PIN;
 8000356:	2320      	movs	r3, #32
 8000358:	65bb      	str	r3, [r7, #88]	; 0x58
	GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AF;
 800035a:	2302      	movs	r3, #2
 800035c:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
	GPIO_InitStruct.GPIO_OType = GPIO_OType_PP;
 8000360:	2300      	movs	r3, #0
 8000362:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
	GPIO_InitStruct.GPIO_Speed = GPIO_Speed_100MHz;
 8000366:	2303      	movs	r3, #3
 8000368:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
	GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_DOWN;
 800036c:	2302      	movs	r3, #2
 800036e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	GPIO_Init(SPIx_SCK_GPIO_PORT, &GPIO_InitStruct);
 8000372:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000376:	487c      	ldr	r0, [pc, #496]	; (8000568 <init_SPIx+0x258>)
 8000378:	4619      	mov	r1, r3
 800037a:	f003 ffd7 	bl	800432c <GPIO_Init>
	// MISO PA6
	GPIO_InitStruct.GPIO_Pin = SPIx_MISO_PIN;
 800037e:	2340      	movs	r3, #64	; 0x40
 8000380:	65bb      	str	r3, [r7, #88]	; 0x58
	GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AF;
 8000382:	2302      	movs	r3, #2
 8000384:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
	GPIO_InitStruct.GPIO_OType = GPIO_OType_OD;
 8000388:	2301      	movs	r3, #1
 800038a:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
	GPIO_InitStruct.GPIO_Speed = GPIO_Speed_100MHz;
 800038e:	2303      	movs	r3, #3
 8000390:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
	GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8000394:	2300      	movs	r3, #0
 8000396:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	GPIO_Init(SPIx_MISO_GPIO_PORT, &GPIO_InitStruct);
 800039a:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800039e:	4872      	ldr	r0, [pc, #456]	; (8000568 <init_SPIx+0x258>)
 80003a0:	4619      	mov	r1, r3
 80003a2:	f003 ffc3 	bl	800432c <GPIO_Init>
	
	// connect SPIx pins to SPI alternate function
	GPIO_PinAFConfig(SPIx_MISO_GPIO_PORT, SPIx_MISO_SOURCE, SPIx_MISO_AF);
 80003a6:	4870      	ldr	r0, [pc, #448]	; (8000568 <init_SPIx+0x258>)
 80003a8:	2106      	movs	r1, #6
 80003aa:	2205      	movs	r2, #5
 80003ac:	f004 f8d4 	bl	8004558 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(SPIx_MOSI_GPIO_PORT, SPIx_MOSI_SOURCE, SPIx_MOSI_AF);
 80003b0:	486d      	ldr	r0, [pc, #436]	; (8000568 <init_SPIx+0x258>)
 80003b2:	2107      	movs	r1, #7
 80003b4:	2205      	movs	r2, #5
 80003b6:	f004 f8cf 	bl	8004558 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(SPIx_SCK_GPIO_PORT,  SPIx_SCK_SOURCE,  SPIx_SCK_AF);
 80003ba:	486b      	ldr	r0, [pc, #428]	; (8000568 <init_SPIx+0x258>)
 80003bc:	2105      	movs	r1, #5
 80003be:	2205      	movs	r2, #5
 80003c0:	f004 f8ca 	bl	8004558 <GPIO_PinAFConfig>

		
	/* Configure the chip select pin
	   in this case we will use PA4 */
	GPIO_InitStruct.GPIO_Pin = SPIx_CS_PIN;
 80003c4:	2310      	movs	r3, #16
 80003c6:	65bb      	str	r3, [r7, #88]	; 0x58
	GPIO_InitStruct.GPIO_Mode = GPIO_Mode_OUT;
 80003c8:	2301      	movs	r3, #1
 80003ca:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
	GPIO_InitStruct.GPIO_OType = GPIO_OType_PP;
 80003ce:	2300      	movs	r3, #0
 80003d0:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
	GPIO_InitStruct.GPIO_Speed = GPIO_Speed_100MHz;
 80003d4:	2303      	movs	r3, #3
 80003d6:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
	GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_UP;
 80003da:	2301      	movs	r3, #1
 80003dc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	GPIO_Init(SPIx_CS_GPIO_PORT, &GPIO_InitStruct);
 80003e0:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80003e4:	4860      	ldr	r0, [pc, #384]	; (8000568 <init_SPIx+0x258>)
 80003e6:	4619      	mov	r1, r3
 80003e8:	f003 ffa0 	bl	800432c <GPIO_Init>
	
	CSOFFx(); // set PA4 high
 80003ec:	4b5e      	ldr	r3, [pc, #376]	; (8000568 <init_SPIx+0x258>)
 80003ee:	4a5e      	ldr	r2, [pc, #376]	; (8000568 <init_SPIx+0x258>)
 80003f0:	8b12      	ldrh	r2, [r2, #24]
 80003f2:	b292      	uxth	r2, r2
 80003f4:	f042 0210 	orr.w	r2, r2, #16
 80003f8:	b292      	uxth	r2, r2
 80003fa:	831a      	strh	r2, [r3, #24]


	// enable peripheral clock
	RCC_APB2PeriphClockCmd(SPIx_CLK, ENABLE);
 80003fc:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8000400:	2101      	movs	r1, #1
 8000402:	f004 fab3 	bl	800496c <RCC_APB2PeriphClockCmd>
	
	/* configure SPIx in Mode 0 
	 * CPOL = 0 --> clock is low when idle
	 * CPHA = 0 --> data is sampled at the first edge
	 */
	SPI_InitStruct.SPI_Direction = SPI_Direction_2Lines_FullDuplex; // set to full duplex mode, seperate MOSI and MISO lines
 8000406:	2300      	movs	r3, #0
 8000408:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
	SPI_InitStruct.SPI_Mode = SPI_Mode_Master;     // transmit in master mode, NSS pin has to be always high
 800040c:	f44f 7382 	mov.w	r3, #260	; 0x104
 8000410:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
	SPI_InitStruct.SPI_DataSize = SPI_DataSize_8b; // one packet of data is 8 bits wide
 8000414:	2300      	movs	r3, #0
 8000416:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
	SPI_InitStruct.SPI_CPOL = SPI_CPOL_Low;        // clock is low when idle
 800041a:	2300      	movs	r3, #0
 800041c:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
	SPI_InitStruct.SPI_CPHA = SPI_CPHA_1Edge;      // data sampled at second edge
 8000420:	2300      	movs	r3, #0
 8000422:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
	SPI_InitStruct.SPI_NSS = SPI_NSS_Soft | SPI_NSSInternalSoft_Set; // set the NSS management to internal and pull internal NSS high
 8000426:	f44f 7340 	mov.w	r3, #768	; 0x300
 800042a:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
	SPI_InitStruct.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_4; // SPI frequency is APB2 frequency / 4
 800042e:	2308      	movs	r3, #8
 8000430:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
	SPI_InitStruct.SPI_FirstBit = SPI_FirstBit_MSB;// data is transmitted MSB first
 8000434:	2300      	movs	r3, #0
 8000436:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
	SPI_Init(SPIx, &SPI_InitStruct); 
 800043a:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800043e:	484b      	ldr	r0, [pc, #300]	; (800056c <init_SPIx+0x25c>)
 8000440:	4619      	mov	r1, r3
 8000442:	f004 facb 	bl	80049dc <SPI_Init>
	
	SPI_Cmd(SPIx, ENABLE);			
 8000446:	4849      	ldr	r0, [pc, #292]	; (800056c <init_SPIx+0x25c>)
 8000448:	2101      	movs	r1, #1
 800044a:	f004 fbb9 	bl	8004bc0 <SPI_Cmd>
	

	/* setup DMA */

	// enable clock 
	RCC_AHB1PeriphClockCmd (SPIx_DMA_CLK, ENABLE); 
 800044e:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 8000452:	2101      	movs	r1, #1
 8000454:	f004 fa52 	bl	80048fc <RCC_AHB1PeriphClockCmd>
	
	// start with blank DMA configuration
	DMA_DeInit (SPIx_TX_DMA_STREAM);
 8000458:	4845      	ldr	r0, [pc, #276]	; (8000570 <init_SPIx+0x260>)
 800045a:	f002 ffbb 	bl	80033d4 <DMA_DeInit>
	DMA_DeInit (SPIx_RX_DMA_STREAM);
 800045e:	4845      	ldr	r0, [pc, #276]	; (8000574 <init_SPIx+0x264>)
 8000460:	f002 ffb8 	bl	80033d4 <DMA_DeInit>

	// check if DMA stream is disabled before enabling 
	// this is useful when stream is enabled and disabled multiple times. 
	while (DMA_GetCmdStatus (SPIx_TX_DMA_STREAM) != DISABLE);
 8000464:	bf00      	nop
 8000466:	4842      	ldr	r0, [pc, #264]	; (8000570 <init_SPIx+0x260>)
 8000468:	f003 fbc4 	bl	8003bf4 <DMA_GetCmdStatus>
 800046c:	4603      	mov	r3, r0
 800046e:	2b00      	cmp	r3, #0
 8000470:	d1f9      	bne.n	8000466 <init_SPIx+0x156>
	while (DMA_GetCmdStatus (SPIx_RX_DMA_STREAM) != DISABLE);
 8000472:	bf00      	nop
 8000474:	483f      	ldr	r0, [pc, #252]	; (8000574 <init_SPIx+0x264>)
 8000476:	f003 fbbd 	bl	8003bf4 <DMA_GetCmdStatus>
 800047a:	4603      	mov	r3, r0
 800047c:	2b00      	cmp	r3, #0
 800047e:	d1f9      	bne.n	8000474 <init_SPIx+0x164>
	
	
	DMA_StructInit(&DMA_InitStruct);
 8000480:	f107 0308 	add.w	r3, r7, #8
 8000484:	4618      	mov	r0, r3
 8000486:	f003 fa7f 	bl	8003988 <DMA_StructInit>
  	//Configure DMA Initialization Structure
	//DMA_InitStruct.DMA_FIFOMode = DMA_FIFOMode_Disable ;
 	//DMA_InitStruct.DMA_FIFOThreshold = DMA_FIFOThreshold_HalfFull ;
  	//DMA_InitStruct.DMA_MemoryBurst = DMA_MemoryBurst_Single ;
  	DMA_InitStruct.DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
 800048a:	2300      	movs	r3, #0
 800048c:	62bb      	str	r3, [r7, #40]	; 0x28
  	DMA_InitStruct.DMA_MemoryInc = DMA_MemoryInc_Enable;
 800048e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000492:	623b      	str	r3, [r7, #32]
  	DMA_InitStruct.DMA_Mode = DMA_Mode_Normal;
 8000494:	2300      	movs	r3, #0
 8000496:	62fb      	str	r3, [r7, #44]	; 0x2c
  	DMA_InitStruct.DMA_PeripheralBaseAddr =(uint32_t) (&(SPIx->DR)) ;
 8000498:	4b37      	ldr	r3, [pc, #220]	; (8000578 <init_SPIx+0x268>)
 800049a:	60fb      	str	r3, [r7, #12]
  	DMA_InitStruct.DMA_PeripheralBurst = DMA_PeripheralBurst_Single;
 800049c:	2300      	movs	r3, #0
 800049e:	643b      	str	r3, [r7, #64]	; 0x40
  	DMA_InitStruct.DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
 80004a0:	2300      	movs	r3, #0
 80004a2:	627b      	str	r3, [r7, #36]	; 0x24
  	DMA_InitStruct.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 80004a4:	2300      	movs	r3, #0
 80004a6:	61fb      	str	r3, [r7, #28]
  	DMA_InitStruct.DMA_Priority = DMA_Priority_High;
 80004a8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80004ac:	633b      	str	r3, [r7, #48]	; 0x30
  	// Configure TX DMA 
  	DMA_InitStruct.DMA_Channel = SPIx_TX_DMA_CHANNEL ;
 80004ae:	f04f 63c0 	mov.w	r3, #100663296	; 0x6000000
 80004b2:	60bb      	str	r3, [r7, #8]
  	DMA_InitStruct.DMA_DIR = DMA_DIR_MemoryToPeripheral ;
 80004b4:	2340      	movs	r3, #64	; 0x40
 80004b6:	617b      	str	r3, [r7, #20]
  	DMA_InitStruct.DMA_Memory0BaseAddr = (uint32_t) &bufferTXspi ;
 80004b8:	4b30      	ldr	r3, [pc, #192]	; (800057c <init_SPIx+0x26c>)
 80004ba:	613b      	str	r3, [r7, #16]
	DMA_InitStruct.DMA_BufferSize = MAX_BUFFER_LENGTH;
 80004bc:	23c8      	movs	r3, #200	; 0xc8
 80004be:	61bb      	str	r3, [r7, #24]
  	DMA_Init(SPIx_TX_DMA_STREAM, &DMA_InitStruct);
 80004c0:	f107 0308 	add.w	r3, r7, #8
 80004c4:	482a      	ldr	r0, [pc, #168]	; (8000570 <init_SPIx+0x260>)
 80004c6:	4619      	mov	r1, r3
 80004c8:	f003 f89a 	bl	8003600 <DMA_Init>
	// Configure RX DMA 
  	DMA_InitStruct.DMA_Channel = SPIx_RX_DMA_CHANNEL ;
 80004cc:	f04f 63c0 	mov.w	r3, #100663296	; 0x6000000
 80004d0:	60bb      	str	r3, [r7, #8]
	DMA_InitStruct.DMA_DIR = DMA_DIR_PeripheralToMemory ;
 80004d2:	2300      	movs	r3, #0
 80004d4:	617b      	str	r3, [r7, #20]
	DMA_InitStruct.DMA_Memory0BaseAddr = (uint32_t)&bufferRXspi; 
 80004d6:	4b2a      	ldr	r3, [pc, #168]	; (8000580 <init_SPIx+0x270>)
 80004d8:	613b      	str	r3, [r7, #16]
	DMA_InitStruct.DMA_BufferSize = MAX_BUFFER_LENGTH;
 80004da:	23c8      	movs	r3, #200	; 0xc8
 80004dc:	61bb      	str	r3, [r7, #24]
	DMA_Init(SPIx_RX_DMA_STREAM, &DMA_InitStruct);	
 80004de:	f107 0308 	add.w	r3, r7, #8
 80004e2:	4824      	ldr	r0, [pc, #144]	; (8000574 <init_SPIx+0x264>)
 80004e4:	4619      	mov	r1, r3
 80004e6:	f003 f88b 	bl	8003600 <DMA_Init>
	
	DMA_ITConfig(SPIx_TX_DMA_STREAM, DMA_IT_TC, ENABLE); 
 80004ea:	4821      	ldr	r0, [pc, #132]	; (8000570 <init_SPIx+0x260>)
 80004ec:	2110      	movs	r1, #16
 80004ee:	2201      	movs	r2, #1
 80004f0:	f003 fbfe 	bl	8003cf0 <DMA_ITConfig>
	DMA_ITConfig(SPIx_RX_DMA_STREAM, DMA_IT_TC, ENABLE); 
 80004f4:	481f      	ldr	r0, [pc, #124]	; (8000574 <init_SPIx+0x264>)
 80004f6:	2110      	movs	r1, #16
 80004f8:	2201      	movs	r2, #1
 80004fa:	f003 fbf9 	bl	8003cf0 <DMA_ITConfig>
  
	SPI_I2S_ClearFlag(SPIx, SPI_I2S_FLAG_TXE);
 80004fe:	481b      	ldr	r0, [pc, #108]	; (800056c <init_SPIx+0x25c>)
 8000500:	2102      	movs	r1, #2
 8000502:	f004 fc5b 	bl	8004dbc <SPI_I2S_ClearFlag>
	SPI_I2S_ClearFlag(SPIx, SPI_I2S_FLAG_RXNE);
 8000506:	4819      	ldr	r0, [pc, #100]	; (800056c <init_SPIx+0x25c>)
 8000508:	2101      	movs	r1, #1
 800050a:	f004 fc57 	bl	8004dbc <SPI_I2S_ClearFlag>
  	
	// enable the interrupt in the NVIC
 	NVIC_InitStruct.NVIC_IRQChannel = SPIx_TX_DMA_IRQn;
 800050e:	233b      	movs	r3, #59	; 0x3b
 8000510:	713b      	strb	r3, [r7, #4]
  	NVIC_InitStruct.NVIC_IRQChannelPreemptionPriority = configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY + 2;
 8000512:	2307      	movs	r3, #7
 8000514:	717b      	strb	r3, [r7, #5]
 	NVIC_InitStruct.NVIC_IRQChannelSubPriority = 0x1;
 8000516:	2301      	movs	r3, #1
 8000518:	71bb      	strb	r3, [r7, #6]
  	NVIC_InitStruct.NVIC_IRQChannelCmd = ENABLE;
 800051a:	2301      	movs	r3, #1
 800051c:	71fb      	strb	r3, [r7, #7]
  	NVIC_Init (&NVIC_InitStruct);
 800051e:	1d3b      	adds	r3, r7, #4
 8000520:	4618      	mov	r0, r3
 8000522:	f002 feaf 	bl	8003284 <NVIC_Init>
	// enable the interrupt in the NVIC
 	NVIC_InitStruct.NVIC_IRQChannel = SPIx_RX_DMA_IRQn;
 8000526:	233a      	movs	r3, #58	; 0x3a
 8000528:	713b      	strb	r3, [r7, #4]
   	NVIC_InitStruct.NVIC_IRQChannelPreemptionPriority = configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY + 2;
 800052a:	2307      	movs	r3, #7
 800052c:	717b      	strb	r3, [r7, #5]
 	NVIC_InitStruct.NVIC_IRQChannelSubPriority = 0x1;
 800052e:	2301      	movs	r3, #1
 8000530:	71bb      	strb	r3, [r7, #6]
  	NVIC_InitStruct.NVIC_IRQChannelCmd = ENABLE;
 8000532:	2301      	movs	r3, #1
 8000534:	71fb      	strb	r3, [r7, #7]
  	NVIC_Init (&NVIC_InitStruct);
 8000536:	1d3b      	adds	r3, r7, #4
 8000538:	4618      	mov	r0, r3
 800053a:	f002 fea3 	bl	8003284 <NVIC_Init>
  	// Enable dma tx and rx request
	SPI_I2S_DMACmd (SPIx, SPI_I2S_DMAReq_Tx, ENABLE);	
 800053e:	480b      	ldr	r0, [pc, #44]	; (800056c <init_SPIx+0x25c>)
 8000540:	2102      	movs	r1, #2
 8000542:	2201      	movs	r2, #1
 8000544:	f004 fb7e 	bl	8004c44 <SPI_I2S_DMACmd>
	SPI_I2S_DMACmd (SPIx, SPI_I2S_DMAReq_Rx, ENABLE);	
 8000548:	4808      	ldr	r0, [pc, #32]	; (800056c <init_SPIx+0x25c>)
 800054a:	2101      	movs	r1, #1
 800054c:	2201      	movs	r2, #1
 800054e:	f004 fb79 	bl	8004c44 <SPI_I2S_DMACmd>

//	xSemaphoreDMASPIxTX = xSemaphoreCreateBinary();
//	xSemaphoreDMASPIxRX = xSemaphoreCreateBinary();
       	xSemaphoreDMASPIx   = xSemaphoreCreateBinary();	
 8000552:	2001      	movs	r0, #1
 8000554:	2100      	movs	r1, #0
 8000556:	2203      	movs	r2, #3
 8000558:	f001 fcdc 	bl	8001f14 <xQueueGenericCreate>
 800055c:	4602      	mov	r2, r0
 800055e:	4b09      	ldr	r3, [pc, #36]	; (8000584 <init_SPIx+0x274>)
 8000560:	601a      	str	r2, [r3, #0]
}
 8000562:	3760      	adds	r7, #96	; 0x60
 8000564:	46bd      	mov	sp, r7
 8000566:	bd80      	pop	{r7, pc}
 8000568:	40020000 	.word	0x40020000
 800056c:	40013000 	.word	0x40013000
 8000570:	40026458 	.word	0x40026458
 8000574:	40026440 	.word	0x40026440
 8000578:	4001300c 	.word	0x4001300c
 800057c:	200131c0 	.word	0x200131c0
 8000580:	20013288 	.word	0x20013288
 8000584:	20000468 	.word	0x20000468

08000588 <init_SPIy>:

void init_SPIy(void){
 8000588:	b580      	push	{r7, lr}
 800058a:	b098      	sub	sp, #96	; 0x60
 800058c:	af00      	add	r7, sp, #0
	NVIC_InitTypeDef NVIC_InitStruct;

	
	
	// enable clock for used IO pins
	RCC_AHB1PeriphClockCmd(SPIy_MOSI_GPIO_CLK, ENABLE);
 800058e:	2002      	movs	r0, #2
 8000590:	2101      	movs	r1, #1
 8000592:	f004 f9b3 	bl	80048fc <RCC_AHB1PeriphClockCmd>
	RCC_AHB1PeriphClockCmd(SPIy_MISO_GPIO_CLK, ENABLE);
 8000596:	2002      	movs	r0, #2
 8000598:	2101      	movs	r1, #1
 800059a:	f004 f9af 	bl	80048fc <RCC_AHB1PeriphClockCmd>
	RCC_AHB1PeriphClockCmd(SPIy_SCK_GPIO_CLK, ENABLE);
 800059e:	2002      	movs	r0, #2
 80005a0:	2101      	movs	r1, #1
 80005a2:	f004 f9ab 	bl	80048fc <RCC_AHB1PeriphClockCmd>
	 * PA5 = SCK
	 * PA6 = MISO
	 * PA7 = MOSI
	 */
	// MOSI PA7
	GPIO_InitStruct.GPIO_Pin = SPIy_MOSI_PIN ;
 80005a6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80005aa:	65bb      	str	r3, [r7, #88]	; 0x58
	GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AF;
 80005ac:	2302      	movs	r3, #2
 80005ae:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
	GPIO_InitStruct.GPIO_OType = GPIO_OType_PP;
 80005b2:	2300      	movs	r3, #0
 80005b4:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
	GPIO_InitStruct.GPIO_Speed = GPIO_Speed_100MHz;
 80005b8:	2303      	movs	r3, #3
 80005ba:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
	GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_DOWN;
 80005be:	2302      	movs	r3, #2
 80005c0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	GPIO_Init(SPIy_MOSI_GPIO_PORT, &GPIO_InitStruct);
 80005c4:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80005c8:	4886      	ldr	r0, [pc, #536]	; (80007e4 <init_SPIy+0x25c>)
 80005ca:	4619      	mov	r1, r3
 80005cc:	f003 feae 	bl	800432c <GPIO_Init>
	// SCK PA5
	GPIO_InitStruct.GPIO_Pin = SPIy_SCK_PIN;
 80005d0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80005d4:	65bb      	str	r3, [r7, #88]	; 0x58
	GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AF;
 80005d6:	2302      	movs	r3, #2
 80005d8:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
	GPIO_InitStruct.GPIO_OType = GPIO_OType_PP;
 80005dc:	2300      	movs	r3, #0
 80005de:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
	GPIO_InitStruct.GPIO_Speed = GPIO_Speed_100MHz;
 80005e2:	2303      	movs	r3, #3
 80005e4:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
	GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_DOWN;
 80005e8:	2302      	movs	r3, #2
 80005ea:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	GPIO_Init(SPIy_SCK_GPIO_PORT, &GPIO_InitStruct);
 80005ee:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80005f2:	487c      	ldr	r0, [pc, #496]	; (80007e4 <init_SPIy+0x25c>)
 80005f4:	4619      	mov	r1, r3
 80005f6:	f003 fe99 	bl	800432c <GPIO_Init>
	// MISO PA6
	GPIO_InitStruct.GPIO_Pin = SPIy_MISO_PIN;
 80005fa:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80005fe:	65bb      	str	r3, [r7, #88]	; 0x58
	GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AF;
 8000600:	2302      	movs	r3, #2
 8000602:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
	GPIO_InitStruct.GPIO_OType = GPIO_OType_OD;
 8000606:	2301      	movs	r3, #1
 8000608:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
	GPIO_InitStruct.GPIO_Speed = GPIO_Speed_100MHz;
 800060c:	2303      	movs	r3, #3
 800060e:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
	GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8000612:	2300      	movs	r3, #0
 8000614:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	GPIO_Init(SPIy_MISO_GPIO_PORT, &GPIO_InitStruct);
 8000618:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800061c:	4871      	ldr	r0, [pc, #452]	; (80007e4 <init_SPIy+0x25c>)
 800061e:	4619      	mov	r1, r3
 8000620:	f003 fe84 	bl	800432c <GPIO_Init>
	
	// connect SPIx pins to SPI alternate function
	GPIO_PinAFConfig(SPIy_MISO_GPIO_PORT, SPIy_MISO_SOURCE, SPIy_MISO_AF);
 8000624:	486f      	ldr	r0, [pc, #444]	; (80007e4 <init_SPIy+0x25c>)
 8000626:	210e      	movs	r1, #14
 8000628:	2205      	movs	r2, #5
 800062a:	f003 ff95 	bl	8004558 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(SPIy_MOSI_GPIO_PORT, SPIy_MOSI_SOURCE, SPIy_MOSI_AF);
 800062e:	486d      	ldr	r0, [pc, #436]	; (80007e4 <init_SPIy+0x25c>)
 8000630:	210f      	movs	r1, #15
 8000632:	2205      	movs	r2, #5
 8000634:	f003 ff90 	bl	8004558 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(SPIy_SCK_GPIO_PORT,  SPIy_SCK_SOURCE,  SPIy_SCK_AF);
 8000638:	486a      	ldr	r0, [pc, #424]	; (80007e4 <init_SPIy+0x25c>)
 800063a:	210d      	movs	r1, #13
 800063c:	2205      	movs	r2, #5
 800063e:	f003 ff8b 	bl	8004558 <GPIO_PinAFConfig>

		
	/* Configure the chip select pin
	   in this case we will use PA4 */
	GPIO_InitStruct.GPIO_Pin = SPIy_CS_PIN;
 8000642:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000646:	65bb      	str	r3, [r7, #88]	; 0x58
	GPIO_InitStruct.GPIO_Mode = GPIO_Mode_OUT;
 8000648:	2301      	movs	r3, #1
 800064a:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
	GPIO_InitStruct.GPIO_OType = GPIO_OType_PP;
 800064e:	2300      	movs	r3, #0
 8000650:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
	GPIO_InitStruct.GPIO_Speed = GPIO_Speed_100MHz;
 8000654:	2303      	movs	r3, #3
 8000656:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
	GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_UP;
 800065a:	2301      	movs	r3, #1
 800065c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	GPIO_Init(SPIy_CS_GPIO_PORT, &GPIO_InitStruct);
 8000660:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000664:	485f      	ldr	r0, [pc, #380]	; (80007e4 <init_SPIy+0x25c>)
 8000666:	4619      	mov	r1, r3
 8000668:	f003 fe60 	bl	800432c <GPIO_Init>
	
	CSOFFy(); // set PA4 high
 800066c:	4b5d      	ldr	r3, [pc, #372]	; (80007e4 <init_SPIy+0x25c>)
 800066e:	4a5d      	ldr	r2, [pc, #372]	; (80007e4 <init_SPIy+0x25c>)
 8000670:	8b12      	ldrh	r2, [r2, #24]
 8000672:	b292      	uxth	r2, r2
 8000674:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8000678:	b292      	uxth	r2, r2
 800067a:	831a      	strh	r2, [r3, #24]


	// enable peripheral clock
	RCC_APB2PeriphClockCmd(SPIy_CLK, ENABLE);
 800067c:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8000680:	2101      	movs	r1, #1
 8000682:	f004 f973 	bl	800496c <RCC_APB2PeriphClockCmd>
	
	/* configure SPIx in Mode 0 
	 * CPOL = 0 --> clock is low when idle
	 * CPHA = 0 --> data is sampled at the first edge
	 */
	SPI_InitStruct.SPI_Direction = SPI_Direction_2Lines_FullDuplex; // set to full duplex mode, seperate MOSI and MISO lines
 8000686:	2300      	movs	r3, #0
 8000688:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
	SPI_InitStruct.SPI_Mode = SPI_Mode_Master;     // transmit in master mode, NSS pin has to be always high
 800068c:	f44f 7382 	mov.w	r3, #260	; 0x104
 8000690:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
	SPI_InitStruct.SPI_DataSize = SPI_DataSize_8b; // one packet of data is 8 bits wide
 8000694:	2300      	movs	r3, #0
 8000696:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
	SPI_InitStruct.SPI_CPOL = SPI_CPOL_Low;        // clock is low when idle
 800069a:	2300      	movs	r3, #0
 800069c:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
	SPI_InitStruct.SPI_CPHA = SPI_CPHA_1Edge;      // data sampled at second edge
 80006a0:	2300      	movs	r3, #0
 80006a2:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
	SPI_InitStruct.SPI_NSS = SPI_NSS_Soft | SPI_NSSInternalSoft_Set; // set the NSS management to internal and pull internal NSS high
 80006a6:	f44f 7340 	mov.w	r3, #768	; 0x300
 80006aa:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
	SPI_InitStruct.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_4; // SPI frequency is APB2 frequency / 4
 80006ae:	2308      	movs	r3, #8
 80006b0:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
	SPI_InitStruct.SPI_FirstBit = SPI_FirstBit_MSB;// data is transmitted MSB first
 80006b4:	2300      	movs	r3, #0
 80006b6:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
	SPI_Init(SPIy, &SPI_InitStruct); 
 80006ba:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80006be:	484a      	ldr	r0, [pc, #296]	; (80007e8 <init_SPIy+0x260>)
 80006c0:	4619      	mov	r1, r3
 80006c2:	f004 f98b 	bl	80049dc <SPI_Init>
	
	SPI_Cmd(SPIy, ENABLE);			
 80006c6:	4848      	ldr	r0, [pc, #288]	; (80007e8 <init_SPIy+0x260>)
 80006c8:	2101      	movs	r1, #1
 80006ca:	f004 fa79 	bl	8004bc0 <SPI_Cmd>
	

	/* setup DMA */

	// enable clock 
	RCC_AHB1PeriphClockCmd (SPIy_DMA_CLK, ENABLE); 
 80006ce:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 80006d2:	2101      	movs	r1, #1
 80006d4:	f004 f912 	bl	80048fc <RCC_AHB1PeriphClockCmd>
	
	// start with blank DMA configuration
	DMA_DeInit (SPIy_TX_DMA_STREAM);
 80006d8:	4844      	ldr	r0, [pc, #272]	; (80007ec <init_SPIy+0x264>)
 80006da:	f002 fe7b 	bl	80033d4 <DMA_DeInit>
	DMA_DeInit (SPIy_RX_DMA_STREAM);
 80006de:	4844      	ldr	r0, [pc, #272]	; (80007f0 <init_SPIy+0x268>)
 80006e0:	f002 fe78 	bl	80033d4 <DMA_DeInit>

	// check if DMA stream is disabled before enabling 
	// this is useful when stream is enabled and disabled multiple times. 
	while (DMA_GetCmdStatus (SPIy_TX_DMA_STREAM) != DISABLE);
 80006e4:	bf00      	nop
 80006e6:	4841      	ldr	r0, [pc, #260]	; (80007ec <init_SPIy+0x264>)
 80006e8:	f003 fa84 	bl	8003bf4 <DMA_GetCmdStatus>
 80006ec:	4603      	mov	r3, r0
 80006ee:	2b00      	cmp	r3, #0
 80006f0:	d1f9      	bne.n	80006e6 <init_SPIy+0x15e>
	while (DMA_GetCmdStatus (SPIy_RX_DMA_STREAM) != DISABLE);
 80006f2:	bf00      	nop
 80006f4:	483e      	ldr	r0, [pc, #248]	; (80007f0 <init_SPIy+0x268>)
 80006f6:	f003 fa7d 	bl	8003bf4 <DMA_GetCmdStatus>
 80006fa:	4603      	mov	r3, r0
 80006fc:	2b00      	cmp	r3, #0
 80006fe:	d1f9      	bne.n	80006f4 <init_SPIy+0x16c>
	
	
	DMA_StructInit(&DMA_InitStruct);
 8000700:	f107 0308 	add.w	r3, r7, #8
 8000704:	4618      	mov	r0, r3
 8000706:	f003 f93f 	bl	8003988 <DMA_StructInit>
  	//Configure DMA Initialization Structure
	//DMA_InitStruct.DMA_FIFOMode = DMA_FIFOMode_Disable ;
 	//DMA_InitStruct.DMA_FIFOThreshold = DMA_FIFOThreshold_HalfFull ;
  	//DMA_InitStruct.DMA_MemoryBurst = DMA_MemoryBurst_Single ;
  	DMA_InitStruct.DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
 800070a:	2300      	movs	r3, #0
 800070c:	62bb      	str	r3, [r7, #40]	; 0x28
  	DMA_InitStruct.DMA_MemoryInc = DMA_MemoryInc_Enable;
 800070e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000712:	623b      	str	r3, [r7, #32]
  	DMA_InitStruct.DMA_Mode = DMA_Mode_Normal;
 8000714:	2300      	movs	r3, #0
 8000716:	62fb      	str	r3, [r7, #44]	; 0x2c
  	DMA_InitStruct.DMA_PeripheralBaseAddr =(uint32_t) (&(SPIy->DR)) ;
 8000718:	4b36      	ldr	r3, [pc, #216]	; (80007f4 <init_SPIy+0x26c>)
 800071a:	60fb      	str	r3, [r7, #12]
  	DMA_InitStruct.DMA_PeripheralBurst = DMA_PeripheralBurst_Single;
 800071c:	2300      	movs	r3, #0
 800071e:	643b      	str	r3, [r7, #64]	; 0x40
  	DMA_InitStruct.DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
 8000720:	2300      	movs	r3, #0
 8000722:	627b      	str	r3, [r7, #36]	; 0x24
  	DMA_InitStruct.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 8000724:	2300      	movs	r3, #0
 8000726:	61fb      	str	r3, [r7, #28]
  	DMA_InitStruct.DMA_Priority = DMA_Priority_High;
 8000728:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800072c:	633b      	str	r3, [r7, #48]	; 0x30
  	// Configure TX DMA 
  	DMA_InitStruct.DMA_Channel = SPIy_TX_DMA_CHANNEL ;
 800072e:	2300      	movs	r3, #0
 8000730:	60bb      	str	r3, [r7, #8]
  	DMA_InitStruct.DMA_DIR = DMA_DIR_MemoryToPeripheral ;
 8000732:	2340      	movs	r3, #64	; 0x40
 8000734:	617b      	str	r3, [r7, #20]
  	DMA_InitStruct.DMA_Memory0BaseAddr = (uint32_t) &bufferTXspi ;
 8000736:	4b30      	ldr	r3, [pc, #192]	; (80007f8 <init_SPIy+0x270>)
 8000738:	613b      	str	r3, [r7, #16]
	DMA_InitStruct.DMA_BufferSize = MAX_BUFFER_LENGTH;
 800073a:	23c8      	movs	r3, #200	; 0xc8
 800073c:	61bb      	str	r3, [r7, #24]
  	DMA_Init(SPIy_TX_DMA_STREAM, &DMA_InitStruct);
 800073e:	f107 0308 	add.w	r3, r7, #8
 8000742:	482a      	ldr	r0, [pc, #168]	; (80007ec <init_SPIy+0x264>)
 8000744:	4619      	mov	r1, r3
 8000746:	f002 ff5b 	bl	8003600 <DMA_Init>
	// Configure RX DMA 
  	DMA_InitStruct.DMA_Channel = SPIy_RX_DMA_CHANNEL ;
 800074a:	2300      	movs	r3, #0
 800074c:	60bb      	str	r3, [r7, #8]
	DMA_InitStruct.DMA_DIR = DMA_DIR_PeripheralToMemory ;
 800074e:	2300      	movs	r3, #0
 8000750:	617b      	str	r3, [r7, #20]
	DMA_InitStruct.DMA_Memory0BaseAddr = (uint32_t)&bufferRXspi; 
 8000752:	4b2a      	ldr	r3, [pc, #168]	; (80007fc <init_SPIy+0x274>)
 8000754:	613b      	str	r3, [r7, #16]
	DMA_InitStruct.DMA_BufferSize = MAX_BUFFER_LENGTH;
 8000756:	23c8      	movs	r3, #200	; 0xc8
 8000758:	61bb      	str	r3, [r7, #24]
	DMA_Init(SPIy_RX_DMA_STREAM, &DMA_InitStruct);	
 800075a:	f107 0308 	add.w	r3, r7, #8
 800075e:	4824      	ldr	r0, [pc, #144]	; (80007f0 <init_SPIy+0x268>)
 8000760:	4619      	mov	r1, r3
 8000762:	f002 ff4d 	bl	8003600 <DMA_Init>
	
	DMA_ITConfig(SPIy_TX_DMA_STREAM, DMA_IT_TC, ENABLE); 
 8000766:	4821      	ldr	r0, [pc, #132]	; (80007ec <init_SPIy+0x264>)
 8000768:	2110      	movs	r1, #16
 800076a:	2201      	movs	r2, #1
 800076c:	f003 fac0 	bl	8003cf0 <DMA_ITConfig>
	DMA_ITConfig(SPIy_RX_DMA_STREAM, DMA_IT_TC, ENABLE); 
 8000770:	481f      	ldr	r0, [pc, #124]	; (80007f0 <init_SPIy+0x268>)
 8000772:	2110      	movs	r1, #16
 8000774:	2201      	movs	r2, #1
 8000776:	f003 fabb 	bl	8003cf0 <DMA_ITConfig>
  
	SPI_I2S_ClearFlag(SPIy, SPI_I2S_FLAG_TXE);
 800077a:	481b      	ldr	r0, [pc, #108]	; (80007e8 <init_SPIy+0x260>)
 800077c:	2102      	movs	r1, #2
 800077e:	f004 fb1d 	bl	8004dbc <SPI_I2S_ClearFlag>
	SPI_I2S_ClearFlag(SPIy, SPI_I2S_FLAG_RXNE);
 8000782:	4819      	ldr	r0, [pc, #100]	; (80007e8 <init_SPIy+0x260>)
 8000784:	2101      	movs	r1, #1
 8000786:	f004 fb19 	bl	8004dbc <SPI_I2S_ClearFlag>
  	
	// enable the interrupt in the NVIC
 	NVIC_InitStruct.NVIC_IRQChannel = SPIy_TX_DMA_IRQn;
 800078a:	230f      	movs	r3, #15
 800078c:	713b      	strb	r3, [r7, #4]
  	NVIC_InitStruct.NVIC_IRQChannelPreemptionPriority = configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY + 2;
 800078e:	2307      	movs	r3, #7
 8000790:	717b      	strb	r3, [r7, #5]
 	NVIC_InitStruct.NVIC_IRQChannelSubPriority = 0x1;
 8000792:	2301      	movs	r3, #1
 8000794:	71bb      	strb	r3, [r7, #6]
  	NVIC_InitStruct.NVIC_IRQChannelCmd = ENABLE;
 8000796:	2301      	movs	r3, #1
 8000798:	71fb      	strb	r3, [r7, #7]
  	NVIC_Init (&NVIC_InitStruct);
 800079a:	1d3b      	adds	r3, r7, #4
 800079c:	4618      	mov	r0, r3
 800079e:	f002 fd71 	bl	8003284 <NVIC_Init>
	// enable the interrupt in the NVIC
 	NVIC_InitStruct.NVIC_IRQChannel = SPIy_RX_DMA_IRQn;
 80007a2:	230e      	movs	r3, #14
 80007a4:	713b      	strb	r3, [r7, #4]
   	NVIC_InitStruct.NVIC_IRQChannelPreemptionPriority = configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY + 2;
 80007a6:	2307      	movs	r3, #7
 80007a8:	717b      	strb	r3, [r7, #5]
 	NVIC_InitStruct.NVIC_IRQChannelSubPriority = 0x1;
 80007aa:	2301      	movs	r3, #1
 80007ac:	71bb      	strb	r3, [r7, #6]
  	NVIC_InitStruct.NVIC_IRQChannelCmd = ENABLE;
 80007ae:	2301      	movs	r3, #1
 80007b0:	71fb      	strb	r3, [r7, #7]
  	NVIC_Init (&NVIC_InitStruct);
 80007b2:	1d3b      	adds	r3, r7, #4
 80007b4:	4618      	mov	r0, r3
 80007b6:	f002 fd65 	bl	8003284 <NVIC_Init>
  	// Enable dma tx and rx request
	SPI_I2S_DMACmd (SPIy, SPI_I2S_DMAReq_Tx, ENABLE);	
 80007ba:	480b      	ldr	r0, [pc, #44]	; (80007e8 <init_SPIy+0x260>)
 80007bc:	2102      	movs	r1, #2
 80007be:	2201      	movs	r2, #1
 80007c0:	f004 fa40 	bl	8004c44 <SPI_I2S_DMACmd>
	SPI_I2S_DMACmd (SPIy, SPI_I2S_DMAReq_Rx, ENABLE);	
 80007c4:	4808      	ldr	r0, [pc, #32]	; (80007e8 <init_SPIy+0x260>)
 80007c6:	2101      	movs	r1, #1
 80007c8:	2201      	movs	r2, #1
 80007ca:	f004 fa3b 	bl	8004c44 <SPI_I2S_DMACmd>

//	xSemaphoreDMASPIyTX = xSemaphoreCreateBinary();
//	xSemaphoreDMASPIyRX = xSemaphoreCreateBinary();
        xSemaphoreDMASPIy   = xSemaphoreCreateBinary();	
 80007ce:	2001      	movs	r0, #1
 80007d0:	2100      	movs	r1, #0
 80007d2:	2203      	movs	r2, #3
 80007d4:	f001 fb9e 	bl	8001f14 <xQueueGenericCreate>
 80007d8:	4602      	mov	r2, r0
 80007da:	4b09      	ldr	r3, [pc, #36]	; (8000800 <init_SPIy+0x278>)
 80007dc:	601a      	str	r2, [r3, #0]
}
 80007de:	3760      	adds	r7, #96	; 0x60
 80007e0:	46bd      	mov	sp, r7
 80007e2:	bd80      	pop	{r7, pc}
 80007e4:	40020400 	.word	0x40020400
 80007e8:	40003800 	.word	0x40003800
 80007ec:	40026070 	.word	0x40026070
 80007f0:	40026058 	.word	0x40026058
 80007f4:	4000380c 	.word	0x4000380c
 80007f8:	200131c0 	.word	0x200131c0
 80007fc:	20013288 	.word	0x20013288
 8000800:	20000464 	.word	0x20000464

08000804 <DMA2_Stream2_IRQHandler>:

void DMA2_Stream2_IRQHandler()
{
 8000804:	b580      	push	{r7, lr}
 8000806:	b082      	sub	sp, #8
 8000808:	af00      	add	r7, sp, #0
	/*!	\var static unsigned portBASE_TYPE xHigherPriorityTaskWoken
	 * 	\brief Indicates if higher priority has been woken
	 */

	unsigned portBASE_TYPE xHigherPriorityTaskWoken = pdFalse;
 800080a:	2300      	movs	r3, #0
 800080c:	607b      	str	r3, [r7, #4]

  // Test if DMA Stream Transfer Complete interrupt
  if (DMA_GetITStatus (SPIx_RX_DMA_STREAM, SPIx_RX_DMA_FLAG_TCIF)) {
 800080e:	481b      	ldr	r0, [pc, #108]	; (800087c <DMA2_Stream2_IRQHandler+0x78>)
 8000810:	491b      	ldr	r1, [pc, #108]	; (8000880 <DMA2_Stream2_IRQHandler+0x7c>)
 8000812:	f003 fb23 	bl	8003e5c <DMA_GetITStatus>
 8000816:	4603      	mov	r3, r0
 8000818:	2b00      	cmp	r3, #0
 800081a:	d024      	beq.n	8000866 <DMA2_Stream2_IRQHandler+0x62>
    
	DMA_ClearITPendingBit (SPIx_RX_DMA_STREAM, SPIx_RX_DMA_FLAG_TCIF);
 800081c:	4817      	ldr	r0, [pc, #92]	; (800087c <DMA2_Stream2_IRQHandler+0x78>)
 800081e:	4918      	ldr	r1, [pc, #96]	; (8000880 <DMA2_Stream2_IRQHandler+0x7c>)
 8000820:	f003 fcd8 	bl	80041d4 <DMA_ClearITPendingBit>
	
	while (SPI_I2S_GetFlagStatus (SPIx, SPI_I2S_FLAG_BSY) == SET);
 8000824:	bf00      	nop
 8000826:	4817      	ldr	r0, [pc, #92]	; (8000884 <DMA2_Stream2_IRQHandler+0x80>)
 8000828:	2180      	movs	r1, #128	; 0x80
 800082a:	f004 fa69 	bl	8004d00 <SPI_I2S_GetFlagStatus>
 800082e:	4603      	mov	r3, r0
 8000830:	2b01      	cmp	r3, #1
 8000832:	d0f8      	beq.n	8000826 <DMA2_Stream2_IRQHandler+0x22>
     * Now we can deselect the display. If more than one peripheral was being run
     * on this SPI peripheral, we would have to do both/all of them, or work out
     * which one was active and deselect that one.i
	
     */
	CSOFFx();
 8000834:	4b14      	ldr	r3, [pc, #80]	; (8000888 <DMA2_Stream2_IRQHandler+0x84>)
 8000836:	4a14      	ldr	r2, [pc, #80]	; (8000888 <DMA2_Stream2_IRQHandler+0x84>)
 8000838:	8b12      	ldrh	r2, [r2, #24]
 800083a:	b292      	uxth	r2, r2
 800083c:	f042 0210 	orr.w	r2, r2, #16
 8000840:	b292      	uxth	r2, r2
 8000842:	831a      	strh	r2, [r3, #24]
	DMA_Cmd(SPIx_RX_DMA_STREAM, DISABLE);		
 8000844:	480d      	ldr	r0, [pc, #52]	; (800087c <DMA2_Stream2_IRQHandler+0x78>)
 8000846:	2100      	movs	r1, #0
 8000848:	f003 f8d4 	bl	80039f4 <DMA_Cmd>
 
	taskENTER_CRITICAL(); 
 800084c:	f002 f842 	bl	80028d4 <vPortEnterCritical>
//       xSemaphoreGive( xSemaphoreDMASPI);
	xSemaphoreGiveFromISR( xSemaphoreDMASPIx, &xHigherPriorityTaskWoken );
 8000850:	4b0e      	ldr	r3, [pc, #56]	; (800088c <DMA2_Stream2_IRQHandler+0x88>)
 8000852:	681a      	ldr	r2, [r3, #0]
 8000854:	1d3b      	adds	r3, r7, #4
 8000856:	4610      	mov	r0, r2
 8000858:	2100      	movs	r1, #0
 800085a:	461a      	mov	r2, r3
 800085c:	2300      	movs	r3, #0
 800085e:	f001 fc4b 	bl	80020f8 <xQueueGenericSendFromISR>
	taskEXIT_CRITICAL(); //
 8000862:	f002 f847 	bl	80028f4 <vPortExitCritical>
  }	
 portEND_SWITCHING_ISR( xHigherPriorityTaskWoken );
 8000866:	687b      	ldr	r3, [r7, #4]
 8000868:	2b00      	cmp	r3, #0
 800086a:	d003      	beq.n	8000874 <DMA2_Stream2_IRQHandler+0x70>
 800086c:	4b08      	ldr	r3, [pc, #32]	; (8000890 <DMA2_Stream2_IRQHandler+0x8c>)
 800086e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000872:	601a      	str	r2, [r3, #0]
}
 8000874:	3708      	adds	r7, #8
 8000876:	46bd      	mov	sp, r7
 8000878:	bd80      	pop	{r7, pc}
 800087a:	bf00      	nop
 800087c:	40026440 	.word	0x40026440
 8000880:	10208000 	.word	0x10208000
 8000884:	40013000 	.word	0x40013000
 8000888:	40020000 	.word	0x40020000
 800088c:	20000468 	.word	0x20000468
 8000890:	e000ed04 	.word	0xe000ed04

08000894 <DMA2_Stream3_IRQHandler>:
void DMA2_Stream3_IRQHandler()
{
 8000894:	b580      	push	{r7, lr}
 8000896:	b082      	sub	sp, #8
 8000898:	af00      	add	r7, sp, #0
	/*!	\var static unsigned portBASE_TYPE xHigherPriorityTaskWoken
	 * 	\brief Indicates if higher priority has been woken
	 */

	unsigned portBASE_TYPE xHigherPriorityTaskWoken = pdFalse;
 800089a:	2300      	movs	r3, #0
 800089c:	607b      	str	r3, [r7, #4]

  // Test if DMA Stream Transfer Complete interrupt
  if (DMA_GetITStatus (SPIx_TX_DMA_STREAM, SPIx_TX_DMA_FLAG_TCIF)) {
 800089e:	481b      	ldr	r0, [pc, #108]	; (800090c <DMA2_Stream3_IRQHandler+0x78>)
 80008a0:	491b      	ldr	r1, [pc, #108]	; (8000910 <DMA2_Stream3_IRQHandler+0x7c>)
 80008a2:	f003 fadb 	bl	8003e5c <DMA_GetITStatus>
 80008a6:	4603      	mov	r3, r0
 80008a8:	2b00      	cmp	r3, #0
 80008aa:	d024      	beq.n	80008f6 <DMA2_Stream3_IRQHandler+0x62>
    
	DMA_ClearITPendingBit (SPIx_TX_DMA_STREAM, SPIx_TX_DMA_FLAG_TCIF);
 80008ac:	4817      	ldr	r0, [pc, #92]	; (800090c <DMA2_Stream3_IRQHandler+0x78>)
 80008ae:	4918      	ldr	r1, [pc, #96]	; (8000910 <DMA2_Stream3_IRQHandler+0x7c>)
 80008b0:	f003 fc90 	bl	80041d4 <DMA_ClearITPendingBit>

	while (SPI_I2S_GetFlagStatus (SPIx, SPI_I2S_FLAG_BSY) == SET);
 80008b4:	bf00      	nop
 80008b6:	4817      	ldr	r0, [pc, #92]	; (8000914 <DMA2_Stream3_IRQHandler+0x80>)
 80008b8:	2180      	movs	r1, #128	; 0x80
 80008ba:	f004 fa21 	bl	8004d00 <SPI_I2S_GetFlagStatus>
 80008be:	4603      	mov	r3, r0
 80008c0:	2b01      	cmp	r3, #1
 80008c2:	d0f8      	beq.n	80008b6 <DMA2_Stream3_IRQHandler+0x22>
     * Now we can deselect the display. If more than one peripheral was being run
     * on this SPI peripheral, we would have to do both/all of them, or work out
     * which one was active and deselect that one.i
	
     */
	CSOFFx();
 80008c4:	4b14      	ldr	r3, [pc, #80]	; (8000918 <DMA2_Stream3_IRQHandler+0x84>)
 80008c6:	4a14      	ldr	r2, [pc, #80]	; (8000918 <DMA2_Stream3_IRQHandler+0x84>)
 80008c8:	8b12      	ldrh	r2, [r2, #24]
 80008ca:	b292      	uxth	r2, r2
 80008cc:	f042 0210 	orr.w	r2, r2, #16
 80008d0:	b292      	uxth	r2, r2
 80008d2:	831a      	strh	r2, [r3, #24]
	DMA_Cmd(SPIx_RX_DMA_STREAM, DISABLE);		
 80008d4:	4811      	ldr	r0, [pc, #68]	; (800091c <DMA2_Stream3_IRQHandler+0x88>)
 80008d6:	2100      	movs	r1, #0
 80008d8:	f003 f88c 	bl	80039f4 <DMA_Cmd>
       
	taskENTER_CRITICAL(); 
 80008dc:	f001 fffa 	bl	80028d4 <vPortEnterCritical>
//	 xSemaphoreGive( xSemaphoreDMASPI );
	xSemaphoreGiveFromISR( xSemaphoreDMASPIx, &xHigherPriorityTaskWoken );
 80008e0:	4b0f      	ldr	r3, [pc, #60]	; (8000920 <DMA2_Stream3_IRQHandler+0x8c>)
 80008e2:	681a      	ldr	r2, [r3, #0]
 80008e4:	1d3b      	adds	r3, r7, #4
 80008e6:	4610      	mov	r0, r2
 80008e8:	2100      	movs	r1, #0
 80008ea:	461a      	mov	r2, r3
 80008ec:	2300      	movs	r3, #0
 80008ee:	f001 fc03 	bl	80020f8 <xQueueGenericSendFromISR>
 	taskEXIT_CRITICAL();  
 80008f2:	f001 ffff 	bl	80028f4 <vPortExitCritical>
 }
   portEND_SWITCHING_ISR( xHigherPriorityTaskWoken );
 80008f6:	687b      	ldr	r3, [r7, #4]
 80008f8:	2b00      	cmp	r3, #0
 80008fa:	d003      	beq.n	8000904 <DMA2_Stream3_IRQHandler+0x70>
 80008fc:	4b09      	ldr	r3, [pc, #36]	; (8000924 <DMA2_Stream3_IRQHandler+0x90>)
 80008fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000902:	601a      	str	r2, [r3, #0]
}
 8000904:	3708      	adds	r7, #8
 8000906:	46bd      	mov	sp, r7
 8000908:	bd80      	pop	{r7, pc}
 800090a:	bf00      	nop
 800090c:	40026458 	.word	0x40026458
 8000910:	18008000 	.word	0x18008000
 8000914:	40013000 	.word	0x40013000
 8000918:	40020000 	.word	0x40020000
 800091c:	40026440 	.word	0x40026440
 8000920:	20000468 	.word	0x20000468
 8000924:	e000ed04 	.word	0xe000ed04

08000928 <DMA1_Stream3_IRQHandler>:

void DMA1_Stream3_IRQHandler()
{
 8000928:	b580      	push	{r7, lr}
 800092a:	b082      	sub	sp, #8
 800092c:	af00      	add	r7, sp, #0
	/*!	\var static unsigned portBASE_TYPE xHigherPriorityTaskWoken
	 * 	\brief Indicates if higher priority has been woken
	 */

	unsigned portBASE_TYPE xHigherPriorityTaskWoken = pdFalse;
 800092e:	2300      	movs	r3, #0
 8000930:	607b      	str	r3, [r7, #4]

  // Test if DMA Stream Transfer Complete interrupt
  if (DMA_GetITStatus (SPIy_RX_DMA_STREAM, SPIy_RX_DMA_FLAG_TCIF)) {
 8000932:	481b      	ldr	r0, [pc, #108]	; (80009a0 <DMA1_Stream3_IRQHandler+0x78>)
 8000934:	491b      	ldr	r1, [pc, #108]	; (80009a4 <DMA1_Stream3_IRQHandler+0x7c>)
 8000936:	f003 fa91 	bl	8003e5c <DMA_GetITStatus>
 800093a:	4603      	mov	r3, r0
 800093c:	2b00      	cmp	r3, #0
 800093e:	d024      	beq.n	800098a <DMA1_Stream3_IRQHandler+0x62>
    
	DMA_ClearITPendingBit (SPIy_RX_DMA_STREAM, SPIy_RX_DMA_FLAG_TCIF);
 8000940:	4817      	ldr	r0, [pc, #92]	; (80009a0 <DMA1_Stream3_IRQHandler+0x78>)
 8000942:	4918      	ldr	r1, [pc, #96]	; (80009a4 <DMA1_Stream3_IRQHandler+0x7c>)
 8000944:	f003 fc46 	bl	80041d4 <DMA_ClearITPendingBit>
	
	while (SPI_I2S_GetFlagStatus (SPIy, SPI_I2S_FLAG_BSY) == SET);
 8000948:	bf00      	nop
 800094a:	4817      	ldr	r0, [pc, #92]	; (80009a8 <DMA1_Stream3_IRQHandler+0x80>)
 800094c:	2180      	movs	r1, #128	; 0x80
 800094e:	f004 f9d7 	bl	8004d00 <SPI_I2S_GetFlagStatus>
 8000952:	4603      	mov	r3, r0
 8000954:	2b01      	cmp	r3, #1
 8000956:	d0f8      	beq.n	800094a <DMA1_Stream3_IRQHandler+0x22>
     * Now we can deselect the display. If more than one peripheral was being run
     * on this SPI peripheral, we would have to do both/all of them, or work out
     * which one was active and deselect that one.i
	
     */
	CSOFFy();
 8000958:	4b14      	ldr	r3, [pc, #80]	; (80009ac <DMA1_Stream3_IRQHandler+0x84>)
 800095a:	4a14      	ldr	r2, [pc, #80]	; (80009ac <DMA1_Stream3_IRQHandler+0x84>)
 800095c:	8b12      	ldrh	r2, [r2, #24]
 800095e:	b292      	uxth	r2, r2
 8000960:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8000964:	b292      	uxth	r2, r2
 8000966:	831a      	strh	r2, [r3, #24]
	DMA_Cmd(SPIy_RX_DMA_STREAM, DISABLE);		
 8000968:	480d      	ldr	r0, [pc, #52]	; (80009a0 <DMA1_Stream3_IRQHandler+0x78>)
 800096a:	2100      	movs	r1, #0
 800096c:	f003 f842 	bl	80039f4 <DMA_Cmd>
 
	taskENTER_CRITICAL(); 
 8000970:	f001 ffb0 	bl	80028d4 <vPortEnterCritical>
//       xSemaphoreGive( xSemaphoreDMASPI);
	xSemaphoreGiveFromISR( xSemaphoreDMASPIy, &xHigherPriorityTaskWoken );
 8000974:	4b0e      	ldr	r3, [pc, #56]	; (80009b0 <DMA1_Stream3_IRQHandler+0x88>)
 8000976:	681a      	ldr	r2, [r3, #0]
 8000978:	1d3b      	adds	r3, r7, #4
 800097a:	4610      	mov	r0, r2
 800097c:	2100      	movs	r1, #0
 800097e:	461a      	mov	r2, r3
 8000980:	2300      	movs	r3, #0
 8000982:	f001 fbb9 	bl	80020f8 <xQueueGenericSendFromISR>
	taskEXIT_CRITICAL(); //
 8000986:	f001 ffb5 	bl	80028f4 <vPortExitCritical>
  }	
 portEND_SWITCHING_ISR( xHigherPriorityTaskWoken );
 800098a:	687b      	ldr	r3, [r7, #4]
 800098c:	2b00      	cmp	r3, #0
 800098e:	d003      	beq.n	8000998 <DMA1_Stream3_IRQHandler+0x70>
 8000990:	4b08      	ldr	r3, [pc, #32]	; (80009b4 <DMA1_Stream3_IRQHandler+0x8c>)
 8000992:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000996:	601a      	str	r2, [r3, #0]
}
 8000998:	3708      	adds	r7, #8
 800099a:	46bd      	mov	sp, r7
 800099c:	bd80      	pop	{r7, pc}
 800099e:	bf00      	nop
 80009a0:	40026058 	.word	0x40026058
 80009a4:	18008000 	.word	0x18008000
 80009a8:	40003800 	.word	0x40003800
 80009ac:	40020400 	.word	0x40020400
 80009b0:	20000464 	.word	0x20000464
 80009b4:	e000ed04 	.word	0xe000ed04

080009b8 <DMA1_Stream4_IRQHandler>:
void DMA1_Stream4_IRQHandler()
{
 80009b8:	b580      	push	{r7, lr}
 80009ba:	b082      	sub	sp, #8
 80009bc:	af00      	add	r7, sp, #0
	/*!	\var static unsigned portBASE_TYPE xHigherPriorityTaskWoken
	 * 	\brief Indicates if higher priority has been woken
	 */

	unsigned portBASE_TYPE xHigherPriorityTaskWoken = pdFalse;
 80009be:	2300      	movs	r3, #0
 80009c0:	607b      	str	r3, [r7, #4]

  // Test if DMA Stream Transfer Complete interrupt
  if (DMA_GetITStatus (SPIy_TX_DMA_STREAM, SPIy_TX_DMA_FLAG_TCIF)) {
 80009c2:	481b      	ldr	r0, [pc, #108]	; (8000a30 <DMA1_Stream4_IRQHandler+0x78>)
 80009c4:	491b      	ldr	r1, [pc, #108]	; (8000a34 <DMA1_Stream4_IRQHandler+0x7c>)
 80009c6:	f003 fa49 	bl	8003e5c <DMA_GetITStatus>
 80009ca:	4603      	mov	r3, r0
 80009cc:	2b00      	cmp	r3, #0
 80009ce:	d024      	beq.n	8000a1a <DMA1_Stream4_IRQHandler+0x62>
    
	DMA_ClearITPendingBit (SPIy_TX_DMA_STREAM, SPIx_TX_DMA_FLAG_TCIF);
 80009d0:	4817      	ldr	r0, [pc, #92]	; (8000a30 <DMA1_Stream4_IRQHandler+0x78>)
 80009d2:	4919      	ldr	r1, [pc, #100]	; (8000a38 <DMA1_Stream4_IRQHandler+0x80>)
 80009d4:	f003 fbfe 	bl	80041d4 <DMA_ClearITPendingBit>

	while (SPI_I2S_GetFlagStatus (SPIy, SPI_I2S_FLAG_BSY) == SET);
 80009d8:	bf00      	nop
 80009da:	4818      	ldr	r0, [pc, #96]	; (8000a3c <DMA1_Stream4_IRQHandler+0x84>)
 80009dc:	2180      	movs	r1, #128	; 0x80
 80009de:	f004 f98f 	bl	8004d00 <SPI_I2S_GetFlagStatus>
 80009e2:	4603      	mov	r3, r0
 80009e4:	2b01      	cmp	r3, #1
 80009e6:	d0f8      	beq.n	80009da <DMA1_Stream4_IRQHandler+0x22>
     * Now we can deselect the display. If more than one peripheral was being run
     * on this SPI peripheral, we would have to do both/all of them, or work out
     * which one was active and deselect that one.i
	
     */
	CSOFFy();
 80009e8:	4b15      	ldr	r3, [pc, #84]	; (8000a40 <DMA1_Stream4_IRQHandler+0x88>)
 80009ea:	4a15      	ldr	r2, [pc, #84]	; (8000a40 <DMA1_Stream4_IRQHandler+0x88>)
 80009ec:	8b12      	ldrh	r2, [r2, #24]
 80009ee:	b292      	uxth	r2, r2
 80009f0:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80009f4:	b292      	uxth	r2, r2
 80009f6:	831a      	strh	r2, [r3, #24]
	DMA_Cmd(SPIy_RX_DMA_STREAM, DISABLE);		
 80009f8:	4812      	ldr	r0, [pc, #72]	; (8000a44 <DMA1_Stream4_IRQHandler+0x8c>)
 80009fa:	2100      	movs	r1, #0
 80009fc:	f002 fffa 	bl	80039f4 <DMA_Cmd>
       
	taskENTER_CRITICAL(); 
 8000a00:	f001 ff68 	bl	80028d4 <vPortEnterCritical>
//	 xSemaphoreGive( xSemaphoreDMASPI );
	xSemaphoreGiveFromISR( xSemaphoreDMASPIy, &xHigherPriorityTaskWoken );
 8000a04:	4b10      	ldr	r3, [pc, #64]	; (8000a48 <DMA1_Stream4_IRQHandler+0x90>)
 8000a06:	681a      	ldr	r2, [r3, #0]
 8000a08:	1d3b      	adds	r3, r7, #4
 8000a0a:	4610      	mov	r0, r2
 8000a0c:	2100      	movs	r1, #0
 8000a0e:	461a      	mov	r2, r3
 8000a10:	2300      	movs	r3, #0
 8000a12:	f001 fb71 	bl	80020f8 <xQueueGenericSendFromISR>
 	taskEXIT_CRITICAL();  
 8000a16:	f001 ff6d 	bl	80028f4 <vPortExitCritical>
 }
   portEND_SWITCHING_ISR( xHigherPriorityTaskWoken );
 8000a1a:	687b      	ldr	r3, [r7, #4]
 8000a1c:	2b00      	cmp	r3, #0
 8000a1e:	d003      	beq.n	8000a28 <DMA1_Stream4_IRQHandler+0x70>
 8000a20:	4b0a      	ldr	r3, [pc, #40]	; (8000a4c <DMA1_Stream4_IRQHandler+0x94>)
 8000a22:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000a26:	601a      	str	r2, [r3, #0]
}
 8000a28:	3708      	adds	r7, #8
 8000a2a:	46bd      	mov	sp, r7
 8000a2c:	bd80      	pop	{r7, pc}
 8000a2e:	bf00      	nop
 8000a30:	40026070 	.word	0x40026070
 8000a34:	20008020 	.word	0x20008020
 8000a38:	18008000 	.word	0x18008000
 8000a3c:	40003800 	.word	0x40003800
 8000a40:	40020400 	.word	0x40020400
 8000a44:	40026058 	.word	0x40026058
 8000a48:	20000464 	.word	0x20000464
 8000a4c:	e000ed04 	.word	0xe000ed04

08000a50 <init_CRC>:

xSemaphoreHandle xSemaphoreDMAUSARTrx;
xSemaphoreHandle xSemaphoreDMAUSARTtx;

void init_CRC(void)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	af00      	add	r7, sp, #0
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_CRC, ENABLE);
 8000a54:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8000a58:	2101      	movs	r1, #1
 8000a5a:	f003 ff4f 	bl	80048fc <RCC_AHB1PeriphClockCmd>
}
 8000a5e:	bd80      	pop	{r7, pc}

08000a60 <init_USARTx>:

void init_USARTx(void)
{
 8000a60:	b580      	push	{r7, lr}
 8000a62:	b096      	sub	sp, #88	; 0x58
 8000a64:	af00      	add	r7, sp, #0
	
	/* enable APB2 peripheral clock for USART1 
	 * note that only USART1 and USART6 are connected to APB2
	 * the other USARTs are connected to APB1
	 */
	RCC_APB2PeriphClockCmd(USARTx_CLK, ENABLE);
 8000a66:	2010      	movs	r0, #16
 8000a68:	2101      	movs	r1, #1
 8000a6a:	f003 ff7f 	bl	800496c <RCC_APB2PeriphClockCmd>
	
	/* enable the peripheral clock for the pins used by 
	 * USART1, PB6 for TX and PB7 for RX 
	 */
	RCC_AHB1PeriphClockCmd(USARTx_TX_GPIO_CLK, ENABLE);
 8000a6e:	2001      	movs	r0, #1
 8000a70:	2101      	movs	r1, #1
 8000a72:	f003 ff43 	bl	80048fc <RCC_AHB1PeriphClockCmd>
	RCC_AHB1PeriphClockCmd(USARTx_RX_GPIO_CLK, ENABLE);
 8000a76:	2001      	movs	r0, #1
 8000a78:	2101      	movs	r1, #1
 8000a7a:	f003 ff3f 	bl	80048fc <RCC_AHB1PeriphClockCmd>
	RCC_AHB1PeriphClockCmd(USARTx_CS_GPIO_CLK, ENABLE);
 8000a7e:	2040      	movs	r0, #64	; 0x40
 8000a80:	2101      	movs	r1, #1
 8000a82:	f003 ff3b 	bl	80048fc <RCC_AHB1PeriphClockCmd>

	
	/* This sequence sets up the TX and RX pins 
	 * so they work correctly with the USART1 peripheral
	 */
	GPIO_InitStruct.GPIO_Pin = USARTx_RX_GPIO_PIN | USARTx_TX_GPIO_PIN; // Pins 6 (TX) and 7 (RX) are used
 8000a86:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000a8a:	653b      	str	r3, [r7, #80]	; 0x50
	GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AF;
 8000a8c:	2302      	movs	r3, #2
 8000a8e:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
	GPIO_InitStruct.GPIO_Speed = GPIO_Speed_100MHz;		// this defines the IO speed and has nothing to do with the baudrate!
 8000a92:	2303      	movs	r3, #3
 8000a94:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
	GPIO_InitStruct.GPIO_OType = GPIO_OType_PP;			// this defines the output type as push pull mode (as opposed to open drain)
 8000a98:	2300      	movs	r3, #0
 8000a9a:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
	GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_UP;			// this activates the pullup resistors on the IO pins
 8000a9e:	2301      	movs	r3, #1
 8000aa0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	GPIO_Init(USARTx_TX_GPIO_PORT, &GPIO_InitStruct);					// now all the values are passed to the GPIO_Init() function which sets the GPIO registers
 8000aa4:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8000aa8:	4871      	ldr	r0, [pc, #452]	; (8000c70 <init_USARTx+0x210>)
 8000aaa:	4619      	mov	r1, r3
 8000aac:	f003 fc3e 	bl	800432c <GPIO_Init>
	
	
	
	/* Configure the chip select pin in this case we will use PG8 */
	GPIO_InitStruct.GPIO_Pin = USARTx_CS_GPIO_PIN;
 8000ab0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000ab4:	653b      	str	r3, [r7, #80]	; 0x50
	GPIO_InitStruct.GPIO_Mode = GPIO_Mode_OUT;
 8000ab6:	2301      	movs	r3, #1
 8000ab8:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
	GPIO_InitStruct.GPIO_OType = GPIO_OType_PP;
 8000abc:	2300      	movs	r3, #0
 8000abe:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
	GPIO_InitStruct.GPIO_Speed = GPIO_Speed_100MHz;
 8000ac2:	2303      	movs	r3, #3
 8000ac4:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
	GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_UP;
 8000ac8:	2301      	movs	r3, #1
 8000aca:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	GPIO_Init(USARTx_CS_GPIO_PORT, &GPIO_InitStruct);
 8000ace:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8000ad2:	4868      	ldr	r0, [pc, #416]	; (8000c74 <init_USARTx+0x214>)
 8000ad4:	4619      	mov	r1, r3
 8000ad6:	f003 fc29 	bl	800432c <GPIO_Init>
	
	/* The RX and TX pins are now connected to their AF
	 * so that the USART1 can take over control of the 
	 * pins
	 */
	GPIO_PinAFConfig(USARTx_RX_GPIO_PORT, USARTx_RX_SOURCE, USARTx_RX_AF); //
 8000ada:	4865      	ldr	r0, [pc, #404]	; (8000c70 <init_USARTx+0x210>)
 8000adc:	210a      	movs	r1, #10
 8000ade:	2207      	movs	r2, #7
 8000ae0:	f003 fd3a 	bl	8004558 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(USARTx_TX_GPIO_PORT, USARTx_TX_SOURCE, USARTx_TX_AF);
 8000ae4:	4862      	ldr	r0, [pc, #392]	; (8000c70 <init_USARTx+0x210>)
 8000ae6:	2109      	movs	r1, #9
 8000ae8:	2207      	movs	r2, #7
 8000aea:	f003 fd35 	bl	8004558 <GPIO_PinAFConfig>
	
	/* Now the USART_InitStruct is used to define the 
	 * properties of USART1 
	 */
	USART_InitStruct.USART_BaudRate = 38400;				// the baudrate is set to the value we passed into this init function
 8000aee:	f44f 4316 	mov.w	r3, #38400	; 0x9600
 8000af2:	643b      	str	r3, [r7, #64]	; 0x40
	USART_InitStruct.USART_WordLength = USART_WordLength_8b;// we want the data frame size to be 8 bits (standard)
 8000af4:	2300      	movs	r3, #0
 8000af6:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
	USART_InitStruct.USART_StopBits = USART_StopBits_1;		// we want 1 stop bit (standard)
 8000afa:	2300      	movs	r3, #0
 8000afc:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
	USART_InitStruct.USART_Parity = USART_Parity_No;		// we don't want a parity bit (standard)
 8000b00:	2300      	movs	r3, #0
 8000b02:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
	USART_InitStruct.USART_HardwareFlowControl = USART_HardwareFlowControl_None; // we don't want flow control (standard)
 8000b06:	2300      	movs	r3, #0
 8000b08:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
	USART_InitStruct.USART_Mode = USART_Mode_Tx | USART_Mode_Rx; // we want to enable the transmitter and the receiver
 8000b0c:	230c      	movs	r3, #12
 8000b0e:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
	USART_Init(USARTx, &USART_InitStruct);					// again all the properties are passed to the USART_Init function which takes care of all the bit setting
 8000b12:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000b16:	4858      	ldr	r0, [pc, #352]	; (8000c78 <init_USARTx+0x218>)
 8000b18:	4619      	mov	r1, r3
 8000b1a:	f004 f989 	bl	8004e30 <USART_Init>
	 * and the interrupt controller is configured 
	 * to jump to the USART1_IRQHandler() function
	 * if the USART1 receive interrupt occurs
	 */
	// finally this enables the complete USART1 peripheral
	USART_Cmd(USARTx, ENABLE);
 8000b1e:	4856      	ldr	r0, [pc, #344]	; (8000c78 <init_USARTx+0x218>)
 8000b20:	2101      	movs	r1, #1
 8000b22:	f004 faeb 	bl	80050fc <USART_Cmd>

		/* setup DMA */

	// enable clock 
	RCC_AHB1PeriphClockCmd (USARTx_DMA_CLK, ENABLE); 
 8000b26:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 8000b2a:	2101      	movs	r1, #1
 8000b2c:	f003 fee6 	bl	80048fc <RCC_AHB1PeriphClockCmd>
	
	// start with blank DMA configuration
	DMA_DeInit (USARTx_TX_DMA_STREAM);
 8000b30:	4852      	ldr	r0, [pc, #328]	; (8000c7c <init_USARTx+0x21c>)
 8000b32:	f002 fc4f 	bl	80033d4 <DMA_DeInit>
	DMA_DeInit (USARTx_RX_DMA_STREAM);
 8000b36:	4852      	ldr	r0, [pc, #328]	; (8000c80 <init_USARTx+0x220>)
 8000b38:	f002 fc4c 	bl	80033d4 <DMA_DeInit>

	// check if DMA stream is disabled before enabling 
	// this is useful when stream is enabled and disabled multiple times. 
	while (DMA_GetCmdStatus (USARTx_TX_DMA_STREAM) != DISABLE);
 8000b3c:	bf00      	nop
 8000b3e:	484f      	ldr	r0, [pc, #316]	; (8000c7c <init_USARTx+0x21c>)
 8000b40:	f003 f858 	bl	8003bf4 <DMA_GetCmdStatus>
 8000b44:	4603      	mov	r3, r0
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	d1f9      	bne.n	8000b3e <init_USARTx+0xde>
	while (DMA_GetCmdStatus (USARTx_RX_DMA_STREAM) != DISABLE);
 8000b4a:	bf00      	nop
 8000b4c:	484c      	ldr	r0, [pc, #304]	; (8000c80 <init_USARTx+0x220>)
 8000b4e:	f003 f851 	bl	8003bf4 <DMA_GetCmdStatus>
 8000b52:	4603      	mov	r3, r0
 8000b54:	2b00      	cmp	r3, #0
 8000b56:	d1f9      	bne.n	8000b4c <init_USARTx+0xec>
	
	
	DMA_StructInit(&DMA_InitStruct);
 8000b58:	463b      	mov	r3, r7
 8000b5a:	4618      	mov	r0, r3
 8000b5c:	f002 ff14 	bl	8003988 <DMA_StructInit>
  	//Configure DMA Initialization Structure
	//DMA_InitStruct.DMA_FIFOMode = DMA_FIFOMode_Disable ;
 	//DMA_InitStruct.DMA_FIFOThreshold = DMA_FIFOThreshold_HalfFull ;
  	//DMA_InitStruct.DMA_MemoryBurst = DMA_MemoryBurst_Single ;
  	DMA_InitStruct.DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
 8000b60:	2300      	movs	r3, #0
 8000b62:	623b      	str	r3, [r7, #32]
  	DMA_InitStruct.DMA_MemoryInc = DMA_MemoryInc_Enable;
 8000b64:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000b68:	61bb      	str	r3, [r7, #24]
  	DMA_InitStruct.DMA_Mode = DMA_Mode_Normal;
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	627b      	str	r3, [r7, #36]	; 0x24
  	DMA_InitStruct.DMA_PeripheralBaseAddr =(uint32_t) (&(USARTx->DR)) ;
 8000b6e:	4b45      	ldr	r3, [pc, #276]	; (8000c84 <init_USARTx+0x224>)
 8000b70:	607b      	str	r3, [r7, #4]
  	DMA_InitStruct.DMA_PeripheralBurst = DMA_PeripheralBurst_Single;
 8000b72:	2300      	movs	r3, #0
 8000b74:	63bb      	str	r3, [r7, #56]	; 0x38
  	DMA_InitStruct.DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
 8000b76:	2300      	movs	r3, #0
 8000b78:	61fb      	str	r3, [r7, #28]
  	DMA_InitStruct.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 8000b7a:	2300      	movs	r3, #0
 8000b7c:	617b      	str	r3, [r7, #20]
  	DMA_InitStruct.DMA_Priority = DMA_Priority_High;
 8000b7e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000b82:	62bb      	str	r3, [r7, #40]	; 0x28
  	// Configure TX DMA 
  	DMA_InitStruct.DMA_Channel = USARTx_TX_DMA_CHANNEL ;
 8000b84:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000b88:	603b      	str	r3, [r7, #0]
  	DMA_InitStruct.DMA_DIR = DMA_DIR_MemoryToPeripheral ;
 8000b8a:	2340      	movs	r3, #64	; 0x40
 8000b8c:	60fb      	str	r3, [r7, #12]
  	DMA_InitStruct.DMA_Memory0BaseAddr = (uint32_t) &bufferTXusart ;
 8000b8e:	4b3e      	ldr	r3, [pc, #248]	; (8000c88 <init_USARTx+0x228>)
 8000b90:	60bb      	str	r3, [r7, #8]
	DMA_InitStruct.DMA_BufferSize = MAX_BUFFER_LENGTH;
 8000b92:	23c8      	movs	r3, #200	; 0xc8
 8000b94:	613b      	str	r3, [r7, #16]
  	DMA_Init(USARTx_TX_DMA_STREAM, &DMA_InitStruct);
 8000b96:	463b      	mov	r3, r7
 8000b98:	4838      	ldr	r0, [pc, #224]	; (8000c7c <init_USARTx+0x21c>)
 8000b9a:	4619      	mov	r1, r3
 8000b9c:	f002 fd30 	bl	8003600 <DMA_Init>
	// Configure RX DMA 
  	DMA_InitStruct.DMA_Channel = USARTx_RX_DMA_CHANNEL ;
 8000ba0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000ba4:	603b      	str	r3, [r7, #0]
	DMA_InitStruct.DMA_DIR = DMA_DIR_PeripheralToMemory ;
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	60fb      	str	r3, [r7, #12]
	DMA_InitStruct.DMA_Memory0BaseAddr = (uint32_t)&bufferRXusart; 
 8000baa:	4b38      	ldr	r3, [pc, #224]	; (8000c8c <init_USARTx+0x22c>)
 8000bac:	60bb      	str	r3, [r7, #8]
	DMA_InitStruct.DMA_BufferSize = MAX_BUFFER_LENGTH;
 8000bae:	23c8      	movs	r3, #200	; 0xc8
 8000bb0:	613b      	str	r3, [r7, #16]
	DMA_Init(USARTx_RX_DMA_STREAM, &DMA_InitStruct);	
 8000bb2:	463b      	mov	r3, r7
 8000bb4:	4832      	ldr	r0, [pc, #200]	; (8000c80 <init_USARTx+0x220>)
 8000bb6:	4619      	mov	r1, r3
 8000bb8:	f002 fd22 	bl	8003600 <DMA_Init>
	
	DMA_ITConfig(USARTx_TX_DMA_STREAM, DMA_IT_TC, ENABLE); 
 8000bbc:	482f      	ldr	r0, [pc, #188]	; (8000c7c <init_USARTx+0x21c>)
 8000bbe:	2110      	movs	r1, #16
 8000bc0:	2201      	movs	r2, #1
 8000bc2:	f003 f895 	bl	8003cf0 <DMA_ITConfig>
	DMA_ITConfig(USARTx_RX_DMA_STREAM, DMA_IT_TC, ENABLE); 
 8000bc6:	482e      	ldr	r0, [pc, #184]	; (8000c80 <init_USARTx+0x220>)
 8000bc8:	2110      	movs	r1, #16
 8000bca:	2201      	movs	r2, #1
 8000bcc:	f003 f890 	bl	8003cf0 <DMA_ITConfig>
  
	USART_ClearFlag(USARTx, USART_FLAG_TXE);
 8000bd0:	4829      	ldr	r0, [pc, #164]	; (8000c78 <init_USARTx+0x218>)
 8000bd2:	2180      	movs	r1, #128	; 0x80
 8000bd4:	f004 fb4c 	bl	8005270 <USART_ClearFlag>
	USART_ClearFlag(USARTx, USART_FLAG_RXNE);
 8000bd8:	4827      	ldr	r0, [pc, #156]	; (8000c78 <init_USARTx+0x218>)
 8000bda:	2120      	movs	r1, #32
 8000bdc:	f004 fb48 	bl	8005270 <USART_ClearFlag>
  	
	// enable the interrupt in the NVIC
 	NVIC_InitStruct.NVIC_IRQChannel = USARTx_TX_DMA_IRQn;
 8000be0:	2346      	movs	r3, #70	; 0x46
 8000be2:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  	NVIC_InitStruct.NVIC_IRQChannelPreemptionPriority = configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY + 2;
 8000be6:	2307      	movs	r3, #7
 8000be8:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
 	NVIC_InitStruct.NVIC_IRQChannelSubPriority = 0x1;
 8000bec:	2301      	movs	r3, #1
 8000bee:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  	NVIC_InitStruct.NVIC_IRQChannelCmd = ENABLE;
 8000bf2:	2301      	movs	r3, #1
 8000bf4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  	NVIC_Init (&NVIC_InitStruct);
 8000bf8:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000bfc:	4618      	mov	r0, r3
 8000bfe:	f002 fb41 	bl	8003284 <NVIC_Init>
	// enable the interrupt in the NVIC
 	NVIC_InitStruct.NVIC_IRQChannel = USARTx_RX_DMA_IRQn;
 8000c02:	2344      	movs	r3, #68	; 0x44
 8000c04:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
   	NVIC_InitStruct.NVIC_IRQChannelPreemptionPriority = configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY + 2;
 8000c08:	2307      	movs	r3, #7
 8000c0a:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
 	NVIC_InitStruct.NVIC_IRQChannelSubPriority = 0x1;
 8000c0e:	2301      	movs	r3, #1
 8000c10:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  	NVIC_InitStruct.NVIC_IRQChannelCmd = ENABLE;
 8000c14:	2301      	movs	r3, #1
 8000c16:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  	NVIC_Init (&NVIC_InitStruct);
 8000c1a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000c1e:	4618      	mov	r0, r3
 8000c20:	f002 fb30 	bl	8003284 <NVIC_Init>
  	// Enable dma tx and rx request
	USART_DMACmd (USARTx, USART_DMAReq_Tx, ENABLE);	
 8000c24:	4814      	ldr	r0, [pc, #80]	; (8000c78 <init_USARTx+0x218>)
 8000c26:	2180      	movs	r1, #128	; 0x80
 8000c28:	2201      	movs	r2, #1
 8000c2a:	f004 fabb 	bl	80051a4 <USART_DMACmd>
	USART_DMACmd (USARTx, USART_DMAReq_Rx, ENABLE);	
 8000c2e:	4812      	ldr	r0, [pc, #72]	; (8000c78 <init_USARTx+0x218>)
 8000c30:	2140      	movs	r1, #64	; 0x40
 8000c32:	2201      	movs	r2, #1
 8000c34:	f004 fab6 	bl	80051a4 <USART_DMACmd>
	
	DMA_Cmd(USARTx_TX_DMA_STREAM, DISABLE);	
 8000c38:	4810      	ldr	r0, [pc, #64]	; (8000c7c <init_USARTx+0x21c>)
 8000c3a:	2100      	movs	r1, #0
 8000c3c:	f002 feda 	bl	80039f4 <DMA_Cmd>
	DMA_Cmd(USARTx_RX_DMA_STREAM, DISABLE);	
 8000c40:	480f      	ldr	r0, [pc, #60]	; (8000c80 <init_USARTx+0x220>)
 8000c42:	2100      	movs	r1, #0
 8000c44:	f002 fed6 	bl	80039f4 <DMA_Cmd>
	
	xSemaphoreDMAUSARTrx = xSemaphoreCreateBinary();
 8000c48:	2001      	movs	r0, #1
 8000c4a:	2100      	movs	r1, #0
 8000c4c:	2203      	movs	r2, #3
 8000c4e:	f001 f961 	bl	8001f14 <xQueueGenericCreate>
 8000c52:	4602      	mov	r2, r0
 8000c54:	4b0e      	ldr	r3, [pc, #56]	; (8000c90 <init_USARTx+0x230>)
 8000c56:	601a      	str	r2, [r3, #0]
	xSemaphoreDMAUSARTtx = xSemaphoreCreateBinary();
 8000c58:	2001      	movs	r0, #1
 8000c5a:	2100      	movs	r1, #0
 8000c5c:	2203      	movs	r2, #3
 8000c5e:	f001 f959 	bl	8001f14 <xQueueGenericCreate>
 8000c62:	4602      	mov	r2, r0
 8000c64:	4b0b      	ldr	r3, [pc, #44]	; (8000c94 <init_USARTx+0x234>)
 8000c66:	601a      	str	r2, [r3, #0]
}
 8000c68:	3758      	adds	r7, #88	; 0x58
 8000c6a:	46bd      	mov	sp, r7
 8000c6c:	bd80      	pop	{r7, pc}
 8000c6e:	bf00      	nop
 8000c70:	40020000 	.word	0x40020000
 8000c74:	40021800 	.word	0x40021800
 8000c78:	40011000 	.word	0x40011000
 8000c7c:	400264b8 	.word	0x400264b8
 8000c80:	40026488 	.word	0x40026488
 8000c84:	40011004 	.word	0x40011004
 8000c88:	20013360 	.word	0x20013360
 8000c8c:	2001342c 	.word	0x2001342c
 8000c90:	20013428 	.word	0x20013428
 8000c94:	200134f4 	.word	0x200134f4

08000c98 <DMA2_Stream5_IRQHandler>:

void DMA2_Stream5_IRQHandler()
{
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	b082      	sub	sp, #8
 8000c9c:	af00      	add	r7, sp, #0
	/*!	\var static unsigned portBASE_TYPE xHigherPriorityTaskWoken
	 * 	\brief Indicates if higher priority has been woken
	 */

	unsigned portBASE_TYPE xHigherPriorityTaskWoken = pdFALSE;
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	607b      	str	r3, [r7, #4]

 // Test if DMA Stream Transfer Complete interrupt
  if (DMA_GetITStatus (USARTx_RX_DMA_STREAM, USARTx_RX_DMA_FLAG_TCIF)) {
 8000ca2:	4813      	ldr	r0, [pc, #76]	; (8000cf0 <DMA2_Stream5_IRQHandler+0x58>)
 8000ca4:	4913      	ldr	r1, [pc, #76]	; (8000cf4 <DMA2_Stream5_IRQHandler+0x5c>)
 8000ca6:	f003 f8d9 	bl	8003e5c <DMA_GetITStatus>
 8000caa:	4603      	mov	r3, r0
 8000cac:	2b00      	cmp	r3, #0
 8000cae:	d014      	beq.n	8000cda <DMA2_Stream5_IRQHandler+0x42>
 	taskENTER_CRITICAL();
 8000cb0:	f001 fe10 	bl	80028d4 <vPortEnterCritical>
	DMA_ClearITPendingBit (USARTx_RX_DMA_STREAM,  USARTx_RX_DMA_FLAG_TCIF);
 8000cb4:	480e      	ldr	r0, [pc, #56]	; (8000cf0 <DMA2_Stream5_IRQHandler+0x58>)
 8000cb6:	490f      	ldr	r1, [pc, #60]	; (8000cf4 <DMA2_Stream5_IRQHandler+0x5c>)
 8000cb8:	f003 fa8c 	bl	80041d4 <DMA_ClearITPendingBit>
	//DE();
	DMA_Cmd(USARTx_RX_DMA_STREAM, DISABLE);		
 8000cbc:	480c      	ldr	r0, [pc, #48]	; (8000cf0 <DMA2_Stream5_IRQHandler+0x58>)
 8000cbe:	2100      	movs	r1, #0
 8000cc0:	f002 fe98 	bl	80039f4 <DMA_Cmd>

	xSemaphoreGiveFromISR( xSemaphoreDMAUSARTrx, &xHigherPriorityTaskWoken );
 8000cc4:	4b0c      	ldr	r3, [pc, #48]	; (8000cf8 <DMA2_Stream5_IRQHandler+0x60>)
 8000cc6:	681a      	ldr	r2, [r3, #0]
 8000cc8:	1d3b      	adds	r3, r7, #4
 8000cca:	4610      	mov	r0, r2
 8000ccc:	2100      	movs	r1, #0
 8000cce:	461a      	mov	r2, r3
 8000cd0:	2300      	movs	r3, #0
 8000cd2:	f001 fa11 	bl	80020f8 <xQueueGenericSendFromISR>
	taskEXIT_CRITICAL(); //
 8000cd6:	f001 fe0d 	bl	80028f4 <vPortExitCritical>
}	
 portEND_SWITCHING_ISR( xHigherPriorityTaskWoken );
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	d003      	beq.n	8000ce8 <DMA2_Stream5_IRQHandler+0x50>
 8000ce0:	4b06      	ldr	r3, [pc, #24]	; (8000cfc <DMA2_Stream5_IRQHandler+0x64>)
 8000ce2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000ce6:	601a      	str	r2, [r3, #0]
}
 8000ce8:	3708      	adds	r7, #8
 8000cea:	46bd      	mov	sp, r7
 8000cec:	bd80      	pop	{r7, pc}
 8000cee:	bf00      	nop
 8000cf0:	40026488 	.word	0x40026488
 8000cf4:	20008800 	.word	0x20008800
 8000cf8:	20013428 	.word	0x20013428
 8000cfc:	e000ed04 	.word	0xe000ed04

08000d00 <DMA2_Stream7_IRQHandler>:
void DMA2_Stream7_IRQHandler()
{
 8000d00:	b580      	push	{r7, lr}
 8000d02:	b082      	sub	sp, #8
 8000d04:	af00      	add	r7, sp, #0
	/*!	\var static unsigned portBASE_TYPE xHigherPriorityTaskWoken
	 * 	\brief Indicates if higher priority has been woken
	 */

	unsigned portBASE_TYPE xHigherPriorityTaskWoken = pdFALSE;
 8000d06:	2300      	movs	r3, #0
 8000d08:	607b      	str	r3, [r7, #4]

  // Test if DMA Stream Transfer Complete interrupt
  if (DMA_GetITStatus (USARTx_TX_DMA_STREAM,  USARTx_TX_DMA_FLAG_TCIF)) {
 8000d0a:	4815      	ldr	r0, [pc, #84]	; (8000d60 <DMA2_Stream7_IRQHandler+0x60>)
 8000d0c:	4915      	ldr	r1, [pc, #84]	; (8000d64 <DMA2_Stream7_IRQHandler+0x64>)
 8000d0e:	f003 f8a5 	bl	8003e5c <DMA_GetITStatus>
 8000d12:	4603      	mov	r3, r0
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	d019      	beq.n	8000d4c <DMA2_Stream7_IRQHandler+0x4c>
    //if (USART_GetITStatus ( USARTx, USART_IT_TC)){ 
    taskENTER_CRITICAL(); 	
 8000d18:	f001 fddc 	bl	80028d4 <vPortEnterCritical>
	DMA_ClearITPendingBit (USARTx_TX_DMA_STREAM, USARTx_TX_DMA_FLAG_TCIF);
 8000d1c:	4810      	ldr	r0, [pc, #64]	; (8000d60 <DMA2_Stream7_IRQHandler+0x60>)
 8000d1e:	4911      	ldr	r1, [pc, #68]	; (8000d64 <DMA2_Stream7_IRQHandler+0x64>)
 8000d20:	f003 fa58 	bl	80041d4 <DMA_ClearITPendingBit>
	USART_ClearITPendingBit ( USARTx, USART_IT_TC);
 8000d24:	4810      	ldr	r0, [pc, #64]	; (8000d68 <DMA2_Stream7_IRQHandler+0x68>)
 8000d26:	f240 6126 	movw	r1, #1574	; 0x626
 8000d2a:	f004 fb03 	bl	8005334 <USART_ClearITPendingBit>
	
	//DE();
	DMA_Cmd(USARTx_TX_DMA_STREAM, DISABLE);		
 8000d2e:	480c      	ldr	r0, [pc, #48]	; (8000d60 <DMA2_Stream7_IRQHandler+0x60>)
 8000d30:	2100      	movs	r1, #0
 8000d32:	f002 fe5f 	bl	80039f4 <DMA_Cmd>
	
	xSemaphoreGiveFromISR( xSemaphoreDMAUSARTtx, &xHigherPriorityTaskWoken );
 8000d36:	4b0d      	ldr	r3, [pc, #52]	; (8000d6c <DMA2_Stream7_IRQHandler+0x6c>)
 8000d38:	681a      	ldr	r2, [r3, #0]
 8000d3a:	1d3b      	adds	r3, r7, #4
 8000d3c:	4610      	mov	r0, r2
 8000d3e:	2100      	movs	r1, #0
 8000d40:	461a      	mov	r2, r3
 8000d42:	2300      	movs	r3, #0
 8000d44:	f001 f9d8 	bl	80020f8 <xQueueGenericSendFromISR>
 	taskEXIT_CRITICAL();  
 8000d48:	f001 fdd4 	bl	80028f4 <vPortExitCritical>
 }
   portEND_SWITCHING_ISR( xHigherPriorityTaskWoken );
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d003      	beq.n	8000d5a <DMA2_Stream7_IRQHandler+0x5a>
 8000d52:	4b07      	ldr	r3, [pc, #28]	; (8000d70 <DMA2_Stream7_IRQHandler+0x70>)
 8000d54:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000d58:	601a      	str	r2, [r3, #0]
}
 8000d5a:	3708      	adds	r7, #8
 8000d5c:	46bd      	mov	sp, r7
 8000d5e:	bd80      	pop	{r7, pc}
 8000d60:	400264b8 	.word	0x400264b8
 8000d64:	28008000 	.word	0x28008000
 8000d68:	40011000 	.word	0x40011000
 8000d6c:	200134f4 	.word	0x200134f4
 8000d70:	e000ed04 	.word	0xe000ed04

08000d74 <usart_dma_write>:


int usart_dma_write( uint8_t *bufTX,  uint16_t lenTX)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b082      	sub	sp, #8
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	6078      	str	r0, [r7, #4]
 8000d7c:	460b      	mov	r3, r1
 8000d7e:	807b      	strh	r3, [r7, #2]
		/*! usart_dma_read it has to be used with \n
		 * memcpy from bufferRX right after it has recieve \n
		 * data on SPI. */


		DMA_SetCurrDataCounter(USARTx_TX_DMA_STREAM, lenTX);
 8000d80:	887b      	ldrh	r3, [r7, #2]
 8000d82:	480f      	ldr	r0, [pc, #60]	; (8000dc0 <usart_dma_write+0x4c>)
 8000d84:	4619      	mov	r1, r3
 8000d86:	f002 fec1 	bl	8003b0c <DMA_SetCurrDataCounter>
		USARTx_TX_DMA_STREAM->M0AR =(uint32_t)bufTX;	
 8000d8a:	4b0d      	ldr	r3, [pc, #52]	; (8000dc0 <usart_dma_write+0x4c>)
 8000d8c:	687a      	ldr	r2, [r7, #4]
 8000d8e:	60da      	str	r2, [r3, #12]

		//DD(); // chip select 
		DMA_Cmd(USARTx_TX_DMA_STREAM, ENABLE);		
 8000d90:	480b      	ldr	r0, [pc, #44]	; (8000dc0 <usart_dma_write+0x4c>)
 8000d92:	2101      	movs	r1, #1
 8000d94:	f002 fe2e 	bl	80039f4 <DMA_Cmd>
	
		/* Block until the semaphore is given */
		if ( xSemaphoreTake(xSemaphoreDMAUSARTtx, 10/portTICK_RATE_MS ) == pdTRUE )
 8000d98:	4b0a      	ldr	r3, [pc, #40]	; (8000dc4 <usart_dma_write+0x50>)
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	4618      	mov	r0, r3
 8000d9e:	2100      	movs	r1, #0
 8000da0:	220a      	movs	r2, #10
 8000da2:	2300      	movs	r3, #0
 8000da4:	f001 fa12 	bl	80021cc <xQueueGenericReceive>
 8000da8:	4603      	mov	r3, r0
 8000daa:	2b01      	cmp	r3, #1
 8000dac:	d002      	beq.n	8000db4 <usart_dma_write+0x40>

		}
		else
		{
			// error taking semaphore
			return -1;
 8000dae:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000db2:	e000      	b.n	8000db6 <usart_dma_write+0x42>
		}

		return 0;
 8000db4:	2300      	movs	r3, #0


}
 8000db6:	4618      	mov	r0, r3
 8000db8:	3708      	adds	r7, #8
 8000dba:	46bd      	mov	sp, r7
 8000dbc:	bd80      	pop	{r7, pc}
 8000dbe:	bf00      	nop
 8000dc0:	400264b8 	.word	0x400264b8
 8000dc4:	200134f4 	.word	0x200134f4

08000dc8 <usart_dma_read>:

int usart_dma_read( uint8_t *bufRX,  uint16_t lenRX)
{
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	b082      	sub	sp, #8
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	6078      	str	r0, [r7, #4]
 8000dd0:	460b      	mov	r3, r1
 8000dd2:	807b      	strh	r3, [r7, #2]
		
		
		DMA_SetCurrDataCounter(USARTx_RX_DMA_STREAM, lenRX);
 8000dd4:	887b      	ldrh	r3, [r7, #2]
 8000dd6:	480f      	ldr	r0, [pc, #60]	; (8000e14 <usart_dma_read+0x4c>)
 8000dd8:	4619      	mov	r1, r3
 8000dda:	f002 fe97 	bl	8003b0c <DMA_SetCurrDataCounter>
		
		USARTx_TX_DMA_STREAM->M0AR =(uint32_t)bufferRXusart;	
 8000dde:	4b0e      	ldr	r3, [pc, #56]	; (8000e18 <usart_dma_read+0x50>)
 8000de0:	4a0e      	ldr	r2, [pc, #56]	; (8000e1c <usart_dma_read+0x54>)
 8000de2:	60da      	str	r2, [r3, #12]

		//DD(); // chip select 
		DMA_Cmd(USARTx_RX_DMA_STREAM, ENABLE);		
 8000de4:	480b      	ldr	r0, [pc, #44]	; (8000e14 <usart_dma_read+0x4c>)
 8000de6:	2101      	movs	r1, #1
 8000de8:	f002 fe04 	bl	80039f4 <DMA_Cmd>

		/* Block until the semaphore is given */
		if ( xSemaphoreTake(xSemaphoreDMAUSARTrx, 10/portTICK_RATE_MS) == pdTRUE )
 8000dec:	4b0c      	ldr	r3, [pc, #48]	; (8000e20 <usart_dma_read+0x58>)
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	4618      	mov	r0, r3
 8000df2:	2100      	movs	r1, #0
 8000df4:	220a      	movs	r2, #10
 8000df6:	2300      	movs	r3, #0
 8000df8:	f001 f9e8 	bl	80021cc <xQueueGenericReceive>
 8000dfc:	4603      	mov	r3, r0
 8000dfe:	2b01      	cmp	r3, #1
 8000e00:	d002      	beq.n	8000e08 <usart_dma_read+0x40>
			
		}
		else
		{
			// error taking semaphore
			return -1;
 8000e02:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000e06:	e000      	b.n	8000e0a <usart_dma_read+0x42>
		}

		return 0;
 8000e08:	2300      	movs	r3, #0


}
 8000e0a:	4618      	mov	r0, r3
 8000e0c:	3708      	adds	r7, #8
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	bd80      	pop	{r7, pc}
 8000e12:	bf00      	nop
 8000e14:	40026488 	.word	0x40026488
 8000e18:	400264b8 	.word	0x400264b8
 8000e1c:	2001342c 	.word	0x2001342c
 8000e20:	20013428 	.word	0x20013428

08000e24 <usart_receive>:
	
	return usart_dma_write ( buf, icComH.frames_no*16 ); 
}

int usart_receive ( uint8_t * buf, uint16_t len) 
{
 8000e24:	b580      	push	{r7, lr}
 8000e26:	b088      	sub	sp, #32
 8000e28:	af00      	add	r7, sp, #0
 8000e2a:	6078      	str	r0, [r7, #4]
 8000e2c:	460b      	mov	r3, r1
 8000e2e:	807b      	strh	r3, [r7, #2]

		
	ic_comm_header_TypeDef 	icComH;

	icComH.id = 		IC_COMM_ID_READ; 
 8000e30:	2331      	movs	r3, #49	; 0x31
 8000e32:	81bb      	strh	r3, [r7, #12]
	icComH.data_length = 	len; 
 8000e34:	887b      	ldrh	r3, [r7, #2]
 8000e36:	827b      	strh	r3, [r7, #18]
	icComH.frames_no   =	( len + 4 ) / 16;
 8000e38:	887b      	ldrh	r3, [r7, #2]
 8000e3a:	3304      	adds	r3, #4
 8000e3c:	2b00      	cmp	r3, #0
 8000e3e:	da00      	bge.n	8000e42 <usart_receive+0x1e>
 8000e40:	330f      	adds	r3, #15
 8000e42:	111b      	asrs	r3, r3, #4
 8000e44:	b29b      	uxth	r3, r3
 8000e46:	82fb      	strh	r3, [r7, #22]
	(len + 4 ) % 16 ? icComH.frames_no +=1 : 0; 
 8000e48:	887b      	ldrh	r3, [r7, #2]
 8000e4a:	3304      	adds	r3, #4
 8000e4c:	f003 030f 	and.w	r3, r3, #15
 8000e50:	2b00      	cmp	r3, #0
 8000e52:	d003      	beq.n	8000e5c <usart_receive+0x38>
 8000e54:	8afb      	ldrh	r3, [r7, #22]
 8000e56:	3301      	adds	r3, #1
 8000e58:	b29b      	uxth	r3, r3
 8000e5a:	82fb      	strh	r3, [r7, #22]

	CRC_ResetDR();	
 8000e5c:	f002 fa8c 	bl	8003378 <CRC_ResetDR>
	icComH.CRC_data = CRC_CalcBlockCRC ( (uint32_t * ) &icComH, 3); 
 8000e60:	f107 030c 	add.w	r3, r7, #12
 8000e64:	4618      	mov	r0, r3
 8000e66:	2103      	movs	r1, #3
 8000e68:	f002 fa92 	bl	8003390 <CRC_CalcBlockCRC>
 8000e6c:	4603      	mov	r3, r0
 8000e6e:	61bb      	str	r3, [r7, #24]
//	CRC_ResetDR();	
//	uint32_t crc 	= CRC_CalcBlockCRC ( (uint32_t * ) buf,    len);
	
	
	usart_dma_write ( (uint8_t*)&icComH, 16); 
 8000e70:	f107 030c 	add.w	r3, r7, #12
 8000e74:	4618      	mov	r0, r3
 8000e76:	2110      	movs	r1, #16
 8000e78:	f7ff ff7c 	bl	8000d74 <usart_dma_write>
//	buf [ icComH.frames_no * 16 + 1]	=	crc << 16;
//	buf [ icComH.frames_no * 16 + 2]	=	crc << 8;
//	buf [ icComH.frames_no * 16 + 3]	=	crc ;
	
	// read header 
	usart_dma_read ( (uint8_t *)buf , icComH.frames_no*16);
 8000e7c:	8afb      	ldrh	r3, [r7, #22]
 8000e7e:	011b      	lsls	r3, r3, #4
 8000e80:	b29b      	uxth	r3, r3
 8000e82:	6878      	ldr	r0, [r7, #4]
 8000e84:	4619      	mov	r1, r3
 8000e86:	f7ff ff9f 	bl	8000dc8 <usart_dma_read>

	// reset crc data register 
	CRC_ResetDR();
 8000e8a:	f002 fa75 	bl	8003378 <CRC_ResetDR>
	int i;

	if ( ! CRC_CalcBlockCRC ( (uint32_t * )bufferRXusart, (4*icComH.frames_no ) ) )
 8000e8e:	8afb      	ldrh	r3, [r7, #22]
 8000e90:	009b      	lsls	r3, r3, #2
 8000e92:	4811      	ldr	r0, [pc, #68]	; (8000ed8 <usart_receive+0xb4>)
 8000e94:	4619      	mov	r1, r3
 8000e96:	f002 fa7b 	bl	8003390 <CRC_CalcBlockCRC>
 8000e9a:	4603      	mov	r3, r0
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	d115      	bne.n	8000ecc <usart_receive+0xa8>
	{
		// data received are correct 
		for (i = 0; i < 16*icComH.frames_no - 4; i ++ ) buf[i] = bufferRXusart[i]; 	
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	61fb      	str	r3, [r7, #28]
 8000ea4:	e00a      	b.n	8000ebc <usart_receive+0x98>
 8000ea6:	69fb      	ldr	r3, [r7, #28]
 8000ea8:	687a      	ldr	r2, [r7, #4]
 8000eaa:	4413      	add	r3, r2
 8000eac:	490a      	ldr	r1, [pc, #40]	; (8000ed8 <usart_receive+0xb4>)
 8000eae:	69fa      	ldr	r2, [r7, #28]
 8000eb0:	440a      	add	r2, r1
 8000eb2:	7812      	ldrb	r2, [r2, #0]
 8000eb4:	701a      	strb	r2, [r3, #0]
 8000eb6:	69fb      	ldr	r3, [r7, #28]
 8000eb8:	3301      	adds	r3, #1
 8000eba:	61fb      	str	r3, [r7, #28]
 8000ebc:	8afb      	ldrh	r3, [r7, #22]
 8000ebe:	011b      	lsls	r3, r3, #4
 8000ec0:	1f1a      	subs	r2, r3, #4
 8000ec2:	69fb      	ldr	r3, [r7, #28]
 8000ec4:	429a      	cmp	r2, r3
 8000ec6:	dcee      	bgt.n	8000ea6 <usart_receive+0x82>
		return 0;
 8000ec8:	2300      	movs	r3, #0
 8000eca:	e001      	b.n	8000ed0 <usart_receive+0xac>
	}
	else 
	{
		// error receiving data via usart
		return -1; 
 8000ecc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
	}

	return 0; 
}
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	3720      	adds	r7, #32
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	bd80      	pop	{r7, pc}
 8000ed8:	2001342c 	.word	0x2001342c

08000edc <NVIC_SetPendingIRQ>:
    The interrupt number cannot be a negative value.

    \param [in]      IRQn  Number of the interrupt for set pending
 */
static __INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 8000edc:	b480      	push	{r7}
 8000ede:	b083      	sub	sp, #12
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	4603      	mov	r3, r0
 8000ee4:	71fb      	strb	r3, [r7, #7]
  NVIC->ISPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* set interrupt pending */
 8000ee6:	4b09      	ldr	r3, [pc, #36]	; (8000f0c <NVIC_SetPendingIRQ+0x30>)
 8000ee8:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8000eec:	0952      	lsrs	r2, r2, #5
 8000eee:	79f9      	ldrb	r1, [r7, #7]
 8000ef0:	f001 011f 	and.w	r1, r1, #31
 8000ef4:	2001      	movs	r0, #1
 8000ef6:	fa00 f101 	lsl.w	r1, r0, r1
 8000efa:	3240      	adds	r2, #64	; 0x40
 8000efc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8000f00:	370c      	adds	r7, #12
 8000f02:	46bd      	mov	sp, r7
 8000f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f08:	4770      	bx	lr
 8000f0a:	bf00      	nop
 8000f0c:	e000e100 	.word	0xe000e100

08000f10 <main>:

#endif
/*-----------------------------------------------------------*/

int main(void)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	b084      	sub	sp, #16
 8000f14:	af04      	add	r7, sp, #16
	CoreSight_configure(SystemCoreClock);
	
	/*<! Configure the hardware ready to run the test. */
	t_printf("Starting\n");
#endif
	prvSetupHardware();
 8000f16:	f000 f831 	bl	8000f7c <prvSetupHardware>




	// set motor task 
	if (xTaskCreate(usart_task, "usart", configMINIMAL_STACK_SIZE * 10,		       				
 8000f1a:	2301      	movs	r3, #1
 8000f1c:	9300      	str	r3, [sp, #0]
 8000f1e:	2300      	movs	r3, #0
 8000f20:	9301      	str	r3, [sp, #4]
 8000f22:	2300      	movs	r3, #0
 8000f24:	9302      	str	r3, [sp, #8]
 8000f26:	2300      	movs	r3, #0
 8000f28:	9303      	str	r3, [sp, #12]
 8000f2a:	4809      	ldr	r0, [pc, #36]	; (8000f50 <main+0x40>)
 8000f2c:	4909      	ldr	r1, [pc, #36]	; (8000f54 <main+0x44>)
 8000f2e:	f44f 6220 	mov.w	r2, #2560	; 0xa00
 8000f32:	2300      	movs	r3, #0
 8000f34:	f000 f974 	bl	8001220 <xTaskGenericCreate>
 8000f38:	4603      	mov	r3, r0
 8000f3a:	2b01      	cmp	r3, #1
 8000f3c:	d002      	beq.n	8000f44 <main+0x34>
			!= pdTRUE)
	{
		#ifdef DEBUG
		t_printf("Error creating usart task.\n");
		#endif
		return -1;
 8000f3e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000f42:	e002      	b.n	8000f4a <main+0x3a>
	mainCREATE_SIMPLE_LED_FLASHER_DEMO_ONLY is set to 0 (at the top of this
	file).  See the comments at the top of this file for more information. */
	//prvOptionallyCreateComprehensveTestApplication();

	/* Start the scheduler. */
	vTaskStartScheduler();
 8000f44:	f000 fa20 	bl	8001388 <vTaskStartScheduler>
	/* If all is well, the scheduler will now be running, and the following line
	will never be reached.  If the following line does execute, then there was
	insufficient FreeRTOS heap memory available for the idle and/or timer tasks
	to be created.  See the memory management section on the FreeRTOS web site
	for more details. */
	for( ;; );
 8000f48:	e7fe      	b.n	8000f48 <main+0x38>
}
 8000f4a:	4618      	mov	r0, r3
 8000f4c:	46bd      	mov	sp, r7
 8000f4e:	bd80      	pop	{r7, pc}
 8000f50:	08000f59 	.word	0x08000f59
 8000f54:	08005668 	.word	0x08005668

08000f58 <usart_task>:


void usart_task(void * pvParameters) 
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b092      	sub	sp, #72	; 0x48
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	6078      	str	r0, [r7, #4]


	uint8_t str[50];
	int i = 0;
 8000f60:	2300      	movs	r3, #0
 8000f62:	647b      	str	r3, [r7, #68]	; 0x44
//	for (i = 0; i < 50; i++) str[i] =  i; 
	int len = 8;
 8000f64:	2308      	movs	r3, #8
 8000f66:	643b      	str	r3, [r7, #64]	; 0x40
	//	usart_dma_write ( str, len); 	
		
	//	usart_send( str, len); 
		//vTaskDelay(50/portTICK_RATE_MS);
		
		usart_receive ( str, len);
 8000f68:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8000f6a:	b29b      	uxth	r3, r3
 8000f6c:	f107 020c 	add.w	r2, r7, #12
 8000f70:	4610      	mov	r0, r2
 8000f72:	4619      	mov	r1, r3
 8000f74:	f7ff ff56 	bl	8000e24 <usart_receive>
			
	//	vTaskDelay(50/portTICK_RATE_MS);
	}
 8000f78:	e7f6      	b.n	8000f68 <usart_task+0x10>
 8000f7a:	bf00      	nop

08000f7c <prvSetupHardware>:
/*! 	\fn static void prvSetupHardware(void) 
 *	\brief Sets up hardware
 * 	
 */
void prvSetupHardware( void )
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	af00      	add	r7, sp, #0
	/* Setup STM32 system (clock, PLL and Flash configuration) */
	SystemInit();
 8000f80:	f000 f8a0 	bl	80010c4 <SystemInit>

	/* Ensure all priority bits are assigned as preemption priority bits. */
	NVIC_PriorityGroupConfig( NVIC_PriorityGroup_4 );
 8000f84:	f44f 7040 	mov.w	r0, #768	; 0x300
 8000f88:	f002 f952 	bl	8003230 <NVIC_PriorityGroupConfig>
	
	//init_SPIx();
	init_SPIx();	
 8000f8c:	f7ff f9c0 	bl	8000310 <init_SPIx>
	init_SPIy();
 8000f90:	f7ff fafa 	bl	8000588 <init_SPIy>
	// init USARTx 
	init_USARTx();
 8000f94:	f7ff fd64 	bl	8000a60 <init_USARTx>
	init_CRC();
 8000f98:	f7ff fd5a 	bl	8000a50 <init_CRC>

	
	
}
 8000f9c:	bd80      	pop	{r7, pc}
 8000f9e:	bf00      	nop

08000fa0 <vApplicationTickHook>:
/*-----------------------------------------------------------*/

void vApplicationTickHook( void )
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	af00      	add	r7, sp, #0
	#if ( mainCREATE_SIMPLE_LED_FLASHER_DEMO_ONLY == 0 )
	{
		/* Just to verify that the interrupt nesting behaves as expected,
		increment ulFPUInterruptNesting on entry, and decrement it on exit. */
		ulFPUInterruptNesting++;
 8000fa4:	4b06      	ldr	r3, [pc, #24]	; (8000fc0 <vApplicationTickHook+0x20>)
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	1c5a      	adds	r2, r3, #1
 8000faa:	4b05      	ldr	r3, [pc, #20]	; (8000fc0 <vApplicationTickHook+0x20>)
 8000fac:	601a      	str	r2, [r3, #0]

		/* Trigger a timer 2 interrupt, which will fill the registers with a
		different value and itself trigger a timer 3 interrupt.  Note that the
		timers are not actually used.  The timer 2 and 3 interrupt vectors are
		just used for convenience. */
		NVIC_SetPendingIRQ( TIM2_IRQn );
 8000fae:	201c      	movs	r0, #28
 8000fb0:	f7ff ff94 	bl	8000edc <NVIC_SetPendingIRQ>
		/* Ensure that, after returning from the nested interrupts, all the FPU
		registers contain the value to which they were set by the tick hook
		function. */
		//configASSERT( ulRegTestCheckFlopRegistersContainParameterValue( 0UL ) );

		ulFPUInterruptNesting--;
 8000fb4:	4b02      	ldr	r3, [pc, #8]	; (8000fc0 <vApplicationTickHook+0x20>)
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	1e5a      	subs	r2, r3, #1
 8000fba:	4b01      	ldr	r3, [pc, #4]	; (8000fc0 <vApplicationTickHook+0x20>)
 8000fbc:	601a      	str	r2, [r3, #0]
	}
	#endif
}
 8000fbe:	bd80      	pop	{r7, pc}
 8000fc0:	2000046c 	.word	0x2000046c

08000fc4 <TIM3_IRQHandler>:
	NVIC_Init( &NVIC_InitStructure );
}
/*-----------------------------------------------------------*/

void TIM3_IRQHandler( void )
{
 8000fc4:	b480      	push	{r7}
 8000fc6:	af00      	add	r7, sp, #0
	/* Just to verify that the interrupt nesting behaves as expected, increment
	ulFPUInterruptNesting on entry, and decrement it on exit. */
	ulFPUInterruptNesting++;
 8000fc8:	4b0b      	ldr	r3, [pc, #44]	; (8000ff8 <TIM3_IRQHandler+0x34>)
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	1c5a      	adds	r2, r3, #1
 8000fce:	4b0a      	ldr	r3, [pc, #40]	; (8000ff8 <TIM3_IRQHandler+0x34>)
 8000fd0:	601a      	str	r2, [r3, #0]

	/* This is the highest priority interrupt in the chain of forced nesting
	interrupts, so latch the maximum value reached by ulFPUInterruptNesting.
	This is done purely to allow verification that the nesting depth reaches
	that intended. */
	if( ulFPUInterruptNesting > ulMaxFPUInterruptNesting )
 8000fd2:	4b09      	ldr	r3, [pc, #36]	; (8000ff8 <TIM3_IRQHandler+0x34>)
 8000fd4:	681a      	ldr	r2, [r3, #0]
 8000fd6:	4b09      	ldr	r3, [pc, #36]	; (8000ffc <TIM3_IRQHandler+0x38>)
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	429a      	cmp	r2, r3
 8000fdc:	d903      	bls.n	8000fe6 <TIM3_IRQHandler+0x22>
	{
		ulMaxFPUInterruptNesting = ulFPUInterruptNesting;
 8000fde:	4b06      	ldr	r3, [pc, #24]	; (8000ff8 <TIM3_IRQHandler+0x34>)
 8000fe0:	681a      	ldr	r2, [r3, #0]
 8000fe2:	4b06      	ldr	r3, [pc, #24]	; (8000ffc <TIM3_IRQHandler+0x38>)
 8000fe4:	601a      	str	r2, [r3, #0]

	/* Fill the FPU registers with 99 to overwrite the values written by
	TIM2_IRQHandler(). */
	//vRegTestClearFlopRegistersToParameterValue( 99UL );

	ulFPUInterruptNesting--;
 8000fe6:	4b04      	ldr	r3, [pc, #16]	; (8000ff8 <TIM3_IRQHandler+0x34>)
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	1e5a      	subs	r2, r3, #1
 8000fec:	4b02      	ldr	r3, [pc, #8]	; (8000ff8 <TIM3_IRQHandler+0x34>)
 8000fee:	601a      	str	r2, [r3, #0]
}
 8000ff0:	46bd      	mov	sp, r7
 8000ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff6:	4770      	bx	lr
 8000ff8:	2000046c 	.word	0x2000046c
 8000ffc:	20000470 	.word	0x20000470

08001000 <TIM2_IRQHandler>:
/*-----------------------------------------------------------*/

void TIM2_IRQHandler( void )
{
 8001000:	b580      	push	{r7, lr}
 8001002:	af00      	add	r7, sp, #0
	/* Just to verify that the interrupt nesting behaves as expected, increment
	ulFPUInterruptNesting on entry, and decrement it on exit. */
	ulFPUInterruptNesting++;
 8001004:	4b06      	ldr	r3, [pc, #24]	; (8001020 <TIM2_IRQHandler+0x20>)
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	1c5a      	adds	r2, r3, #1
 800100a:	4b05      	ldr	r3, [pc, #20]	; (8001020 <TIM2_IRQHandler+0x20>)
 800100c:	601a      	str	r2, [r3, #0]
	/* Fill the FPU registers with 1. */
	//vRegTestClearFlopRegistersToParameterValue( 1UL );

	/* Trigger a timer 3 interrupt, which will fill the registers with a
	different value. */
	NVIC_SetPendingIRQ( TIM3_IRQn );
 800100e:	201d      	movs	r0, #29
 8001010:	f7ff ff64 	bl	8000edc <NVIC_SetPendingIRQ>
	/* Ensure that, after returning from the nesting interrupt, all the FPU
	registers contain the value to which they were set by this interrupt
	function. */
	//configASSERT( ulRegTestCheckFlopRegistersContainParameterValue( 1UL ) );

	ulFPUInterruptNesting--;
 8001014:	4b02      	ldr	r3, [pc, #8]	; (8001020 <TIM2_IRQHandler+0x20>)
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	1e5a      	subs	r2, r3, #1
 800101a:	4b01      	ldr	r3, [pc, #4]	; (8001020 <TIM2_IRQHandler+0x20>)
 800101c:	601a      	str	r2, [r3, #0]
}
 800101e:	bd80      	pop	{r7, pc}
 8001020:	2000046c 	.word	0x2000046c

08001024 <vApplicationMallocFailedHook>:


/*-----------------------------------------------------------*/

void vApplicationMallocFailedHook( void )
{
 8001024:	b580      	push	{r7, lr}
 8001026:	af00      	add	r7, sp, #0
	demo application.  If heap_1.c or heap_2.c are used, then the size of the
	heap available to pvPortMalloc() is defined by configTOTAL_HEAP_SIZE in
	FreeRTOSConfig.h, and the xPortGetFreeHeapSize() API function can be used
	to query the size of free heap space that remains (although it does not
	provide information on how the remaining heap might be fragmented). */
	taskDISABLE_INTERRUPTS();
 8001028:	f001 fc76 	bl	8002918 <ulPortSetInterruptMask>
	for( ;; );
 800102c:	e7fe      	b.n	800102c <vApplicationMallocFailedHook+0x8>
 800102e:	bf00      	nop

08001030 <vApplicationIdleHook>:
}
/*-----------------------------------------------------------*/

void vApplicationIdleHook( void )
{
 8001030:	b480      	push	{r7}
 8001032:	af00      	add	r7, sp, #0
	specified, or call vTaskDelay()).  If the application makes use of the
	vTaskDelete() API function (as this demo application does) then it is also
	important that vApplicationIdleHook() is permitted to return to its calling
	unction, because it is the responsibility of the idle task to clean up
	memory allocated by the kernel to any task that has since been deleted. */
}
 8001034:	46bd      	mov	sp, r7
 8001036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103a:	4770      	bx	lr

0800103c <vApplicationStackOverflowHook>:
/*-----------------------------------------------------------*/

void vApplicationStackOverflowHook( xTaskHandle pxTask, signed char *pcTaskName )
{
 800103c:	b580      	push	{r7, lr}
 800103e:	b082      	sub	sp, #8
 8001040:	af00      	add	r7, sp, #0
 8001042:	6078      	str	r0, [r7, #4]
 8001044:	6039      	str	r1, [r7, #0]
	( void ) pxTask;

	/* Run time stack overflow checking is performed if
	configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2.  This hook
	function is called if a stack overflow is detected. */
	taskDISABLE_INTERRUPTS();
 8001046:	f001 fc67 	bl	8002918 <ulPortSetInterruptMask>
	for( ;; );
 800104a:	e7fe      	b.n	800104a <vApplicationStackOverflowHook+0xe>

0800104c <assert_failed>:
}
///*-----------------------------------------------------------*/
void assert_failed(uint8_t* file, uint32_t line){}
 800104c:	b480      	push	{r7}
 800104e:	b083      	sub	sp, #12
 8001050:	af00      	add	r7, sp, #0
 8001052:	6078      	str	r0, [r7, #4]
 8001054:	6039      	str	r1, [r7, #0]
 8001056:	370c      	adds	r7, #12
 8001058:	46bd      	mov	sp, r7
 800105a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105e:	4770      	bx	lr

08001060 <Reset_Handler>:
 8001060:	2100      	movs	r1, #0
 8001062:	f000 b804 	b.w	800106e <LoopCopyDataInit>

08001066 <CopyDataInit>:
 8001066:	4b10      	ldr	r3, [pc, #64]	; (80010a8 <LoopFillZerobss+0x22>)
 8001068:	585b      	ldr	r3, [r3, r1]
 800106a:	5043      	str	r3, [r0, r1]
 800106c:	3104      	adds	r1, #4

0800106e <LoopCopyDataInit>:
 800106e:	480f      	ldr	r0, [pc, #60]	; (80010ac <LoopFillZerobss+0x26>)
 8001070:	4b0f      	ldr	r3, [pc, #60]	; (80010b0 <LoopFillZerobss+0x2a>)
 8001072:	1842      	adds	r2, r0, r1
 8001074:	429a      	cmp	r2, r3
 8001076:	f4ff aff6 	bcc.w	8001066 <CopyDataInit>
 800107a:	4a0e      	ldr	r2, [pc, #56]	; (80010b4 <LoopFillZerobss+0x2e>)
 800107c:	f000 b803 	b.w	8001086 <LoopFillZerobss>

08001080 <FillZerobss>:
 8001080:	2300      	movs	r3, #0
 8001082:	f842 3b04 	str.w	r3, [r2], #4

08001086 <LoopFillZerobss>:
 8001086:	4b0c      	ldr	r3, [pc, #48]	; (80010b8 <LoopFillZerobss+0x32>)
 8001088:	429a      	cmp	r2, r3
 800108a:	f4ff aff9 	bcc.w	8001080 <FillZerobss>
 800108e:	480b      	ldr	r0, [pc, #44]	; (80010bc <LoopFillZerobss+0x36>)
 8001090:	6801      	ldr	r1, [r0, #0]
 8001092:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8001096:	6001      	str	r1, [r0, #0]
 8001098:	f000 f814 	bl	80010c4 <SystemInit>
 800109c:	f004 f9c2 	bl	8005424 <__libc_init_array>
 80010a0:	f7ff ff36 	bl	8000f10 <main>
 80010a4:	4770      	bx	lr
 80010a6:	0000      	.short	0x0000
 80010a8:	080058b0 	.word	0x080058b0
 80010ac:	20000000 	.word	0x20000000
 80010b0:	20000448 	.word	0x20000448
 80010b4:	20000448 	.word	0x20000448
 80010b8:	200134f8 	.word	0x200134f8
 80010bc:	e000ed88 	.word	0xe000ed88

080010c0 <ADC_IRQHandler>:
 80010c0:	f7ff bffe 	b.w	80010c0 <ADC_IRQHandler>

080010c4 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80010c8:	4b15      	ldr	r3, [pc, #84]	; (8001120 <SystemInit+0x5c>)
 80010ca:	4a15      	ldr	r2, [pc, #84]	; (8001120 <SystemInit+0x5c>)
 80010cc:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 80010d0:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 80010d4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80010d8:	4b12      	ldr	r3, [pc, #72]	; (8001124 <SystemInit+0x60>)
 80010da:	4a12      	ldr	r2, [pc, #72]	; (8001124 <SystemInit+0x60>)
 80010dc:	6812      	ldr	r2, [r2, #0]
 80010de:	f042 0201 	orr.w	r2, r2, #1
 80010e2:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80010e4:	4b0f      	ldr	r3, [pc, #60]	; (8001124 <SystemInit+0x60>)
 80010e6:	2200      	movs	r2, #0
 80010e8:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80010ea:	4a0e      	ldr	r2, [pc, #56]	; (8001124 <SystemInit+0x60>)
 80010ec:	4b0d      	ldr	r3, [pc, #52]	; (8001124 <SystemInit+0x60>)
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80010f4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80010f8:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80010fa:	4b0a      	ldr	r3, [pc, #40]	; (8001124 <SystemInit+0x60>)
 80010fc:	4a0a      	ldr	r2, [pc, #40]	; (8001128 <SystemInit+0x64>)
 80010fe:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001100:	4b08      	ldr	r3, [pc, #32]	; (8001124 <SystemInit+0x60>)
 8001102:	4a08      	ldr	r2, [pc, #32]	; (8001124 <SystemInit+0x60>)
 8001104:	6812      	ldr	r2, [r2, #0]
 8001106:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800110a:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800110c:	4b05      	ldr	r3, [pc, #20]	; (8001124 <SystemInit+0x60>)
 800110e:	2200      	movs	r2, #0
 8001110:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 8001112:	f000 f80b 	bl	800112c <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001116:	4b02      	ldr	r3, [pc, #8]	; (8001120 <SystemInit+0x5c>)
 8001118:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800111c:	609a      	str	r2, [r3, #8]
#endif
}
 800111e:	bd80      	pop	{r7, pc}
 8001120:	e000ed00 	.word	0xe000ed00
 8001124:	40023800 	.word	0x40023800
 8001128:	24003010 	.word	0x24003010

0800112c <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 800112c:	b480      	push	{r7}
 800112e:	b083      	sub	sp, #12
 8001130:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8001132:	2300      	movs	r3, #0
 8001134:	607b      	str	r3, [r7, #4]
 8001136:	2300      	movs	r3, #0
 8001138:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 800113a:	4b35      	ldr	r3, [pc, #212]	; (8001210 <SetSysClock+0xe4>)
 800113c:	4a34      	ldr	r2, [pc, #208]	; (8001210 <SetSysClock+0xe4>)
 800113e:	6812      	ldr	r2, [r2, #0]
 8001140:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8001144:	601a      	str	r2, [r3, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8001146:	4b32      	ldr	r3, [pc, #200]	; (8001210 <SetSysClock+0xe4>)
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800114e:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	3301      	adds	r3, #1
 8001154:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8001156:	683b      	ldr	r3, [r7, #0]
 8001158:	2b00      	cmp	r3, #0
 800115a:	d103      	bne.n	8001164 <SetSysClock+0x38>
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8001162:	d1f0      	bne.n	8001146 <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8001164:	4b2a      	ldr	r3, [pc, #168]	; (8001210 <SetSysClock+0xe4>)
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800116c:	2b00      	cmp	r3, #0
 800116e:	d002      	beq.n	8001176 <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8001170:	2301      	movs	r3, #1
 8001172:	603b      	str	r3, [r7, #0]
 8001174:	e001      	b.n	800117a <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8001176:	2300      	movs	r3, #0
 8001178:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 800117a:	683b      	ldr	r3, [r7, #0]
 800117c:	2b01      	cmp	r3, #1
 800117e:	d142      	bne.n	8001206 <SetSysClock+0xda>
  {
    /* Select regulator voltage output Scale 1 mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8001180:	4b23      	ldr	r3, [pc, #140]	; (8001210 <SetSysClock+0xe4>)
 8001182:	4a23      	ldr	r2, [pc, #140]	; (8001210 <SetSysClock+0xe4>)
 8001184:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001186:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800118a:	641a      	str	r2, [r3, #64]	; 0x40
    PWR->CR |= PWR_CR_VOS;
 800118c:	4b21      	ldr	r3, [pc, #132]	; (8001214 <SetSysClock+0xe8>)
 800118e:	4a21      	ldr	r2, [pc, #132]	; (8001214 <SetSysClock+0xe8>)
 8001190:	6812      	ldr	r2, [r2, #0]
 8001192:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001196:	601a      	str	r2, [r3, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8001198:	4b1d      	ldr	r3, [pc, #116]	; (8001210 <SetSysClock+0xe4>)
 800119a:	4a1d      	ldr	r2, [pc, #116]	; (8001210 <SetSysClock+0xe4>)
 800119c:	6892      	ldr	r2, [r2, #8]
 800119e:	609a      	str	r2, [r3, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 80011a0:	4b1b      	ldr	r3, [pc, #108]	; (8001210 <SetSysClock+0xe4>)
 80011a2:	4a1b      	ldr	r2, [pc, #108]	; (8001210 <SetSysClock+0xe4>)
 80011a4:	6892      	ldr	r2, [r2, #8]
 80011a6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80011aa:	609a      	str	r2, [r3, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 80011ac:	4b18      	ldr	r3, [pc, #96]	; (8001210 <SetSysClock+0xe4>)
 80011ae:	4a18      	ldr	r2, [pc, #96]	; (8001210 <SetSysClock+0xe4>)
 80011b0:	6892      	ldr	r2, [r2, #8]
 80011b2:	f442 52a0 	orr.w	r2, r2, #5120	; 0x1400
 80011b6:	609a      	str	r2, [r3, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 80011b8:	4b15      	ldr	r3, [pc, #84]	; (8001210 <SetSysClock+0xe4>)
 80011ba:	4a17      	ldr	r2, [pc, #92]	; (8001218 <SetSysClock+0xec>)
 80011bc:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 80011be:	4b14      	ldr	r3, [pc, #80]	; (8001210 <SetSysClock+0xe4>)
 80011c0:	4a13      	ldr	r2, [pc, #76]	; (8001210 <SetSysClock+0xe4>)
 80011c2:	6812      	ldr	r2, [r2, #0]
 80011c4:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 80011c8:	601a      	str	r2, [r3, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 80011ca:	bf00      	nop
 80011cc:	4b10      	ldr	r3, [pc, #64]	; (8001210 <SetSysClock+0xe4>)
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d0f9      	beq.n	80011cc <SetSysClock+0xa0>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_4WS;
 80011d8:	4b10      	ldr	r3, [pc, #64]	; (800121c <SetSysClock+0xf0>)
 80011da:	f240 6204 	movw	r2, #1540	; 0x604
 80011de:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 80011e0:	4b0b      	ldr	r3, [pc, #44]	; (8001210 <SetSysClock+0xe4>)
 80011e2:	4a0b      	ldr	r2, [pc, #44]	; (8001210 <SetSysClock+0xe4>)
 80011e4:	6892      	ldr	r2, [r2, #8]
 80011e6:	f022 0203 	bic.w	r2, r2, #3
 80011ea:	609a      	str	r2, [r3, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 80011ec:	4b08      	ldr	r3, [pc, #32]	; (8001210 <SetSysClock+0xe4>)
 80011ee:	4a08      	ldr	r2, [pc, #32]	; (8001210 <SetSysClock+0xe4>)
 80011f0:	6892      	ldr	r2, [r2, #8]
 80011f2:	f042 0202 	orr.w	r2, r2, #2
 80011f6:	609a      	str	r2, [r3, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 80011f8:	bf00      	nop
 80011fa:	4b05      	ldr	r3, [pc, #20]	; (8001210 <SetSysClock+0xe4>)
 80011fc:	689b      	ldr	r3, [r3, #8]
 80011fe:	f003 030c 	and.w	r3, r3, #12
 8001202:	2b08      	cmp	r3, #8
 8001204:	d1f9      	bne.n	80011fa <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 8001206:	370c      	adds	r7, #12
 8001208:	46bd      	mov	sp, r7
 800120a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800120e:	4770      	bx	lr
 8001210:	40023800 	.word	0x40023800
 8001214:	40007000 	.word	0x40007000
 8001218:	07404b19 	.word	0x07404b19
 800121c:	40023c00 	.word	0x40023c00

08001220 <xTaskGenericCreate>:
	static portTickType prvGetExpectedIdleTime( void ) PRIVILEGED_FUNCTION;

#endif

signed portBASE_TYPE xTaskGenericCreate( pdTASK_CODE pxTaskCode, const signed char * const pcName, unsigned short usStackDepth, void *pvParameters, unsigned portBASE_TYPE uxPriority, xTaskHandle *pxCreatedTask, portSTACK_TYPE *puxStackBuffer, const xMemoryRegion * const xRegions )
{
 8001220:	b580      	push	{r7, lr}
 8001222:	b08a      	sub	sp, #40	; 0x28
 8001224:	af02      	add	r7, sp, #8
 8001226:	60f8      	str	r0, [r7, #12]
 8001228:	60b9      	str	r1, [r7, #8]
 800122a:	603b      	str	r3, [r7, #0]
 800122c:	4613      	mov	r3, r2
 800122e:	80fb      	strh	r3, [r7, #6]
signed portBASE_TYPE xReturn;
tskTCB * pxNewTCB;

	configASSERT( pxTaskCode );
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	2b00      	cmp	r3, #0
 8001234:	d102      	bne.n	800123c <xTaskGenericCreate+0x1c>
 8001236:	f001 fb6f 	bl	8002918 <ulPortSetInterruptMask>
 800123a:	e7fe      	b.n	800123a <xTaskGenericCreate+0x1a>
	configASSERT( ( ( uxPriority & ( ~portPRIVILEGE_BIT ) ) < configMAX_PRIORITIES ) );
 800123c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800123e:	2b04      	cmp	r3, #4
 8001240:	d902      	bls.n	8001248 <xTaskGenericCreate+0x28>
 8001242:	f001 fb69 	bl	8002918 <ulPortSetInterruptMask>
 8001246:	e7fe      	b.n	8001246 <xTaskGenericCreate+0x26>

	/* Allocate the memory required by the TCB and stack for the new task,
	checking that the allocation was successful. */
	pxNewTCB = prvAllocateTCBAndStack( usStackDepth, puxStackBuffer );
 8001248:	88fb      	ldrh	r3, [r7, #6]
 800124a:	4618      	mov	r0, r3
 800124c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800124e:	f000 fd01 	bl	8001c54 <prvAllocateTCBAndStack>
 8001252:	61b8      	str	r0, [r7, #24]

	if( pxNewTCB != NULL )
 8001254:	69bb      	ldr	r3, [r7, #24]
 8001256:	2b00      	cmp	r3, #0
 8001258:	d072      	beq.n	8001340 <xTaskGenericCreate+0x120>
		stack grows from high memory to low (as per the 80x86) or visa versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( unsigned short ) 1 );
 800125a:	69bb      	ldr	r3, [r7, #24]
 800125c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800125e:	88fb      	ldrh	r3, [r7, #6]
 8001260:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001264:	3b01      	subs	r3, #1
 8001266:	009b      	lsls	r3, r3, #2
 8001268:	4413      	add	r3, r2
 800126a:	617b      	str	r3, [r7, #20]
			pxTopOfStack = ( portSTACK_TYPE * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK  ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 800126c:	697b      	ldr	r3, [r7, #20]
 800126e:	f023 0307 	bic.w	r3, r3, #7
 8001272:	617b      	str	r3, [r7, #20]

			/* Check the alignment of the calculated top of stack is correct. */
			configASSERT( ( ( ( unsigned long ) pxTopOfStack & ( unsigned long ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8001274:	697b      	ldr	r3, [r7, #20]
 8001276:	f003 0307 	and.w	r3, r3, #7
 800127a:	2b00      	cmp	r3, #0
 800127c:	d002      	beq.n	8001284 <xTaskGenericCreate+0x64>
 800127e:	f001 fb4b 	bl	8002918 <ulPortSetInterruptMask>
 8001282:	e7fe      	b.n	8001282 <xTaskGenericCreate+0x62>
			pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( usStackDepth - 1 );
		}
		#endif /* portSTACK_GROWTH */

		/* Setup the newly allocated TCB with the initial state of the task. */
		prvInitialiseTCBVariables( pxNewTCB, pcName, uxPriority, xRegions, usStackDepth );
 8001284:	88fb      	ldrh	r3, [r7, #6]
 8001286:	9300      	str	r3, [sp, #0]
 8001288:	69b8      	ldr	r0, [r7, #24]
 800128a:	68b9      	ldr	r1, [r7, #8]
 800128c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800128e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001290:	f000 fbea 	bl	8001a68 <prvInitialiseTCBVariables>
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else /* portUSING_MPU_WRAPPERS */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8001294:	6978      	ldr	r0, [r7, #20]
 8001296:	68f9      	ldr	r1, [r7, #12]
 8001298:	683a      	ldr	r2, [r7, #0]
 800129a:	f001 fa4b 	bl	8002734 <pxPortInitialiseStack>
 800129e:	4602      	mov	r2, r0
 80012a0:	69bb      	ldr	r3, [r7, #24]
 80012a2:	601a      	str	r2, [r3, #0]
		}
		#endif /* portUSING_MPU_WRAPPERS */

		if( ( void * ) pxCreatedTask != NULL )
 80012a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d002      	beq.n	80012b0 <xTaskGenericCreate+0x90>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( xTaskHandle ) pxNewTCB;
 80012aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80012ac:	69ba      	ldr	r2, [r7, #24]
 80012ae:	601a      	str	r2, [r3, #0]
		}

		/* Ensure interrupts don't access the task lists while they are being
		updated. */
		taskENTER_CRITICAL();
 80012b0:	f001 fb10 	bl	80028d4 <vPortEnterCritical>
		{
			uxCurrentNumberOfTasks++;
 80012b4:	4b2e      	ldr	r3, [pc, #184]	; (8001370 <xTaskGenericCreate+0x150>)
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	1c5a      	adds	r2, r3, #1
 80012ba:	4b2d      	ldr	r3, [pc, #180]	; (8001370 <xTaskGenericCreate+0x150>)
 80012bc:	601a      	str	r2, [r3, #0]
			if( pxCurrentTCB == NULL )
 80012be:	4b2d      	ldr	r3, [pc, #180]	; (8001374 <xTaskGenericCreate+0x154>)
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d109      	bne.n	80012da <xTaskGenericCreate+0xba>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
 80012c6:	4b2b      	ldr	r3, [pc, #172]	; (8001374 <xTaskGenericCreate+0x154>)
 80012c8:	69ba      	ldr	r2, [r7, #24]
 80012ca:	601a      	str	r2, [r3, #0]

				if( uxCurrentNumberOfTasks == ( unsigned portBASE_TYPE ) 1 )
 80012cc:	4b28      	ldr	r3, [pc, #160]	; (8001370 <xTaskGenericCreate+0x150>)
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	2b01      	cmp	r3, #1
 80012d2:	d10f      	bne.n	80012f4 <xTaskGenericCreate+0xd4>
				{
					/* This is the first task to be created so do the preliminary
					initialisation required.  We will not recover if this call
					fails, but we will report the failure. */
					prvInitialiseTaskLists();
 80012d4:	f000 fc10 	bl	8001af8 <prvInitialiseTaskLists>
 80012d8:	e00c      	b.n	80012f4 <xTaskGenericCreate+0xd4>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
 80012da:	4b27      	ldr	r3, [pc, #156]	; (8001378 <xTaskGenericCreate+0x158>)
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d108      	bne.n	80012f4 <xTaskGenericCreate+0xd4>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
 80012e2:	4b24      	ldr	r3, [pc, #144]	; (8001374 <xTaskGenericCreate+0x154>)
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80012e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80012ea:	429a      	cmp	r2, r3
 80012ec:	d802      	bhi.n	80012f4 <xTaskGenericCreate+0xd4>
					{
						pxCurrentTCB = pxNewTCB;
 80012ee:	4b21      	ldr	r3, [pc, #132]	; (8001374 <xTaskGenericCreate+0x154>)
 80012f0:	69ba      	ldr	r2, [r7, #24]
 80012f2:	601a      	str	r2, [r3, #0]
					}
				}
			}

			uxTaskNumber++;
 80012f4:	4b21      	ldr	r3, [pc, #132]	; (800137c <xTaskGenericCreate+0x15c>)
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	1c5a      	adds	r2, r3, #1
 80012fa:	4b20      	ldr	r3, [pc, #128]	; (800137c <xTaskGenericCreate+0x15c>)
 80012fc:	601a      	str	r2, [r3, #0]

			#if ( configUSE_TRACE_FACILITY == 1 )
			{
				/* Add a counter into the TCB for tracing only. */
				pxNewTCB->uxTCBNumber = uxTaskNumber;
 80012fe:	4b1f      	ldr	r3, [pc, #124]	; (800137c <xTaskGenericCreate+0x15c>)
 8001300:	681a      	ldr	r2, [r3, #0]
 8001302:	69bb      	ldr	r3, [r7, #24]
 8001304:	641a      	str	r2, [r3, #64]	; 0x40
			}
			#endif /* configUSE_TRACE_FACILITY */
			traceTASK_CREATE( pxNewTCB );

			prvAddTaskToReadyList( pxNewTCB );
 8001306:	69bb      	ldr	r3, [r7, #24]
 8001308:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800130a:	4b1d      	ldr	r3, [pc, #116]	; (8001380 <xTaskGenericCreate+0x160>)
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	429a      	cmp	r2, r3
 8001310:	d903      	bls.n	800131a <xTaskGenericCreate+0xfa>
 8001312:	69bb      	ldr	r3, [r7, #24]
 8001314:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001316:	4b1a      	ldr	r3, [pc, #104]	; (8001380 <xTaskGenericCreate+0x160>)
 8001318:	601a      	str	r2, [r3, #0]
 800131a:	69bb      	ldr	r3, [r7, #24]
 800131c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800131e:	4613      	mov	r3, r2
 8001320:	009b      	lsls	r3, r3, #2
 8001322:	4413      	add	r3, r2
 8001324:	009b      	lsls	r3, r3, #2
 8001326:	4a17      	ldr	r2, [pc, #92]	; (8001384 <xTaskGenericCreate+0x164>)
 8001328:	441a      	add	r2, r3
 800132a:	69bb      	ldr	r3, [r7, #24]
 800132c:	3304      	adds	r3, #4
 800132e:	4610      	mov	r0, r2
 8001330:	4619      	mov	r1, r3
 8001332:	f001 f979 	bl	8002628 <vListInsertEnd>

			xReturn = pdPASS;
 8001336:	2301      	movs	r3, #1
 8001338:	61fb      	str	r3, [r7, #28]
			portSETUP_TCB( pxNewTCB );
		}
		taskEXIT_CRITICAL();
 800133a:	f001 fadb 	bl	80028f4 <vPortExitCritical>
 800133e:	e002      	b.n	8001346 <xTaskGenericCreate+0x126>
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8001340:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001344:	61fb      	str	r3, [r7, #28]
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
 8001346:	69fb      	ldr	r3, [r7, #28]
 8001348:	2b01      	cmp	r3, #1
 800134a:	d10b      	bne.n	8001364 <xTaskGenericCreate+0x144>
	{
		if( xSchedulerRunning != pdFALSE )
 800134c:	4b0a      	ldr	r3, [pc, #40]	; (8001378 <xTaskGenericCreate+0x158>)
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	2b00      	cmp	r3, #0
 8001352:	d007      	beq.n	8001364 <xTaskGenericCreate+0x144>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
 8001354:	4b07      	ldr	r3, [pc, #28]	; (8001374 <xTaskGenericCreate+0x154>)
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800135a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800135c:	429a      	cmp	r2, r3
 800135e:	d201      	bcs.n	8001364 <xTaskGenericCreate+0x144>
			{
				portYIELD_WITHIN_API();
 8001360:	f001 faa8 	bl	80028b4 <vPortYield>
			}
		}
	}

	return xReturn;
 8001364:	69fb      	ldr	r3, [r7, #28]
}
 8001366:	4618      	mov	r0, r3
 8001368:	3720      	adds	r7, #32
 800136a:	46bd      	mov	sp, r7
 800136c:	bd80      	pop	{r7, pc}
 800136e:	bf00      	nop
 8001370:	2000054c 	.word	0x2000054c
 8001374:	20000474 	.word	0x20000474
 8001378:	20000558 	.word	0x20000558
 800137c:	2000056c 	.word	0x2000056c
 8001380:	20000554 	.word	0x20000554
 8001384:	20000478 	.word	0x20000478

08001388 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8001388:	b580      	push	{r7, lr}
 800138a:	b086      	sub	sp, #24
 800138c:	af04      	add	r7, sp, #16
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );  /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
 800138e:	2300      	movs	r3, #0
 8001390:	9300      	str	r3, [sp, #0]
 8001392:	2300      	movs	r3, #0
 8001394:	9301      	str	r3, [sp, #4]
 8001396:	2300      	movs	r3, #0
 8001398:	9302      	str	r3, [sp, #8]
 800139a:	2300      	movs	r3, #0
 800139c:	9303      	str	r3, [sp, #12]
 800139e:	4812      	ldr	r0, [pc, #72]	; (80013e8 <vTaskStartScheduler+0x60>)
 80013a0:	4912      	ldr	r1, [pc, #72]	; (80013ec <vTaskStartScheduler+0x64>)
 80013a2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80013a6:	2300      	movs	r3, #0
 80013a8:	f7ff ff3a 	bl	8001220 <xTaskGenericCreate>
 80013ac:	6078      	str	r0, [r7, #4]
	}
	#endif /* INCLUDE_xTaskGetIdleTaskHandle */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	2b01      	cmp	r3, #1
 80013b2:	d102      	bne.n	80013ba <vTaskStartScheduler+0x32>
		{
			xReturn = xTimerCreateTimerTask();
 80013b4:	f001 fb4a 	bl	8002a4c <xTimerCreateTimerTask>
 80013b8:	6078      	str	r0, [r7, #4]
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	2b01      	cmp	r3, #1
 80013be:	d10a      	bne.n	80013d6 <vTaskStartScheduler+0x4e>
		/* Interrupts are turned off here, to ensure a tick does not occur
		before or during the call to xPortStartScheduler().  The stacks of
		the created tasks contain a status word with interrupts switched on
		so interrupts will automatically get re-enabled when the first task
		starts to run. */
		portDISABLE_INTERRUPTS();
 80013c0:	f001 faaa 	bl	8002918 <ulPortSetInterruptMask>
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xSchedulerRunning = pdTRUE;
 80013c4:	4b0a      	ldr	r3, [pc, #40]	; (80013f0 <vTaskStartScheduler+0x68>)
 80013c6:	2201      	movs	r2, #1
 80013c8:	601a      	str	r2, [r3, #0]
		xTickCount = ( portTickType ) 0U;
 80013ca:	4b0a      	ldr	r3, [pc, #40]	; (80013f4 <vTaskStartScheduler+0x6c>)
 80013cc:	2200      	movs	r2, #0
 80013ce:	601a      	str	r2, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80013d0:	f001 fa0a 	bl	80027e8 <xPortStartScheduler>
 80013d4:	e005      	b.n	80013e2 <vTaskStartScheduler+0x5a>
	else
	{
		/* This line will only be reached if the kernel could not be started,
		because there was not enough FreeRTOS heap to create the idle task
		or the timer task. */
		configASSERT( xReturn );
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d102      	bne.n	80013e2 <vTaskStartScheduler+0x5a>
 80013dc:	f001 fa9c 	bl	8002918 <ulPortSetInterruptMask>
 80013e0:	e7fe      	b.n	80013e0 <vTaskStartScheduler+0x58>
	}
}
 80013e2:	3708      	adds	r7, #8
 80013e4:	46bd      	mov	sp, r7
 80013e6:	bd80      	pop	{r7, pc}
 80013e8:	08001a45 	.word	0x08001a45
 80013ec:	08005670 	.word	0x08005670
 80013f0:	20000558 	.word	0x20000558
 80013f4:	20000550 	.word	0x20000550

080013f8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80013f8:	b480      	push	{r7}
 80013fa:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	portBASE_TYPE. */
	++uxSchedulerSuspended;
 80013fc:	4b04      	ldr	r3, [pc, #16]	; (8001410 <vTaskSuspendAll+0x18>)
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	1c5a      	adds	r2, r3, #1
 8001402:	4b03      	ldr	r3, [pc, #12]	; (8001410 <vTaskSuspendAll+0x18>)
 8001404:	601a      	str	r2, [r3, #0]
}
 8001406:	46bd      	mov	sp, r7
 8001408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140c:	4770      	bx	lr
 800140e:	bf00      	nop
 8001410:	2000055c 	.word	0x2000055c

08001414 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
 8001414:	b580      	push	{r7, lr}
 8001416:	b082      	sub	sp, #8
 8001418:	af00      	add	r7, sp, #0
tskTCB *pxTCB;
portBASE_TYPE xAlreadyYielded = pdFALSE;
 800141a:	2300      	movs	r3, #0
 800141c:	607b      	str	r3, [r7, #4]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800141e:	4b38      	ldr	r3, [pc, #224]	; (8001500 <xTaskResumeAll+0xec>)
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	2b00      	cmp	r3, #0
 8001424:	d102      	bne.n	800142c <xTaskResumeAll+0x18>
 8001426:	f001 fa77 	bl	8002918 <ulPortSetInterruptMask>
 800142a:	e7fe      	b.n	800142a <xTaskResumeAll+0x16>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800142c:	f001 fa52 	bl	80028d4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8001430:	4b33      	ldr	r3, [pc, #204]	; (8001500 <xTaskResumeAll+0xec>)
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	1e5a      	subs	r2, r3, #1
 8001436:	4b32      	ldr	r3, [pc, #200]	; (8001500 <xTaskResumeAll+0xec>)
 8001438:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
 800143a:	4b31      	ldr	r3, [pc, #196]	; (8001500 <xTaskResumeAll+0xec>)
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	2b00      	cmp	r3, #0
 8001440:	d156      	bne.n	80014f0 <xTaskResumeAll+0xdc>
		{
			if( uxCurrentNumberOfTasks > ( unsigned portBASE_TYPE ) 0U )
 8001442:	4b30      	ldr	r3, [pc, #192]	; (8001504 <xTaskResumeAll+0xf0>)
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	2b00      	cmp	r3, #0
 8001448:	d052      	beq.n	80014f0 <xTaskResumeAll+0xdc>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800144a:	e02f      	b.n	80014ac <xTaskResumeAll+0x98>
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800144c:	4b2e      	ldr	r3, [pc, #184]	; (8001508 <xTaskResumeAll+0xf4>)
 800144e:	68db      	ldr	r3, [r3, #12]
 8001450:	68db      	ldr	r3, [r3, #12]
 8001452:	603b      	str	r3, [r7, #0]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8001454:	683b      	ldr	r3, [r7, #0]
 8001456:	3318      	adds	r3, #24
 8001458:	4618      	mov	r0, r3
 800145a:	f001 f941 	bl	80026e0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
 800145e:	683b      	ldr	r3, [r7, #0]
 8001460:	3304      	adds	r3, #4
 8001462:	4618      	mov	r0, r3
 8001464:	f001 f93c 	bl	80026e0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8001468:	683b      	ldr	r3, [r7, #0]
 800146a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800146c:	4b27      	ldr	r3, [pc, #156]	; (800150c <xTaskResumeAll+0xf8>)
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	429a      	cmp	r2, r3
 8001472:	d903      	bls.n	800147c <xTaskResumeAll+0x68>
 8001474:	683b      	ldr	r3, [r7, #0]
 8001476:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001478:	4b24      	ldr	r3, [pc, #144]	; (800150c <xTaskResumeAll+0xf8>)
 800147a:	601a      	str	r2, [r3, #0]
 800147c:	683b      	ldr	r3, [r7, #0]
 800147e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001480:	4613      	mov	r3, r2
 8001482:	009b      	lsls	r3, r3, #2
 8001484:	4413      	add	r3, r2
 8001486:	009b      	lsls	r3, r3, #2
 8001488:	4a21      	ldr	r2, [pc, #132]	; (8001510 <xTaskResumeAll+0xfc>)
 800148a:	441a      	add	r2, r3
 800148c:	683b      	ldr	r3, [r7, #0]
 800148e:	3304      	adds	r3, #4
 8001490:	4610      	mov	r0, r2
 8001492:	4619      	mov	r1, r3
 8001494:	f001 f8c8 	bl	8002628 <vListInsertEnd>

					/* If we have moved a task that has a priority higher than
					the current task then we should yield. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8001498:	683b      	ldr	r3, [r7, #0]
 800149a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800149c:	4b1d      	ldr	r3, [pc, #116]	; (8001514 <xTaskResumeAll+0x100>)
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014a2:	429a      	cmp	r2, r3
 80014a4:	d302      	bcc.n	80014ac <xTaskResumeAll+0x98>
					{
						xYieldPending = pdTRUE;
 80014a6:	4b1c      	ldr	r3, [pc, #112]	; (8001518 <xTaskResumeAll+0x104>)
 80014a8:	2201      	movs	r2, #1
 80014aa:	601a      	str	r2, [r3, #0]
		{
			if( uxCurrentNumberOfTasks > ( unsigned portBASE_TYPE ) 0U )
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80014ac:	4b16      	ldr	r3, [pc, #88]	; (8001508 <xTaskResumeAll+0xf4>)
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d1cb      	bne.n	800144c <xTaskResumeAll+0x38>
				}

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxPendedTicks > ( unsigned portBASE_TYPE ) 0U )
 80014b4:	4b19      	ldr	r3, [pc, #100]	; (800151c <xTaskResumeAll+0x108>)
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d011      	beq.n	80014e0 <xTaskResumeAll+0xcc>
				{
					while( uxPendedTicks > ( unsigned portBASE_TYPE ) 0U )
 80014bc:	e00c      	b.n	80014d8 <xTaskResumeAll+0xc4>
					{
						if( xTaskIncrementTick() != pdFALSE )
 80014be:	f000 f841 	bl	8001544 <xTaskIncrementTick>
 80014c2:	4603      	mov	r3, r0
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d002      	beq.n	80014ce <xTaskResumeAll+0xba>
						{
							xYieldPending = pdTRUE;
 80014c8:	4b13      	ldr	r3, [pc, #76]	; (8001518 <xTaskResumeAll+0x104>)
 80014ca:	2201      	movs	r2, #1
 80014cc:	601a      	str	r2, [r3, #0]
						}
						--uxPendedTicks;
 80014ce:	4b13      	ldr	r3, [pc, #76]	; (800151c <xTaskResumeAll+0x108>)
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	1e5a      	subs	r2, r3, #1
 80014d4:	4b11      	ldr	r3, [pc, #68]	; (800151c <xTaskResumeAll+0x108>)
 80014d6:	601a      	str	r2, [r3, #0]
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxPendedTicks > ( unsigned portBASE_TYPE ) 0U )
				{
					while( uxPendedTicks > ( unsigned portBASE_TYPE ) 0U )
 80014d8:	4b10      	ldr	r3, [pc, #64]	; (800151c <xTaskResumeAll+0x108>)
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d1ee      	bne.n	80014be <xTaskResumeAll+0xaa>
						}
						--uxPendedTicks;
					}
				}

				if( xYieldPending == pdTRUE )
 80014e0:	4b0d      	ldr	r3, [pc, #52]	; (8001518 <xTaskResumeAll+0x104>)
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	2b01      	cmp	r3, #1
 80014e6:	d103      	bne.n	80014f0 <xTaskResumeAll+0xdc>
				{
					xAlreadyYielded = pdTRUE;
 80014e8:	2301      	movs	r3, #1
 80014ea:	607b      	str	r3, [r7, #4]
					portYIELD_WITHIN_API();
 80014ec:	f001 f9e2 	bl	80028b4 <vPortYield>
				}
			}
		}
	}
	taskEXIT_CRITICAL();
 80014f0:	f001 fa00 	bl	80028f4 <vPortExitCritical>

	return xAlreadyYielded;
 80014f4:	687b      	ldr	r3, [r7, #4]
}
 80014f6:	4618      	mov	r0, r3
 80014f8:	3708      	adds	r7, #8
 80014fa:	46bd      	mov	sp, r7
 80014fc:	bd80      	pop	{r7, pc}
 80014fe:	bf00      	nop
 8001500:	2000055c 	.word	0x2000055c
 8001504:	2000054c 	.word	0x2000054c
 8001508:	2000050c 	.word	0x2000050c
 800150c:	20000554 	.word	0x20000554
 8001510:	20000478 	.word	0x20000478
 8001514:	20000474 	.word	0x20000474
 8001518:	20000564 	.word	0x20000564
 800151c:	20000560 	.word	0x20000560

08001520 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

portTickType xTaskGetTickCount( void )
{
 8001520:	b580      	push	{r7, lr}
 8001522:	b082      	sub	sp, #8
 8001524:	af00      	add	r7, sp, #0
portTickType xTicks;

	/* Critical section required if running on a 16 bit processor. */
	taskENTER_CRITICAL();
 8001526:	f001 f9d5 	bl	80028d4 <vPortEnterCritical>
	{
		xTicks = xTickCount;
 800152a:	4b05      	ldr	r3, [pc, #20]	; (8001540 <xTaskGetTickCount+0x20>)
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	607b      	str	r3, [r7, #4]
	}
	taskEXIT_CRITICAL();
 8001530:	f001 f9e0 	bl	80028f4 <vPortExitCritical>

	return xTicks;
 8001534:	687b      	ldr	r3, [r7, #4]
}
 8001536:	4618      	mov	r0, r3
 8001538:	3708      	adds	r7, #8
 800153a:	46bd      	mov	sp, r7
 800153c:	bd80      	pop	{r7, pc}
 800153e:	bf00      	nop
 8001540:	20000550 	.word	0x20000550

08001544 <xTaskIncrementTick>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

portBASE_TYPE xTaskIncrementTick( void )
{
 8001544:	b580      	push	{r7, lr}
 8001546:	b086      	sub	sp, #24
 8001548:	af00      	add	r7, sp, #0
tskTCB * pxTCB;
portTickType xItemValue;
portBASE_TYPE xSwitchRequired = pdFALSE;
 800154a:	2300      	movs	r3, #0
 800154c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
 800154e:	4b5d      	ldr	r3, [pc, #372]	; (80016c4 <xTaskIncrementTick+0x180>)
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	2b00      	cmp	r3, #0
 8001554:	f040 80a4 	bne.w	80016a0 <xTaskIncrementTick+0x15c>
	{
		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		++xTickCount;
 8001558:	4b5b      	ldr	r3, [pc, #364]	; (80016c8 <xTaskIncrementTick+0x184>)
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	1c5a      	adds	r2, r3, #1
 800155e:	4b5a      	ldr	r3, [pc, #360]	; (80016c8 <xTaskIncrementTick+0x184>)
 8001560:	601a      	str	r2, [r3, #0]

		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const portTickType xConstTickCount = xTickCount;
 8001562:	4b59      	ldr	r3, [pc, #356]	; (80016c8 <xTaskIncrementTick+0x184>)
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	613b      	str	r3, [r7, #16]

			if( xConstTickCount == ( portTickType ) 0U )
 8001568:	693b      	ldr	r3, [r7, #16]
 800156a:	2b00      	cmp	r3, #0
 800156c:	d12e      	bne.n	80015cc <xTaskIncrementTick+0x88>
			{
				taskSWITCH_DELAYED_LISTS();
 800156e:	4b57      	ldr	r3, [pc, #348]	; (80016cc <xTaskIncrementTick+0x188>)
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	2b00      	cmp	r3, #0
 8001576:	d002      	beq.n	800157e <xTaskIncrementTick+0x3a>
 8001578:	f001 f9ce 	bl	8002918 <ulPortSetInterruptMask>
 800157c:	e7fe      	b.n	800157c <xTaskIncrementTick+0x38>
 800157e:	4b53      	ldr	r3, [pc, #332]	; (80016cc <xTaskIncrementTick+0x188>)
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	60fb      	str	r3, [r7, #12]
 8001584:	4b52      	ldr	r3, [pc, #328]	; (80016d0 <xTaskIncrementTick+0x18c>)
 8001586:	681a      	ldr	r2, [r3, #0]
 8001588:	4b50      	ldr	r3, [pc, #320]	; (80016cc <xTaskIncrementTick+0x188>)
 800158a:	601a      	str	r2, [r3, #0]
 800158c:	4b50      	ldr	r3, [pc, #320]	; (80016d0 <xTaskIncrementTick+0x18c>)
 800158e:	68fa      	ldr	r2, [r7, #12]
 8001590:	601a      	str	r2, [r3, #0]
 8001592:	4b50      	ldr	r3, [pc, #320]	; (80016d4 <xTaskIncrementTick+0x190>)
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	1c5a      	adds	r2, r3, #1
 8001598:	4b4e      	ldr	r3, [pc, #312]	; (80016d4 <xTaskIncrementTick+0x190>)
 800159a:	601a      	str	r2, [r3, #0]
 800159c:	4b4b      	ldr	r3, [pc, #300]	; (80016cc <xTaskIncrementTick+0x188>)
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d101      	bne.n	80015aa <xTaskIncrementTick+0x66>
 80015a6:	2301      	movs	r3, #1
 80015a8:	e000      	b.n	80015ac <xTaskIncrementTick+0x68>
 80015aa:	2300      	movs	r3, #0
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d004      	beq.n	80015ba <xTaskIncrementTick+0x76>
 80015b0:	4b49      	ldr	r3, [pc, #292]	; (80016d8 <xTaskIncrementTick+0x194>)
 80015b2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80015b6:	601a      	str	r2, [r3, #0]
 80015b8:	e008      	b.n	80015cc <xTaskIncrementTick+0x88>
 80015ba:	4b44      	ldr	r3, [pc, #272]	; (80016cc <xTaskIncrementTick+0x188>)
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	68db      	ldr	r3, [r3, #12]
 80015c0:	68db      	ldr	r3, [r3, #12]
 80015c2:	60bb      	str	r3, [r7, #8]
 80015c4:	68bb      	ldr	r3, [r7, #8]
 80015c6:	685a      	ldr	r2, [r3, #4]
 80015c8:	4b43      	ldr	r3, [pc, #268]	; (80016d8 <xTaskIncrementTick+0x194>)
 80015ca:	601a      	str	r2, [r3, #0]

			/* See if this tick has made a timeout expire.  Tasks are stored in the
			queue in the order of their wake time - meaning once one tasks has been
			found whose block time has not expired there is no need not look any
			further	down the list. */
			if( xConstTickCount >= xNextTaskUnblockTime )
 80015cc:	4b42      	ldr	r3, [pc, #264]	; (80016d8 <xTaskIncrementTick+0x194>)
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	693a      	ldr	r2, [r7, #16]
 80015d2:	429a      	cmp	r2, r3
 80015d4:	d34f      	bcc.n	8001676 <xTaskIncrementTick+0x132>
			{
				for( ;; )
				{
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80015d6:	4b3d      	ldr	r3, [pc, #244]	; (80016cc <xTaskIncrementTick+0x188>)
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d101      	bne.n	80015e4 <xTaskIncrementTick+0xa0>
 80015e0:	2301      	movs	r3, #1
 80015e2:	e000      	b.n	80015e6 <xTaskIncrementTick+0xa2>
 80015e4:	2300      	movs	r3, #0
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d004      	beq.n	80015f4 <xTaskIncrementTick+0xb0>
					{
						/* The delayed list is empty.  Set xNextTaskUnblockTime to
						the	maximum possible value so it is extremely unlikely that
						the if( xTickCount >= xNextTaskUnblockTime ) test will pass
						next time through. */
						xNextTaskUnblockTime = portMAX_DELAY;
 80015ea:	4b3b      	ldr	r3, [pc, #236]	; (80016d8 <xTaskIncrementTick+0x194>)
 80015ec:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80015f0:	601a      	str	r2, [r3, #0]
						break;
 80015f2:	e040      	b.n	8001676 <xTaskIncrementTick+0x132>
					{
						/* The delayed list is not empty, get the value of the item
						at the head of the delayed list.  This is the time at which
						the task at the head of the delayed list must be removed
						from the Blocked state. */
						pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80015f4:	4b35      	ldr	r3, [pc, #212]	; (80016cc <xTaskIncrementTick+0x188>)
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	68db      	ldr	r3, [r3, #12]
 80015fa:	68db      	ldr	r3, [r3, #12]
 80015fc:	60bb      	str	r3, [r7, #8]
						xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
 80015fe:	68bb      	ldr	r3, [r7, #8]
 8001600:	685b      	ldr	r3, [r3, #4]
 8001602:	607b      	str	r3, [r7, #4]

						if( xConstTickCount < xItemValue )
 8001604:	693a      	ldr	r2, [r7, #16]
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	429a      	cmp	r2, r3
 800160a:	d203      	bcs.n	8001614 <xTaskIncrementTick+0xd0>
						{
							/* It is not time to unblock this item yet, but the item
							value is the time at which the task at the head of the
							blocked list must be removed from the Blocked state -
							so record the item value in xNextTaskUnblockTime. */
							xNextTaskUnblockTime = xItemValue;
 800160c:	4b32      	ldr	r3, [pc, #200]	; (80016d8 <xTaskIncrementTick+0x194>)
 800160e:	687a      	ldr	r2, [r7, #4]
 8001610:	601a      	str	r2, [r3, #0]
							break;
 8001612:	e030      	b.n	8001676 <xTaskIncrementTick+0x132>
						}

						/* It is time to remove the item from the Blocked state. */
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
 8001614:	68bb      	ldr	r3, [r7, #8]
 8001616:	3304      	adds	r3, #4
 8001618:	4618      	mov	r0, r3
 800161a:	f001 f861 	bl	80026e0 <uxListRemove>

						/* Is the task waiting on an event also?  If so remove it
						from the event list. */
						if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800161e:	68bb      	ldr	r3, [r7, #8]
 8001620:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001622:	2b00      	cmp	r3, #0
 8001624:	d004      	beq.n	8001630 <xTaskIncrementTick+0xec>
						{
							( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8001626:	68bb      	ldr	r3, [r7, #8]
 8001628:	3318      	adds	r3, #24
 800162a:	4618      	mov	r0, r3
 800162c:	f001 f858 	bl	80026e0 <uxListRemove>
						}

						/* Place the unblocked task into the appropriate ready
						list. */
						prvAddTaskToReadyList( pxTCB );
 8001630:	68bb      	ldr	r3, [r7, #8]
 8001632:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001634:	4b29      	ldr	r3, [pc, #164]	; (80016dc <xTaskIncrementTick+0x198>)
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	429a      	cmp	r2, r3
 800163a:	d903      	bls.n	8001644 <xTaskIncrementTick+0x100>
 800163c:	68bb      	ldr	r3, [r7, #8]
 800163e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001640:	4b26      	ldr	r3, [pc, #152]	; (80016dc <xTaskIncrementTick+0x198>)
 8001642:	601a      	str	r2, [r3, #0]
 8001644:	68bb      	ldr	r3, [r7, #8]
 8001646:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001648:	4613      	mov	r3, r2
 800164a:	009b      	lsls	r3, r3, #2
 800164c:	4413      	add	r3, r2
 800164e:	009b      	lsls	r3, r3, #2
 8001650:	4a23      	ldr	r2, [pc, #140]	; (80016e0 <xTaskIncrementTick+0x19c>)
 8001652:	441a      	add	r2, r3
 8001654:	68bb      	ldr	r3, [r7, #8]
 8001656:	3304      	adds	r3, #4
 8001658:	4610      	mov	r0, r2
 800165a:	4619      	mov	r1, r3
 800165c:	f000 ffe4 	bl	8002628 <vListInsertEnd>
						{
							/* Preemption is on, but a context switch should only
							be performed if the unblocked task has a priority that
							is equal to or higher than the currently executing
							task. */
							if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8001660:	68bb      	ldr	r3, [r7, #8]
 8001662:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001664:	4b1f      	ldr	r3, [pc, #124]	; (80016e4 <xTaskIncrementTick+0x1a0>)
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800166a:	429a      	cmp	r2, r3
 800166c:	d302      	bcc.n	8001674 <xTaskIncrementTick+0x130>
							{
								xSwitchRequired = pdTRUE;
 800166e:	2301      	movs	r3, #1
 8001670:	617b      	str	r3, [r7, #20]
							}
						}
						#endif /* configUSE_PREEMPTION */
					}
				}
 8001672:	e7b0      	b.n	80015d6 <xTaskIncrementTick+0x92>
 8001674:	e7af      	b.n	80015d6 <xTaskIncrementTick+0x92>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( unsigned portBASE_TYPE ) 1 )
 8001676:	4b1b      	ldr	r3, [pc, #108]	; (80016e4 <xTaskIncrementTick+0x1a0>)
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800167c:	4918      	ldr	r1, [pc, #96]	; (80016e0 <xTaskIncrementTick+0x19c>)
 800167e:	4613      	mov	r3, r2
 8001680:	009b      	lsls	r3, r3, #2
 8001682:	4413      	add	r3, r2
 8001684:	009b      	lsls	r3, r3, #2
 8001686:	440b      	add	r3, r1
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	2b01      	cmp	r3, #1
 800168c:	d901      	bls.n	8001692 <xTaskIncrementTick+0x14e>
			{
				xSwitchRequired = pdTRUE;
 800168e:	2301      	movs	r3, #1
 8001690:	617b      	str	r3, [r7, #20]
		
		#if ( configUSE_TICK_HOOK == 1 )
		{
			/* Guard against the tick hook being called when the pended tick
			count is being unwound (when the scheduler is being unlocked). */
			if( uxPendedTicks == ( unsigned portBASE_TYPE ) 0U )
 8001692:	4b15      	ldr	r3, [pc, #84]	; (80016e8 <xTaskIncrementTick+0x1a4>)
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	2b00      	cmp	r3, #0
 8001698:	d109      	bne.n	80016ae <xTaskIncrementTick+0x16a>
			{
				vApplicationTickHook();
 800169a:	f7ff fc81 	bl	8000fa0 <vApplicationTickHook>
 800169e:	e006      	b.n	80016ae <xTaskIncrementTick+0x16a>
		}
		#endif /* configUSE_TICK_HOOK */		
	}
	else
	{
		++uxPendedTicks;
 80016a0:	4b11      	ldr	r3, [pc, #68]	; (80016e8 <xTaskIncrementTick+0x1a4>)
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	1c5a      	adds	r2, r3, #1
 80016a6:	4b10      	ldr	r3, [pc, #64]	; (80016e8 <xTaskIncrementTick+0x1a4>)
 80016a8:	601a      	str	r2, [r3, #0]

		/* The tick hook gets called at regular intervals, even if the
		scheduler is locked. */
		#if ( configUSE_TICK_HOOK == 1 )
		{
			vApplicationTickHook();
 80016aa:	f7ff fc79 	bl	8000fa0 <vApplicationTickHook>
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 80016ae:	4b0f      	ldr	r3, [pc, #60]	; (80016ec <xTaskIncrementTick+0x1a8>)
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d001      	beq.n	80016ba <xTaskIncrementTick+0x176>
		{
			xSwitchRequired = pdTRUE;
 80016b6:	2301      	movs	r3, #1
 80016b8:	617b      	str	r3, [r7, #20]
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 80016ba:	697b      	ldr	r3, [r7, #20]
}
 80016bc:	4618      	mov	r0, r3
 80016be:	3718      	adds	r7, #24
 80016c0:	46bd      	mov	sp, r7
 80016c2:	bd80      	pop	{r7, pc}
 80016c4:	2000055c 	.word	0x2000055c
 80016c8:	20000550 	.word	0x20000550
 80016cc:	20000504 	.word	0x20000504
 80016d0:	20000508 	.word	0x20000508
 80016d4:	20000568 	.word	0x20000568
 80016d8:	20000004 	.word	0x20000004
 80016dc:	20000554 	.word	0x20000554
 80016e0:	20000478 	.word	0x20000478
 80016e4:	20000474 	.word	0x20000474
 80016e8:	20000560 	.word	0x20000560
 80016ec:	20000564 	.word	0x20000564

080016f0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b082      	sub	sp, #8
 80016f4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
 80016f6:	4b35      	ldr	r3, [pc, #212]	; (80017cc <vTaskSwitchContext+0xdc>)
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d003      	beq.n	8001706 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80016fe:	4b34      	ldr	r3, [pc, #208]	; (80017d0 <vTaskSwitchContext+0xe0>)
 8001700:	2201      	movs	r2, #1
 8001702:	601a      	str	r2, [r3, #0]
 8001704:	e05e      	b.n	80017c4 <vTaskSwitchContext+0xd4>
	}
	else
	{
		xYieldPending = pdFALSE;
 8001706:	4b32      	ldr	r3, [pc, #200]	; (80017d0 <vTaskSwitchContext+0xe0>)
 8001708:	2200      	movs	r2, #0
 800170a:	601a      	str	r2, [r3, #0]
				}
				ulTaskSwitchedInTime = ulTotalRunTime;
		}
		#endif /* configGENERATE_RUN_TIME_STATS */

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
 800170c:	4b31      	ldr	r3, [pc, #196]	; (80017d4 <vTaskSwitchContext+0xe4>)
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	681a      	ldr	r2, [r3, #0]
 8001712:	4b30      	ldr	r3, [pc, #192]	; (80017d4 <vTaskSwitchContext+0xe4>)
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001718:	429a      	cmp	r2, r3
 800171a:	d808      	bhi.n	800172e <vTaskSwitchContext+0x3e>
 800171c:	4b2d      	ldr	r3, [pc, #180]	; (80017d4 <vTaskSwitchContext+0xe4>)
 800171e:	681a      	ldr	r2, [r3, #0]
 8001720:	4b2c      	ldr	r3, [pc, #176]	; (80017d4 <vTaskSwitchContext+0xe4>)
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	3334      	adds	r3, #52	; 0x34
 8001726:	4610      	mov	r0, r2
 8001728:	4619      	mov	r1, r3
 800172a:	f7ff fc87 	bl	800103c <vApplicationStackOverflowHook>
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();
 800172e:	4b29      	ldr	r3, [pc, #164]	; (80017d4 <vTaskSwitchContext+0xe4>)
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001734:	4618      	mov	r0, r3
 8001736:	4928      	ldr	r1, [pc, #160]	; (80017d8 <vTaskSwitchContext+0xe8>)
 8001738:	2214      	movs	r2, #20
 800173a:	f003 fe9b 	bl	8005474 <memcmp>
 800173e:	4603      	mov	r3, r0
 8001740:	2b00      	cmp	r3, #0
 8001742:	d009      	beq.n	8001758 <vTaskSwitchContext+0x68>
 8001744:	4b23      	ldr	r3, [pc, #140]	; (80017d4 <vTaskSwitchContext+0xe4>)
 8001746:	681a      	ldr	r2, [r3, #0]
 8001748:	4b22      	ldr	r3, [pc, #136]	; (80017d4 <vTaskSwitchContext+0xe4>)
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	3334      	adds	r3, #52	; 0x34
 800174e:	4610      	mov	r0, r2
 8001750:	4619      	mov	r1, r3
 8001752:	f7ff fc73 	bl	800103c <vApplicationStackOverflowHook>

		taskSELECT_HIGHEST_PRIORITY_TASK();
 8001756:	e00c      	b.n	8001772 <vTaskSwitchContext+0x82>
 8001758:	e00b      	b.n	8001772 <vTaskSwitchContext+0x82>
 800175a:	4b20      	ldr	r3, [pc, #128]	; (80017dc <vTaskSwitchContext+0xec>)
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	2b00      	cmp	r3, #0
 8001760:	d102      	bne.n	8001768 <vTaskSwitchContext+0x78>
 8001762:	f001 f8d9 	bl	8002918 <ulPortSetInterruptMask>
 8001766:	e7fe      	b.n	8001766 <vTaskSwitchContext+0x76>
 8001768:	4b1c      	ldr	r3, [pc, #112]	; (80017dc <vTaskSwitchContext+0xec>)
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	1e5a      	subs	r2, r3, #1
 800176e:	4b1b      	ldr	r3, [pc, #108]	; (80017dc <vTaskSwitchContext+0xec>)
 8001770:	601a      	str	r2, [r3, #0]
 8001772:	4b1a      	ldr	r3, [pc, #104]	; (80017dc <vTaskSwitchContext+0xec>)
 8001774:	681a      	ldr	r2, [r3, #0]
 8001776:	491a      	ldr	r1, [pc, #104]	; (80017e0 <vTaskSwitchContext+0xf0>)
 8001778:	4613      	mov	r3, r2
 800177a:	009b      	lsls	r3, r3, #2
 800177c:	4413      	add	r3, r2
 800177e:	009b      	lsls	r3, r3, #2
 8001780:	440b      	add	r3, r1
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	2b00      	cmp	r3, #0
 8001786:	d0e8      	beq.n	800175a <vTaskSwitchContext+0x6a>
 8001788:	4b14      	ldr	r3, [pc, #80]	; (80017dc <vTaskSwitchContext+0xec>)
 800178a:	681a      	ldr	r2, [r3, #0]
 800178c:	4613      	mov	r3, r2
 800178e:	009b      	lsls	r3, r3, #2
 8001790:	4413      	add	r3, r2
 8001792:	009b      	lsls	r3, r3, #2
 8001794:	4a12      	ldr	r2, [pc, #72]	; (80017e0 <vTaskSwitchContext+0xf0>)
 8001796:	4413      	add	r3, r2
 8001798:	607b      	str	r3, [r7, #4]
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	685b      	ldr	r3, [r3, #4]
 800179e:	685a      	ldr	r2, [r3, #4]
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	605a      	str	r2, [r3, #4]
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	685a      	ldr	r2, [r3, #4]
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	3308      	adds	r3, #8
 80017ac:	429a      	cmp	r2, r3
 80017ae:	d104      	bne.n	80017ba <vTaskSwitchContext+0xca>
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	685b      	ldr	r3, [r3, #4]
 80017b4:	685a      	ldr	r2, [r3, #4]
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	605a      	str	r2, [r3, #4]
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	685b      	ldr	r3, [r3, #4]
 80017be:	68da      	ldr	r2, [r3, #12]
 80017c0:	4b04      	ldr	r3, [pc, #16]	; (80017d4 <vTaskSwitchContext+0xe4>)
 80017c2:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80017c4:	3708      	adds	r7, #8
 80017c6:	46bd      	mov	sp, r7
 80017c8:	bd80      	pop	{r7, pc}
 80017ca:	bf00      	nop
 80017cc:	2000055c 	.word	0x2000055c
 80017d0:	20000564 	.word	0x20000564
 80017d4:	20000474 	.word	0x20000474
 80017d8:	08005870 	.word	0x08005870
 80017dc:	20000554 	.word	0x20000554
 80017e0:	20000478 	.word	0x20000478

080017e4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( xList * const pxEventList, portTickType xTicksToWait )
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	b084      	sub	sp, #16
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	6078      	str	r0, [r7, #4]
 80017ec:	6039      	str	r1, [r7, #0]
portTickType xTimeToWake;

	configASSERT( pxEventList );
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d102      	bne.n	80017fa <vTaskPlaceOnEventList+0x16>
 80017f4:	f001 f890 	bl	8002918 <ulPortSetInterruptMask>
 80017f8:	e7fe      	b.n	80017f8 <vTaskPlaceOnEventList+0x14>
	SCHEDULER SUSPENDED. */

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80017fa:	4b12      	ldr	r3, [pc, #72]	; (8001844 <vTaskPlaceOnEventList+0x60>)
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	3318      	adds	r3, #24
 8001800:	6878      	ldr	r0, [r7, #4]
 8001802:	4619      	mov	r1, r3
 8001804:	f000 ff34 	bl	8002670 <vListInsert>

	/* We must remove ourselves from the ready list before adding ourselves
	to the blocked list as the same list item is used for both lists.  We have
	exclusive access to the ready lists as the scheduler is locked. */
	if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( unsigned portBASE_TYPE ) 0 )
 8001808:	4b0e      	ldr	r3, [pc, #56]	; (8001844 <vTaskPlaceOnEventList+0x60>)
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	3304      	adds	r3, #4
 800180e:	4618      	mov	r0, r3
 8001810:	f000 ff66 	bl	80026e0 <uxListRemove>
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( xTicksToWait == portMAX_DELAY )
 8001814:	683b      	ldr	r3, [r7, #0]
 8001816:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800181a:	d107      	bne.n	800182c <vTaskPlaceOnEventList+0x48>
		{
			/* Add ourselves to the suspended task list instead of a delayed task
			list to ensure we are not woken by a timing event.  We will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
 800181c:	4b09      	ldr	r3, [pc, #36]	; (8001844 <vTaskPlaceOnEventList+0x60>)
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	3304      	adds	r3, #4
 8001822:	4809      	ldr	r0, [pc, #36]	; (8001848 <vTaskPlaceOnEventList+0x64>)
 8001824:	4619      	mov	r1, r3
 8001826:	f000 feff 	bl	8002628 <vListInsertEnd>
 800182a:	e007      	b.n	800183c <vTaskPlaceOnEventList+0x58>
		}
		else
		{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter. */
			xTimeToWake = xTickCount + xTicksToWait;
 800182c:	4b07      	ldr	r3, [pc, #28]	; (800184c <vTaskPlaceOnEventList+0x68>)
 800182e:	681a      	ldr	r2, [r3, #0]
 8001830:	683b      	ldr	r3, [r7, #0]
 8001832:	4413      	add	r3, r2
 8001834:	60fb      	str	r3, [r7, #12]
			prvAddCurrentTaskToDelayedList( xTimeToWake );
 8001836:	68f8      	ldr	r0, [r7, #12]
 8001838:	f000 f9d6 	bl	8001be8 <prvAddCurrentTaskToDelayedList>
			not occur.  This may overflow but this doesn't matter. */
			xTimeToWake = xTickCount + xTicksToWait;
			prvAddCurrentTaskToDelayedList( xTimeToWake );
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800183c:	3710      	adds	r7, #16
 800183e:	46bd      	mov	sp, r7
 8001840:	bd80      	pop	{r7, pc}
 8001842:	bf00      	nop
 8001844:	20000474 	.word	0x20000474
 8001848:	20000538 	.word	0x20000538
 800184c:	20000550 	.word	0x20000550

08001850 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vTaskPlaceOnEventListRestricted( xList * const pxEventList, portTickType xTicksToWait )
	{
 8001850:	b580      	push	{r7, lr}
 8001852:	b084      	sub	sp, #16
 8001854:	af00      	add	r7, sp, #0
 8001856:	6078      	str	r0, [r7, #4]
 8001858:	6039      	str	r1, [r7, #0]
	portTickType xTimeToWake;

		configASSERT( pxEventList );
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	2b00      	cmp	r3, #0
 800185e:	d102      	bne.n	8001866 <vTaskPlaceOnEventListRestricted+0x16>
 8001860:	f001 f85a 	bl	8002918 <ulPortSetInterruptMask>
 8001864:	e7fe      	b.n	8001864 <vTaskPlaceOnEventListRestricted+0x14>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8001866:	4b0c      	ldr	r3, [pc, #48]	; (8001898 <vTaskPlaceOnEventListRestricted+0x48>)
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	3318      	adds	r3, #24
 800186c:	6878      	ldr	r0, [r7, #4]
 800186e:	4619      	mov	r1, r3
 8001870:	f000 feda 	bl	8002628 <vListInsertEnd>

		/* We must remove this task from the ready list before adding it to the
		blocked list as the same list item is used for both lists.  This
		function is called form a critical section. */
		if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( unsigned portBASE_TYPE ) 0 )
 8001874:	4b08      	ldr	r3, [pc, #32]	; (8001898 <vTaskPlaceOnEventListRestricted+0x48>)
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	3304      	adds	r3, #4
 800187a:	4618      	mov	r0, r3
 800187c:	f000 ff30 	bl	80026e0 <uxListRemove>
			portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
		}

		/* Calculate the time at which the task should be woken if the event does
		not occur.  This may overflow but this doesn't matter. */
		xTimeToWake = xTickCount + xTicksToWait;
 8001880:	4b06      	ldr	r3, [pc, #24]	; (800189c <vTaskPlaceOnEventListRestricted+0x4c>)
 8001882:	681a      	ldr	r2, [r3, #0]
 8001884:	683b      	ldr	r3, [r7, #0]
 8001886:	4413      	add	r3, r2
 8001888:	60fb      	str	r3, [r7, #12]

		traceTASK_DELAY_UNTIL();
		prvAddCurrentTaskToDelayedList( xTimeToWake );
 800188a:	68f8      	ldr	r0, [r7, #12]
 800188c:	f000 f9ac 	bl	8001be8 <prvAddCurrentTaskToDelayedList>
	}
 8001890:	3710      	adds	r7, #16
 8001892:	46bd      	mov	sp, r7
 8001894:	bd80      	pop	{r7, pc}
 8001896:	bf00      	nop
 8001898:	20000474 	.word	0x20000474
 800189c:	20000550 	.word	0x20000550

080018a0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xTaskRemoveFromEventList( const xList * const pxEventList )
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b084      	sub	sp, #16
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means we can always expect exclusive access to the event list here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	68db      	ldr	r3, [r3, #12]
 80018ac:	68db      	ldr	r3, [r3, #12]
 80018ae:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
 80018b0:	68bb      	ldr	r3, [r7, #8]
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d102      	bne.n	80018bc <xTaskRemoveFromEventList+0x1c>
 80018b6:	f001 f82f 	bl	8002918 <ulPortSetInterruptMask>
 80018ba:	e7fe      	b.n	80018ba <xTaskRemoveFromEventList+0x1a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80018bc:	68bb      	ldr	r3, [r7, #8]
 80018be:	3318      	adds	r3, #24
 80018c0:	4618      	mov	r0, r3
 80018c2:	f000 ff0d 	bl	80026e0 <uxListRemove>

	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
 80018c6:	4b1e      	ldr	r3, [pc, #120]	; (8001940 <xTaskRemoveFromEventList+0xa0>)
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d11d      	bne.n	800190a <xTaskRemoveFromEventList+0x6a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
 80018ce:	68bb      	ldr	r3, [r7, #8]
 80018d0:	3304      	adds	r3, #4
 80018d2:	4618      	mov	r0, r3
 80018d4:	f000 ff04 	bl	80026e0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80018d8:	68bb      	ldr	r3, [r7, #8]
 80018da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80018dc:	4b19      	ldr	r3, [pc, #100]	; (8001944 <xTaskRemoveFromEventList+0xa4>)
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	429a      	cmp	r2, r3
 80018e2:	d903      	bls.n	80018ec <xTaskRemoveFromEventList+0x4c>
 80018e4:	68bb      	ldr	r3, [r7, #8]
 80018e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80018e8:	4b16      	ldr	r3, [pc, #88]	; (8001944 <xTaskRemoveFromEventList+0xa4>)
 80018ea:	601a      	str	r2, [r3, #0]
 80018ec:	68bb      	ldr	r3, [r7, #8]
 80018ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80018f0:	4613      	mov	r3, r2
 80018f2:	009b      	lsls	r3, r3, #2
 80018f4:	4413      	add	r3, r2
 80018f6:	009b      	lsls	r3, r3, #2
 80018f8:	4a13      	ldr	r2, [pc, #76]	; (8001948 <xTaskRemoveFromEventList+0xa8>)
 80018fa:	441a      	add	r2, r3
 80018fc:	68bb      	ldr	r3, [r7, #8]
 80018fe:	3304      	adds	r3, #4
 8001900:	4610      	mov	r0, r2
 8001902:	4619      	mov	r1, r3
 8001904:	f000 fe90 	bl	8002628 <vListInsertEnd>
 8001908:	e005      	b.n	8001916 <xTaskRemoveFromEventList+0x76>
	}
	else
	{
		/* We cannot access the delayed or ready lists, so will hold this
		task pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800190a:	68bb      	ldr	r3, [r7, #8]
 800190c:	3318      	adds	r3, #24
 800190e:	480f      	ldr	r0, [pc, #60]	; (800194c <xTaskRemoveFromEventList+0xac>)
 8001910:	4619      	mov	r1, r3
 8001912:	f000 fe89 	bl	8002628 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8001916:	68bb      	ldr	r3, [r7, #8]
 8001918:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800191a:	4b0d      	ldr	r3, [pc, #52]	; (8001950 <xTaskRemoveFromEventList+0xb0>)
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001920:	429a      	cmp	r2, r3
 8001922:	d305      	bcc.n	8001930 <xTaskRemoveFromEventList+0x90>
	{
		/* Return true if the task removed from the event list has
		a higher priority than the calling task.  This allows
		the calling task to know if it should force a context
		switch now. */
		xReturn = pdTRUE;
 8001924:	2301      	movs	r3, #1
 8001926:	60fb      	str	r3, [r7, #12]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8001928:	4b0a      	ldr	r3, [pc, #40]	; (8001954 <xTaskRemoveFromEventList+0xb4>)
 800192a:	2201      	movs	r2, #1
 800192c:	601a      	str	r2, [r3, #0]
 800192e:	e001      	b.n	8001934 <xTaskRemoveFromEventList+0x94>
	}
	else
	{
		xReturn = pdFALSE;
 8001930:	2300      	movs	r3, #0
 8001932:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
 8001934:	68fb      	ldr	r3, [r7, #12]
}
 8001936:	4618      	mov	r0, r3
 8001938:	3710      	adds	r7, #16
 800193a:	46bd      	mov	sp, r7
 800193c:	bd80      	pop	{r7, pc}
 800193e:	bf00      	nop
 8001940:	2000055c 	.word	0x2000055c
 8001944:	20000554 	.word	0x20000554
 8001948:	20000478 	.word	0x20000478
 800194c:	2000050c 	.word	0x2000050c
 8001950:	20000474 	.word	0x20000474
 8001954:	20000564 	.word	0x20000564

08001958 <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( xTimeOutType * const pxTimeOut )
{
 8001958:	b580      	push	{r7, lr}
 800195a:	b082      	sub	sp, #8
 800195c:	af00      	add	r7, sp, #0
 800195e:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	2b00      	cmp	r3, #0
 8001964:	d102      	bne.n	800196c <vTaskSetTimeOutState+0x14>
 8001966:	f000 ffd7 	bl	8002918 <ulPortSetInterruptMask>
 800196a:	e7fe      	b.n	800196a <vTaskSetTimeOutState+0x12>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800196c:	4b05      	ldr	r3, [pc, #20]	; (8001984 <vTaskSetTimeOutState+0x2c>)
 800196e:	681a      	ldr	r2, [r3, #0]
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8001974:	4b04      	ldr	r3, [pc, #16]	; (8001988 <vTaskSetTimeOutState+0x30>)
 8001976:	681a      	ldr	r2, [r3, #0]
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	605a      	str	r2, [r3, #4]
}
 800197c:	3708      	adds	r7, #8
 800197e:	46bd      	mov	sp, r7
 8001980:	bd80      	pop	{r7, pc}
 8001982:	bf00      	nop
 8001984:	20000568 	.word	0x20000568
 8001988:	20000550 	.word	0x20000550

0800198c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

portBASE_TYPE xTaskCheckForTimeOut( xTimeOutType * const pxTimeOut, portTickType * const pxTicksToWait )
{
 800198c:	b580      	push	{r7, lr}
 800198e:	b084      	sub	sp, #16
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]
 8001994:	6039      	str	r1, [r7, #0]
portBASE_TYPE xReturn;

	configASSERT( pxTimeOut );
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	2b00      	cmp	r3, #0
 800199a:	d102      	bne.n	80019a2 <xTaskCheckForTimeOut+0x16>
 800199c:	f000 ffbc 	bl	8002918 <ulPortSetInterruptMask>
 80019a0:	e7fe      	b.n	80019a0 <xTaskCheckForTimeOut+0x14>
	configASSERT( pxTicksToWait );
 80019a2:	683b      	ldr	r3, [r7, #0]
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d102      	bne.n	80019ae <xTaskCheckForTimeOut+0x22>
 80019a8:	f000 ffb6 	bl	8002918 <ulPortSetInterruptMask>
 80019ac:	e7fe      	b.n	80019ac <xTaskCheckForTimeOut+0x20>

	taskENTER_CRITICAL();
 80019ae:	f000 ff91 	bl	80028d4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const portTickType xConstTickCount = xTickCount;
 80019b2:	4b1c      	ldr	r3, [pc, #112]	; (8001a24 <xTaskCheckForTimeOut+0x98>)
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	60bb      	str	r3, [r7, #8]

		#if ( INCLUDE_vTaskSuspend == 1 )
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
 80019b8:	683b      	ldr	r3, [r7, #0]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80019c0:	d102      	bne.n	80019c8 <xTaskCheckForTimeOut+0x3c>
			{
				xReturn = pdFALSE;
 80019c2:	2300      	movs	r3, #0
 80019c4:	60fb      	str	r3, [r7, #12]
 80019c6:	e026      	b.n	8001a16 <xTaskCheckForTimeOut+0x8a>
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	681a      	ldr	r2, [r3, #0]
 80019cc:	4b16      	ldr	r3, [pc, #88]	; (8001a28 <xTaskCheckForTimeOut+0x9c>)
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	429a      	cmp	r2, r3
 80019d2:	d007      	beq.n	80019e4 <xTaskCheckForTimeOut+0x58>
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	685a      	ldr	r2, [r3, #4]
 80019d8:	68bb      	ldr	r3, [r7, #8]
 80019da:	429a      	cmp	r2, r3
 80019dc:	d802      	bhi.n	80019e4 <xTaskCheckForTimeOut+0x58>
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
 80019de:	2301      	movs	r3, #1
 80019e0:	60fb      	str	r3, [r7, #12]
 80019e2:	e018      	b.n	8001a16 <xTaskCheckForTimeOut+0x8a>
		}
		else if( ( xConstTickCount - pxTimeOut->xTimeOnEntering ) < *pxTicksToWait )
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	685b      	ldr	r3, [r3, #4]
 80019e8:	68ba      	ldr	r2, [r7, #8]
 80019ea:	1ad2      	subs	r2, r2, r3
 80019ec:	683b      	ldr	r3, [r7, #0]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	429a      	cmp	r2, r3
 80019f2:	d20e      	bcs.n	8001a12 <xTaskCheckForTimeOut+0x86>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( xConstTickCount -  pxTimeOut->xTimeOnEntering );
 80019f4:	683b      	ldr	r3, [r7, #0]
 80019f6:	681a      	ldr	r2, [r3, #0]
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	6859      	ldr	r1, [r3, #4]
 80019fc:	68bb      	ldr	r3, [r7, #8]
 80019fe:	1acb      	subs	r3, r1, r3
 8001a00:	441a      	add	r2, r3
 8001a02:	683b      	ldr	r3, [r7, #0]
 8001a04:	601a      	str	r2, [r3, #0]
			vTaskSetTimeOutState( pxTimeOut );
 8001a06:	6878      	ldr	r0, [r7, #4]
 8001a08:	f7ff ffa6 	bl	8001958 <vTaskSetTimeOutState>
			xReturn = pdFALSE;
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	60fb      	str	r3, [r7, #12]
 8001a10:	e001      	b.n	8001a16 <xTaskCheckForTimeOut+0x8a>
		}
		else
		{
			xReturn = pdTRUE;
 8001a12:	2301      	movs	r3, #1
 8001a14:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8001a16:	f000 ff6d 	bl	80028f4 <vPortExitCritical>

	return xReturn;
 8001a1a:	68fb      	ldr	r3, [r7, #12]
}
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	3710      	adds	r7, #16
 8001a20:	46bd      	mov	sp, r7
 8001a22:	bd80      	pop	{r7, pc}
 8001a24:	20000550 	.word	0x20000550
 8001a28:	20000568 	.word	0x20000568

08001a2c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8001a2c:	b480      	push	{r7}
 8001a2e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8001a30:	4b03      	ldr	r3, [pc, #12]	; (8001a40 <vTaskMissedYield+0x14>)
 8001a32:	2201      	movs	r2, #1
 8001a34:	601a      	str	r2, [r3, #0]
}
 8001a36:	46bd      	mov	sp, r7
 8001a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a3c:	4770      	bx	lr
 8001a3e:	bf00      	nop
 8001a40:	20000564 	.word	0x20000564

08001a44 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b082      	sub	sp, #8
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	6078      	str	r0, [r7, #4]
	( void ) pvParameters;

	for( ;; )
	{
		/* See if any tasks have been deleted. */
		prvCheckTasksWaitingTermination();
 8001a4c:	f000 f892 	bl	8001b74 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( unsigned portBASE_TYPE ) 1U )
 8001a50:	4b04      	ldr	r3, [pc, #16]	; (8001a64 <prvIdleTask+0x20>)
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	2b01      	cmp	r3, #1
 8001a56:	d901      	bls.n	8001a5c <prvIdleTask+0x18>
			{
				taskYIELD();
 8001a58:	f000 ff2c 	bl	80028b4 <vPortYield>
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 8001a5c:	f7ff fae8 	bl	8001030 <vApplicationIdleHook>
				}
				( void ) xTaskResumeAll();
			}
		}
		#endif /* configUSE_TICKLESS_IDLE */
	}
 8001a60:	e7f4      	b.n	8001a4c <prvIdleTask+0x8>
 8001a62:	bf00      	nop
 8001a64:	20000478 	.word	0x20000478

08001a68 <prvInitialiseTCBVariables>:
	}
#endif /* configUSE_TICKLESS_IDLE */
/*-----------------------------------------------------------*/

static void prvInitialiseTCBVariables( tskTCB *pxTCB, const signed char * const pcName, unsigned portBASE_TYPE uxPriority, const xMemoryRegion * const xRegions, unsigned short usStackDepth )
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b086      	sub	sp, #24
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	60f8      	str	r0, [r7, #12]
 8001a70:	60b9      	str	r1, [r7, #8]
 8001a72:	607a      	str	r2, [r7, #4]
 8001a74:	603b      	str	r3, [r7, #0]
unsigned portBASE_TYPE x;

	/* Store the task name in the TCB. */
	for( x = ( unsigned portBASE_TYPE ) 0; x < ( unsigned portBASE_TYPE ) configMAX_TASK_NAME_LEN; x++ )
 8001a76:	2300      	movs	r3, #0
 8001a78:	617b      	str	r3, [r7, #20]
 8001a7a:	e012      	b.n	8001aa2 <prvInitialiseTCBVariables+0x3a>
	{
		pxTCB->pcTaskName[ x ] = pcName[ x ];
 8001a7c:	68ba      	ldr	r2, [r7, #8]
 8001a7e:	697b      	ldr	r3, [r7, #20]
 8001a80:	4413      	add	r3, r2
 8001a82:	781a      	ldrb	r2, [r3, #0]
 8001a84:	68f9      	ldr	r1, [r7, #12]
 8001a86:	697b      	ldr	r3, [r7, #20]
 8001a88:	440b      	add	r3, r1
 8001a8a:	3330      	adds	r3, #48	; 0x30
 8001a8c:	711a      	strb	r2, [r3, #4]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8001a8e:	68ba      	ldr	r2, [r7, #8]
 8001a90:	697b      	ldr	r3, [r7, #20]
 8001a92:	4413      	add	r3, r2
 8001a94:	781b      	ldrb	r3, [r3, #0]
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d100      	bne.n	8001a9c <prvInitialiseTCBVariables+0x34>
		{
			break;
 8001a9a:	e005      	b.n	8001aa8 <prvInitialiseTCBVariables+0x40>
static void prvInitialiseTCBVariables( tskTCB *pxTCB, const signed char * const pcName, unsigned portBASE_TYPE uxPriority, const xMemoryRegion * const xRegions, unsigned short usStackDepth )
{
unsigned portBASE_TYPE x;

	/* Store the task name in the TCB. */
	for( x = ( unsigned portBASE_TYPE ) 0; x < ( unsigned portBASE_TYPE ) configMAX_TASK_NAME_LEN; x++ )
 8001a9c:	697b      	ldr	r3, [r7, #20]
 8001a9e:	3301      	adds	r3, #1
 8001aa0:	617b      	str	r3, [r7, #20]
 8001aa2:	697b      	ldr	r3, [r7, #20]
 8001aa4:	2b09      	cmp	r3, #9
 8001aa6:	d9e9      	bls.n	8001a7c <prvInitialiseTCBVariables+0x14>
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = ( signed char ) '\0';
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	2200      	movs	r2, #0
 8001aac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( unsigned portBASE_TYPE ) configMAX_PRIORITIES )
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	2b04      	cmp	r3, #4
 8001ab4:	d901      	bls.n	8001aba <prvInitialiseTCBVariables+0x52>
	{
		uxPriority = ( unsigned portBASE_TYPE ) configMAX_PRIORITIES - ( unsigned portBASE_TYPE ) 1U;
 8001ab6:	2304      	movs	r3, #4
 8001ab8:	607b      	str	r3, [r7, #4]
	}

	pxTCB->uxPriority = uxPriority;
 8001aba:	68fb      	ldr	r3, [r7, #12]
 8001abc:	687a      	ldr	r2, [r7, #4]
 8001abe:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	687a      	ldr	r2, [r7, #4]
 8001ac4:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	3304      	adds	r3, #4
 8001aca:	4618      	mov	r0, r3
 8001acc:	f000 fda0 	bl	8002610 <vListInitialiseItem>
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	3318      	adds	r3, #24
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	f000 fd9b 	bl	8002610 <vListInitialiseItem>

	/* Set the pxTCB as a link back from the xListItem.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	68fa      	ldr	r2, [r7, #12]
 8001ade:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( portTickType ) configMAX_PRIORITIES - ( portTickType ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	f1c3 0205 	rsb	r2, r3, #5
 8001ae6:	68fb      	ldr	r3, [r7, #12]
 8001ae8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
 8001aea:	68fb      	ldr	r3, [r7, #12]
 8001aec:	68fa      	ldr	r2, [r7, #12]
 8001aee:	625a      	str	r2, [r3, #36]	; 0x24
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxTCB->xNewLib_reent ) ) );
	}
	#endif /* configUSE_NEWLIB_REENTRANT */
}
 8001af0:	3718      	adds	r7, #24
 8001af2:	46bd      	mov	sp, r7
 8001af4:	bd80      	pop	{r7, pc}
 8001af6:	bf00      	nop

08001af8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b082      	sub	sp, #8
 8001afc:	af00      	add	r7, sp, #0
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < ( unsigned portBASE_TYPE ) configMAX_PRIORITIES; uxPriority++ )
 8001afe:	2300      	movs	r3, #0
 8001b00:	607b      	str	r3, [r7, #4]
 8001b02:	e00c      	b.n	8001b1e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8001b04:	687a      	ldr	r2, [r7, #4]
 8001b06:	4613      	mov	r3, r2
 8001b08:	009b      	lsls	r3, r3, #2
 8001b0a:	4413      	add	r3, r2
 8001b0c:	009b      	lsls	r3, r3, #2
 8001b0e:	4a11      	ldr	r2, [pc, #68]	; (8001b54 <prvInitialiseTaskLists+0x5c>)
 8001b10:	4413      	add	r3, r2
 8001b12:	4618      	mov	r0, r3
 8001b14:	f000 fd5c 	bl	80025d0 <vListInitialise>

static void prvInitialiseTaskLists( void )
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < ( unsigned portBASE_TYPE ) configMAX_PRIORITIES; uxPriority++ )
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	3301      	adds	r3, #1
 8001b1c:	607b      	str	r3, [r7, #4]
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	2b04      	cmp	r3, #4
 8001b22:	d9ef      	bls.n	8001b04 <prvInitialiseTaskLists+0xc>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( &xDelayedTaskList1 );
 8001b24:	480c      	ldr	r0, [pc, #48]	; (8001b58 <prvInitialiseTaskLists+0x60>)
 8001b26:	f000 fd53 	bl	80025d0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8001b2a:	480c      	ldr	r0, [pc, #48]	; (8001b5c <prvInitialiseTaskLists+0x64>)
 8001b2c:	f000 fd50 	bl	80025d0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8001b30:	480b      	ldr	r0, [pc, #44]	; (8001b60 <prvInitialiseTaskLists+0x68>)
 8001b32:	f000 fd4d 	bl	80025d0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8001b36:	480b      	ldr	r0, [pc, #44]	; (8001b64 <prvInitialiseTaskLists+0x6c>)
 8001b38:	f000 fd4a 	bl	80025d0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8001b3c:	480a      	ldr	r0, [pc, #40]	; (8001b68 <prvInitialiseTaskLists+0x70>)
 8001b3e:	f000 fd47 	bl	80025d0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8001b42:	4b0a      	ldr	r3, [pc, #40]	; (8001b6c <prvInitialiseTaskLists+0x74>)
 8001b44:	4a04      	ldr	r2, [pc, #16]	; (8001b58 <prvInitialiseTaskLists+0x60>)
 8001b46:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8001b48:	4b09      	ldr	r3, [pc, #36]	; (8001b70 <prvInitialiseTaskLists+0x78>)
 8001b4a:	4a04      	ldr	r2, [pc, #16]	; (8001b5c <prvInitialiseTaskLists+0x64>)
 8001b4c:	601a      	str	r2, [r3, #0]
}
 8001b4e:	3708      	adds	r7, #8
 8001b50:	46bd      	mov	sp, r7
 8001b52:	bd80      	pop	{r7, pc}
 8001b54:	20000478 	.word	0x20000478
 8001b58:	200004dc 	.word	0x200004dc
 8001b5c:	200004f0 	.word	0x200004f0
 8001b60:	2000050c 	.word	0x2000050c
 8001b64:	20000520 	.word	0x20000520
 8001b68:	20000538 	.word	0x20000538
 8001b6c:	20000504 	.word	0x20000504
 8001b70:	20000508 	.word	0x20000508

08001b74 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8001b74:	b580      	push	{r7, lr}
 8001b76:	b082      	sub	sp, #8
 8001b78:	af00      	add	r7, sp, #0
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
 8001b7a:	e028      	b.n	8001bce <prvCheckTasksWaitingTermination+0x5a>
		{
			vTaskSuspendAll();
 8001b7c:	f7ff fc3c 	bl	80013f8 <vTaskSuspendAll>
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 8001b80:	4b16      	ldr	r3, [pc, #88]	; (8001bdc <prvCheckTasksWaitingTermination+0x68>)
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	bf14      	ite	ne
 8001b88:	2300      	movne	r3, #0
 8001b8a:	2301      	moveq	r3, #1
 8001b8c:	b2db      	uxtb	r3, r3
 8001b8e:	607b      	str	r3, [r7, #4]
			( void ) xTaskResumeAll();
 8001b90:	f7ff fc40 	bl	8001414 <xTaskResumeAll>

			if( xListIsEmpty == pdFALSE )
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d119      	bne.n	8001bce <prvCheckTasksWaitingTermination+0x5a>
			{
				tskTCB *pxTCB;

				taskENTER_CRITICAL();
 8001b9a:	f000 fe9b 	bl	80028d4 <vPortEnterCritical>
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8001b9e:	4b0f      	ldr	r3, [pc, #60]	; (8001bdc <prvCheckTasksWaitingTermination+0x68>)
 8001ba0:	68db      	ldr	r3, [r3, #12]
 8001ba2:	68db      	ldr	r3, [r3, #12]
 8001ba4:	603b      	str	r3, [r7, #0]
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
 8001ba6:	683b      	ldr	r3, [r7, #0]
 8001ba8:	3304      	adds	r3, #4
 8001baa:	4618      	mov	r0, r3
 8001bac:	f000 fd98 	bl	80026e0 <uxListRemove>
					--uxCurrentNumberOfTasks;
 8001bb0:	4b0b      	ldr	r3, [pc, #44]	; (8001be0 <prvCheckTasksWaitingTermination+0x6c>)
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	1e5a      	subs	r2, r3, #1
 8001bb6:	4b0a      	ldr	r3, [pc, #40]	; (8001be0 <prvCheckTasksWaitingTermination+0x6c>)
 8001bb8:	601a      	str	r2, [r3, #0]
					--uxTasksDeleted;
 8001bba:	4b0a      	ldr	r3, [pc, #40]	; (8001be4 <prvCheckTasksWaitingTermination+0x70>)
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	1e5a      	subs	r2, r3, #1
 8001bc0:	4b08      	ldr	r3, [pc, #32]	; (8001be4 <prvCheckTasksWaitingTermination+0x70>)
 8001bc2:	601a      	str	r2, [r3, #0]
				}
				taskEXIT_CRITICAL();
 8001bc4:	f000 fe96 	bl	80028f4 <vPortExitCritical>

				prvDeleteTCB( pxTCB );
 8001bc8:	6838      	ldr	r0, [r7, #0]
 8001bca:	f000 f875 	bl	8001cb8 <prvDeleteTCB>
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
 8001bce:	4b05      	ldr	r3, [pc, #20]	; (8001be4 <prvCheckTasksWaitingTermination+0x70>)
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d1d2      	bne.n	8001b7c <prvCheckTasksWaitingTermination+0x8>
				prvDeleteTCB( pxTCB );
			}
		}
	}
	#endif /* vTaskDelete */
}
 8001bd6:	3708      	adds	r7, #8
 8001bd8:	46bd      	mov	sp, r7
 8001bda:	bd80      	pop	{r7, pc}
 8001bdc:	20000520 	.word	0x20000520
 8001be0:	2000054c 	.word	0x2000054c
 8001be4:	20000534 	.word	0x20000534

08001be8 <prvAddCurrentTaskToDelayedList>:
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( portTickType xTimeToWake )
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b082      	sub	sp, #8
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	6078      	str	r0, [r7, #4]
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
 8001bf0:	4b13      	ldr	r3, [pc, #76]	; (8001c40 <prvAddCurrentTaskToDelayedList+0x58>)
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	687a      	ldr	r2, [r7, #4]
 8001bf6:	605a      	str	r2, [r3, #4]

	if( xTimeToWake < xTickCount )
 8001bf8:	4b12      	ldr	r3, [pc, #72]	; (8001c44 <prvAddCurrentTaskToDelayedList+0x5c>)
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	687a      	ldr	r2, [r7, #4]
 8001bfe:	429a      	cmp	r2, r3
 8001c00:	d209      	bcs.n	8001c16 <prvAddCurrentTaskToDelayedList+0x2e>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
 8001c02:	4b11      	ldr	r3, [pc, #68]	; (8001c48 <prvAddCurrentTaskToDelayedList+0x60>)
 8001c04:	681a      	ldr	r2, [r3, #0]
 8001c06:	4b0e      	ldr	r3, [pc, #56]	; (8001c40 <prvAddCurrentTaskToDelayedList+0x58>)
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	3304      	adds	r3, #4
 8001c0c:	4610      	mov	r0, r2
 8001c0e:	4619      	mov	r1, r3
 8001c10:	f000 fd2e 	bl	8002670 <vListInsert>
 8001c14:	e010      	b.n	8001c38 <prvAddCurrentTaskToDelayedList+0x50>
	}
	else
	{
		/* The wake time has not overflowed, so we can use the current block list. */
		vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
 8001c16:	4b0d      	ldr	r3, [pc, #52]	; (8001c4c <prvAddCurrentTaskToDelayedList+0x64>)
 8001c18:	681a      	ldr	r2, [r3, #0]
 8001c1a:	4b09      	ldr	r3, [pc, #36]	; (8001c40 <prvAddCurrentTaskToDelayedList+0x58>)
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	3304      	adds	r3, #4
 8001c20:	4610      	mov	r0, r2
 8001c22:	4619      	mov	r1, r3
 8001c24:	f000 fd24 	bl	8002670 <vListInsert>

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
 8001c28:	4b09      	ldr	r3, [pc, #36]	; (8001c50 <prvAddCurrentTaskToDelayedList+0x68>)
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	687a      	ldr	r2, [r7, #4]
 8001c2e:	429a      	cmp	r2, r3
 8001c30:	d202      	bcs.n	8001c38 <prvAddCurrentTaskToDelayedList+0x50>
		{
			xNextTaskUnblockTime = xTimeToWake;
 8001c32:	4b07      	ldr	r3, [pc, #28]	; (8001c50 <prvAddCurrentTaskToDelayedList+0x68>)
 8001c34:	687a      	ldr	r2, [r7, #4]
 8001c36:	601a      	str	r2, [r3, #0]
		}
	}
}
 8001c38:	3708      	adds	r7, #8
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	bd80      	pop	{r7, pc}
 8001c3e:	bf00      	nop
 8001c40:	20000474 	.word	0x20000474
 8001c44:	20000550 	.word	0x20000550
 8001c48:	20000508 	.word	0x20000508
 8001c4c:	20000504 	.word	0x20000504
 8001c50:	20000004 	.word	0x20000004

08001c54 <prvAllocateTCBAndStack>:
/*-----------------------------------------------------------*/

static tskTCB *prvAllocateTCBAndStack( unsigned short usStackDepth, portSTACK_TYPE *puxStackBuffer )
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	b084      	sub	sp, #16
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	6039      	str	r1, [r7, #0]
 8001c5e:	80fb      	strh	r3, [r7, #6]
tskTCB *pxNewTCB;

	/* Allocate space for the TCB.  Where the memory comes from depends on
	the implementation of the port malloc function. */
	pxNewTCB = ( tskTCB * ) pvPortMalloc( sizeof( tskTCB ) );
 8001c60:	204c      	movs	r0, #76	; 0x4c
 8001c62:	f001 f969 	bl	8002f38 <pvPortMalloc>
 8001c66:	60f8      	str	r0, [r7, #12]

	if( pxNewTCB != NULL )
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d01f      	beq.n	8001cae <prvAllocateTCBAndStack+0x5a>
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t ) usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001c6e:	683b      	ldr	r3, [r7, #0]
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d106      	bne.n	8001c82 <prvAllocateTCBAndStack+0x2e>
 8001c74:	88fb      	ldrh	r3, [r7, #6]
 8001c76:	009b      	lsls	r3, r3, #2
 8001c78:	4618      	mov	r0, r3
 8001c7a:	f001 f95d 	bl	8002f38 <pvPortMalloc>
 8001c7e:	4603      	mov	r3, r0
 8001c80:	e000      	b.n	8001c84 <prvAllocateTCBAndStack+0x30>
 8001c82:	683b      	ldr	r3, [r7, #0]
 8001c84:	68fa      	ldr	r2, [r7, #12]
 8001c86:	6313      	str	r3, [r2, #48]	; 0x30

		if( pxNewTCB->pxStack == NULL )
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d105      	bne.n	8001c9c <prvAllocateTCBAndStack+0x48>
		{
			/* Could not allocate the stack.  Delete the allocated TCB. */
			vPortFree( pxNewTCB );
 8001c90:	68f8      	ldr	r0, [r7, #12]
 8001c92:	f001 f9dd 	bl	8003050 <vPortFree>
			pxNewTCB = NULL;
 8001c96:	2300      	movs	r3, #0
 8001c98:	60fb      	str	r3, [r7, #12]
 8001c9a:	e008      	b.n	8001cae <prvAllocateTCBAndStack+0x5a>
		}
		else
		{
			/* Just to help debugging. */
			( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( portSTACK_TYPE ) );
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001ca0:	88fb      	ldrh	r3, [r7, #6]
 8001ca2:	009b      	lsls	r3, r3, #2
 8001ca4:	4610      	mov	r0, r2
 8001ca6:	21a5      	movs	r1, #165	; 0xa5
 8001ca8:	461a      	mov	r2, r3
 8001caa:	f003 fc17 	bl	80054dc <memset>
		}
	}

	return pxNewTCB;
 8001cae:	68fb      	ldr	r3, [r7, #12]
}
 8001cb0:	4618      	mov	r0, r3
 8001cb2:	3710      	adds	r7, #16
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	bd80      	pop	{r7, pc}

08001cb8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( tskTCB *pxTCB )
	{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	b082      	sub	sp, #8
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	6078      	str	r0, [r7, #4]
		want to allocate and clean RAM statically. */
		portCLEAN_UP_TCB( pxTCB );

		/* Free up the memory allocated by the scheduler for the task.  It is up to
		the task to free any memory allocated at the application level. */
		vPortFreeAligned( pxTCB->pxStack );
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cc4:	4618      	mov	r0, r3
 8001cc6:	f001 f9c3 	bl	8003050 <vPortFree>
		vPortFree( pxTCB );
 8001cca:	6878      	ldr	r0, [r7, #4]
 8001ccc:	f001 f9c0 	bl	8003050 <vPortFree>
	}
 8001cd0:	3708      	adds	r7, #8
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	bd80      	pop	{r7, pc}
 8001cd6:	bf00      	nop

08001cd8 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	xTaskHandle xTaskGetCurrentTaskHandle( void )
	{
 8001cd8:	b480      	push	{r7}
 8001cda:	b083      	sub	sp, #12
 8001cdc:	af00      	add	r7, sp, #0
	xTaskHandle xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 8001cde:	4b05      	ldr	r3, [pc, #20]	; (8001cf4 <xTaskGetCurrentTaskHandle+0x1c>)
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	607b      	str	r3, [r7, #4]

		return xReturn;
 8001ce4:	687b      	ldr	r3, [r7, #4]
	}
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	370c      	adds	r7, #12
 8001cea:	46bd      	mov	sp, r7
 8001cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf0:	4770      	bx	lr
 8001cf2:	bf00      	nop
 8001cf4:	20000474 	.word	0x20000474

08001cf8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	portBASE_TYPE xTaskGetSchedulerState( void )
	{
 8001cf8:	b480      	push	{r7}
 8001cfa:	b083      	sub	sp, #12
 8001cfc:	af00      	add	r7, sp, #0
	portBASE_TYPE xReturn;

		if( xSchedulerRunning == pdFALSE )
 8001cfe:	4b0b      	ldr	r3, [pc, #44]	; (8001d2c <xTaskGetSchedulerState+0x34>)
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d102      	bne.n	8001d0c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8001d06:	2300      	movs	r3, #0
 8001d08:	607b      	str	r3, [r7, #4]
 8001d0a:	e008      	b.n	8001d1e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
 8001d0c:	4b08      	ldr	r3, [pc, #32]	; (8001d30 <xTaskGetSchedulerState+0x38>)
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d102      	bne.n	8001d1a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8001d14:	2301      	movs	r3, #1
 8001d16:	607b      	str	r3, [r7, #4]
 8001d18:	e001      	b.n	8001d1e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8001d1a:	2302      	movs	r3, #2
 8001d1c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8001d1e:	687b      	ldr	r3, [r7, #4]
	}
 8001d20:	4618      	mov	r0, r3
 8001d22:	370c      	adds	r7, #12
 8001d24:	46bd      	mov	sp, r7
 8001d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2a:	4770      	bx	lr
 8001d2c:	20000558 	.word	0x20000558
 8001d30:	2000055c 	.word	0x2000055c

08001d34 <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( xTaskHandle const pxMutexHolder )
	{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	b084      	sub	sp, #16
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	6078      	str	r0, [r7, #4]
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d046      	beq.n	8001dd4 <vTaskPriorityInherit+0xa0>
		{
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001d4a:	4b24      	ldr	r3, [pc, #144]	; (8001ddc <vTaskPriorityInherit+0xa8>)
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d50:	429a      	cmp	r2, r3
 8001d52:	d23f      	bcs.n	8001dd4 <vTaskPriorityInherit+0xa0>
			{
				/* Adjust the mutex holder state to account for its new priority. */
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( portTickType ) configMAX_PRIORITIES - ( portTickType ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001d54:	4b21      	ldr	r3, [pc, #132]	; (8001ddc <vTaskPriorityInherit+0xa8>)
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d5a:	f1c3 0205 	rsb	r2, r3, #5
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	619a      	str	r2, [r3, #24]

				/* If the task being modified is in the ready state it will need to
				be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	6959      	ldr	r1, [r3, #20]
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001d6a:	4613      	mov	r3, r2
 8001d6c:	009b      	lsls	r3, r3, #2
 8001d6e:	4413      	add	r3, r2
 8001d70:	009b      	lsls	r3, r3, #2
 8001d72:	4a1b      	ldr	r2, [pc, #108]	; (8001de0 <vTaskPriorityInherit+0xac>)
 8001d74:	4413      	add	r3, r2
 8001d76:	4299      	cmp	r1, r3
 8001d78:	d101      	bne.n	8001d7e <vTaskPriorityInherit+0x4a>
 8001d7a:	2301      	movs	r3, #1
 8001d7c:	e000      	b.n	8001d80 <vTaskPriorityInherit+0x4c>
 8001d7e:	2300      	movs	r3, #0
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d022      	beq.n	8001dca <vTaskPriorityInherit+0x96>
				{
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( unsigned portBASE_TYPE ) 0 )
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	3304      	adds	r3, #4
 8001d88:	4618      	mov	r0, r3
 8001d8a:	f000 fca9 	bl	80026e0 <uxListRemove>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 8001d8e:	4b13      	ldr	r3, [pc, #76]	; (8001ddc <vTaskPriorityInherit+0xa8>)
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001d9c:	4b11      	ldr	r3, [pc, #68]	; (8001de4 <vTaskPriorityInherit+0xb0>)
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	429a      	cmp	r2, r3
 8001da2:	d903      	bls.n	8001dac <vTaskPriorityInherit+0x78>
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001da8:	4b0e      	ldr	r3, [pc, #56]	; (8001de4 <vTaskPriorityInherit+0xb0>)
 8001daa:	601a      	str	r2, [r3, #0]
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001db0:	4613      	mov	r3, r2
 8001db2:	009b      	lsls	r3, r3, #2
 8001db4:	4413      	add	r3, r2
 8001db6:	009b      	lsls	r3, r3, #2
 8001db8:	4a09      	ldr	r2, [pc, #36]	; (8001de0 <vTaskPriorityInherit+0xac>)
 8001dba:	441a      	add	r2, r3
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	3304      	adds	r3, #4
 8001dc0:	4610      	mov	r0, r2
 8001dc2:	4619      	mov	r1, r3
 8001dc4:	f000 fc30 	bl	8002628 <vListInsertEnd>
 8001dc8:	e004      	b.n	8001dd4 <vTaskPriorityInherit+0xa0>
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 8001dca:	4b04      	ldr	r3, [pc, #16]	; (8001ddc <vTaskPriorityInherit+0xa8>)
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxTCB, pxCurrentTCB->uxPriority );
			}
		}
	}
 8001dd4:	3710      	adds	r7, #16
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	bd80      	pop	{r7, pc}
 8001dda:	bf00      	nop
 8001ddc:	20000474 	.word	0x20000474
 8001de0:	20000478 	.word	0x20000478
 8001de4:	20000554 	.word	0x20000554

08001de8 <vTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinherit( xTaskHandle const pxMutexHolder )
	{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b084      	sub	sp, #16
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d02c      	beq.n	8001e54 <vTaskPriorityDisinherit+0x6c>
		{
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001e02:	429a      	cmp	r2, r3
 8001e04:	d026      	beq.n	8001e54 <vTaskPriorityDisinherit+0x6c>
			{
				/* We must be the running task to be able to give the mutex back.
				Remove ourselves from the ready list we currently appear in. */
				if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( unsigned portBASE_TYPE ) 0 )
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	3304      	adds	r3, #4
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	f000 fc68 	bl	80026e0 <uxListRemove>
				}

				/* Disinherit the priority before adding the task into the new
				ready list. */
				traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
				pxTCB->uxPriority = pxTCB->uxBasePriority;
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	62da      	str	r2, [r3, #44]	; 0x2c
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( portTickType ) configMAX_PRIORITIES - ( portTickType ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e1c:	f1c3 0205 	rsb	r2, r3, #5
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	619a      	str	r2, [r3, #24]
				prvAddTaskToReadyList( pxTCB );
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001e28:	4b0c      	ldr	r3, [pc, #48]	; (8001e5c <vTaskPriorityDisinherit+0x74>)
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	429a      	cmp	r2, r3
 8001e2e:	d903      	bls.n	8001e38 <vTaskPriorityDisinherit+0x50>
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001e34:	4b09      	ldr	r3, [pc, #36]	; (8001e5c <vTaskPriorityDisinherit+0x74>)
 8001e36:	601a      	str	r2, [r3, #0]
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001e3c:	4613      	mov	r3, r2
 8001e3e:	009b      	lsls	r3, r3, #2
 8001e40:	4413      	add	r3, r2
 8001e42:	009b      	lsls	r3, r3, #2
 8001e44:	4a06      	ldr	r2, [pc, #24]	; (8001e60 <vTaskPriorityDisinherit+0x78>)
 8001e46:	441a      	add	r2, r3
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	3304      	adds	r3, #4
 8001e4c:	4610      	mov	r0, r2
 8001e4e:	4619      	mov	r1, r3
 8001e50:	f000 fbea 	bl	8002628 <vListInsertEnd>
			}
		}
	}
 8001e54:	3710      	adds	r7, #16
 8001e56:	46bd      	mov	sp, r7
 8001e58:	bd80      	pop	{r7, pc}
 8001e5a:	bf00      	nop
 8001e5c:	20000554 	.word	0x20000554
 8001e60:	20000478 	.word	0x20000478

08001e64 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

portBASE_TYPE xQueueGenericReset( xQueueHandle xQueue, portBASE_TYPE xNewQueue )
{
 8001e64:	b580      	push	{r7, lr}
 8001e66:	b084      	sub	sp, #16
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	6078      	str	r0, [r7, #4]
 8001e6c:	6039      	str	r1, [r7, #0]
xQUEUE * const pxQueue = ( xQUEUE * ) xQueue;
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d102      	bne.n	8001e7e <xQueueGenericReset+0x1a>
 8001e78:	f000 fd4e 	bl	8002918 <ulPortSetInterruptMask>
 8001e7c:	e7fe      	b.n	8001e7c <xQueueGenericReset+0x18>

	taskENTER_CRITICAL();
 8001e7e:	f000 fd29 	bl	80028d4 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	681a      	ldr	r2, [r3, #0]
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e8a:	68f9      	ldr	r1, [r7, #12]
 8001e8c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8001e8e:	fb01 f303 	mul.w	r3, r1, r3
 8001e92:	441a      	add	r2, r3
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( unsigned portBASE_TYPE ) 0U;
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	681a      	ldr	r2, [r3, #0]
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( unsigned portBASE_TYPE ) 1U ) * pxQueue->uxItemSize );
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	681a      	ldr	r2, [r3, #0]
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001eae:	3b01      	subs	r3, #1
 8001eb0:	68f9      	ldr	r1, [r7, #12]
 8001eb2:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8001eb4:	fb01 f303 	mul.w	r3, r1, r3
 8001eb8:	441a      	add	r2, r3
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	60da      	str	r2, [r3, #12]
		pxQueue->xRxLock = queueUNLOCKED;
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001ec4:	645a      	str	r2, [r3, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001ecc:	649a      	str	r2, [r3, #72]	; 0x48

		if( xNewQueue == pdFALSE )
 8001ece:	683b      	ldr	r3, [r7, #0]
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d10e      	bne.n	8001ef2 <xQueueGenericReset+0x8e>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to	write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	691b      	ldr	r3, [r3, #16]
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d014      	beq.n	8001f06 <xQueueGenericReset+0xa2>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	3310      	adds	r3, #16
 8001ee0:	4618      	mov	r0, r3
 8001ee2:	f7ff fcdd 	bl	80018a0 <xTaskRemoveFromEventList>
 8001ee6:	4603      	mov	r3, r0
 8001ee8:	2b01      	cmp	r3, #1
 8001eea:	d10c      	bne.n	8001f06 <xQueueGenericReset+0xa2>
				{
					portYIELD_WITHIN_API();
 8001eec:	f000 fce2 	bl	80028b4 <vPortYield>
 8001ef0:	e009      	b.n	8001f06 <xQueueGenericReset+0xa2>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	3310      	adds	r3, #16
 8001ef6:	4618      	mov	r0, r3
 8001ef8:	f000 fb6a 	bl	80025d0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	3324      	adds	r3, #36	; 0x24
 8001f00:	4618      	mov	r0, r3
 8001f02:	f000 fb65 	bl	80025d0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8001f06:	f000 fcf5 	bl	80028f4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8001f0a:	2301      	movs	r3, #1
}
 8001f0c:	4618      	mov	r0, r3
 8001f0e:	3710      	adds	r7, #16
 8001f10:	46bd      	mov	sp, r7
 8001f12:	bd80      	pop	{r7, pc}

08001f14 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

xQueueHandle xQueueGenericCreate( unsigned portBASE_TYPE uxQueueLength, unsigned portBASE_TYPE uxItemSize, unsigned char ucQueueType )
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b088      	sub	sp, #32
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	60f8      	str	r0, [r7, #12]
 8001f1c:	60b9      	str	r1, [r7, #8]
 8001f1e:	4613      	mov	r3, r2
 8001f20:	71fb      	strb	r3, [r7, #7]
xQUEUE *pxNewQueue;
size_t xQueueSizeInBytes;
xQueueHandle xReturn = NULL;
 8001f22:	2300      	movs	r3, #0
 8001f24:	61fb      	str	r3, [r7, #28]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	/* Allocate the new queue structure. */
	if( uxQueueLength > ( unsigned portBASE_TYPE ) 0 )
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d02a      	beq.n	8001f82 <xQueueGenericCreate+0x6e>
	{
		pxNewQueue = ( xQUEUE * ) pvPortMalloc( sizeof( xQUEUE ) );
 8001f2c:	2050      	movs	r0, #80	; 0x50
 8001f2e:	f001 f803 	bl	8002f38 <pvPortMalloc>
 8001f32:	61b8      	str	r0, [r7, #24]
		if( pxNewQueue != NULL )
 8001f34:	69bb      	ldr	r3, [r7, #24]
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d023      	beq.n	8001f82 <xQueueGenericCreate+0x6e>
		{
			/* Create the list of pointers to queue items.  The queue is one byte
			longer than asked for to make wrap checking easier/faster. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	68ba      	ldr	r2, [r7, #8]
 8001f3e:	fb02 f303 	mul.w	r3, r2, r3
 8001f42:	3301      	adds	r3, #1
 8001f44:	617b      	str	r3, [r7, #20]

			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
 8001f46:	6978      	ldr	r0, [r7, #20]
 8001f48:	f000 fff6 	bl	8002f38 <pvPortMalloc>
 8001f4c:	4602      	mov	r2, r0
 8001f4e:	69bb      	ldr	r3, [r7, #24]
 8001f50:	601a      	str	r2, [r3, #0]
			if( pxNewQueue->pcHead != NULL )
 8001f52:	69bb      	ldr	r3, [r7, #24]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d010      	beq.n	8001f7c <xQueueGenericCreate+0x68>
			{
				/* Initialise the queue members as described above where the
				queue type is defined. */
				pxNewQueue->uxLength = uxQueueLength;
 8001f5a:	69bb      	ldr	r3, [r7, #24]
 8001f5c:	68fa      	ldr	r2, [r7, #12]
 8001f5e:	63da      	str	r2, [r3, #60]	; 0x3c
				pxNewQueue->uxItemSize = uxItemSize;
 8001f60:	69bb      	ldr	r3, [r7, #24]
 8001f62:	68ba      	ldr	r2, [r7, #8]
 8001f64:	641a      	str	r2, [r3, #64]	; 0x40
				( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8001f66:	69b8      	ldr	r0, [r7, #24]
 8001f68:	2101      	movs	r1, #1
 8001f6a:	f7ff ff7b 	bl	8001e64 <xQueueGenericReset>

				#if ( configUSE_TRACE_FACILITY == 1 )
				{
					pxNewQueue->ucQueueType = ucQueueType;
 8001f6e:	69bb      	ldr	r3, [r7, #24]
 8001f70:	79fa      	ldrb	r2, [r7, #7]
 8001f72:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
					pxNewQueue->pxQueueSetContainer = NULL;
				}
				#endif /* configUSE_QUEUE_SETS */

				traceQUEUE_CREATE( pxNewQueue );
				xReturn = pxNewQueue;
 8001f76:	69bb      	ldr	r3, [r7, #24]
 8001f78:	61fb      	str	r3, [r7, #28]
 8001f7a:	e002      	b.n	8001f82 <xQueueGenericCreate+0x6e>
			}
			else
			{
				traceQUEUE_CREATE_FAILED( ucQueueType );
				vPortFree( pxNewQueue );
 8001f7c:	69b8      	ldr	r0, [r7, #24]
 8001f7e:	f001 f867 	bl	8003050 <vPortFree>
			}
		}
	}

	configASSERT( xReturn );
 8001f82:	69fb      	ldr	r3, [r7, #28]
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d102      	bne.n	8001f8e <xQueueGenericCreate+0x7a>
 8001f88:	f000 fcc6 	bl	8002918 <ulPortSetInterruptMask>
 8001f8c:	e7fe      	b.n	8001f8c <xQueueGenericCreate+0x78>

	return xReturn;
 8001f8e:	69fb      	ldr	r3, [r7, #28]
}
 8001f90:	4618      	mov	r0, r3
 8001f92:	3720      	adds	r7, #32
 8001f94:	46bd      	mov	sp, r7
 8001f96:	bd80      	pop	{r7, pc}

08001f98 <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSend( xQueueHandle xQueue, const void * const pvItemToQueue, portTickType xTicksToWait, portBASE_TYPE xCopyPosition )
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	b088      	sub	sp, #32
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	60f8      	str	r0, [r7, #12]
 8001fa0:	60b9      	str	r1, [r7, #8]
 8001fa2:	607a      	str	r2, [r7, #4]
 8001fa4:	603b      	str	r3, [r7, #0]
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	61fb      	str	r3, [r7, #28]
xTimeOutType xTimeOut;
xQUEUE * const pxQueue = ( xQUEUE * ) xQueue;
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	61bb      	str	r3, [r7, #24]

	configASSERT( pxQueue );
 8001fae:	69bb      	ldr	r3, [r7, #24]
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d102      	bne.n	8001fba <xQueueGenericSend+0x22>
 8001fb4:	f000 fcb0 	bl	8002918 <ulPortSetInterruptMask>
 8001fb8:	e7fe      	b.n	8001fb8 <xQueueGenericSend+0x20>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
 8001fba:	68bb      	ldr	r3, [r7, #8]
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d103      	bne.n	8001fc8 <xQueueGenericSend+0x30>
 8001fc0:	69bb      	ldr	r3, [r7, #24]
 8001fc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d101      	bne.n	8001fcc <xQueueGenericSend+0x34>
 8001fc8:	2301      	movs	r3, #1
 8001fca:	e000      	b.n	8001fce <xQueueGenericSend+0x36>
 8001fcc:	2300      	movs	r3, #0
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d102      	bne.n	8001fd8 <xQueueGenericSend+0x40>
 8001fd2:	f000 fca1 	bl	8002918 <ulPortSetInterruptMask>
 8001fd6:	e7fe      	b.n	8001fd6 <xQueueGenericSend+0x3e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8001fd8:	683b      	ldr	r3, [r7, #0]
 8001fda:	2b02      	cmp	r3, #2
 8001fdc:	d103      	bne.n	8001fe6 <xQueueGenericSend+0x4e>
 8001fde:	69bb      	ldr	r3, [r7, #24]
 8001fe0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001fe2:	2b01      	cmp	r3, #1
 8001fe4:	d101      	bne.n	8001fea <xQueueGenericSend+0x52>
 8001fe6:	2301      	movs	r3, #1
 8001fe8:	e000      	b.n	8001fec <xQueueGenericSend+0x54>
 8001fea:	2300      	movs	r3, #0
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d102      	bne.n	8001ff6 <xQueueGenericSend+0x5e>
 8001ff0:	f000 fc92 	bl	8002918 <ulPortSetInterruptMask>
 8001ff4:	e7fe      	b.n	8001ff4 <xQueueGenericSend+0x5c>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8001ff6:	f000 fc6d 	bl	80028d4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be
			the highest priority task wanting to access the queue.  If
			the head item in the queue is to be overwritten then it does
			not matter if the queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8001ffa:	69bb      	ldr	r3, [r7, #24]
 8001ffc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001ffe:	69bb      	ldr	r3, [r7, #24]
 8002000:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002002:	429a      	cmp	r2, r3
 8002004:	d302      	bcc.n	800200c <xQueueGenericSend+0x74>
 8002006:	683b      	ldr	r3, [r7, #0]
 8002008:	2b02      	cmp	r3, #2
 800200a:	d116      	bne.n	800203a <xQueueGenericSend+0xa2>
			{
				traceQUEUE_SEND( pxQueue );
				prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800200c:	69b8      	ldr	r0, [r7, #24]
 800200e:	68b9      	ldr	r1, [r7, #8]
 8002010:	683a      	ldr	r2, [r7, #0]
 8002012:	f000 f9a9 	bl	8002368 <prvCopyDataToQueue>
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002016:	69bb      	ldr	r3, [r7, #24]
 8002018:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800201a:	2b00      	cmp	r3, #0
 800201c:	d009      	beq.n	8002032 <xQueueGenericSend+0x9a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
 800201e:	69bb      	ldr	r3, [r7, #24]
 8002020:	3324      	adds	r3, #36	; 0x24
 8002022:	4618      	mov	r0, r3
 8002024:	f7ff fc3c 	bl	80018a0 <xTaskRemoveFromEventList>
 8002028:	4603      	mov	r3, r0
 800202a:	2b01      	cmp	r3, #1
 800202c:	d101      	bne.n	8002032 <xQueueGenericSend+0x9a>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							portYIELD_WITHIN_API();
 800202e:	f000 fc41 	bl	80028b4 <vPortYield>
						}
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8002032:	f000 fc5f 	bl	80028f4 <vPortExitCritical>

				/* Return to the original privilege level before exiting the
				function. */
				return pdPASS;
 8002036:	2301      	movs	r3, #1
 8002038:	e059      	b.n	80020ee <xQueueGenericSend+0x156>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	2b00      	cmp	r3, #0
 800203e:	d103      	bne.n	8002048 <xQueueGenericSend+0xb0>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002040:	f000 fc58 	bl	80028f4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8002044:	2300      	movs	r3, #0
 8002046:	e052      	b.n	80020ee <xQueueGenericSend+0x156>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002048:	69fb      	ldr	r3, [r7, #28]
 800204a:	2b00      	cmp	r3, #0
 800204c:	d106      	bne.n	800205c <xQueueGenericSend+0xc4>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
 800204e:	f107 0310 	add.w	r3, r7, #16
 8002052:	4618      	mov	r0, r3
 8002054:	f7ff fc80 	bl	8001958 <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002058:	2301      	movs	r3, #1
 800205a:	61fb      	str	r3, [r7, #28]
				{
					/* Entry time was already set. */
				}
			}
		}
		taskEXIT_CRITICAL();
 800205c:	f000 fc4a 	bl	80028f4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002060:	f7ff f9ca 	bl	80013f8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002064:	f000 fc36 	bl	80028d4 <vPortEnterCritical>
 8002068:	69bb      	ldr	r3, [r7, #24]
 800206a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800206c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002070:	d102      	bne.n	8002078 <xQueueGenericSend+0xe0>
 8002072:	69bb      	ldr	r3, [r7, #24]
 8002074:	2200      	movs	r2, #0
 8002076:	645a      	str	r2, [r3, #68]	; 0x44
 8002078:	69bb      	ldr	r3, [r7, #24]
 800207a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800207c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002080:	d102      	bne.n	8002088 <xQueueGenericSend+0xf0>
 8002082:	69bb      	ldr	r3, [r7, #24]
 8002084:	2200      	movs	r2, #0
 8002086:	649a      	str	r2, [r3, #72]	; 0x48
 8002088:	f000 fc34 	bl	80028f4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800208c:	f107 0210 	add.w	r2, r7, #16
 8002090:	1d3b      	adds	r3, r7, #4
 8002092:	4610      	mov	r0, r2
 8002094:	4619      	mov	r1, r3
 8002096:	f7ff fc79 	bl	800198c <xTaskCheckForTimeOut>
 800209a:	4603      	mov	r3, r0
 800209c:	2b00      	cmp	r3, #0
 800209e:	d11e      	bne.n	80020de <xQueueGenericSend+0x146>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80020a0:	69b8      	ldr	r0, [r7, #24]
 80020a2:	f000 fa51 	bl	8002548 <prvIsQueueFull>
 80020a6:	4603      	mov	r3, r0
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d012      	beq.n	80020d2 <xQueueGenericSend+0x13a>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80020ac:	69bb      	ldr	r3, [r7, #24]
 80020ae:	f103 0210 	add.w	r2, r3, #16
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	4610      	mov	r0, r2
 80020b6:	4619      	mov	r1, r3
 80020b8:	f7ff fb94 	bl	80017e4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80020bc:	69b8      	ldr	r0, [r7, #24]
 80020be:	f000 f9e1 	bl	8002484 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80020c2:	f7ff f9a7 	bl	8001414 <xTaskResumeAll>
 80020c6:	4603      	mov	r3, r0
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d10f      	bne.n	80020ec <xQueueGenericSend+0x154>
				{
					portYIELD_WITHIN_API();
 80020cc:	f000 fbf2 	bl	80028b4 <vPortYield>
 80020d0:	e00c      	b.n	80020ec <xQueueGenericSend+0x154>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80020d2:	69b8      	ldr	r0, [r7, #24]
 80020d4:	f000 f9d6 	bl	8002484 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80020d8:	f7ff f99c 	bl	8001414 <xTaskResumeAll>
			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
		}
	}
 80020dc:	e78b      	b.n	8001ff6 <xQueueGenericSend+0x5e>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80020de:	69b8      	ldr	r0, [r7, #24]
 80020e0:	f000 f9d0 	bl	8002484 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80020e4:	f7ff f996 	bl	8001414 <xTaskResumeAll>

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80020e8:	2300      	movs	r3, #0
 80020ea:	e000      	b.n	80020ee <xQueueGenericSend+0x156>
		}
	}
 80020ec:	e783      	b.n	8001ff6 <xQueueGenericSend+0x5e>
}
 80020ee:	4618      	mov	r0, r3
 80020f0:	3720      	adds	r7, #32
 80020f2:	46bd      	mov	sp, r7
 80020f4:	bd80      	pop	{r7, pc}
 80020f6:	bf00      	nop

080020f8 <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSendFromISR( xQueueHandle xQueue, const void * const pvItemToQueue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portBASE_TYPE xCopyPosition )
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	b088      	sub	sp, #32
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	60f8      	str	r0, [r7, #12]
 8002100:	60b9      	str	r1, [r7, #8]
 8002102:	607a      	str	r2, [r7, #4]
 8002104:	603b      	str	r3, [r7, #0]
signed portBASE_TYPE xReturn;
unsigned portBASE_TYPE uxSavedInterruptStatus;
xQUEUE * const pxQueue = ( xQUEUE * ) xQueue;
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	61bb      	str	r3, [r7, #24]

	configASSERT( pxQueue );
 800210a:	69bb      	ldr	r3, [r7, #24]
 800210c:	2b00      	cmp	r3, #0
 800210e:	d102      	bne.n	8002116 <xQueueGenericSendFromISR+0x1e>
 8002110:	f000 fc02 	bl	8002918 <ulPortSetInterruptMask>
 8002114:	e7fe      	b.n	8002114 <xQueueGenericSendFromISR+0x1c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
 8002116:	68bb      	ldr	r3, [r7, #8]
 8002118:	2b00      	cmp	r3, #0
 800211a:	d103      	bne.n	8002124 <xQueueGenericSendFromISR+0x2c>
 800211c:	69bb      	ldr	r3, [r7, #24]
 800211e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002120:	2b00      	cmp	r3, #0
 8002122:	d101      	bne.n	8002128 <xQueueGenericSendFromISR+0x30>
 8002124:	2301      	movs	r3, #1
 8002126:	e000      	b.n	800212a <xQueueGenericSendFromISR+0x32>
 8002128:	2300      	movs	r3, #0
 800212a:	2b00      	cmp	r3, #0
 800212c:	d102      	bne.n	8002134 <xQueueGenericSendFromISR+0x3c>
 800212e:	f000 fbf3 	bl	8002918 <ulPortSetInterruptMask>
 8002132:	e7fe      	b.n	8002132 <xQueueGenericSendFromISR+0x3a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002134:	683b      	ldr	r3, [r7, #0]
 8002136:	2b02      	cmp	r3, #2
 8002138:	d103      	bne.n	8002142 <xQueueGenericSendFromISR+0x4a>
 800213a:	69bb      	ldr	r3, [r7, #24]
 800213c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800213e:	2b01      	cmp	r3, #1
 8002140:	d101      	bne.n	8002146 <xQueueGenericSendFromISR+0x4e>
 8002142:	2301      	movs	r3, #1
 8002144:	e000      	b.n	8002148 <xQueueGenericSendFromISR+0x50>
 8002146:	2300      	movs	r3, #0
 8002148:	2b00      	cmp	r3, #0
 800214a:	d102      	bne.n	8002152 <xQueueGenericSendFromISR+0x5a>
 800214c:	f000 fbe4 	bl	8002918 <ulPortSetInterruptMask>
 8002150:	e7fe      	b.n	8002150 <xQueueGenericSendFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002152:	f000 fc4f 	bl	80029f4 <vPortValidateInterruptPriority>
	/* Similar to xQueueGenericSend, except we don't block if there is no room
	in the queue.  Also we don't directly wake a task that was blocked on a
	queue read, instead we return a flag to say whether a context switch is
	required or not (i.e. has a task with a higher priority than us been woken
	by this	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8002156:	f000 fbdf 	bl	8002918 <ulPortSetInterruptMask>
 800215a:	6178      	str	r0, [r7, #20]
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800215c:	69bb      	ldr	r3, [r7, #24]
 800215e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002160:	69bb      	ldr	r3, [r7, #24]
 8002162:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002164:	429a      	cmp	r2, r3
 8002166:	d302      	bcc.n	800216e <xQueueGenericSendFromISR+0x76>
 8002168:	683b      	ldr	r3, [r7, #0]
 800216a:	2b02      	cmp	r3, #2
 800216c:	d124      	bne.n	80021b8 <xQueueGenericSendFromISR+0xc0>
		{
			traceQUEUE_SEND_FROM_ISR( pxQueue );

			prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800216e:	69b8      	ldr	r0, [r7, #24]
 8002170:	68b9      	ldr	r1, [r7, #8]
 8002172:	683a      	ldr	r2, [r7, #0]
 8002174:	f000 f8f8 	bl	8002368 <prvCopyDataToQueue>

			/* If the queue is locked we do not alter the event list.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
 8002178:	69bb      	ldr	r3, [r7, #24]
 800217a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800217c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002180:	d112      	bne.n	80021a8 <xQueueGenericSendFromISR+0xb0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002182:	69bb      	ldr	r3, [r7, #24]
 8002184:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002186:	2b00      	cmp	r3, #0
 8002188:	d013      	beq.n	80021b2 <xQueueGenericSendFromISR+0xba>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800218a:	69bb      	ldr	r3, [r7, #24]
 800218c:	3324      	adds	r3, #36	; 0x24
 800218e:	4618      	mov	r0, r3
 8002190:	f7ff fb86 	bl	80018a0 <xTaskRemoveFromEventList>
 8002194:	4603      	mov	r3, r0
 8002196:	2b00      	cmp	r3, #0
 8002198:	d00b      	beq.n	80021b2 <xQueueGenericSendFromISR+0xba>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	2b00      	cmp	r3, #0
 800219e:	d008      	beq.n	80021b2 <xQueueGenericSendFromISR+0xba>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	2201      	movs	r2, #1
 80021a4:	601a      	str	r2, [r3, #0]
 80021a6:	e004      	b.n	80021b2 <xQueueGenericSendFromISR+0xba>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
 80021a8:	69bb      	ldr	r3, [r7, #24]
 80021aa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80021ac:	1c5a      	adds	r2, r3, #1
 80021ae:	69bb      	ldr	r3, [r7, #24]
 80021b0:	649a      	str	r2, [r3, #72]	; 0x48
			}

			xReturn = pdPASS;
 80021b2:	2301      	movs	r3, #1
 80021b4:	61fb      	str	r3, [r7, #28]
 80021b6:	e001      	b.n	80021bc <xQueueGenericSendFromISR+0xc4>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80021b8:	2300      	movs	r3, #0
 80021ba:	61fb      	str	r3, [r7, #28]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 80021bc:	6978      	ldr	r0, [r7, #20]
 80021be:	f000 fbb5 	bl	800292c <vPortClearInterruptMask>

	return xReturn;
 80021c2:	69fb      	ldr	r3, [r7, #28]
}
 80021c4:	4618      	mov	r0, r3
 80021c6:	3720      	adds	r7, #32
 80021c8:	46bd      	mov	sp, r7
 80021ca:	bd80      	pop	{r7, pc}

080021cc <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericReceive( xQueueHandle xQueue, const void * const pvBuffer, portTickType xTicksToWait, portBASE_TYPE xJustPeeking )
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b08a      	sub	sp, #40	; 0x28
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	60f8      	str	r0, [r7, #12]
 80021d4:	60b9      	str	r1, [r7, #8]
 80021d6:	607a      	str	r2, [r7, #4]
 80021d8:	603b      	str	r3, [r7, #0]
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
 80021da:	2300      	movs	r3, #0
 80021dc:	627b      	str	r3, [r7, #36]	; 0x24
xTimeOutType xTimeOut;
signed char *pcOriginalReadPosition;
xQUEUE * const pxQueue = ( xQUEUE * ) xQueue;
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 80021e2:	6a3b      	ldr	r3, [r7, #32]
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d102      	bne.n	80021ee <xQueueGenericReceive+0x22>
 80021e8:	f000 fb96 	bl	8002918 <ulPortSetInterruptMask>
 80021ec:	e7fe      	b.n	80021ec <xQueueGenericReceive+0x20>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
 80021ee:	68bb      	ldr	r3, [r7, #8]
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d103      	bne.n	80021fc <xQueueGenericReceive+0x30>
 80021f4:	6a3b      	ldr	r3, [r7, #32]
 80021f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d101      	bne.n	8002200 <xQueueGenericReceive+0x34>
 80021fc:	2301      	movs	r3, #1
 80021fe:	e000      	b.n	8002202 <xQueueGenericReceive+0x36>
 8002200:	2300      	movs	r3, #0
 8002202:	2b00      	cmp	r3, #0
 8002204:	d102      	bne.n	800220c <xQueueGenericReceive+0x40>
 8002206:	f000 fb87 	bl	8002918 <ulPortSetInterruptMask>
 800220a:	e7fe      	b.n	800220a <xQueueGenericReceive+0x3e>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 800220c:	f000 fb62 	bl	80028d4 <vPortEnterCritical>
		{
			/* Is there data in the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( unsigned portBASE_TYPE ) 0 )
 8002210:	6a3b      	ldr	r3, [r7, #32]
 8002212:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002214:	2b00      	cmp	r3, #0
 8002216:	d03b      	beq.n	8002290 <xQueueGenericReceive+0xc4>
			{
				/* Remember the read position in case the queue is only being
				peeked. */
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
 8002218:	6a3b      	ldr	r3, [r7, #32]
 800221a:	68db      	ldr	r3, [r3, #12]
 800221c:	61fb      	str	r3, [r7, #28]

				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800221e:	6a38      	ldr	r0, [r7, #32]
 8002220:	68b9      	ldr	r1, [r7, #8]
 8002222:	f000 f909 	bl	8002438 <prvCopyDataFromQueue>

				if( xJustPeeking == pdFALSE )
 8002226:	683b      	ldr	r3, [r7, #0]
 8002228:	2b00      	cmp	r3, #0
 800222a:	d11c      	bne.n	8002266 <xQueueGenericReceive+0x9a>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* Actually removing data, not just peeking. */
					--( pxQueue->uxMessagesWaiting );
 800222c:	6a3b      	ldr	r3, [r7, #32]
 800222e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002230:	1e5a      	subs	r2, r3, #1
 8002232:	6a3b      	ldr	r3, [r7, #32]
 8002234:	639a      	str	r2, [r3, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002236:	6a3b      	ldr	r3, [r7, #32]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	2b00      	cmp	r3, #0
 800223c:	d104      	bne.n	8002248 <xQueueGenericReceive+0x7c>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = ( signed char * ) xTaskGetCurrentTaskHandle(); /*lint !e961 Cast is not redundant as xTaskHandle is a typedef. */
 800223e:	f7ff fd4b 	bl	8001cd8 <xTaskGetCurrentTaskHandle>
 8002242:	4602      	mov	r2, r0
 8002244:	6a3b      	ldr	r3, [r7, #32]
 8002246:	605a      	str	r2, [r3, #4]
						}
					}
					#endif

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002248:	6a3b      	ldr	r3, [r7, #32]
 800224a:	691b      	ldr	r3, [r3, #16]
 800224c:	2b00      	cmp	r3, #0
 800224e:	d01b      	beq.n	8002288 <xQueueGenericReceive+0xbc>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
 8002250:	6a3b      	ldr	r3, [r7, #32]
 8002252:	3310      	adds	r3, #16
 8002254:	4618      	mov	r0, r3
 8002256:	f7ff fb23 	bl	80018a0 <xTaskRemoveFromEventList>
 800225a:	4603      	mov	r3, r0
 800225c:	2b01      	cmp	r3, #1
 800225e:	d113      	bne.n	8002288 <xQueueGenericReceive+0xbc>
						{
							portYIELD_WITHIN_API();
 8002260:	f000 fb28 	bl	80028b4 <vPortYield>
 8002264:	e010      	b.n	8002288 <xQueueGenericReceive+0xbc>
				{
					traceQUEUE_PEEK( pxQueue );

					/* The data is not being removed, so reset the read
					pointer. */
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
 8002266:	6a3b      	ldr	r3, [r7, #32]
 8002268:	69fa      	ldr	r2, [r7, #28]
 800226a:	60da      	str	r2, [r3, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800226c:	6a3b      	ldr	r3, [r7, #32]
 800226e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002270:	2b00      	cmp	r3, #0
 8002272:	d009      	beq.n	8002288 <xQueueGenericReceive+0xbc>
					{
						/* Tasks that are removed from the event list will get added to
						the pending ready list as the scheduler is still suspended. */
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002274:	6a3b      	ldr	r3, [r7, #32]
 8002276:	3324      	adds	r3, #36	; 0x24
 8002278:	4618      	mov	r0, r3
 800227a:	f7ff fb11 	bl	80018a0 <xTaskRemoveFromEventList>
 800227e:	4603      	mov	r3, r0
 8002280:	2b00      	cmp	r3, #0
 8002282:	d001      	beq.n	8002288 <xQueueGenericReceive+0xbc>
						{
							/* The task waiting has a higher priority than this task. */
							portYIELD_WITHIN_API();
 8002284:	f000 fb16 	bl	80028b4 <vPortYield>
						}
					}
				}

				taskEXIT_CRITICAL();
 8002288:	f000 fb34 	bl	80028f4 <vPortExitCritical>
				return pdPASS;
 800228c:	2301      	movs	r3, #1
 800228e:	e066      	b.n	800235e <xQueueGenericReceive+0x192>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	2b00      	cmp	r3, #0
 8002294:	d103      	bne.n	800229e <xQueueGenericReceive+0xd2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002296:	f000 fb2d 	bl	80028f4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800229a:	2300      	movs	r3, #0
 800229c:	e05f      	b.n	800235e <xQueueGenericReceive+0x192>
				}
				else if( xEntryTimeSet == pdFALSE )
 800229e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d106      	bne.n	80022b2 <xQueueGenericReceive+0xe6>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
 80022a4:	f107 0314 	add.w	r3, r7, #20
 80022a8:	4618      	mov	r0, r3
 80022aa:	f7ff fb55 	bl	8001958 <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80022ae:	2301      	movs	r3, #1
 80022b0:	627b      	str	r3, [r7, #36]	; 0x24
				{
					/* Entry time was already set. */
				}
			}
		}
		taskEXIT_CRITICAL();
 80022b2:	f000 fb1f 	bl	80028f4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80022b6:	f7ff f89f 	bl	80013f8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80022ba:	f000 fb0b 	bl	80028d4 <vPortEnterCritical>
 80022be:	6a3b      	ldr	r3, [r7, #32]
 80022c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022c2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80022c6:	d102      	bne.n	80022ce <xQueueGenericReceive+0x102>
 80022c8:	6a3b      	ldr	r3, [r7, #32]
 80022ca:	2200      	movs	r2, #0
 80022cc:	645a      	str	r2, [r3, #68]	; 0x44
 80022ce:	6a3b      	ldr	r3, [r7, #32]
 80022d0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80022d2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80022d6:	d102      	bne.n	80022de <xQueueGenericReceive+0x112>
 80022d8:	6a3b      	ldr	r3, [r7, #32]
 80022da:	2200      	movs	r2, #0
 80022dc:	649a      	str	r2, [r3, #72]	; 0x48
 80022de:	f000 fb09 	bl	80028f4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80022e2:	f107 0214 	add.w	r2, r7, #20
 80022e6:	1d3b      	adds	r3, r7, #4
 80022e8:	4610      	mov	r0, r2
 80022ea:	4619      	mov	r1, r3
 80022ec:	f7ff fb4e 	bl	800198c <xTaskCheckForTimeOut>
 80022f0:	4603      	mov	r3, r0
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d12b      	bne.n	800234e <xQueueGenericReceive+0x182>
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80022f6:	6a38      	ldr	r0, [r7, #32]
 80022f8:	f000 f910 	bl	800251c <prvIsQueueEmpty>
 80022fc:	4603      	mov	r3, r0
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d01f      	beq.n	8002342 <xQueueGenericReceive+0x176>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002302:	6a3b      	ldr	r3, [r7, #32]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	2b00      	cmp	r3, #0
 8002308:	d108      	bne.n	800231c <xQueueGenericReceive+0x150>
					{
						portENTER_CRITICAL();
 800230a:	f000 fae3 	bl	80028d4 <vPortEnterCritical>
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 800230e:	6a3b      	ldr	r3, [r7, #32]
 8002310:	685b      	ldr	r3, [r3, #4]
 8002312:	4618      	mov	r0, r3
 8002314:	f7ff fd0e 	bl	8001d34 <vTaskPriorityInherit>
						}
						portEXIT_CRITICAL();
 8002318:	f000 faec 	bl	80028f4 <vPortExitCritical>
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800231c:	6a3b      	ldr	r3, [r7, #32]
 800231e:	f103 0224 	add.w	r2, r3, #36	; 0x24
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	4610      	mov	r0, r2
 8002326:	4619      	mov	r1, r3
 8002328:	f7ff fa5c 	bl	80017e4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800232c:	6a38      	ldr	r0, [r7, #32]
 800232e:	f000 f8a9 	bl	8002484 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8002332:	f7ff f86f 	bl	8001414 <xTaskResumeAll>
 8002336:	4603      	mov	r3, r0
 8002338:	2b00      	cmp	r3, #0
 800233a:	d10f      	bne.n	800235c <xQueueGenericReceive+0x190>
				{
					portYIELD_WITHIN_API();
 800233c:	f000 faba 	bl	80028b4 <vPortYield>
 8002340:	e00c      	b.n	800235c <xQueueGenericReceive+0x190>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8002342:	6a38      	ldr	r0, [r7, #32]
 8002344:	f000 f89e 	bl	8002484 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002348:	f7ff f864 	bl	8001414 <xTaskResumeAll>
			prvUnlockQueue( pxQueue );
			( void ) xTaskResumeAll();
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
		}
	}
 800234c:	e75e      	b.n	800220c <xQueueGenericReceive+0x40>
				( void ) xTaskResumeAll();
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
 800234e:	6a38      	ldr	r0, [r7, #32]
 8002350:	f000 f898 	bl	8002484 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002354:	f7ff f85e 	bl	8001414 <xTaskResumeAll>
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
 8002358:	2300      	movs	r3, #0
 800235a:	e000      	b.n	800235e <xQueueGenericReceive+0x192>
		}
	}
 800235c:	e756      	b.n	800220c <xQueueGenericReceive+0x40>
}
 800235e:	4618      	mov	r0, r3
 8002360:	3728      	adds	r7, #40	; 0x28
 8002362:	46bd      	mov	sp, r7
 8002364:	bd80      	pop	{r7, pc}
 8002366:	bf00      	nop

08002368 <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static void prvCopyDataToQueue( xQUEUE *pxQueue, const void *pvItemToQueue, portBASE_TYPE xPosition )
{
 8002368:	b580      	push	{r7, lr}
 800236a:	b084      	sub	sp, #16
 800236c:	af00      	add	r7, sp, #0
 800236e:	60f8      	str	r0, [r7, #12]
 8002370:	60b9      	str	r1, [r7, #8]
 8002372:	607a      	str	r2, [r7, #4]
	if( pxQueue->uxItemSize == ( unsigned portBASE_TYPE ) 0 )
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002378:	2b00      	cmp	r3, #0
 800237a:	d10c      	bne.n	8002396 <prvCopyDataToQueue+0x2e>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	2b00      	cmp	r3, #0
 8002382:	d151      	bne.n	8002428 <prvCopyDataToQueue+0xc0>
			{
				/* The mutex is no longer being held. */
				vTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	685b      	ldr	r3, [r3, #4]
 8002388:	4618      	mov	r0, r3
 800238a:	f7ff fd2d 	bl	8001de8 <vTaskPriorityDisinherit>
				pxQueue->pxMutexHolder = NULL;
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	2200      	movs	r2, #0
 8002392:	605a      	str	r2, [r3, #4]
 8002394:	e048      	b.n	8002428 <prvCopyDataToQueue+0xc0>
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	2b00      	cmp	r3, #0
 800239a:	d11a      	bne.n	80023d2 <prvCopyDataToQueue+0x6a>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	689a      	ldr	r2, [r3, #8]
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023a4:	4610      	mov	r0, r2
 80023a6:	68b9      	ldr	r1, [r7, #8]
 80023a8:	461a      	mov	r2, r3
 80023aa:	f7fd ff17 	bl	80001dc <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	689a      	ldr	r2, [r3, #8]
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023b6:	441a      	add	r2, r3
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	689a      	ldr	r2, [r3, #8]
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	685b      	ldr	r3, [r3, #4]
 80023c4:	429a      	cmp	r2, r3
 80023c6:	d32f      	bcc.n	8002428 <prvCopyDataToQueue+0xc0>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	681a      	ldr	r2, [r3, #0]
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	609a      	str	r2, [r3, #8]
 80023d0:	e02a      	b.n	8002428 <prvCopyDataToQueue+0xc0>
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	68da      	ldr	r2, [r3, #12]
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023da:	4610      	mov	r0, r2
 80023dc:	68b9      	ldr	r1, [r7, #8]
 80023de:	461a      	mov	r2, r3
 80023e0:	f7fd fefc 	bl	80001dc <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	68da      	ldr	r2, [r3, #12]
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023ec:	425b      	negs	r3, r3
 80023ee:	441a      	add	r2, r3
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	68da      	ldr	r2, [r3, #12]
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	429a      	cmp	r2, r3
 80023fe:	d207      	bcs.n	8002410 <prvCopyDataToQueue+0xa8>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	685a      	ldr	r2, [r3, #4]
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002408:	425b      	negs	r3, r3
 800240a:	441a      	add	r2, r3
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	60da      	str	r2, [r3, #12]
		}

		if( xPosition == queueOVERWRITE )
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	2b02      	cmp	r3, #2
 8002414:	d108      	bne.n	8002428 <prvCopyDataToQueue+0xc0>
		{
			if( pxQueue->uxMessagesWaiting > ( unsigned portBASE_TYPE ) 0 )
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800241a:	2b00      	cmp	r3, #0
 800241c:	d004      	beq.n	8002428 <prvCopyDataToQueue+0xc0>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--( pxQueue->uxMessagesWaiting );
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002422:	1e5a      	subs	r2, r3, #1
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	639a      	str	r2, [r3, #56]	; 0x38
			}
		}
	}

	++( pxQueue->uxMessagesWaiting );
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800242c:	1c5a      	adds	r2, r3, #1
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	639a      	str	r2, [r3, #56]	; 0x38
}
 8002432:	3710      	adds	r7, #16
 8002434:	46bd      	mov	sp, r7
 8002436:	bd80      	pop	{r7, pc}

08002438 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( xQUEUE * const pxQueue, const void * const pvBuffer )
{
 8002438:	b580      	push	{r7, lr}
 800243a:	b082      	sub	sp, #8
 800243c:	af00      	add	r7, sp, #0
 800243e:	6078      	str	r0, [r7, #4]
 8002440:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxQueueType != queueQUEUE_IS_MUTEX )
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	2b00      	cmp	r3, #0
 8002448:	d019      	beq.n	800247e <prvCopyDataFromQueue+0x46>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	68da      	ldr	r2, [r3, #12]
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002452:	441a      	add	r2, r3
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	68da      	ldr	r2, [r3, #12]
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	685b      	ldr	r3, [r3, #4]
 8002460:	429a      	cmp	r2, r3
 8002462:	d303      	bcc.n	800246c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681a      	ldr	r2, [r3, #0]
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	60da      	str	r2, [r3, #12]
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	68da      	ldr	r2, [r3, #12]
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002474:	6838      	ldr	r0, [r7, #0]
 8002476:	4611      	mov	r1, r2
 8002478:	461a      	mov	r2, r3
 800247a:	f7fd feaf 	bl	80001dc <memcpy>
	}
}
 800247e:	3708      	adds	r7, #8
 8002480:	46bd      	mov	sp, r7
 8002482:	bd80      	pop	{r7, pc}

08002484 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( xQUEUE *pxQueue )
{
 8002484:	b580      	push	{r7, lr}
 8002486:	b082      	sub	sp, #8
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800248c:	f000 fa22 	bl	80028d4 <vPortEnterCritical>
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
 8002490:	e014      	b.n	80024bc <prvUnlockQueue+0x38>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002496:	2b00      	cmp	r3, #0
 8002498:	d00a      	beq.n	80024b0 <prvUnlockQueue+0x2c>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	3324      	adds	r3, #36	; 0x24
 800249e:	4618      	mov	r0, r3
 80024a0:	f7ff f9fe 	bl	80018a0 <xTaskRemoveFromEventList>
 80024a4:	4603      	mov	r3, r0
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d003      	beq.n	80024b2 <prvUnlockQueue+0x2e>
					{
						/* The task waiting has a higher priority so record that a
						context	switch is required. */
						vTaskMissedYield();
 80024aa:	f7ff fabf 	bl	8001a2c <vTaskMissedYield>
 80024ae:	e000      	b.n	80024b2 <prvUnlockQueue+0x2e>
					}
				}
				else
				{
					break;
 80024b0:	e008      	b.n	80024c4 <prvUnlockQueue+0x40>
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--( pxQueue->xTxLock );
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80024b6:	1e5a      	subs	r2, r3, #1
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	649a      	str	r2, [r3, #72]	; 0x48
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	dce6      	bgt.n	8002492 <prvUnlockQueue+0xe>
			#endif /* configUSE_QUEUE_SETS */

			--( pxQueue->xTxLock );
		}

		pxQueue->xTxLock = queueUNLOCKED;
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80024ca:	649a      	str	r2, [r3, #72]	; 0x48
	}
	taskEXIT_CRITICAL();
 80024cc:	f000 fa12 	bl	80028f4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80024d0:	f000 fa00 	bl	80028d4 <vPortEnterCritical>
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
 80024d4:	e014      	b.n	8002500 <prvUnlockQueue+0x7c>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	691b      	ldr	r3, [r3, #16]
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d00f      	beq.n	80024fe <prvUnlockQueue+0x7a>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	3310      	adds	r3, #16
 80024e2:	4618      	mov	r0, r3
 80024e4:	f7ff f9dc 	bl	80018a0 <xTaskRemoveFromEventList>
 80024e8:	4603      	mov	r3, r0
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d001      	beq.n	80024f2 <prvUnlockQueue+0x6e>
				{
					vTaskMissedYield();
 80024ee:	f7ff fa9d 	bl	8001a2c <vTaskMissedYield>
				}

				--( pxQueue->xRxLock );
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024f6:	1e5a      	subs	r2, r3, #1
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	645a      	str	r2, [r3, #68]	; 0x44
 80024fc:	e000      	b.n	8002500 <prvUnlockQueue+0x7c>
			}
			else
			{
				break;
 80024fe:	e003      	b.n	8002508 <prvUnlockQueue+0x84>
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002504:	2b00      	cmp	r3, #0
 8002506:	dce6      	bgt.n	80024d6 <prvUnlockQueue+0x52>
			{
				break;
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800250e:	645a      	str	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8002510:	f000 f9f0 	bl	80028f4 <vPortExitCritical>
}
 8002514:	3708      	adds	r7, #8
 8002516:	46bd      	mov	sp, r7
 8002518:	bd80      	pop	{r7, pc}
 800251a:	bf00      	nop

0800251c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static signed portBASE_TYPE prvIsQueueEmpty( const xQUEUE *pxQueue )
{
 800251c:	b580      	push	{r7, lr}
 800251e:	b084      	sub	sp, #16
 8002520:	af00      	add	r7, sp, #0
 8002522:	6078      	str	r0, [r7, #4]
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
 8002524:	f000 f9d6 	bl	80028d4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE )  0 )
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800252c:	2b00      	cmp	r3, #0
 800252e:	d102      	bne.n	8002536 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8002530:	2301      	movs	r3, #1
 8002532:	60fb      	str	r3, [r7, #12]
 8002534:	e001      	b.n	800253a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8002536:	2300      	movs	r3, #0
 8002538:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800253a:	f000 f9db 	bl	80028f4 <vPortExitCritical>

	return xReturn;
 800253e:	68fb      	ldr	r3, [r7, #12]
}
 8002540:	4618      	mov	r0, r3
 8002542:	3710      	adds	r7, #16
 8002544:	46bd      	mov	sp, r7
 8002546:	bd80      	pop	{r7, pc}

08002548 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static signed portBASE_TYPE prvIsQueueFull( const xQUEUE *pxQueue )
{
 8002548:	b580      	push	{r7, lr}
 800254a:	b084      	sub	sp, #16
 800254c:	af00      	add	r7, sp, #0
 800254e:	6078      	str	r0, [r7, #4]
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
 8002550:	f000 f9c0 	bl	80028d4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800255c:	429a      	cmp	r2, r3
 800255e:	d102      	bne.n	8002566 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8002560:	2301      	movs	r3, #1
 8002562:	60fb      	str	r3, [r7, #12]
 8002564:	e001      	b.n	800256a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8002566:	2300      	movs	r3, #0
 8002568:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800256a:	f000 f9c3 	bl	80028f4 <vPortExitCritical>

	return xReturn;
 800256e:	68fb      	ldr	r3, [r7, #12]
}
 8002570:	4618      	mov	r0, r3
 8002572:	3710      	adds	r7, #16
 8002574:	46bd      	mov	sp, r7
 8002576:	bd80      	pop	{r7, pc}

08002578 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( xQueueHandle xQueue, portTickType xTicksToWait )
	{
 8002578:	b580      	push	{r7, lr}
 800257a:	b084      	sub	sp, #16
 800257c:	af00      	add	r7, sp, #0
 800257e:	6078      	str	r0, [r7, #4]
 8002580:	6039      	str	r1, [r7, #0]
	xQUEUE * const pxQueue = ( xQUEUE * ) xQueue;
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	60fb      	str	r3, [r7, #12]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8002586:	f000 f9a5 	bl	80028d4 <vPortEnterCritical>
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800258e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002592:	d102      	bne.n	800259a <vQueueWaitForMessageRestricted+0x22>
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	2200      	movs	r2, #0
 8002598:	645a      	str	r2, [r3, #68]	; 0x44
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800259e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80025a2:	d102      	bne.n	80025aa <vQueueWaitForMessageRestricted+0x32>
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	2200      	movs	r2, #0
 80025a8:	649a      	str	r2, [r3, #72]	; 0x48
 80025aa:	f000 f9a3 	bl	80028f4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0U )
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d105      	bne.n	80025c2 <vQueueWaitForMessageRestricted+0x4a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	3324      	adds	r3, #36	; 0x24
 80025ba:	4618      	mov	r0, r3
 80025bc:	6839      	ldr	r1, [r7, #0]
 80025be:	f7ff f947 	bl	8001850 <vTaskPlaceOnEventListRestricted>
		}
		prvUnlockQueue( pxQueue );
 80025c2:	68f8      	ldr	r0, [r7, #12]
 80025c4:	f7ff ff5e 	bl	8002484 <prvUnlockQueue>
	}
 80025c8:	3710      	adds	r7, #16
 80025ca:	46bd      	mov	sp, r7
 80025cc:	bd80      	pop	{r7, pc}
 80025ce:	bf00      	nop

080025d0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( xList * const pxList )
{
 80025d0:	b480      	push	{r7}
 80025d2:	b083      	sub	sp, #12
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( xListItem * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	f103 0208 	add.w	r2, r3, #8
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80025e8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( xListItem * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	f103 0208 	add.w	r2, r3, #8
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( xListItem * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	f103 0208 	add.w	r2, r3, #8
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( unsigned portBASE_TYPE ) 0U;
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	2200      	movs	r2, #0
 8002602:	601a      	str	r2, [r3, #0]
}
 8002604:	370c      	adds	r7, #12
 8002606:	46bd      	mov	sp, r7
 8002608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800260c:	4770      	bx	lr
 800260e:	bf00      	nop

08002610 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( xListItem * const pxItem )
{
 8002610:	b480      	push	{r7}
 8002612:	b083      	sub	sp, #12
 8002614:	af00      	add	r7, sp, #0
 8002616:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	2200      	movs	r2, #0
 800261c:	611a      	str	r2, [r3, #16]
}
 800261e:	370c      	adds	r7, #12
 8002620:	46bd      	mov	sp, r7
 8002622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002626:	4770      	bx	lr

08002628 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( xList * const pxList, xListItem * const pxNewListItem )
{
 8002628:	b480      	push	{r7}
 800262a:	b085      	sub	sp, #20
 800262c:	af00      	add	r7, sp, #0
 800262e:	6078      	str	r0, [r7, #4]
 8002630:	6039      	str	r1, [r7, #0]
xListItem * pxIndex;

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	pvListGetOwnerOfNextEntry. */
	pxIndex = pxList->pxIndex;
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	685b      	ldr	r3, [r3, #4]
 8002636:	60fb      	str	r3, [r7, #12]

	pxNewListItem->pxNext = pxIndex;
 8002638:	683b      	ldr	r3, [r7, #0]
 800263a:	68fa      	ldr	r2, [r7, #12]
 800263c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	689a      	ldr	r2, [r3, #8]
 8002642:	683b      	ldr	r3, [r7, #0]
 8002644:	609a      	str	r2, [r3, #8]
	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	689b      	ldr	r3, [r3, #8]
 800264a:	683a      	ldr	r2, [r7, #0]
 800264c:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	683a      	ldr	r2, [r7, #0]
 8002652:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8002654:	683b      	ldr	r3, [r7, #0]
 8002656:	687a      	ldr	r2, [r7, #4]
 8002658:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	1c5a      	adds	r2, r3, #1
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	601a      	str	r2, [r3, #0]
}
 8002664:	3714      	adds	r7, #20
 8002666:	46bd      	mov	sp, r7
 8002668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800266c:	4770      	bx	lr
 800266e:	bf00      	nop

08002670 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( xList * const pxList, xListItem * const pxNewListItem )
{
 8002670:	b480      	push	{r7}
 8002672:	b085      	sub	sp, #20
 8002674:	af00      	add	r7, sp, #0
 8002676:	6078      	str	r0, [r7, #4]
 8002678:	6039      	str	r1, [r7, #0]
xListItem *pxIterator;
portTickType xValueOfInsertion;

	/* Insert the new list item into the list, sorted in ulListItem order. */
	xValueOfInsertion = pxNewListItem->xItemValue;
 800267a:	683b      	ldr	r3, [r7, #0]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	60bb      	str	r3, [r7, #8]
	are stored in ready lists (all of which have the same ulListItem value)
	get an equal share of the CPU.  However, if the xItemValue is the same as
	the back marker the iteration loop below will not end.  This means we need
	to guard against this by checking the value first and modifying the
	algorithm slightly if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8002680:	68bb      	ldr	r3, [r7, #8]
 8002682:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002686:	d103      	bne.n	8002690 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	691b      	ldr	r3, [r3, #16]
 800268c:	60fb      	str	r3, [r7, #12]
 800268e:	e00c      	b.n	80026aa <vListInsert+0x3a>
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		See http://www.freertos.org/FAQHelp.html for more tips.
		**********************************************************************/

		for( pxIterator = ( xListItem * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	3308      	adds	r3, #8
 8002694:	60fb      	str	r3, [r7, #12]
 8002696:	e002      	b.n	800269e <vListInsert+0x2e>
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	685b      	ldr	r3, [r3, #4]
 800269c:	60fb      	str	r3, [r7, #12]
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	685b      	ldr	r3, [r3, #4]
 80026a2:	681a      	ldr	r2, [r3, #0]
 80026a4:	68bb      	ldr	r3, [r7, #8]
 80026a6:	429a      	cmp	r2, r3
 80026a8:	d9f6      	bls.n	8002698 <vListInsert+0x28>
			/* There is nothing to do here, we are just iterating to the
			wanted insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	685a      	ldr	r2, [r3, #4]
 80026ae:	683b      	ldr	r3, [r7, #0]
 80026b0:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80026b2:	683b      	ldr	r3, [r7, #0]
 80026b4:	685b      	ldr	r3, [r3, #4]
 80026b6:	683a      	ldr	r2, [r7, #0]
 80026b8:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80026ba:	683b      	ldr	r3, [r7, #0]
 80026bc:	68fa      	ldr	r2, [r7, #12]
 80026be:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	683a      	ldr	r2, [r7, #0]
 80026c4:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80026c6:	683b      	ldr	r3, [r7, #0]
 80026c8:	687a      	ldr	r2, [r7, #4]
 80026ca:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	1c5a      	adds	r2, r3, #1
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	601a      	str	r2, [r3, #0]
}
 80026d6:	3714      	adds	r7, #20
 80026d8:	46bd      	mov	sp, r7
 80026da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026de:	4770      	bx	lr

080026e0 <uxListRemove>:
/*-----------------------------------------------------------*/

unsigned portBASE_TYPE uxListRemove( xListItem * const pxItemToRemove )
{
 80026e0:	b480      	push	{r7}
 80026e2:	b085      	sub	sp, #20
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	6078      	str	r0, [r7, #4]
xList * pxList;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	685b      	ldr	r3, [r3, #4]
 80026ec:	687a      	ldr	r2, [r7, #4]
 80026ee:	6892      	ldr	r2, [r2, #8]
 80026f0:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	689b      	ldr	r3, [r3, #8]
 80026f6:	687a      	ldr	r2, [r7, #4]
 80026f8:	6852      	ldr	r2, [r2, #4]
 80026fa:	605a      	str	r2, [r3, #4]

	/* The list item knows which list it is in.  Obtain the list from the list
	item. */
	pxList = ( xList * ) pxItemToRemove->pvContainer;
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	691b      	ldr	r3, [r3, #16]
 8002700:	60fb      	str	r3, [r7, #12]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	685a      	ldr	r2, [r3, #4]
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	429a      	cmp	r2, r3
 800270a:	d103      	bne.n	8002714 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	689a      	ldr	r2, [r3, #8]
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	605a      	str	r2, [r3, #4]
	}

	pxItemToRemove->pvContainer = NULL;
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	2200      	movs	r2, #0
 8002718:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	1e5a      	subs	r2, r3, #1
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	681b      	ldr	r3, [r3, #0]
}
 8002728:	4618      	mov	r0, r3
 800272a:	3714      	adds	r7, #20
 800272c:	46bd      	mov	sp, r7
 800272e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002732:	4770      	bx	lr

08002734 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *pvParameters )
{
 8002734:	b480      	push	{r7}
 8002736:	b085      	sub	sp, #20
 8002738:	af00      	add	r7, sp, #0
 800273a:	60f8      	str	r0, [r7, #12]
 800273c:	60b9      	str	r1, [r7, #8]
 800273e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	3b04      	subs	r3, #4
 8002744:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800274c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	3b04      	subs	r3, #4
 8002752:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( portSTACK_TYPE ) pxCode;	/* PC */
 8002754:	68ba      	ldr	r2, [r7, #8]
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	3b04      	subs	r3, #4
 800275e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( portSTACK_TYPE ) portTASK_RETURN_ADDRESS;	/* LR */
 8002760:	4a0c      	ldr	r2, [pc, #48]	; (8002794 <pxPortInitialiseStack+0x60>)
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	3b14      	subs	r3, #20
 800276a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( portSTACK_TYPE ) pvParameters;	/* R0 */
 800276c:	687a      	ldr	r2, [r7, #4]
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	3b04      	subs	r3, #4
 8002776:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	f06f 0202 	mvn.w	r2, #2
 800277e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	3b20      	subs	r3, #32
 8002784:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8002786:	68fb      	ldr	r3, [r7, #12]
}
 8002788:	4618      	mov	r0, r3
 800278a:	3714      	adds	r7, #20
 800278c:	46bd      	mov	sp, r7
 800278e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002792:	4770      	bx	lr
 8002794:	08002799 	.word	0x08002799

08002798 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8002798:	b580      	push	{r7, lr}
 800279a:	af00      	add	r7, sp, #0
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800279c:	4b05      	ldr	r3, [pc, #20]	; (80027b4 <prvTaskExitError+0x1c>)
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80027a4:	d002      	beq.n	80027ac <prvTaskExitError+0x14>
 80027a6:	f000 f8b7 	bl	8002918 <ulPortSetInterruptMask>
 80027aa:	e7fe      	b.n	80027aa <prvTaskExitError+0x12>
	portDISABLE_INTERRUPTS();
 80027ac:	f000 f8b4 	bl	8002918 <ulPortSetInterruptMask>
	for( ;; );
 80027b0:	e7fe      	b.n	80027b0 <prvTaskExitError+0x18>
 80027b2:	bf00      	nop
 80027b4:	20000008 	.word	0x20000008

080027b8 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80027b8:	4b05      	ldr	r3, [pc, #20]	; (80027d0 <pxCurrentTCBConst2>)
 80027ba:	6819      	ldr	r1, [r3, #0]
 80027bc:	6808      	ldr	r0, [r1, #0]
 80027be:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80027c2:	f380 8809 	msr	PSP, r0
 80027c6:	f04f 0000 	mov.w	r0, #0
 80027ca:	f380 8811 	msr	BASEPRI, r0
 80027ce:	4770      	bx	lr

080027d0 <pxCurrentTCBConst2>:
 80027d0:	20000474 	.word	0x20000474

080027d4 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 80027d4:	4803      	ldr	r0, [pc, #12]	; (80027e4 <prvPortStartFirstTask+0x10>)
 80027d6:	6800      	ldr	r0, [r0, #0]
 80027d8:	6800      	ldr	r0, [r0, #0]
 80027da:	f380 8808 	msr	MSP, r0
 80027de:	b662      	cpsie	i
 80027e0:	df00      	svc	0
 80027e2:	bf00      	nop
 80027e4:	e000ed08 	.word	0xe000ed08

080027e8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
portBASE_TYPE xPortStartScheduler( void )
{
 80027e8:	b580      	push	{r7, lr}
 80027ea:	b084      	sub	sp, #16
 80027ec:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile unsigned long ulOriginalPriority;
		volatile char * const pcFirstUserPriorityRegister = ( volatile char * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80027ee:	4b2b      	ldr	r3, [pc, #172]	; (800289c <xPortStartScheduler+0xb4>)
 80027f0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pcFirstUserPriorityRegister;
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	781b      	ldrb	r3, [r3, #0]
 80027f6:	b2db      	uxtb	r3, r3
 80027f8:	60bb      	str	r3, [r7, #8]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pcFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	22ff      	movs	r2, #255	; 0xff
 80027fe:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pcFirstUserPriorityRegister;
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	781b      	ldrb	r3, [r3, #0]
 8002804:	b2db      	uxtb	r3, r3
 8002806:	71fb      	strb	r3, [r7, #7]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8002808:	79fb      	ldrb	r3, [r7, #7]
 800280a:	b2db      	uxtb	r3, r3
 800280c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002810:	b2da      	uxtb	r2, r3
 8002812:	4b23      	ldr	r3, [pc, #140]	; (80028a0 <xPortStartScheduler+0xb8>)
 8002814:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8002816:	4b23      	ldr	r3, [pc, #140]	; (80028a4 <xPortStartScheduler+0xbc>)
 8002818:	2207      	movs	r2, #7
 800281a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800281c:	e009      	b.n	8002832 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800281e:	4b21      	ldr	r3, [pc, #132]	; (80028a4 <xPortStartScheduler+0xbc>)
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	1e5a      	subs	r2, r3, #1
 8002824:	4b1f      	ldr	r3, [pc, #124]	; (80028a4 <xPortStartScheduler+0xbc>)
 8002826:	601a      	str	r2, [r3, #0]
			ucMaxPriorityValue <<= ( unsigned char ) 0x01;
 8002828:	79fb      	ldrb	r3, [r7, #7]
 800282a:	b2db      	uxtb	r3, r3
 800282c:	005b      	lsls	r3, r3, #1
 800282e:	b2db      	uxtb	r3, r3
 8002830:	71fb      	strb	r3, [r7, #7]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8002832:	79fb      	ldrb	r3, [r7, #7]
 8002834:	b2db      	uxtb	r3, r3
 8002836:	b2db      	uxtb	r3, r3
 8002838:	b25b      	sxtb	r3, r3
 800283a:	2b00      	cmp	r3, #0
 800283c:	dbef      	blt.n	800281e <xPortStartScheduler+0x36>
			ucMaxPriorityValue <<= ( unsigned char ) 0x01;
		}

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800283e:	4b19      	ldr	r3, [pc, #100]	; (80028a4 <xPortStartScheduler+0xbc>)
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	021a      	lsls	r2, r3, #8
 8002844:	4b17      	ldr	r3, [pc, #92]	; (80028a4 <xPortStartScheduler+0xbc>)
 8002846:	601a      	str	r2, [r3, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8002848:	4b16      	ldr	r3, [pc, #88]	; (80028a4 <xPortStartScheduler+0xbc>)
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8002850:	4b14      	ldr	r3, [pc, #80]	; (80028a4 <xPortStartScheduler+0xbc>)
 8002852:	601a      	str	r2, [r3, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pcFirstUserPriorityRegister = ulOriginalPriority;
 8002854:	68bb      	ldr	r3, [r7, #8]
 8002856:	b2da      	uxtb	r2, r3
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800285c:	4b12      	ldr	r3, [pc, #72]	; (80028a8 <xPortStartScheduler+0xc0>)
 800285e:	4a12      	ldr	r2, [pc, #72]	; (80028a8 <xPortStartScheduler+0xc0>)
 8002860:	6812      	ldr	r2, [r2, #0]
 8002862:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8002866:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8002868:	4b0f      	ldr	r3, [pc, #60]	; (80028a8 <xPortStartScheduler+0xc0>)
 800286a:	4a0f      	ldr	r2, [pc, #60]	; (80028a8 <xPortStartScheduler+0xc0>)
 800286c:	6812      	ldr	r2, [r2, #0]
 800286e:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
 8002872:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8002874:	f000 f89a 	bl	80029ac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8002878:	4b0c      	ldr	r3, [pc, #48]	; (80028ac <xPortStartScheduler+0xc4>)
 800287a:	2200      	movs	r2, #0
 800287c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800287e:	f000 f8af 	bl	80029e0 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8002882:	4b0b      	ldr	r3, [pc, #44]	; (80028b0 <xPortStartScheduler+0xc8>)
 8002884:	4a0a      	ldr	r2, [pc, #40]	; (80028b0 <xPortStartScheduler+0xc8>)
 8002886:	6812      	ldr	r2, [r2, #0]
 8002888:	f042 4240 	orr.w	r2, r2, #3221225472	; 0xc0000000
 800288c:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800288e:	f7ff ffa1 	bl	80027d4 <prvPortStartFirstTask>

	/* Should not get here! */
	return 0;
 8002892:	2300      	movs	r3, #0
}
 8002894:	4618      	mov	r0, r3
 8002896:	3710      	adds	r7, #16
 8002898:	46bd      	mov	sp, r7
 800289a:	bd80      	pop	{r7, pc}
 800289c:	e000e400 	.word	0xe000e400
 80028a0:	20000570 	.word	0x20000570
 80028a4:	20000574 	.word	0x20000574
 80028a8:	e000ed20 	.word	0xe000ed20
 80028ac:	20000008 	.word	0x20000008
 80028b0:	e000ef34 	.word	0xe000ef34

080028b4 <vPortYield>:
	is nothing to return to.  */
}
/*-----------------------------------------------------------*/

void vPortYield( void )
{
 80028b4:	b480      	push	{r7}
 80028b6:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80028b8:	4b05      	ldr	r3, [pc, #20]	; (80028d0 <vPortYield+0x1c>)
 80028ba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80028be:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" );
 80028c0:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 80028c4:	f3bf 8f6f 	isb	sy
}
 80028c8:	46bd      	mov	sp, r7
 80028ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ce:	4770      	bx	lr
 80028d0:	e000ed04 	.word	0xe000ed04

080028d4 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80028d4:	b580      	push	{r7, lr}
 80028d6:	af00      	add	r7, sp, #0
	portDISABLE_INTERRUPTS();
 80028d8:	f000 f81e 	bl	8002918 <ulPortSetInterruptMask>
	uxCriticalNesting++;
 80028dc:	4b04      	ldr	r3, [pc, #16]	; (80028f0 <vPortEnterCritical+0x1c>)
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	1c5a      	adds	r2, r3, #1
 80028e2:	4b03      	ldr	r3, [pc, #12]	; (80028f0 <vPortEnterCritical+0x1c>)
 80028e4:	601a      	str	r2, [r3, #0]
	__asm volatile( "dsb" );
 80028e6:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 80028ea:	f3bf 8f6f 	isb	sy
}
 80028ee:	bd80      	pop	{r7, pc}
 80028f0:	20000008 	.word	0x20000008

080028f4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80028f4:	b580      	push	{r7, lr}
 80028f6:	af00      	add	r7, sp, #0
	uxCriticalNesting--;
 80028f8:	4b06      	ldr	r3, [pc, #24]	; (8002914 <vPortExitCritical+0x20>)
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	1e5a      	subs	r2, r3, #1
 80028fe:	4b05      	ldr	r3, [pc, #20]	; (8002914 <vPortExitCritical+0x20>)
 8002900:	601a      	str	r2, [r3, #0]
	if( uxCriticalNesting == 0 )
 8002902:	4b04      	ldr	r3, [pc, #16]	; (8002914 <vPortExitCritical+0x20>)
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	2b00      	cmp	r3, #0
 8002908:	d102      	bne.n	8002910 <vPortExitCritical+0x1c>
	{
		portENABLE_INTERRUPTS();
 800290a:	2000      	movs	r0, #0
 800290c:	f000 f80e 	bl	800292c <vPortClearInterruptMask>
	}
}
 8002910:	bd80      	pop	{r7, pc}
 8002912:	bf00      	nop
 8002914:	20000008 	.word	0x20000008

08002918 <ulPortSetInterruptMask>:
/*-----------------------------------------------------------*/

__attribute__(( naked )) unsigned long ulPortSetInterruptMask( void )
{
	__asm volatile														\
 8002918:	f3ef 8011 	mrs	r0, BASEPRI
 800291c:	f04f 0150 	mov.w	r1, #80	; 0x50
 8002920:	f381 8811 	msr	BASEPRI, r1
 8002924:	4770      	bx	lr
		:: "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "r0", "r1"	\
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return 0;
 8002926:	2300      	movs	r3, #0
}
 8002928:	4618      	mov	r0, r3
 800292a:	bf00      	nop

0800292c <vPortClearInterruptMask>:
/*-----------------------------------------------------------*/

__attribute__(( naked )) void vPortClearInterruptMask( unsigned long ulNewMaskValue )
{
	__asm volatile													\
 800292c:	f380 8811 	msr	BASEPRI, r0
 8002930:	4770      	bx	lr
 8002932:	bf00      	nop

08002934 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8002934:	f3ef 8009 	mrs	r0, PSP
 8002938:	4b11      	ldr	r3, [pc, #68]	; (8002980 <pxCurrentTCBConst>)
 800293a:	681a      	ldr	r2, [r3, #0]
 800293c:	f01e 0f10 	tst.w	lr, #16
 8002940:	bf08      	it	eq
 8002942:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8002946:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800294a:	6010      	str	r0, [r2, #0]
 800294c:	e92d 4008 	stmdb	sp!, {r3, lr}
 8002950:	f04f 0050 	mov.w	r0, #80	; 0x50
 8002954:	f380 8811 	msr	BASEPRI, r0
 8002958:	f7fe feca 	bl	80016f0 <vTaskSwitchContext>
 800295c:	f04f 0000 	mov.w	r0, #0
 8002960:	f380 8811 	msr	BASEPRI, r0
 8002964:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8002968:	6819      	ldr	r1, [r3, #0]
 800296a:	6808      	ldr	r0, [r1, #0]
 800296c:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002970:	f01e 0f10 	tst.w	lr, #16
 8002974:	bf08      	it	eq
 8002976:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800297a:	f380 8809 	msr	PSP, r0
 800297e:	4770      	bx	lr

08002980 <pxCurrentTCBConst>:
 8002980:	20000474 	.word	0x20000474

08002984 <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8002984:	b580      	push	{r7, lr}
 8002986:	af00      	add	r7, sp, #0
	/* The SysTick runs at the lowest interrupt priority, so when this interrupt
	executes all interrupts must be unmasked.  There is therefore no need to
	save and then restore the interrupt mask value as its value is already
	known. */
	( void ) portSET_INTERRUPT_MASK_FROM_ISR();
 8002988:	f7ff ffc6 	bl	8002918 <ulPortSetInterruptMask>
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800298c:	f7fe fdda 	bl	8001544 <xTaskIncrementTick>
 8002990:	4603      	mov	r3, r0
 8002992:	2b00      	cmp	r3, #0
 8002994:	d003      	beq.n	800299e <SysTick_Handler+0x1a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8002996:	4b04      	ldr	r3, [pc, #16]	; (80029a8 <SysTick_Handler+0x24>)
 8002998:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800299c:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
 800299e:	2000      	movs	r0, #0
 80029a0:	f7ff ffc4 	bl	800292c <vPortClearInterruptMask>
}
 80029a4:	bd80      	pop	{r7, pc}
 80029a6:	bf00      	nop
 80029a8:	e000ed04 	.word	0xe000ed04

080029ac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80029ac:	b480      	push	{r7}
 80029ae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;;
 80029b0:	4b07      	ldr	r3, [pc, #28]	; (80029d0 <vPortSetupTimerInterrupt+0x24>)
 80029b2:	4a08      	ldr	r2, [pc, #32]	; (80029d4 <vPortSetupTimerInterrupt+0x28>)
 80029b4:	6811      	ldr	r1, [r2, #0]
 80029b6:	4a08      	ldr	r2, [pc, #32]	; (80029d8 <vPortSetupTimerInterrupt+0x2c>)
 80029b8:	fba2 0201 	umull	r0, r2, r2, r1
 80029bc:	0992      	lsrs	r2, r2, #6
 80029be:	3a01      	subs	r2, #1
 80029c0:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
 80029c2:	4b06      	ldr	r3, [pc, #24]	; (80029dc <vPortSetupTimerInterrupt+0x30>)
 80029c4:	2207      	movs	r2, #7
 80029c6:	601a      	str	r2, [r3, #0]
}
 80029c8:	46bd      	mov	sp, r7
 80029ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ce:	4770      	bx	lr
 80029d0:	e000e014 	.word	0xe000e014
 80029d4:	20000000 	.word	0x20000000
 80029d8:	10624dd3 	.word	0x10624dd3
 80029dc:	e000e010 	.word	0xe000e010

080029e0 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80029e0:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80029f0 <vPortEnableVFP+0x10>
 80029e4:	6801      	ldr	r1, [r0, #0]
 80029e6:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80029ea:	6001      	str	r1, [r0, #0]
 80029ec:	4770      	bx	lr
 80029ee:	0000      	.short	0x0000
 80029f0:	e000ed88 	.word	0xe000ed88

080029f4 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80029f4:	b580      	push	{r7, lr}
 80029f6:	b082      	sub	sp, #8
 80029f8:	af00      	add	r7, sp, #0
	unsigned long ulCurrentInterrupt;
	unsigned char ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) );
 80029fa:	f3ef 8305 	mrs	r3, IPSR
 80029fe:	607b      	str	r3, [r7, #4]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	2b0f      	cmp	r3, #15
 8002a04:	d90c      	bls.n	8002a20 <vPortValidateInterruptPriority+0x2c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8002a06:	4a0d      	ldr	r2, [pc, #52]	; (8002a3c <vPortValidateInterruptPriority+0x48>)
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	4413      	add	r3, r2
 8002a0c:	781b      	ldrb	r3, [r3, #0]
 8002a0e:	70fb      	strb	r3, [r7, #3]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8002a10:	4b0b      	ldr	r3, [pc, #44]	; (8002a40 <vPortValidateInterruptPriority+0x4c>)
 8002a12:	781b      	ldrb	r3, [r3, #0]
 8002a14:	78fa      	ldrb	r2, [r7, #3]
 8002a16:	429a      	cmp	r2, r3
 8002a18:	d202      	bcs.n	8002a20 <vPortValidateInterruptPriority+0x2c>
 8002a1a:	f7ff ff7d 	bl	8002918 <ulPortSetInterruptMask>
 8002a1e:	e7fe      	b.n	8002a1e <vPortValidateInterruptPriority+0x2a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredicable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8002a20:	4b08      	ldr	r3, [pc, #32]	; (8002a44 <vPortValidateInterruptPriority+0x50>)
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8002a28:	4b07      	ldr	r3, [pc, #28]	; (8002a48 <vPortValidateInterruptPriority+0x54>)
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	429a      	cmp	r2, r3
 8002a2e:	d902      	bls.n	8002a36 <vPortValidateInterruptPriority+0x42>
 8002a30:	f7ff ff72 	bl	8002918 <ulPortSetInterruptMask>
 8002a34:	e7fe      	b.n	8002a34 <vPortValidateInterruptPriority+0x40>
	}
 8002a36:	3708      	adds	r7, #8
 8002a38:	46bd      	mov	sp, r7
 8002a3a:	bd80      	pop	{r7, pc}
 8002a3c:	e000e3f0 	.word	0xe000e3f0
 8002a40:	20000570 	.word	0x20000570
 8002a44:	e000ed0c 	.word	0xe000ed0c
 8002a48:	20000574 	.word	0x20000574

08002a4c <xTimerCreateTimerTask>:
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty ) PRIVILEGED_FUNCTION;

/*-----------------------------------------------------------*/

portBASE_TYPE xTimerCreateTimerTask( void )
{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	b086      	sub	sp, #24
 8002a50:	af04      	add	r7, sp, #16
portBASE_TYPE xReturn = pdFAIL;
 8002a52:	2300      	movs	r3, #0
 8002a54:	607b      	str	r3, [r7, #4]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8002a56:	f000 fa45 	bl	8002ee4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8002a5a:	4b0f      	ldr	r3, [pc, #60]	; (8002a98 <xTimerCreateTimerTask+0x4c>)
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d00f      	beq.n	8002a82 <xTimerCreateTimerTask+0x36>
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, &xTimerTaskHandle );
		}
		#else
		{
			/* Create the timer task without storing its handle. */
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
 8002a62:	2302      	movs	r3, #2
 8002a64:	9300      	str	r3, [sp, #0]
 8002a66:	2300      	movs	r3, #0
 8002a68:	9301      	str	r3, [sp, #4]
 8002a6a:	2300      	movs	r3, #0
 8002a6c:	9302      	str	r3, [sp, #8]
 8002a6e:	2300      	movs	r3, #0
 8002a70:	9303      	str	r3, [sp, #12]
 8002a72:	480a      	ldr	r0, [pc, #40]	; (8002a9c <xTimerCreateTimerTask+0x50>)
 8002a74:	490a      	ldr	r1, [pc, #40]	; (8002aa0 <xTimerCreateTimerTask+0x54>)
 8002a76:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002a7a:	2300      	movs	r3, #0
 8002a7c:	f7fe fbd0 	bl	8001220 <xTaskGenericCreate>
 8002a80:	6078      	str	r0, [r7, #4]
		}
		#endif
	}

	configASSERT( xReturn );
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d102      	bne.n	8002a8e <xTimerCreateTimerTask+0x42>
 8002a88:	f7ff ff46 	bl	8002918 <ulPortSetInterruptMask>
 8002a8c:	e7fe      	b.n	8002a8c <xTimerCreateTimerTask+0x40>
	return xReturn;
 8002a8e:	687b      	ldr	r3, [r7, #4]
}
 8002a90:	4618      	mov	r0, r3
 8002a92:	3708      	adds	r7, #8
 8002a94:	46bd      	mov	sp, r7
 8002a96:	bd80      	pop	{r7, pc}
 8002a98:	200005a8 	.word	0x200005a8
 8002a9c:	08002ba1 	.word	0x08002ba1
 8002aa0:	0800568c 	.word	0x0800568c

08002aa4 <xTimerGenericCommand>:
	return ( xTimerHandle ) pxNewTimer;
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTimerGenericCommand( xTimerHandle xTimer, portBASE_TYPE xCommandID, portTickType xOptionalValue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portTickType xBlockTime )
{
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	b088      	sub	sp, #32
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	60f8      	str	r0, [r7, #12]
 8002aac:	60b9      	str	r1, [r7, #8]
 8002aae:	607a      	str	r2, [r7, #4]
 8002ab0:	603b      	str	r3, [r7, #0]
portBASE_TYPE xReturn = pdFAIL;
 8002ab2:	2300      	movs	r3, #0
 8002ab4:	61fb      	str	r3, [r7, #28]
xTIMER_MESSAGE xMessage;

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8002ab6:	4b1d      	ldr	r3, [pc, #116]	; (8002b2c <xTimerGenericCommand+0x88>)
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d030      	beq.n	8002b20 <xTimerGenericCommand+0x7c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8002abe:	68bb      	ldr	r3, [r7, #8]
 8002ac0:	613b      	str	r3, [r7, #16]
		xMessage.xMessageValue = xOptionalValue;
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	617b      	str	r3, [r7, #20]
		xMessage.pxTimer = ( xTIMER * ) xTimer;
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	61bb      	str	r3, [r7, #24]

		if( pxHigherPriorityTaskWoken == NULL )
 8002aca:	683b      	ldr	r3, [r7, #0]
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d11c      	bne.n	8002b0a <xTimerGenericCommand+0x66>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8002ad0:	f7ff f912 	bl	8001cf8 <xTaskGetSchedulerState>
 8002ad4:	4603      	mov	r3, r0
 8002ad6:	2b01      	cmp	r3, #1
 8002ad8:	d10b      	bne.n	8002af2 <xTimerGenericCommand+0x4e>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xBlockTime );
 8002ada:	4b14      	ldr	r3, [pc, #80]	; (8002b2c <xTimerGenericCommand+0x88>)
 8002adc:	681a      	ldr	r2, [r3, #0]
 8002ade:	f107 0310 	add.w	r3, r7, #16
 8002ae2:	4610      	mov	r0, r2
 8002ae4:	4619      	mov	r1, r3
 8002ae6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002ae8:	2300      	movs	r3, #0
 8002aea:	f7ff fa55 	bl	8001f98 <xQueueGenericSend>
 8002aee:	61f8      	str	r0, [r7, #28]
 8002af0:	e016      	b.n	8002b20 <xTimerGenericCommand+0x7c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8002af2:	4b0e      	ldr	r3, [pc, #56]	; (8002b2c <xTimerGenericCommand+0x88>)
 8002af4:	681a      	ldr	r2, [r3, #0]
 8002af6:	f107 0310 	add.w	r3, r7, #16
 8002afa:	4610      	mov	r0, r2
 8002afc:	4619      	mov	r1, r3
 8002afe:	2200      	movs	r2, #0
 8002b00:	2300      	movs	r3, #0
 8002b02:	f7ff fa49 	bl	8001f98 <xQueueGenericSend>
 8002b06:	61f8      	str	r0, [r7, #28]
 8002b08:	e00a      	b.n	8002b20 <xTimerGenericCommand+0x7c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8002b0a:	4b08      	ldr	r3, [pc, #32]	; (8002b2c <xTimerGenericCommand+0x88>)
 8002b0c:	681a      	ldr	r2, [r3, #0]
 8002b0e:	f107 0310 	add.w	r3, r7, #16
 8002b12:	4610      	mov	r0, r2
 8002b14:	4619      	mov	r1, r3
 8002b16:	683a      	ldr	r2, [r7, #0]
 8002b18:	2300      	movs	r3, #0
 8002b1a:	f7ff faed 	bl	80020f8 <xQueueGenericSendFromISR>
 8002b1e:	61f8      	str	r0, [r7, #28]
		}

		traceTIMER_COMMAND_SEND( xTimer, xCommandID, xOptionalValue, xReturn );
	}

	return xReturn;
 8002b20:	69fb      	ldr	r3, [r7, #28]
}
 8002b22:	4618      	mov	r0, r3
 8002b24:	3720      	adds	r7, #32
 8002b26:	46bd      	mov	sp, r7
 8002b28:	bd80      	pop	{r7, pc}
 8002b2a:	bf00      	nop
 8002b2c:	200005a8 	.word	0x200005a8

08002b30 <prvProcessExpiredTimer>:

#endif
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( portTickType xNextExpireTime, portTickType xTimeNow )
{
 8002b30:	b580      	push	{r7, lr}
 8002b32:	b086      	sub	sp, #24
 8002b34:	af02      	add	r7, sp, #8
 8002b36:	6078      	str	r0, [r7, #4]
 8002b38:	6039      	str	r1, [r7, #0]
xTIMER *pxTimer;
portBASE_TYPE xResult;

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8002b3a:	4b18      	ldr	r3, [pc, #96]	; (8002b9c <prvProcessExpiredTimer+0x6c>)
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	68db      	ldr	r3, [r3, #12]
 8002b40:	68db      	ldr	r3, [r3, #12]
 8002b42:	60fb      	str	r3, [r7, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	3304      	adds	r3, #4
 8002b48:	4618      	mov	r0, r3
 8002b4a:	f7ff fdc9 	bl	80026e0 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	69db      	ldr	r3, [r3, #28]
 8002b52:	2b01      	cmp	r3, #1
 8002b54:	d11b      	bne.n	8002b8e <prvProcessExpiredTimer+0x5e>
		a time relative to anything other than the current time.  It
		will therefore be inserted into the correct list relative to
		the time this task thinks it is now, even if a command to
		switch lists due to a tick count overflow is already waiting in
		the timer queue. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	699a      	ldr	r2, [r3, #24]
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	4413      	add	r3, r2
 8002b5e:	68f8      	ldr	r0, [r7, #12]
 8002b60:	4619      	mov	r1, r3
 8002b62:	683a      	ldr	r2, [r7, #0]
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	f000 f8a9 	bl	8002cbc <prvInsertTimerInActiveList>
 8002b6a:	4603      	mov	r3, r0
 8002b6c:	2b01      	cmp	r3, #1
 8002b6e:	d10e      	bne.n	8002b8e <prvProcessExpiredTimer+0x5e>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
 8002b70:	2300      	movs	r3, #0
 8002b72:	9300      	str	r3, [sp, #0]
 8002b74:	68f8      	ldr	r0, [r7, #12]
 8002b76:	2100      	movs	r1, #0
 8002b78:	687a      	ldr	r2, [r7, #4]
 8002b7a:	2300      	movs	r3, #0
 8002b7c:	f7ff ff92 	bl	8002aa4 <xTimerGenericCommand>
 8002b80:	60b8      	str	r0, [r7, #8]
			configASSERT( xResult );
 8002b82:	68bb      	ldr	r3, [r7, #8]
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d102      	bne.n	8002b8e <prvProcessExpiredTimer+0x5e>
 8002b88:	f7ff fec6 	bl	8002918 <ulPortSetInterruptMask>
 8002b8c:	e7fe      	b.n	8002b8c <prvProcessExpiredTimer+0x5c>
			( void ) xResult;
		}
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b92:	68f8      	ldr	r0, [r7, #12]
 8002b94:	4798      	blx	r3
}
 8002b96:	3710      	adds	r7, #16
 8002b98:	46bd      	mov	sp, r7
 8002b9a:	bd80      	pop	{r7, pc}
 8002b9c:	200005a0 	.word	0x200005a0

08002ba0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 8002ba0:	b580      	push	{r7, lr}
 8002ba2:	b084      	sub	sp, #16
 8002ba4:	af00      	add	r7, sp, #0
 8002ba6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8002ba8:	f107 0308 	add.w	r3, r7, #8
 8002bac:	4618      	mov	r0, r3
 8002bae:	f000 f83f 	bl	8002c30 <prvGetNextExpireTime>
 8002bb2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8002bb4:	68bb      	ldr	r3, [r7, #8]
 8002bb6:	68f8      	ldr	r0, [r7, #12]
 8002bb8:	4619      	mov	r1, r3
 8002bba:	f000 f803 	bl	8002bc4 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8002bbe:	f000 f8bf 	bl	8002d40 <prvProcessReceivedCommands>
	}
 8002bc2:	e7f1      	b.n	8002ba8 <prvTimerTask+0x8>

08002bc4 <prvProcessTimerOrBlockTask>:
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty )
{
 8002bc4:	b580      	push	{r7, lr}
 8002bc6:	b084      	sub	sp, #16
 8002bc8:	af00      	add	r7, sp, #0
 8002bca:	6078      	str	r0, [r7, #4]
 8002bcc:	6039      	str	r1, [r7, #0]
portTickType xTimeNow;
portBASE_TYPE xTimerListsWereSwitched;

	vTaskSuspendAll();
 8002bce:	f7fe fc13 	bl	80013f8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampelTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8002bd2:	f107 0308 	add.w	r3, r7, #8
 8002bd6:	4618      	mov	r0, r3
 8002bd8:	f000 f84e 	bl	8002c78 <prvSampleTimeNow>
 8002bdc:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8002bde:	68bb      	ldr	r3, [r7, #8]
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d11e      	bne.n	8002c22 <prvProcessTimerOrBlockTask+0x5e>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8002be4:	683b      	ldr	r3, [r7, #0]
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d10a      	bne.n	8002c00 <prvProcessTimerOrBlockTask+0x3c>
 8002bea:	687a      	ldr	r2, [r7, #4]
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	429a      	cmp	r2, r3
 8002bf0:	d806      	bhi.n	8002c00 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8002bf2:	f7fe fc0f 	bl	8001414 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8002bf6:	6878      	ldr	r0, [r7, #4]
 8002bf8:	68f9      	ldr	r1, [r7, #12]
 8002bfa:	f7ff ff99 	bl	8002b30 <prvProcessExpiredTimer>
 8002bfe:	e012      	b.n	8002c26 <prvProcessTimerOrBlockTask+0x62>
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
 8002c00:	4b0a      	ldr	r3, [pc, #40]	; (8002c2c <prvProcessTimerOrBlockTask+0x68>)
 8002c02:	681a      	ldr	r2, [r3, #0]
 8002c04:	6879      	ldr	r1, [r7, #4]
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	1acb      	subs	r3, r1, r3
 8002c0a:	4610      	mov	r0, r2
 8002c0c:	4619      	mov	r1, r3
 8002c0e:	f7ff fcb3 	bl	8002578 <vQueueWaitForMessageRestricted>

				if( xTaskResumeAll() == pdFALSE )
 8002c12:	f7fe fbff 	bl	8001414 <xTaskResumeAll>
 8002c16:	4603      	mov	r3, r0
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d104      	bne.n	8002c26 <prvProcessTimerOrBlockTask+0x62>
				{
					/* Yield to wait for either a command to arrive, or the block time
					to expire.  If a command arrived between the critical section being
					exited and this yield then the yield will not cause the task
					to block. */
					portYIELD_WITHIN_API();
 8002c1c:	f7ff fe4a 	bl	80028b4 <vPortYield>
 8002c20:	e001      	b.n	8002c26 <prvProcessTimerOrBlockTask+0x62>
				}
			}
		}
		else
		{
			( void ) xTaskResumeAll();
 8002c22:	f7fe fbf7 	bl	8001414 <xTaskResumeAll>
		}
	}
}
 8002c26:	3710      	adds	r7, #16
 8002c28:	46bd      	mov	sp, r7
 8002c2a:	bd80      	pop	{r7, pc}
 8002c2c:	200005a8 	.word	0x200005a8

08002c30 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static portTickType prvGetNextExpireTime( portBASE_TYPE *pxListWasEmpty )
{
 8002c30:	b480      	push	{r7}
 8002c32:	b085      	sub	sp, #20
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8002c38:	4b0e      	ldr	r3, [pc, #56]	; (8002c74 <prvGetNextExpireTime+0x44>)
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	bf14      	ite	ne
 8002c42:	2300      	movne	r3, #0
 8002c44:	2301      	moveq	r3, #1
 8002c46:	b2db      	uxtb	r3, r3
 8002c48:	461a      	mov	r2, r3
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d105      	bne.n	8002c62 <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8002c56:	4b07      	ldr	r3, [pc, #28]	; (8002c74 <prvGetNextExpireTime+0x44>)
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	68db      	ldr	r3, [r3, #12]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	60fb      	str	r3, [r7, #12]
 8002c60:	e001      	b.n	8002c66 <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( portTickType ) 0U;
 8002c62:	2300      	movs	r3, #0
 8002c64:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8002c66:	68fb      	ldr	r3, [r7, #12]
}
 8002c68:	4618      	mov	r0, r3
 8002c6a:	3714      	adds	r7, #20
 8002c6c:	46bd      	mov	sp, r7
 8002c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c72:	4770      	bx	lr
 8002c74:	200005a0 	.word	0x200005a0

08002c78 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static portTickType prvSampleTimeNow( portBASE_TYPE *pxTimerListsWereSwitched )
{
 8002c78:	b580      	push	{r7, lr}
 8002c7a:	b084      	sub	sp, #16
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	6078      	str	r0, [r7, #4]
portTickType xTimeNow;
PRIVILEGED_DATA static portTickType xLastTime = ( portTickType ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8002c80:	f7fe fc4e 	bl	8001520 <xTaskGetTickCount>
 8002c84:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8002c86:	4b0c      	ldr	r3, [pc, #48]	; (8002cb8 <prvSampleTimeNow+0x40>)
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	68fa      	ldr	r2, [r7, #12]
 8002c8c:	429a      	cmp	r2, r3
 8002c8e:	d208      	bcs.n	8002ca2 <prvSampleTimeNow+0x2a>
	{
		prvSwitchTimerLists( xLastTime );
 8002c90:	4b09      	ldr	r3, [pc, #36]	; (8002cb8 <prvSampleTimeNow+0x40>)
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	4618      	mov	r0, r3
 8002c96:	f000 f8cb 	bl	8002e30 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	2201      	movs	r2, #1
 8002c9e:	601a      	str	r2, [r3, #0]
 8002ca0:	e002      	b.n	8002ca8 <prvSampleTimeNow+0x30>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8002ca8:	4b03      	ldr	r3, [pc, #12]	; (8002cb8 <prvSampleTimeNow+0x40>)
 8002caa:	68fa      	ldr	r2, [r7, #12]
 8002cac:	601a      	str	r2, [r3, #0]

	return xTimeNow;
 8002cae:	68fb      	ldr	r3, [r7, #12]
}
 8002cb0:	4618      	mov	r0, r3
 8002cb2:	3710      	adds	r7, #16
 8002cb4:	46bd      	mov	sp, r7
 8002cb6:	bd80      	pop	{r7, pc}
 8002cb8:	200005ac 	.word	0x200005ac

08002cbc <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
 8002cbc:	b580      	push	{r7, lr}
 8002cbe:	b086      	sub	sp, #24
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	60f8      	str	r0, [r7, #12]
 8002cc4:	60b9      	str	r1, [r7, #8]
 8002cc6:	607a      	str	r2, [r7, #4]
 8002cc8:	603b      	str	r3, [r7, #0]
portBASE_TYPE xProcessTimerNow = pdFALSE;
 8002cca:	2300      	movs	r3, #0
 8002ccc:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	68ba      	ldr	r2, [r7, #8]
 8002cd2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	68fa      	ldr	r2, [r7, #12]
 8002cd8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8002cda:	68ba      	ldr	r2, [r7, #8]
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	429a      	cmp	r2, r3
 8002ce0:	d812      	bhi.n	8002d08 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( xTimeNow - xCommandTime ) >= pxTimer->xTimerPeriodInTicks )
 8002ce2:	687a      	ldr	r2, [r7, #4]
 8002ce4:	683b      	ldr	r3, [r7, #0]
 8002ce6:	1ad2      	subs	r2, r2, r3
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	699b      	ldr	r3, [r3, #24]
 8002cec:	429a      	cmp	r2, r3
 8002cee:	d302      	bcc.n	8002cf6 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8002cf0:	2301      	movs	r3, #1
 8002cf2:	617b      	str	r3, [r7, #20]
 8002cf4:	e01b      	b.n	8002d2e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8002cf6:	4b10      	ldr	r3, [pc, #64]	; (8002d38 <prvInsertTimerInActiveList+0x7c>)
 8002cf8:	681a      	ldr	r2, [r3, #0]
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	3304      	adds	r3, #4
 8002cfe:	4610      	mov	r0, r2
 8002d00:	4619      	mov	r1, r3
 8002d02:	f7ff fcb5 	bl	8002670 <vListInsert>
 8002d06:	e012      	b.n	8002d2e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8002d08:	687a      	ldr	r2, [r7, #4]
 8002d0a:	683b      	ldr	r3, [r7, #0]
 8002d0c:	429a      	cmp	r2, r3
 8002d0e:	d206      	bcs.n	8002d1e <prvInsertTimerInActiveList+0x62>
 8002d10:	68ba      	ldr	r2, [r7, #8]
 8002d12:	683b      	ldr	r3, [r7, #0]
 8002d14:	429a      	cmp	r2, r3
 8002d16:	d302      	bcc.n	8002d1e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8002d18:	2301      	movs	r3, #1
 8002d1a:	617b      	str	r3, [r7, #20]
 8002d1c:	e007      	b.n	8002d2e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8002d1e:	4b07      	ldr	r3, [pc, #28]	; (8002d3c <prvInsertTimerInActiveList+0x80>)
 8002d20:	681a      	ldr	r2, [r3, #0]
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	3304      	adds	r3, #4
 8002d26:	4610      	mov	r0, r2
 8002d28:	4619      	mov	r1, r3
 8002d2a:	f7ff fca1 	bl	8002670 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8002d2e:	697b      	ldr	r3, [r7, #20]
}
 8002d30:	4618      	mov	r0, r3
 8002d32:	3718      	adds	r7, #24
 8002d34:	46bd      	mov	sp, r7
 8002d36:	bd80      	pop	{r7, pc}
 8002d38:	200005a4 	.word	0x200005a4
 8002d3c:	200005a0 	.word	0x200005a0

08002d40 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8002d40:	b580      	push	{r7, lr}
 8002d42:	b08a      	sub	sp, #40	; 0x28
 8002d44:	af02      	add	r7, sp, #8
xTIMER_MESSAGE xMessage;
xTIMER *pxTimer;
portBASE_TYPE xTimerListsWereSwitched, xResult;
portTickType xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8002d46:	e060      	b.n	8002e0a <prvProcessReceivedCommands+0xca>
	{
		pxTimer = xMessage.pxTimer;
 8002d48:	693b      	ldr	r3, [r7, #16]
 8002d4a:	61fb      	str	r3, [r7, #28]

		if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
 8002d4c:	69fb      	ldr	r3, [r7, #28]
 8002d4e:	695b      	ldr	r3, [r3, #20]
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d004      	beq.n	8002d5e <prvProcessReceivedCommands+0x1e>
		{
			/* The timer is in a list, remove it. */
			( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8002d54:	69fb      	ldr	r3, [r7, #28]
 8002d56:	3304      	adds	r3, #4
 8002d58:	4618      	mov	r0, r3
 8002d5a:	f7ff fcc1 	bl	80026e0 <uxListRemove>
		it must be present in the function call.  prvSampleTimeNow() must be 
		called after the message is received from xTimerQueue so there is no 
		possibility of a higher priority task adding a message to the message
		queue with a time that is ahead of the timer daemon task (because it
		pre-empted the timer daemon task after the xTimeNow value was set). */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8002d5e:	1d3b      	adds	r3, r7, #4
 8002d60:	4618      	mov	r0, r3
 8002d62:	f7ff ff89 	bl	8002c78 <prvSampleTimeNow>
 8002d66:	61b8      	str	r0, [r7, #24]

		switch( xMessage.xMessageID )
 8002d68:	68bb      	ldr	r3, [r7, #8]
 8002d6a:	2b03      	cmp	r3, #3
 8002d6c:	d84c      	bhi.n	8002e08 <prvProcessReceivedCommands+0xc8>
 8002d6e:	a201      	add	r2, pc, #4	; (adr r2, 8002d74 <prvProcessReceivedCommands+0x34>)
 8002d70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d74:	08002d85 	.word	0x08002d85
 8002d78:	08002e09 	.word	0x08002e09
 8002d7c:	08002dd7 	.word	0x08002dd7
 8002d80:	08002e01 	.word	0x08002e01
		{
			case tmrCOMMAND_START :
				/* Start or restart a timer. */
				if( prvInsertTimerInActiveList( pxTimer,  xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.xMessageValue ) == pdTRUE )
 8002d84:	68fa      	ldr	r2, [r7, #12]
 8002d86:	69fb      	ldr	r3, [r7, #28]
 8002d88:	699b      	ldr	r3, [r3, #24]
 8002d8a:	441a      	add	r2, r3
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	69f8      	ldr	r0, [r7, #28]
 8002d90:	4611      	mov	r1, r2
 8002d92:	69ba      	ldr	r2, [r7, #24]
 8002d94:	f7ff ff92 	bl	8002cbc <prvInsertTimerInActiveList>
 8002d98:	4603      	mov	r3, r0
 8002d9a:	2b01      	cmp	r3, #1
 8002d9c:	d11a      	bne.n	8002dd4 <prvProcessReceivedCommands+0x94>
				{
					/* The timer expired before it was added to the active timer
					list.  Process it now. */
					pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
 8002d9e:	69fb      	ldr	r3, [r7, #28]
 8002da0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002da2:	69f8      	ldr	r0, [r7, #28]
 8002da4:	4798      	blx	r3

					if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
 8002da6:	69fb      	ldr	r3, [r7, #28]
 8002da8:	69db      	ldr	r3, [r3, #28]
 8002daa:	2b01      	cmp	r3, #1
 8002dac:	d112      	bne.n	8002dd4 <prvProcessReceivedCommands+0x94>
					{
						xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8002dae:	68fa      	ldr	r2, [r7, #12]
 8002db0:	69fb      	ldr	r3, [r7, #28]
 8002db2:	699b      	ldr	r3, [r3, #24]
 8002db4:	4413      	add	r3, r2
 8002db6:	2200      	movs	r2, #0
 8002db8:	9200      	str	r2, [sp, #0]
 8002dba:	69f8      	ldr	r0, [r7, #28]
 8002dbc:	2100      	movs	r1, #0
 8002dbe:	461a      	mov	r2, r3
 8002dc0:	2300      	movs	r3, #0
 8002dc2:	f7ff fe6f 	bl	8002aa4 <xTimerGenericCommand>
 8002dc6:	6178      	str	r0, [r7, #20]
						configASSERT( xResult );
 8002dc8:	697b      	ldr	r3, [r7, #20]
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d102      	bne.n	8002dd4 <prvProcessReceivedCommands+0x94>
 8002dce:	f7ff fda3 	bl	8002918 <ulPortSetInterruptMask>
 8002dd2:	e7fe      	b.n	8002dd2 <prvProcessReceivedCommands+0x92>
						( void ) xResult;
					}
				}
				break;
 8002dd4:	e019      	b.n	8002e0a <prvProcessReceivedCommands+0xca>
				/* The timer has already been removed from the active list.
				There is nothing to do here. */
				break;

			case tmrCOMMAND_CHANGE_PERIOD :
				pxTimer->xTimerPeriodInTicks = xMessage.xMessageValue;
 8002dd6:	68fa      	ldr	r2, [r7, #12]
 8002dd8:	69fb      	ldr	r3, [r7, #28]
 8002dda:	619a      	str	r2, [r3, #24]
				configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8002ddc:	69fb      	ldr	r3, [r7, #28]
 8002dde:	699b      	ldr	r3, [r3, #24]
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d102      	bne.n	8002dea <prvProcessReceivedCommands+0xaa>
 8002de4:	f7ff fd98 	bl	8002918 <ulPortSetInterruptMask>
 8002de8:	e7fe      	b.n	8002de8 <prvProcessReceivedCommands+0xa8>
				longer or shorter than the old one.  The command time is 
				therefore set to the current time, and as the period cannot be
				zero the next expiry time can only be in the future, meaning
				(unlike for the xTimerStart() case above) there is no fail case
				that needs to be handled here. */
				( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8002dea:	69fb      	ldr	r3, [r7, #28]
 8002dec:	699a      	ldr	r2, [r3, #24]
 8002dee:	69bb      	ldr	r3, [r7, #24]
 8002df0:	4413      	add	r3, r2
 8002df2:	69f8      	ldr	r0, [r7, #28]
 8002df4:	4619      	mov	r1, r3
 8002df6:	69ba      	ldr	r2, [r7, #24]
 8002df8:	69bb      	ldr	r3, [r7, #24]
 8002dfa:	f7ff ff5f 	bl	8002cbc <prvInsertTimerInActiveList>
				break;
 8002dfe:	e004      	b.n	8002e0a <prvProcessReceivedCommands+0xca>

			case tmrCOMMAND_DELETE :
				/* The timer has already been removed from the active list,
				just free up the memory. */
				vPortFree( pxTimer );
 8002e00:	69f8      	ldr	r0, [r7, #28]
 8002e02:	f000 f925 	bl	8003050 <vPortFree>
				break;
 8002e06:	e000      	b.n	8002e0a <prvProcessReceivedCommands+0xca>

			default	:
				/* Don't expect to get here. */
				break;
 8002e08:	bf00      	nop
xTIMER_MESSAGE xMessage;
xTIMER *pxTimer;
portBASE_TYPE xTimerListsWereSwitched, xResult;
portTickType xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8002e0a:	4b08      	ldr	r3, [pc, #32]	; (8002e2c <prvProcessReceivedCommands+0xec>)
 8002e0c:	681a      	ldr	r2, [r3, #0]
 8002e0e:	f107 0308 	add.w	r3, r7, #8
 8002e12:	4610      	mov	r0, r2
 8002e14:	4619      	mov	r1, r3
 8002e16:	2200      	movs	r2, #0
 8002e18:	2300      	movs	r3, #0
 8002e1a:	f7ff f9d7 	bl	80021cc <xQueueGenericReceive>
 8002e1e:	4603      	mov	r3, r0
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d191      	bne.n	8002d48 <prvProcessReceivedCommands+0x8>
			default	:
				/* Don't expect to get here. */
				break;
		}
	}
}
 8002e24:	3720      	adds	r7, #32
 8002e26:	46bd      	mov	sp, r7
 8002e28:	bd80      	pop	{r7, pc}
 8002e2a:	bf00      	nop
 8002e2c:	200005a8 	.word	0x200005a8

08002e30 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( portTickType xLastTime )
{
 8002e30:	b580      	push	{r7, lr}
 8002e32:	b08a      	sub	sp, #40	; 0x28
 8002e34:	af02      	add	r7, sp, #8
 8002e36:	6078      	str	r0, [r7, #4]

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8002e38:	e03d      	b.n	8002eb6 <prvSwitchTimerLists+0x86>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8002e3a:	4b28      	ldr	r3, [pc, #160]	; (8002edc <prvSwitchTimerLists+0xac>)
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	68db      	ldr	r3, [r3, #12]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	61fb      	str	r3, [r7, #28]

		/* Remove the timer from the list. */
		pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8002e44:	4b25      	ldr	r3, [pc, #148]	; (8002edc <prvSwitchTimerLists+0xac>)
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	68db      	ldr	r3, [r3, #12]
 8002e4a:	68db      	ldr	r3, [r3, #12]
 8002e4c:	61bb      	str	r3, [r7, #24]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8002e4e:	69bb      	ldr	r3, [r7, #24]
 8002e50:	3304      	adds	r3, #4
 8002e52:	4618      	mov	r0, r3
 8002e54:	f7ff fc44 	bl	80026e0 <uxListRemove>

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
 8002e58:	69bb      	ldr	r3, [r7, #24]
 8002e5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e5c:	69b8      	ldr	r0, [r7, #24]
 8002e5e:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
 8002e60:	69bb      	ldr	r3, [r7, #24]
 8002e62:	69db      	ldr	r3, [r3, #28]
 8002e64:	2b01      	cmp	r3, #1
 8002e66:	d126      	bne.n	8002eb6 <prvSwitchTimerLists+0x86>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8002e68:	69bb      	ldr	r3, [r7, #24]
 8002e6a:	699a      	ldr	r2, [r3, #24]
 8002e6c:	69fb      	ldr	r3, [r7, #28]
 8002e6e:	4413      	add	r3, r2
 8002e70:	617b      	str	r3, [r7, #20]
			if( xReloadTime > xNextExpireTime )
 8002e72:	697a      	ldr	r2, [r7, #20]
 8002e74:	69fb      	ldr	r3, [r7, #28]
 8002e76:	429a      	cmp	r2, r3
 8002e78:	d90e      	bls.n	8002e98 <prvSwitchTimerLists+0x68>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8002e7a:	69bb      	ldr	r3, [r7, #24]
 8002e7c:	697a      	ldr	r2, [r7, #20]
 8002e7e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8002e80:	69bb      	ldr	r3, [r7, #24]
 8002e82:	69ba      	ldr	r2, [r7, #24]
 8002e84:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8002e86:	4b15      	ldr	r3, [pc, #84]	; (8002edc <prvSwitchTimerLists+0xac>)
 8002e88:	681a      	ldr	r2, [r3, #0]
 8002e8a:	69bb      	ldr	r3, [r7, #24]
 8002e8c:	3304      	adds	r3, #4
 8002e8e:	4610      	mov	r0, r2
 8002e90:	4619      	mov	r1, r3
 8002e92:	f7ff fbed 	bl	8002670 <vListInsert>
 8002e96:	e00e      	b.n	8002eb6 <prvSwitchTimerLists+0x86>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
 8002e98:	2300      	movs	r3, #0
 8002e9a:	9300      	str	r3, [sp, #0]
 8002e9c:	69b8      	ldr	r0, [r7, #24]
 8002e9e:	2100      	movs	r1, #0
 8002ea0:	69fa      	ldr	r2, [r7, #28]
 8002ea2:	2300      	movs	r3, #0
 8002ea4:	f7ff fdfe 	bl	8002aa4 <xTimerGenericCommand>
 8002ea8:	6138      	str	r0, [r7, #16]
				configASSERT( xResult );
 8002eaa:	693b      	ldr	r3, [r7, #16]
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d102      	bne.n	8002eb6 <prvSwitchTimerLists+0x86>
 8002eb0:	f7ff fd32 	bl	8002918 <ulPortSetInterruptMask>
 8002eb4:	e7fe      	b.n	8002eb4 <prvSwitchTimerLists+0x84>

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8002eb6:	4b09      	ldr	r3, [pc, #36]	; (8002edc <prvSwitchTimerLists+0xac>)
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d1bc      	bne.n	8002e3a <prvSwitchTimerLists+0xa>
				( void ) xResult;
			}
		}
	}

	pxTemp = pxCurrentTimerList;
 8002ec0:	4b06      	ldr	r3, [pc, #24]	; (8002edc <prvSwitchTimerLists+0xac>)
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	60fb      	str	r3, [r7, #12]
	pxCurrentTimerList = pxOverflowTimerList;
 8002ec6:	4b06      	ldr	r3, [pc, #24]	; (8002ee0 <prvSwitchTimerLists+0xb0>)
 8002ec8:	681a      	ldr	r2, [r3, #0]
 8002eca:	4b04      	ldr	r3, [pc, #16]	; (8002edc <prvSwitchTimerLists+0xac>)
 8002ecc:	601a      	str	r2, [r3, #0]
	pxOverflowTimerList = pxTemp;
 8002ece:	4b04      	ldr	r3, [pc, #16]	; (8002ee0 <prvSwitchTimerLists+0xb0>)
 8002ed0:	68fa      	ldr	r2, [r7, #12]
 8002ed2:	601a      	str	r2, [r3, #0]
}
 8002ed4:	3720      	adds	r7, #32
 8002ed6:	46bd      	mov	sp, r7
 8002ed8:	bd80      	pop	{r7, pc}
 8002eda:	bf00      	nop
 8002edc:	200005a0 	.word	0x200005a0
 8002ee0:	200005a4 	.word	0x200005a4

08002ee4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8002ee4:	b580      	push	{r7, lr}
 8002ee6:	af00      	add	r7, sp, #0
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8002ee8:	f7ff fcf4 	bl	80028d4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8002eec:	4b0d      	ldr	r3, [pc, #52]	; (8002f24 <prvCheckForValidListAndQueue+0x40>)
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d113      	bne.n	8002f1c <prvCheckForValidListAndQueue+0x38>
		{
			vListInitialise( &xActiveTimerList1 );
 8002ef4:	480c      	ldr	r0, [pc, #48]	; (8002f28 <prvCheckForValidListAndQueue+0x44>)
 8002ef6:	f7ff fb6b 	bl	80025d0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8002efa:	480c      	ldr	r0, [pc, #48]	; (8002f2c <prvCheckForValidListAndQueue+0x48>)
 8002efc:	f7ff fb68 	bl	80025d0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8002f00:	4b0b      	ldr	r3, [pc, #44]	; (8002f30 <prvCheckForValidListAndQueue+0x4c>)
 8002f02:	4a09      	ldr	r2, [pc, #36]	; (8002f28 <prvCheckForValidListAndQueue+0x44>)
 8002f04:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8002f06:	4b0b      	ldr	r3, [pc, #44]	; (8002f34 <prvCheckForValidListAndQueue+0x50>)
 8002f08:	4a08      	ldr	r2, [pc, #32]	; (8002f2c <prvCheckForValidListAndQueue+0x48>)
 8002f0a:	601a      	str	r2, [r3, #0]
			xTimerQueue = xQueueCreate( ( unsigned portBASE_TYPE ) configTIMER_QUEUE_LENGTH, sizeof( xTIMER_MESSAGE ) );
 8002f0c:	200a      	movs	r0, #10
 8002f0e:	210c      	movs	r1, #12
 8002f10:	2200      	movs	r2, #0
 8002f12:	f7fe ffff 	bl	8001f14 <xQueueGenericCreate>
 8002f16:	4602      	mov	r2, r0
 8002f18:	4b02      	ldr	r3, [pc, #8]	; (8002f24 <prvCheckForValidListAndQueue+0x40>)
 8002f1a:	601a      	str	r2, [r3, #0]
		}
	}
	taskEXIT_CRITICAL();
 8002f1c:	f7ff fcea 	bl	80028f4 <vPortExitCritical>
}
 8002f20:	bd80      	pop	{r7, pc}
 8002f22:	bf00      	nop
 8002f24:	200005a8 	.word	0x200005a8
 8002f28:	20000578 	.word	0x20000578
 8002f2c:	2000058c 	.word	0x2000058c
 8002f30:	200005a0 	.word	0x200005a0
 8002f34:	200005a4 	.word	0x200005a4

08002f38 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8002f38:	b580      	push	{r7, lr}
 8002f3a:	b086      	sub	sp, #24
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	6078      	str	r0, [r7, #4]
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8002f40:	2300      	movs	r3, #0
 8002f42:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
 8002f44:	f7fe fa58 	bl	80013f8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8002f48:	4b3d      	ldr	r3, [pc, #244]	; (8003040 <pvPortMalloc+0x108>)
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d101      	bne.n	8002f54 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8002f50:	f000 f8c8 	bl	80030e4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the xBlockLink structure 
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8002f54:	4b3b      	ldr	r3, [pc, #236]	; (8003044 <pvPortMalloc+0x10c>)
 8002f56:	681a      	ldr	r2, [r3, #0]
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	4013      	ands	r3, r2
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d163      	bne.n	8003028 <pvPortMalloc+0xf0>
		{
			/* The wanted size is increased so it can contain a xBlockLink
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d00d      	beq.n	8002f82 <pvPortMalloc+0x4a>
			{
				xWantedSize += heapSTRUCT_SIZE;
 8002f66:	2308      	movs	r3, #8
 8002f68:	687a      	ldr	r2, [r7, #4]
 8002f6a:	4413      	add	r3, r2
 8002f6c:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number 
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	f003 0307 	and.w	r3, r3, #7
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d004      	beq.n	8002f82 <pvPortMalloc+0x4a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	f023 0307 	bic.w	r3, r3, #7
 8002f7e:	3308      	adds	r3, #8
 8002f80:	607b      	str	r3, [r7, #4]
				}
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d04f      	beq.n	8003028 <pvPortMalloc+0xf0>
 8002f88:	4b2f      	ldr	r3, [pc, #188]	; (8003048 <pvPortMalloc+0x110>)
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	687a      	ldr	r2, [r7, #4]
 8002f8e:	429a      	cmp	r2, r3
 8002f90:	d84a      	bhi.n	8003028 <pvPortMalloc+0xf0>
			{
				/* Traverse the list from the start	(lowest address) block until 
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8002f92:	4b2e      	ldr	r3, [pc, #184]	; (800304c <pvPortMalloc+0x114>)
 8002f94:	613b      	str	r3, [r7, #16]
				pxBlock = xStart.pxNextFreeBlock;
 8002f96:	4b2d      	ldr	r3, [pc, #180]	; (800304c <pvPortMalloc+0x114>)
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8002f9c:	e004      	b.n	8002fa8 <pvPortMalloc+0x70>
				{
					pxPreviousBlock = pxBlock;
 8002f9e:	697b      	ldr	r3, [r7, #20]
 8002fa0:	613b      	str	r3, [r7, #16]
					pxBlock = pxBlock->pxNextFreeBlock;
 8002fa2:	697b      	ldr	r3, [r7, #20]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	617b      	str	r3, [r7, #20]
			{
				/* Traverse the list from the start	(lowest address) block until 
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
				pxBlock = xStart.pxNextFreeBlock;
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8002fa8:	697b      	ldr	r3, [r7, #20]
 8002faa:	685a      	ldr	r2, [r3, #4]
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	429a      	cmp	r2, r3
 8002fb0:	d203      	bcs.n	8002fba <pvPortMalloc+0x82>
 8002fb2:	697b      	ldr	r3, [r7, #20]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d1f1      	bne.n	8002f9e <pvPortMalloc+0x66>
					pxBlock = pxBlock->pxNextFreeBlock;
				}

				/* If the end marker was reached then a block of adequate size 
				was	not found. */
				if( pxBlock != pxEnd )
 8002fba:	4b21      	ldr	r3, [pc, #132]	; (8003040 <pvPortMalloc+0x108>)
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	697a      	ldr	r2, [r7, #20]
 8002fc0:	429a      	cmp	r2, r3
 8002fc2:	d031      	beq.n	8003028 <pvPortMalloc+0xf0>
				{
					/* Return the memory space pointed to - jumping over the 
					xBlockLink structure at its start. */
					pvReturn = ( void * ) ( ( ( unsigned char * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
 8002fc4:	693b      	ldr	r3, [r7, #16]
 8002fc6:	681a      	ldr	r2, [r3, #0]
 8002fc8:	2308      	movs	r3, #8
 8002fca:	4413      	add	r3, r2
 8002fcc:	60fb      	str	r3, [r7, #12]

					/* This block is being returned for use so must be taken out 
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8002fce:	697b      	ldr	r3, [r7, #20]
 8002fd0:	681a      	ldr	r2, [r3, #0]
 8002fd2:	693b      	ldr	r3, [r7, #16]
 8002fd4:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into 
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8002fd6:	697b      	ldr	r3, [r7, #20]
 8002fd8:	685a      	ldr	r2, [r3, #4]
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	1ad2      	subs	r2, r2, r3
 8002fde:	2308      	movs	r3, #8
 8002fe0:	005b      	lsls	r3, r3, #1
 8002fe2:	429a      	cmp	r2, r3
 8002fe4:	d90f      	bls.n	8003006 <pvPortMalloc+0xce>
					{
						/* This block is to be split into two.  Create a new 
						block following the number of bytes requested. The void 
						cast is used to prevent byte alignment warnings from the 
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( unsigned char * ) pxBlock ) + xWantedSize );
 8002fe6:	697a      	ldr	r2, [r7, #20]
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	4413      	add	r3, r2
 8002fec:	60bb      	str	r3, [r7, #8]

						/* Calculate the sizes of two blocks split from the 
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8002fee:	697b      	ldr	r3, [r7, #20]
 8002ff0:	685a      	ldr	r2, [r3, #4]
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	1ad2      	subs	r2, r2, r3
 8002ff6:	68bb      	ldr	r3, [r7, #8]
 8002ff8:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8002ffa:	697b      	ldr	r3, [r7, #20]
 8002ffc:	687a      	ldr	r2, [r7, #4]
 8002ffe:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
 8003000:	68b8      	ldr	r0, [r7, #8]
 8003002:	f000 f8bd 	bl	8003180 <prvInsertBlockIntoFreeList>
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8003006:	4b10      	ldr	r3, [pc, #64]	; (8003048 <pvPortMalloc+0x110>)
 8003008:	681a      	ldr	r2, [r3, #0]
 800300a:	697b      	ldr	r3, [r7, #20]
 800300c:	685b      	ldr	r3, [r3, #4]
 800300e:	1ad2      	subs	r2, r2, r3
 8003010:	4b0d      	ldr	r3, [pc, #52]	; (8003048 <pvPortMalloc+0x110>)
 8003012:	601a      	str	r2, [r3, #0]

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8003014:	697b      	ldr	r3, [r7, #20]
 8003016:	685a      	ldr	r2, [r3, #4]
 8003018:	4b0a      	ldr	r3, [pc, #40]	; (8003044 <pvPortMalloc+0x10c>)
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	431a      	orrs	r2, r3
 800301e:	697b      	ldr	r3, [r7, #20]
 8003020:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8003022:	697b      	ldr	r3, [r7, #20]
 8003024:	2200      	movs	r2, #0
 8003026:	601a      	str	r2, [r3, #0]
			}
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	xTaskResumeAll();
 8003028:	f7fe f9f4 	bl	8001414 <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	2b00      	cmp	r3, #0
 8003030:	d101      	bne.n	8003036 <pvPortMalloc+0xfe>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
 8003032:	f7fd fff7 	bl	8001024 <vApplicationMallocFailedHook>
		}
	}
	#endif

	return pvReturn;
 8003036:	68fb      	ldr	r3, [r7, #12]
}
 8003038:	4618      	mov	r0, r3
 800303a:	3718      	adds	r7, #24
 800303c:	46bd      	mov	sp, r7
 800303e:	bd80      	pop	{r7, pc}
 8003040:	200131b8 	.word	0x200131b8
 8003044:	200131bc 	.word	0x200131bc
 8003048:	2000000c 	.word	0x2000000c
 800304c:	200131b0 	.word	0x200131b0

08003050 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8003050:	b580      	push	{r7, lr}
 8003052:	b084      	sub	sp, #16
 8003054:	af00      	add	r7, sp, #0
 8003056:	6078      	str	r0, [r7, #4]
unsigned char *puc = ( unsigned char * ) pv;
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	60fb      	str	r3, [r7, #12]
xBlockLink *pxLink;

	if( pv != NULL )
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	2b00      	cmp	r3, #0
 8003060:	d038      	beq.n	80030d4 <vPortFree+0x84>
	{
		/* The memory being freed will have an xBlockLink structure immediately
		before it. */
		puc -= heapSTRUCT_SIZE;
 8003062:	2308      	movs	r3, #8
 8003064:	425b      	negs	r3, r3
 8003066:	68fa      	ldr	r2, [r7, #12]
 8003068:	4413      	add	r3, r2
 800306a:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	60bb      	str	r3, [r7, #8]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8003070:	68bb      	ldr	r3, [r7, #8]
 8003072:	685a      	ldr	r2, [r3, #4]
 8003074:	4b19      	ldr	r3, [pc, #100]	; (80030dc <vPortFree+0x8c>)
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	4013      	ands	r3, r2
 800307a:	2b00      	cmp	r3, #0
 800307c:	d102      	bne.n	8003084 <vPortFree+0x34>
 800307e:	f7ff fc4b 	bl	8002918 <ulPortSetInterruptMask>
 8003082:	e7fe      	b.n	8003082 <vPortFree+0x32>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8003084:	68bb      	ldr	r3, [r7, #8]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	2b00      	cmp	r3, #0
 800308a:	d002      	beq.n	8003092 <vPortFree+0x42>
 800308c:	f7ff fc44 	bl	8002918 <ulPortSetInterruptMask>
 8003090:	e7fe      	b.n	8003090 <vPortFree+0x40>
		
		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8003092:	68bb      	ldr	r3, [r7, #8]
 8003094:	685a      	ldr	r2, [r3, #4]
 8003096:	4b11      	ldr	r3, [pc, #68]	; (80030dc <vPortFree+0x8c>)
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	4013      	ands	r3, r2
 800309c:	2b00      	cmp	r3, #0
 800309e:	d019      	beq.n	80030d4 <vPortFree+0x84>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80030a0:	68bb      	ldr	r3, [r7, #8]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d115      	bne.n	80030d4 <vPortFree+0x84>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80030a8:	68bb      	ldr	r3, [r7, #8]
 80030aa:	685a      	ldr	r2, [r3, #4]
 80030ac:	4b0b      	ldr	r3, [pc, #44]	; (80030dc <vPortFree+0x8c>)
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	43db      	mvns	r3, r3
 80030b2:	401a      	ands	r2, r3
 80030b4:	68bb      	ldr	r3, [r7, #8]
 80030b6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80030b8:	f7fe f99e 	bl	80013f8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80030bc:	68bb      	ldr	r3, [r7, #8]
 80030be:	685a      	ldr	r2, [r3, #4]
 80030c0:	4b07      	ldr	r3, [pc, #28]	; (80030e0 <vPortFree+0x90>)
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	441a      	add	r2, r3
 80030c6:	4b06      	ldr	r3, [pc, #24]	; (80030e0 <vPortFree+0x90>)
 80030c8:	601a      	str	r2, [r3, #0]
					prvInsertBlockIntoFreeList( ( ( xBlockLink * ) pxLink ) );
 80030ca:	68b8      	ldr	r0, [r7, #8]
 80030cc:	f000 f858 	bl	8003180 <prvInsertBlockIntoFreeList>
					traceFREE( pv, pxLink->xBlockSize );
				}
				xTaskResumeAll();
 80030d0:	f7fe f9a0 	bl	8001414 <xTaskResumeAll>
			}
		}
	}
}
 80030d4:	3710      	adds	r7, #16
 80030d6:	46bd      	mov	sp, r7
 80030d8:	bd80      	pop	{r7, pc}
 80030da:	bf00      	nop
 80030dc:	200131bc 	.word	0x200131bc
 80030e0:	2000000c 	.word	0x2000000c

080030e4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80030e4:	b580      	push	{r7, lr}
 80030e6:	b084      	sub	sp, #16
 80030e8:	af00      	add	r7, sp, #0
xBlockLink *pxFirstFreeBlock;
unsigned char *pucHeapEnd, *pucAlignedHeap;

	/* Ensure the heap starts on a correctly aligned boundary. */
	pucAlignedHeap = ( unsigned char * ) ( ( ( portPOINTER_SIZE_TYPE ) &ucHeap[ portBYTE_ALIGNMENT ] ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK ) );
 80030ea:	4b1f      	ldr	r3, [pc, #124]	; (8003168 <prvHeapInit+0x84>)
 80030ec:	f023 0307 	bic.w	r3, r3, #7
 80030f0:	60fb      	str	r3, [r7, #12]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80030f2:	4b1e      	ldr	r3, [pc, #120]	; (800316c <prvHeapInit+0x88>)
 80030f4:	68fa      	ldr	r2, [r7, #12]
 80030f6:	601a      	str	r2, [r3, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80030f8:	4b1c      	ldr	r3, [pc, #112]	; (800316c <prvHeapInit+0x88>)
 80030fa:	2200      	movs	r2, #0
 80030fc:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	pucHeapEnd = pucAlignedHeap + xTotalHeapSize;
 80030fe:	4b1c      	ldr	r3, [pc, #112]	; (8003170 <prvHeapInit+0x8c>)
 8003100:	68fa      	ldr	r2, [r7, #12]
 8003102:	4413      	add	r3, r2
 8003104:	60bb      	str	r3, [r7, #8]
	pucHeapEnd -= heapSTRUCT_SIZE;
 8003106:	2308      	movs	r3, #8
 8003108:	425b      	negs	r3, r3
 800310a:	68ba      	ldr	r2, [r7, #8]
 800310c:	4413      	add	r3, r2
 800310e:	60bb      	str	r3, [r7, #8]
	pxEnd = ( void * ) pucHeapEnd;
 8003110:	4b18      	ldr	r3, [pc, #96]	; (8003174 <prvHeapInit+0x90>)
 8003112:	68ba      	ldr	r2, [r7, #8]
 8003114:	601a      	str	r2, [r3, #0]
	configASSERT( ( ( ( unsigned long ) pxEnd ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );
 8003116:	4b17      	ldr	r3, [pc, #92]	; (8003174 <prvHeapInit+0x90>)
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f003 0307 	and.w	r3, r3, #7
 800311e:	2b00      	cmp	r3, #0
 8003120:	d002      	beq.n	8003128 <prvHeapInit+0x44>
 8003122:	f7ff fbf9 	bl	8002918 <ulPortSetInterruptMask>
 8003126:	e7fe      	b.n	8003126 <prvHeapInit+0x42>
	pxEnd->xBlockSize = 0;
 8003128:	4b12      	ldr	r3, [pc, #72]	; (8003174 <prvHeapInit+0x90>)
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	2200      	movs	r2, #0
 800312e:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8003130:	4b10      	ldr	r3, [pc, #64]	; (8003174 <prvHeapInit+0x90>)
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	2200      	movs	r2, #0
 8003136:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	607b      	str	r3, [r7, #4]
	pxFirstFreeBlock->xBlockSize = xTotalHeapSize - heapSTRUCT_SIZE;
 800313c:	4a0c      	ldr	r2, [pc, #48]	; (8003170 <prvHeapInit+0x8c>)
 800313e:	2308      	movs	r3, #8
 8003140:	1ad2      	subs	r2, r2, r3
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8003146:	4b0b      	ldr	r3, [pc, #44]	; (8003174 <prvHeapInit+0x90>)
 8003148:	681a      	ldr	r2, [r3, #0]
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	601a      	str	r2, [r3, #0]

	/* The heap now contains pxEnd. */
	xFreeBytesRemaining -= heapSTRUCT_SIZE;
 800314e:	4b0a      	ldr	r3, [pc, #40]	; (8003178 <prvHeapInit+0x94>)
 8003150:	681a      	ldr	r2, [r3, #0]
 8003152:	2308      	movs	r3, #8
 8003154:	1ad2      	subs	r2, r2, r3
 8003156:	4b08      	ldr	r3, [pc, #32]	; (8003178 <prvHeapInit+0x94>)
 8003158:	601a      	str	r2, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800315a:	4b08      	ldr	r3, [pc, #32]	; (800317c <prvHeapInit+0x98>)
 800315c:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8003160:	601a      	str	r2, [r3, #0]
}
 8003162:	3710      	adds	r7, #16
 8003164:	46bd      	mov	sp, r7
 8003166:	bd80      	pop	{r7, pc}
 8003168:	200005b8 	.word	0x200005b8
 800316c:	200131b0 	.word	0x200131b0
 8003170:	00012bf8 	.word	0x00012bf8
 8003174:	200131b8 	.word	0x200131b8
 8003178:	2000000c 	.word	0x2000000c
 800317c:	200131bc 	.word	0x200131bc

08003180 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( xBlockLink *pxBlockToInsert )
{
 8003180:	b480      	push	{r7}
 8003182:	b085      	sub	sp, #20
 8003184:	af00      	add	r7, sp, #0
 8003186:	6078      	str	r0, [r7, #4]
xBlockLink *pxIterator;
unsigned char *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8003188:	4b27      	ldr	r3, [pc, #156]	; (8003228 <prvInsertBlockIntoFreeList+0xa8>)
 800318a:	60fb      	str	r3, [r7, #12]
 800318c:	e002      	b.n	8003194 <prvInsertBlockIntoFreeList+0x14>
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	60fb      	str	r3, [r7, #12]
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	681a      	ldr	r2, [r3, #0]
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	429a      	cmp	r2, r3
 800319c:	d3f7      	bcc.n	800318e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */	
	puc = ( unsigned char * ) pxIterator;
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( unsigned char * ) pxBlockToInsert )
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	685b      	ldr	r3, [r3, #4]
 80031a6:	68ba      	ldr	r2, [r7, #8]
 80031a8:	441a      	add	r2, r3
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	429a      	cmp	r2, r3
 80031ae:	d108      	bne.n	80031c2 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	685a      	ldr	r2, [r3, #4]
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	685b      	ldr	r3, [r3, #4]
 80031b8:	441a      	add	r2, r3
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	607b      	str	r3, [r7, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( unsigned char * ) pxBlockToInsert;
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( unsigned char * ) pxIterator->pxNextFreeBlock )
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	685b      	ldr	r3, [r3, #4]
 80031ca:	68ba      	ldr	r2, [r7, #8]
 80031cc:	441a      	add	r2, r3
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	429a      	cmp	r2, r3
 80031d4:	d118      	bne.n	8003208 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	681a      	ldr	r2, [r3, #0]
 80031da:	4b14      	ldr	r3, [pc, #80]	; (800322c <prvInsertBlockIntoFreeList+0xac>)
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	429a      	cmp	r2, r3
 80031e0:	d00d      	beq.n	80031fe <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	685a      	ldr	r2, [r3, #4]
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	685b      	ldr	r3, [r3, #4]
 80031ec:	441a      	add	r2, r3
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	681a      	ldr	r2, [r3, #0]
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	601a      	str	r2, [r3, #0]
 80031fc:	e008      	b.n	8003210 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80031fe:	4b0b      	ldr	r3, [pc, #44]	; (800322c <prvInsertBlockIntoFreeList+0xac>)
 8003200:	681a      	ldr	r2, [r3, #0]
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	601a      	str	r2, [r3, #0]
 8003206:	e003      	b.n	8003210 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;		
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	681a      	ldr	r2, [r3, #0]
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8003210:	68fa      	ldr	r2, [r7, #12]
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	429a      	cmp	r2, r3
 8003216:	d002      	beq.n	800321e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	687a      	ldr	r2, [r7, #4]
 800321c:	601a      	str	r2, [r3, #0]
	}
}
 800321e:	3714      	adds	r7, #20
 8003220:	46bd      	mov	sp, r7
 8003222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003226:	4770      	bx	lr
 8003228:	200131b0 	.word	0x200131b0
 800322c:	200131b8 	.word	0x200131b8

08003230 <NVIC_PriorityGroupConfig>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void NVIC_PriorityGroupConfig(uint32_t NVIC_PriorityGroup)
{
 8003230:	b580      	push	{r7, lr}
 8003232:	b082      	sub	sp, #8
 8003234:	af00      	add	r7, sp, #0
 8003236:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800323e:	d013      	beq.n	8003268 <NVIC_PriorityGroupConfig+0x38>
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8003246:	d00f      	beq.n	8003268 <NVIC_PriorityGroupConfig+0x38>
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 800324e:	d00b      	beq.n	8003268 <NVIC_PriorityGroupConfig+0x38>
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003256:	d007      	beq.n	8003268 <NVIC_PriorityGroupConfig+0x38>
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800325e:	d003      	beq.n	8003268 <NVIC_PriorityGroupConfig+0x38>
 8003260:	4806      	ldr	r0, [pc, #24]	; (800327c <NVIC_PriorityGroupConfig+0x4c>)
 8003262:	2173      	movs	r1, #115	; 0x73
 8003264:	f7fd fef2 	bl	800104c <assert_failed>
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 8003268:	4a05      	ldr	r2, [pc, #20]	; (8003280 <NVIC_PriorityGroupConfig+0x50>)
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003270:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003274:	60d3      	str	r3, [r2, #12]
}
 8003276:	3708      	adds	r7, #8
 8003278:	46bd      	mov	sp, r7
 800327a:	bd80      	pop	{r7, pc}
 800327c:	08005694 	.word	0x08005694
 8003280:	e000ed00 	.word	0xe000ed00

08003284 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8003284:	b580      	push	{r7, lr}
 8003286:	b084      	sub	sp, #16
 8003288:	af00      	add	r7, sp, #0
 800328a:	6078      	str	r0, [r7, #4]
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 800328c:	2300      	movs	r3, #0
 800328e:	73fb      	strb	r3, [r7, #15]
 8003290:	2300      	movs	r3, #0
 8003292:	73bb      	strb	r3, [r7, #14]
 8003294:	230f      	movs	r3, #15
 8003296:	737b      	strb	r3, [r7, #13]
  
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	78db      	ldrb	r3, [r3, #3]
 800329c:	2b00      	cmp	r3, #0
 800329e:	d007      	beq.n	80032b0 <NVIC_Init+0x2c>
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	78db      	ldrb	r3, [r3, #3]
 80032a4:	2b01      	cmp	r3, #1
 80032a6:	d003      	beq.n	80032b0 <NVIC_Init+0x2c>
 80032a8:	4830      	ldr	r0, [pc, #192]	; (800336c <NVIC_Init+0xe8>)
 80032aa:	2187      	movs	r1, #135	; 0x87
 80032ac:	f7fd fece 	bl	800104c <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	785b      	ldrb	r3, [r3, #1]
 80032b4:	2b0f      	cmp	r3, #15
 80032b6:	d903      	bls.n	80032c0 <NVIC_Init+0x3c>
 80032b8:	482c      	ldr	r0, [pc, #176]	; (800336c <NVIC_Init+0xe8>)
 80032ba:	2188      	movs	r1, #136	; 0x88
 80032bc:	f7fd fec6 	bl	800104c <assert_failed>
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	789b      	ldrb	r3, [r3, #2]
 80032c4:	2b0f      	cmp	r3, #15
 80032c6:	d903      	bls.n	80032d0 <NVIC_Init+0x4c>
 80032c8:	4828      	ldr	r0, [pc, #160]	; (800336c <NVIC_Init+0xe8>)
 80032ca:	2189      	movs	r1, #137	; 0x89
 80032cc:	f7fd febe 	bl	800104c <assert_failed>
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	78db      	ldrb	r3, [r3, #3]
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d037      	beq.n	8003348 <NVIC_Init+0xc4>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 80032d8:	4b25      	ldr	r3, [pc, #148]	; (8003370 <NVIC_Init+0xec>)
 80032da:	68db      	ldr	r3, [r3, #12]
 80032dc:	43db      	mvns	r3, r3
 80032de:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80032e2:	0a1b      	lsrs	r3, r3, #8
 80032e4:	73fb      	strb	r3, [r7, #15]
    tmppre = (0x4 - tmppriority);
 80032e6:	7bfb      	ldrb	r3, [r7, #15]
 80032e8:	f1c3 0304 	rsb	r3, r3, #4
 80032ec:	73bb      	strb	r3, [r7, #14]
    tmpsub = tmpsub >> tmppriority;
 80032ee:	7b7a      	ldrb	r2, [r7, #13]
 80032f0:	7bfb      	ldrb	r3, [r7, #15]
 80032f2:	fa42 f303 	asr.w	r3, r2, r3
 80032f6:	737b      	strb	r3, [r7, #13]

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	785b      	ldrb	r3, [r3, #1]
 80032fc:	461a      	mov	r2, r3
 80032fe:	7bbb      	ldrb	r3, [r7, #14]
 8003300:	fa02 f303 	lsl.w	r3, r2, r3
 8003304:	73fb      	strb	r3, [r7, #15]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	789a      	ldrb	r2, [r3, #2]
 800330a:	7b7b      	ldrb	r3, [r7, #13]
 800330c:	4013      	ands	r3, r2
 800330e:	b2da      	uxtb	r2, r3
 8003310:	7bfb      	ldrb	r3, [r7, #15]
 8003312:	4313      	orrs	r3, r2
 8003314:	73fb      	strb	r3, [r7, #15]
        
    tmppriority = tmppriority << 0x04;
 8003316:	7bfb      	ldrb	r3, [r7, #15]
 8003318:	011b      	lsls	r3, r3, #4
 800331a:	73fb      	strb	r3, [r7, #15]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 800331c:	4a15      	ldr	r2, [pc, #84]	; (8003374 <NVIC_Init+0xf0>)
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	781b      	ldrb	r3, [r3, #0]
 8003322:	4413      	add	r3, r2
 8003324:	7bfa      	ldrb	r2, [r7, #15]
 8003326:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800332a:	4b12      	ldr	r3, [pc, #72]	; (8003374 <NVIC_Init+0xf0>)
 800332c:	687a      	ldr	r2, [r7, #4]
 800332e:	7812      	ldrb	r2, [r2, #0]
 8003330:	0952      	lsrs	r2, r2, #5
 8003332:	b2d2      	uxtb	r2, r2
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8003334:	6879      	ldr	r1, [r7, #4]
 8003336:	7809      	ldrb	r1, [r1, #0]
 8003338:	f001 011f 	and.w	r1, r1, #31
 800333c:	2001      	movs	r0, #1
 800333e:	fa00 f101 	lsl.w	r1, r0, r1
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8003342:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8003346:	e00e      	b.n	8003366 <NVIC_Init+0xe2>
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8003348:	4b0a      	ldr	r3, [pc, #40]	; (8003374 <NVIC_Init+0xf0>)
 800334a:	687a      	ldr	r2, [r7, #4]
 800334c:	7812      	ldrb	r2, [r2, #0]
 800334e:	0952      	lsrs	r2, r2, #5
 8003350:	b2d2      	uxtb	r2, r2
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8003352:	6879      	ldr	r1, [r7, #4]
 8003354:	7809      	ldrb	r1, [r1, #0]
 8003356:	f001 011f 	and.w	r1, r1, #31
 800335a:	2001      	movs	r0, #1
 800335c:	fa00 f101 	lsl.w	r1, r0, r1
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8003360:	3220      	adds	r2, #32
 8003362:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8003366:	3710      	adds	r7, #16
 8003368:	46bd      	mov	sp, r7
 800336a:	bd80      	pop	{r7, pc}
 800336c:	08005694 	.word	0x08005694
 8003370:	e000ed00 	.word	0xe000ed00
 8003374:	e000e100 	.word	0xe000e100

08003378 <CRC_ResetDR>:
  * @brief  Resets the CRC Data register (DR).
  * @param  None
  * @retval None
  */
void CRC_ResetDR(void)
{
 8003378:	b480      	push	{r7}
 800337a:	af00      	add	r7, sp, #0
  /* Reset CRC generator */
  CRC->CR = CRC_CR_RESET;
 800337c:	4b03      	ldr	r3, [pc, #12]	; (800338c <CRC_ResetDR+0x14>)
 800337e:	2201      	movs	r2, #1
 8003380:	609a      	str	r2, [r3, #8]
}
 8003382:	46bd      	mov	sp, r7
 8003384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003388:	4770      	bx	lr
 800338a:	bf00      	nop
 800338c:	40023000 	.word	0x40023000

08003390 <CRC_CalcBlockCRC>:
  * @param  pBuffer: pointer to the buffer containing the data to be computed
  * @param  BufferLength: length of the buffer to be computed					
  * @retval 32-bit CRC
  */
uint32_t CRC_CalcBlockCRC(uint32_t pBuffer[], uint32_t BufferLength)
{
 8003390:	b480      	push	{r7}
 8003392:	b085      	sub	sp, #20
 8003394:	af00      	add	r7, sp, #0
 8003396:	6078      	str	r0, [r7, #4]
 8003398:	6039      	str	r1, [r7, #0]
  uint32_t index = 0;
 800339a:	2300      	movs	r3, #0
 800339c:	60fb      	str	r3, [r7, #12]
  
  for(index = 0; index < BufferLength; index++)
 800339e:	2300      	movs	r3, #0
 80033a0:	60fb      	str	r3, [r7, #12]
 80033a2:	e009      	b.n	80033b8 <CRC_CalcBlockCRC+0x28>
  {
    CRC->DR = pBuffer[index];
 80033a4:	4b0a      	ldr	r3, [pc, #40]	; (80033d0 <CRC_CalcBlockCRC+0x40>)
 80033a6:	68fa      	ldr	r2, [r7, #12]
 80033a8:	0092      	lsls	r2, r2, #2
 80033aa:	6879      	ldr	r1, [r7, #4]
 80033ac:	440a      	add	r2, r1
 80033ae:	6812      	ldr	r2, [r2, #0]
 80033b0:	601a      	str	r2, [r3, #0]
  */
uint32_t CRC_CalcBlockCRC(uint32_t pBuffer[], uint32_t BufferLength)
{
  uint32_t index = 0;
  
  for(index = 0; index < BufferLength; index++)
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	3301      	adds	r3, #1
 80033b6:	60fb      	str	r3, [r7, #12]
 80033b8:	68fa      	ldr	r2, [r7, #12]
 80033ba:	683b      	ldr	r3, [r7, #0]
 80033bc:	429a      	cmp	r2, r3
 80033be:	d3f1      	bcc.n	80033a4 <CRC_CalcBlockCRC+0x14>
  {
    CRC->DR = pBuffer[index];
  }
  return (CRC->DR);
 80033c0:	4b03      	ldr	r3, [pc, #12]	; (80033d0 <CRC_CalcBlockCRC+0x40>)
 80033c2:	681b      	ldr	r3, [r3, #0]
}
 80033c4:	4618      	mov	r0, r3
 80033c6:	3714      	adds	r7, #20
 80033c8:	46bd      	mov	sp, r7
 80033ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ce:	4770      	bx	lr
 80033d0:	40023000 	.word	0x40023000

080033d4 <DMA_DeInit>:
  * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0
  *         to 7 to select the DMA Stream.
  * @retval None
  */
void DMA_DeInit(DMA_Stream_TypeDef* DMAy_Streamx)
{
 80033d4:	b580      	push	{r7, lr}
 80033d6:	b082      	sub	sp, #8
 80033d8:	af00      	add	r7, sp, #0
 80033da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
 80033dc:	687a      	ldr	r2, [r7, #4]
 80033de:	4b72      	ldr	r3, [pc, #456]	; (80035a8 <DMA_DeInit+0x1d4>)
 80033e0:	429a      	cmp	r2, r3
 80033e2:	d03f      	beq.n	8003464 <DMA_DeInit+0x90>
 80033e4:	687a      	ldr	r2, [r7, #4]
 80033e6:	4b71      	ldr	r3, [pc, #452]	; (80035ac <DMA_DeInit+0x1d8>)
 80033e8:	429a      	cmp	r2, r3
 80033ea:	d03b      	beq.n	8003464 <DMA_DeInit+0x90>
 80033ec:	687a      	ldr	r2, [r7, #4]
 80033ee:	4b70      	ldr	r3, [pc, #448]	; (80035b0 <DMA_DeInit+0x1dc>)
 80033f0:	429a      	cmp	r2, r3
 80033f2:	d037      	beq.n	8003464 <DMA_DeInit+0x90>
 80033f4:	687a      	ldr	r2, [r7, #4]
 80033f6:	4b6f      	ldr	r3, [pc, #444]	; (80035b4 <DMA_DeInit+0x1e0>)
 80033f8:	429a      	cmp	r2, r3
 80033fa:	d033      	beq.n	8003464 <DMA_DeInit+0x90>
 80033fc:	687a      	ldr	r2, [r7, #4]
 80033fe:	4b6e      	ldr	r3, [pc, #440]	; (80035b8 <DMA_DeInit+0x1e4>)
 8003400:	429a      	cmp	r2, r3
 8003402:	d02f      	beq.n	8003464 <DMA_DeInit+0x90>
 8003404:	687a      	ldr	r2, [r7, #4]
 8003406:	4b6d      	ldr	r3, [pc, #436]	; (80035bc <DMA_DeInit+0x1e8>)
 8003408:	429a      	cmp	r2, r3
 800340a:	d02b      	beq.n	8003464 <DMA_DeInit+0x90>
 800340c:	687a      	ldr	r2, [r7, #4]
 800340e:	4b6c      	ldr	r3, [pc, #432]	; (80035c0 <DMA_DeInit+0x1ec>)
 8003410:	429a      	cmp	r2, r3
 8003412:	d027      	beq.n	8003464 <DMA_DeInit+0x90>
 8003414:	687a      	ldr	r2, [r7, #4]
 8003416:	4b6b      	ldr	r3, [pc, #428]	; (80035c4 <DMA_DeInit+0x1f0>)
 8003418:	429a      	cmp	r2, r3
 800341a:	d023      	beq.n	8003464 <DMA_DeInit+0x90>
 800341c:	687a      	ldr	r2, [r7, #4]
 800341e:	4b6a      	ldr	r3, [pc, #424]	; (80035c8 <DMA_DeInit+0x1f4>)
 8003420:	429a      	cmp	r2, r3
 8003422:	d01f      	beq.n	8003464 <DMA_DeInit+0x90>
 8003424:	687a      	ldr	r2, [r7, #4]
 8003426:	4b69      	ldr	r3, [pc, #420]	; (80035cc <DMA_DeInit+0x1f8>)
 8003428:	429a      	cmp	r2, r3
 800342a:	d01b      	beq.n	8003464 <DMA_DeInit+0x90>
 800342c:	687a      	ldr	r2, [r7, #4]
 800342e:	4b68      	ldr	r3, [pc, #416]	; (80035d0 <DMA_DeInit+0x1fc>)
 8003430:	429a      	cmp	r2, r3
 8003432:	d017      	beq.n	8003464 <DMA_DeInit+0x90>
 8003434:	687a      	ldr	r2, [r7, #4]
 8003436:	4b67      	ldr	r3, [pc, #412]	; (80035d4 <DMA_DeInit+0x200>)
 8003438:	429a      	cmp	r2, r3
 800343a:	d013      	beq.n	8003464 <DMA_DeInit+0x90>
 800343c:	687a      	ldr	r2, [r7, #4]
 800343e:	4b66      	ldr	r3, [pc, #408]	; (80035d8 <DMA_DeInit+0x204>)
 8003440:	429a      	cmp	r2, r3
 8003442:	d00f      	beq.n	8003464 <DMA_DeInit+0x90>
 8003444:	687a      	ldr	r2, [r7, #4]
 8003446:	4b65      	ldr	r3, [pc, #404]	; (80035dc <DMA_DeInit+0x208>)
 8003448:	429a      	cmp	r2, r3
 800344a:	d00b      	beq.n	8003464 <DMA_DeInit+0x90>
 800344c:	687a      	ldr	r2, [r7, #4]
 800344e:	4b64      	ldr	r3, [pc, #400]	; (80035e0 <DMA_DeInit+0x20c>)
 8003450:	429a      	cmp	r2, r3
 8003452:	d007      	beq.n	8003464 <DMA_DeInit+0x90>
 8003454:	687a      	ldr	r2, [r7, #4]
 8003456:	4b63      	ldr	r3, [pc, #396]	; (80035e4 <DMA_DeInit+0x210>)
 8003458:	429a      	cmp	r2, r3
 800345a:	d003      	beq.n	8003464 <DMA_DeInit+0x90>
 800345c:	4862      	ldr	r0, [pc, #392]	; (80035e8 <DMA_DeInit+0x214>)
 800345e:	21bf      	movs	r1, #191	; 0xbf
 8003460:	f7fd fdf4 	bl	800104c <assert_failed>

  /* Disable the selected DMAy Streamx */
  DMAy_Streamx->CR &= ~((uint32_t)DMA_SxCR_EN);
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	f023 0201 	bic.w	r2, r3, #1
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	601a      	str	r2, [r3, #0]

  /* Reset DMAy Streamx control register */
  DMAy_Streamx->CR  = 0;
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	2200      	movs	r2, #0
 8003474:	601a      	str	r2, [r3, #0]
  
  /* Reset DMAy Streamx Number of Data to Transfer register */
  DMAy_Streamx->NDTR = 0;
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	2200      	movs	r2, #0
 800347a:	605a      	str	r2, [r3, #4]
  
  /* Reset DMAy Streamx peripheral address register */
  DMAy_Streamx->PAR  = 0;
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	2200      	movs	r2, #0
 8003480:	609a      	str	r2, [r3, #8]
  
  /* Reset DMAy Streamx memory 0 address register */
  DMAy_Streamx->M0AR = 0;
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	2200      	movs	r2, #0
 8003486:	60da      	str	r2, [r3, #12]

  /* Reset DMAy Streamx memory 1 address register */
  DMAy_Streamx->M1AR = 0;
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	2200      	movs	r2, #0
 800348c:	611a      	str	r2, [r3, #16]

  /* Reset DMAy Streamx FIFO control register */
  DMAy_Streamx->FCR = (uint32_t)0x00000021; 
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	2221      	movs	r2, #33	; 0x21
 8003492:	615a      	str	r2, [r3, #20]

  /* Reset interrupt pending bits for the selected stream */
  if (DMAy_Streamx == DMA1_Stream0)
 8003494:	687a      	ldr	r2, [r7, #4]
 8003496:	4b44      	ldr	r3, [pc, #272]	; (80035a8 <DMA_DeInit+0x1d4>)
 8003498:	429a      	cmp	r2, r3
 800349a:	d103      	bne.n	80034a4 <DMA_DeInit+0xd0>
  {
    /* Reset interrupt pending bits for DMA1 Stream0 */
    DMA1->LIFCR = DMA_Stream0_IT_MASK;
 800349c:	4b53      	ldr	r3, [pc, #332]	; (80035ec <DMA_DeInit+0x218>)
 800349e:	223d      	movs	r2, #61	; 0x3d
 80034a0:	609a      	str	r2, [r3, #8]
 80034a2:	e07e      	b.n	80035a2 <DMA_DeInit+0x1ce>
  }
  else if (DMAy_Streamx == DMA1_Stream1)
 80034a4:	687a      	ldr	r2, [r7, #4]
 80034a6:	4b41      	ldr	r3, [pc, #260]	; (80035ac <DMA_DeInit+0x1d8>)
 80034a8:	429a      	cmp	r2, r3
 80034aa:	d104      	bne.n	80034b6 <DMA_DeInit+0xe2>
  {
    /* Reset interrupt pending bits for DMA1 Stream1 */
    DMA1->LIFCR = DMA_Stream1_IT_MASK;
 80034ac:	4b4f      	ldr	r3, [pc, #316]	; (80035ec <DMA_DeInit+0x218>)
 80034ae:	f44f 6274 	mov.w	r2, #3904	; 0xf40
 80034b2:	609a      	str	r2, [r3, #8]
 80034b4:	e075      	b.n	80035a2 <DMA_DeInit+0x1ce>
  }
  else if (DMAy_Streamx == DMA1_Stream2)
 80034b6:	687a      	ldr	r2, [r7, #4]
 80034b8:	4b3d      	ldr	r3, [pc, #244]	; (80035b0 <DMA_DeInit+0x1dc>)
 80034ba:	429a      	cmp	r2, r3
 80034bc:	d104      	bne.n	80034c8 <DMA_DeInit+0xf4>
  {
    /* Reset interrupt pending bits for DMA1 Stream2 */
    DMA1->LIFCR = DMA_Stream2_IT_MASK;
 80034be:	4b4b      	ldr	r3, [pc, #300]	; (80035ec <DMA_DeInit+0x218>)
 80034c0:	f44f 1274 	mov.w	r2, #3997696	; 0x3d0000
 80034c4:	609a      	str	r2, [r3, #8]
 80034c6:	e06c      	b.n	80035a2 <DMA_DeInit+0x1ce>
  }
  else if (DMAy_Streamx == DMA1_Stream3)
 80034c8:	687a      	ldr	r2, [r7, #4]
 80034ca:	4b3a      	ldr	r3, [pc, #232]	; (80035b4 <DMA_DeInit+0x1e0>)
 80034cc:	429a      	cmp	r2, r3
 80034ce:	d104      	bne.n	80034da <DMA_DeInit+0x106>
  {
    /* Reset interrupt pending bits for DMA1 Stream3 */
    DMA1->LIFCR = DMA_Stream3_IT_MASK;
 80034d0:	4b46      	ldr	r3, [pc, #280]	; (80035ec <DMA_DeInit+0x218>)
 80034d2:	f04f 6274 	mov.w	r2, #255852544	; 0xf400000
 80034d6:	609a      	str	r2, [r3, #8]
 80034d8:	e063      	b.n	80035a2 <DMA_DeInit+0x1ce>
  }
  else if (DMAy_Streamx == DMA1_Stream4)
 80034da:	687a      	ldr	r2, [r7, #4]
 80034dc:	4b36      	ldr	r3, [pc, #216]	; (80035b8 <DMA_DeInit+0x1e4>)
 80034de:	429a      	cmp	r2, r3
 80034e0:	d103      	bne.n	80034ea <DMA_DeInit+0x116>
  {
    /* Reset interrupt pending bits for DMA1 Stream4 */
    DMA1->HIFCR = DMA_Stream4_IT_MASK;
 80034e2:	4b42      	ldr	r3, [pc, #264]	; (80035ec <DMA_DeInit+0x218>)
 80034e4:	4a42      	ldr	r2, [pc, #264]	; (80035f0 <DMA_DeInit+0x21c>)
 80034e6:	60da      	str	r2, [r3, #12]
 80034e8:	e05b      	b.n	80035a2 <DMA_DeInit+0x1ce>
  }
  else if (DMAy_Streamx == DMA1_Stream5)
 80034ea:	687a      	ldr	r2, [r7, #4]
 80034ec:	4b33      	ldr	r3, [pc, #204]	; (80035bc <DMA_DeInit+0x1e8>)
 80034ee:	429a      	cmp	r2, r3
 80034f0:	d103      	bne.n	80034fa <DMA_DeInit+0x126>
  {
    /* Reset interrupt pending bits for DMA1 Stream5 */
    DMA1->HIFCR = DMA_Stream5_IT_MASK;
 80034f2:	4b3e      	ldr	r3, [pc, #248]	; (80035ec <DMA_DeInit+0x218>)
 80034f4:	4a3f      	ldr	r2, [pc, #252]	; (80035f4 <DMA_DeInit+0x220>)
 80034f6:	60da      	str	r2, [r3, #12]
 80034f8:	e053      	b.n	80035a2 <DMA_DeInit+0x1ce>
  }
  else if (DMAy_Streamx == DMA1_Stream6)
 80034fa:	687a      	ldr	r2, [r7, #4]
 80034fc:	4b30      	ldr	r3, [pc, #192]	; (80035c0 <DMA_DeInit+0x1ec>)
 80034fe:	429a      	cmp	r2, r3
 8003500:	d103      	bne.n	800350a <DMA_DeInit+0x136>
  {
    /* Reset interrupt pending bits for DMA1 Stream6 */
    DMA1->HIFCR = (uint32_t)DMA_Stream6_IT_MASK;
 8003502:	4b3a      	ldr	r3, [pc, #232]	; (80035ec <DMA_DeInit+0x218>)
 8003504:	4a3c      	ldr	r2, [pc, #240]	; (80035f8 <DMA_DeInit+0x224>)
 8003506:	60da      	str	r2, [r3, #12]
 8003508:	e04b      	b.n	80035a2 <DMA_DeInit+0x1ce>
  }
  else if (DMAy_Streamx == DMA1_Stream7)
 800350a:	687a      	ldr	r2, [r7, #4]
 800350c:	4b2d      	ldr	r3, [pc, #180]	; (80035c4 <DMA_DeInit+0x1f0>)
 800350e:	429a      	cmp	r2, r3
 8003510:	d104      	bne.n	800351c <DMA_DeInit+0x148>
  {
    /* Reset interrupt pending bits for DMA1 Stream7 */
    DMA1->HIFCR = DMA_Stream7_IT_MASK;
 8003512:	4b36      	ldr	r3, [pc, #216]	; (80035ec <DMA_DeInit+0x218>)
 8003514:	f04f 523d 	mov.w	r2, #792723456	; 0x2f400000
 8003518:	60da      	str	r2, [r3, #12]
 800351a:	e042      	b.n	80035a2 <DMA_DeInit+0x1ce>
  }
  else if (DMAy_Streamx == DMA2_Stream0)
 800351c:	687a      	ldr	r2, [r7, #4]
 800351e:	4b2a      	ldr	r3, [pc, #168]	; (80035c8 <DMA_DeInit+0x1f4>)
 8003520:	429a      	cmp	r2, r3
 8003522:	d103      	bne.n	800352c <DMA_DeInit+0x158>
  {
    /* Reset interrupt pending bits for DMA2 Stream0 */
    DMA2->LIFCR = DMA_Stream0_IT_MASK;
 8003524:	4b35      	ldr	r3, [pc, #212]	; (80035fc <DMA_DeInit+0x228>)
 8003526:	223d      	movs	r2, #61	; 0x3d
 8003528:	609a      	str	r2, [r3, #8]
 800352a:	e03a      	b.n	80035a2 <DMA_DeInit+0x1ce>
  }
  else if (DMAy_Streamx == DMA2_Stream1)
 800352c:	687a      	ldr	r2, [r7, #4]
 800352e:	4b27      	ldr	r3, [pc, #156]	; (80035cc <DMA_DeInit+0x1f8>)
 8003530:	429a      	cmp	r2, r3
 8003532:	d104      	bne.n	800353e <DMA_DeInit+0x16a>
  {
    /* Reset interrupt pending bits for DMA2 Stream1 */
    DMA2->LIFCR = DMA_Stream1_IT_MASK;
 8003534:	4b31      	ldr	r3, [pc, #196]	; (80035fc <DMA_DeInit+0x228>)
 8003536:	f44f 6274 	mov.w	r2, #3904	; 0xf40
 800353a:	609a      	str	r2, [r3, #8]
 800353c:	e031      	b.n	80035a2 <DMA_DeInit+0x1ce>
  }
  else if (DMAy_Streamx == DMA2_Stream2)
 800353e:	687a      	ldr	r2, [r7, #4]
 8003540:	4b23      	ldr	r3, [pc, #140]	; (80035d0 <DMA_DeInit+0x1fc>)
 8003542:	429a      	cmp	r2, r3
 8003544:	d104      	bne.n	8003550 <DMA_DeInit+0x17c>
  {
    /* Reset interrupt pending bits for DMA2 Stream2 */
    DMA2->LIFCR = DMA_Stream2_IT_MASK;
 8003546:	4b2d      	ldr	r3, [pc, #180]	; (80035fc <DMA_DeInit+0x228>)
 8003548:	f44f 1274 	mov.w	r2, #3997696	; 0x3d0000
 800354c:	609a      	str	r2, [r3, #8]
 800354e:	e028      	b.n	80035a2 <DMA_DeInit+0x1ce>
  }
  else if (DMAy_Streamx == DMA2_Stream3)
 8003550:	687a      	ldr	r2, [r7, #4]
 8003552:	4b20      	ldr	r3, [pc, #128]	; (80035d4 <DMA_DeInit+0x200>)
 8003554:	429a      	cmp	r2, r3
 8003556:	d104      	bne.n	8003562 <DMA_DeInit+0x18e>
  {
    /* Reset interrupt pending bits for DMA2 Stream3 */
    DMA2->LIFCR = DMA_Stream3_IT_MASK;
 8003558:	4b28      	ldr	r3, [pc, #160]	; (80035fc <DMA_DeInit+0x228>)
 800355a:	f04f 6274 	mov.w	r2, #255852544	; 0xf400000
 800355e:	609a      	str	r2, [r3, #8]
 8003560:	e01f      	b.n	80035a2 <DMA_DeInit+0x1ce>
  }
  else if (DMAy_Streamx == DMA2_Stream4)
 8003562:	687a      	ldr	r2, [r7, #4]
 8003564:	4b1c      	ldr	r3, [pc, #112]	; (80035d8 <DMA_DeInit+0x204>)
 8003566:	429a      	cmp	r2, r3
 8003568:	d103      	bne.n	8003572 <DMA_DeInit+0x19e>
  {
    /* Reset interrupt pending bits for DMA2 Stream4 */
    DMA2->HIFCR = DMA_Stream4_IT_MASK;
 800356a:	4b24      	ldr	r3, [pc, #144]	; (80035fc <DMA_DeInit+0x228>)
 800356c:	4a20      	ldr	r2, [pc, #128]	; (80035f0 <DMA_DeInit+0x21c>)
 800356e:	60da      	str	r2, [r3, #12]
 8003570:	e017      	b.n	80035a2 <DMA_DeInit+0x1ce>
  }
  else if (DMAy_Streamx == DMA2_Stream5)
 8003572:	687a      	ldr	r2, [r7, #4]
 8003574:	4b19      	ldr	r3, [pc, #100]	; (80035dc <DMA_DeInit+0x208>)
 8003576:	429a      	cmp	r2, r3
 8003578:	d103      	bne.n	8003582 <DMA_DeInit+0x1ae>
  {
    /* Reset interrupt pending bits for DMA2 Stream5 */
    DMA2->HIFCR = DMA_Stream5_IT_MASK;
 800357a:	4b20      	ldr	r3, [pc, #128]	; (80035fc <DMA_DeInit+0x228>)
 800357c:	4a1d      	ldr	r2, [pc, #116]	; (80035f4 <DMA_DeInit+0x220>)
 800357e:	60da      	str	r2, [r3, #12]
 8003580:	e00f      	b.n	80035a2 <DMA_DeInit+0x1ce>
  }
  else if (DMAy_Streamx == DMA2_Stream6)
 8003582:	687a      	ldr	r2, [r7, #4]
 8003584:	4b16      	ldr	r3, [pc, #88]	; (80035e0 <DMA_DeInit+0x20c>)
 8003586:	429a      	cmp	r2, r3
 8003588:	d103      	bne.n	8003592 <DMA_DeInit+0x1be>
  {
    /* Reset interrupt pending bits for DMA2 Stream6 */
    DMA2->HIFCR = DMA_Stream6_IT_MASK;
 800358a:	4b1c      	ldr	r3, [pc, #112]	; (80035fc <DMA_DeInit+0x228>)
 800358c:	4a1a      	ldr	r2, [pc, #104]	; (80035f8 <DMA_DeInit+0x224>)
 800358e:	60da      	str	r2, [r3, #12]
 8003590:	e007      	b.n	80035a2 <DMA_DeInit+0x1ce>
  }
  else 
  {
    if (DMAy_Streamx == DMA2_Stream7)
 8003592:	687a      	ldr	r2, [r7, #4]
 8003594:	4b13      	ldr	r3, [pc, #76]	; (80035e4 <DMA_DeInit+0x210>)
 8003596:	429a      	cmp	r2, r3
 8003598:	d103      	bne.n	80035a2 <DMA_DeInit+0x1ce>
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
 800359a:	4b18      	ldr	r3, [pc, #96]	; (80035fc <DMA_DeInit+0x228>)
 800359c:	f04f 523d 	mov.w	r2, #792723456	; 0x2f400000
 80035a0:	60da      	str	r2, [r3, #12]
    }
  }
}
 80035a2:	3708      	adds	r7, #8
 80035a4:	46bd      	mov	sp, r7
 80035a6:	bd80      	pop	{r7, pc}
 80035a8:	40026010 	.word	0x40026010
 80035ac:	40026028 	.word	0x40026028
 80035b0:	40026040 	.word	0x40026040
 80035b4:	40026058 	.word	0x40026058
 80035b8:	40026070 	.word	0x40026070
 80035bc:	40026088 	.word	0x40026088
 80035c0:	400260a0 	.word	0x400260a0
 80035c4:	400260b8 	.word	0x400260b8
 80035c8:	40026410 	.word	0x40026410
 80035cc:	40026428 	.word	0x40026428
 80035d0:	40026440 	.word	0x40026440
 80035d4:	40026458 	.word	0x40026458
 80035d8:	40026470 	.word	0x40026470
 80035dc:	40026488 	.word	0x40026488
 80035e0:	400264a0 	.word	0x400264a0
 80035e4:	400264b8 	.word	0x400264b8
 80035e8:	080056dc 	.word	0x080056dc
 80035ec:	40026000 	.word	0x40026000
 80035f0:	2000003d 	.word	0x2000003d
 80035f4:	20000f40 	.word	0x20000f40
 80035f8:	203d0000 	.word	0x203d0000
 80035fc:	40026400 	.word	0x40026400

08003600 <DMA_Init>:
  * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that contains
  *         the configuration information for the specified DMA Stream.  
  * @retval None
  */
void DMA_Init(DMA_Stream_TypeDef* DMAy_Streamx, DMA_InitTypeDef* DMA_InitStruct)
{
 8003600:	b580      	push	{r7, lr}
 8003602:	b084      	sub	sp, #16
 8003604:	af00      	add	r7, sp, #0
 8003606:	6078      	str	r0, [r7, #4]
 8003608:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800360a:	2300      	movs	r3, #0
 800360c:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
 800360e:	687a      	ldr	r2, [r7, #4]
 8003610:	4b98      	ldr	r3, [pc, #608]	; (8003874 <DMA_Init+0x274>)
 8003612:	429a      	cmp	r2, r3
 8003614:	d040      	beq.n	8003698 <DMA_Init+0x98>
 8003616:	687a      	ldr	r2, [r7, #4]
 8003618:	4b97      	ldr	r3, [pc, #604]	; (8003878 <DMA_Init+0x278>)
 800361a:	429a      	cmp	r2, r3
 800361c:	d03c      	beq.n	8003698 <DMA_Init+0x98>
 800361e:	687a      	ldr	r2, [r7, #4]
 8003620:	4b96      	ldr	r3, [pc, #600]	; (800387c <DMA_Init+0x27c>)
 8003622:	429a      	cmp	r2, r3
 8003624:	d038      	beq.n	8003698 <DMA_Init+0x98>
 8003626:	687a      	ldr	r2, [r7, #4]
 8003628:	4b95      	ldr	r3, [pc, #596]	; (8003880 <DMA_Init+0x280>)
 800362a:	429a      	cmp	r2, r3
 800362c:	d034      	beq.n	8003698 <DMA_Init+0x98>
 800362e:	687a      	ldr	r2, [r7, #4]
 8003630:	4b94      	ldr	r3, [pc, #592]	; (8003884 <DMA_Init+0x284>)
 8003632:	429a      	cmp	r2, r3
 8003634:	d030      	beq.n	8003698 <DMA_Init+0x98>
 8003636:	687a      	ldr	r2, [r7, #4]
 8003638:	4b93      	ldr	r3, [pc, #588]	; (8003888 <DMA_Init+0x288>)
 800363a:	429a      	cmp	r2, r3
 800363c:	d02c      	beq.n	8003698 <DMA_Init+0x98>
 800363e:	687a      	ldr	r2, [r7, #4]
 8003640:	4b92      	ldr	r3, [pc, #584]	; (800388c <DMA_Init+0x28c>)
 8003642:	429a      	cmp	r2, r3
 8003644:	d028      	beq.n	8003698 <DMA_Init+0x98>
 8003646:	687a      	ldr	r2, [r7, #4]
 8003648:	4b91      	ldr	r3, [pc, #580]	; (8003890 <DMA_Init+0x290>)
 800364a:	429a      	cmp	r2, r3
 800364c:	d024      	beq.n	8003698 <DMA_Init+0x98>
 800364e:	687a      	ldr	r2, [r7, #4]
 8003650:	4b90      	ldr	r3, [pc, #576]	; (8003894 <DMA_Init+0x294>)
 8003652:	429a      	cmp	r2, r3
 8003654:	d020      	beq.n	8003698 <DMA_Init+0x98>
 8003656:	687a      	ldr	r2, [r7, #4]
 8003658:	4b8f      	ldr	r3, [pc, #572]	; (8003898 <DMA_Init+0x298>)
 800365a:	429a      	cmp	r2, r3
 800365c:	d01c      	beq.n	8003698 <DMA_Init+0x98>
 800365e:	687a      	ldr	r2, [r7, #4]
 8003660:	4b8e      	ldr	r3, [pc, #568]	; (800389c <DMA_Init+0x29c>)
 8003662:	429a      	cmp	r2, r3
 8003664:	d018      	beq.n	8003698 <DMA_Init+0x98>
 8003666:	687a      	ldr	r2, [r7, #4]
 8003668:	4b8d      	ldr	r3, [pc, #564]	; (80038a0 <DMA_Init+0x2a0>)
 800366a:	429a      	cmp	r2, r3
 800366c:	d014      	beq.n	8003698 <DMA_Init+0x98>
 800366e:	687a      	ldr	r2, [r7, #4]
 8003670:	4b8c      	ldr	r3, [pc, #560]	; (80038a4 <DMA_Init+0x2a4>)
 8003672:	429a      	cmp	r2, r3
 8003674:	d010      	beq.n	8003698 <DMA_Init+0x98>
 8003676:	687a      	ldr	r2, [r7, #4]
 8003678:	4b8b      	ldr	r3, [pc, #556]	; (80038a8 <DMA_Init+0x2a8>)
 800367a:	429a      	cmp	r2, r3
 800367c:	d00c      	beq.n	8003698 <DMA_Init+0x98>
 800367e:	687a      	ldr	r2, [r7, #4]
 8003680:	4b8a      	ldr	r3, [pc, #552]	; (80038ac <DMA_Init+0x2ac>)
 8003682:	429a      	cmp	r2, r3
 8003684:	d008      	beq.n	8003698 <DMA_Init+0x98>
 8003686:	687a      	ldr	r2, [r7, #4]
 8003688:	4b89      	ldr	r3, [pc, #548]	; (80038b0 <DMA_Init+0x2b0>)
 800368a:	429a      	cmp	r2, r3
 800368c:	d004      	beq.n	8003698 <DMA_Init+0x98>
 800368e:	4889      	ldr	r0, [pc, #548]	; (80038b4 <DMA_Init+0x2b4>)
 8003690:	f44f 719e 	mov.w	r1, #316	; 0x13c
 8003694:	f7fd fcda 	bl	800104c <assert_failed>
  assert_param(IS_DMA_CHANNEL(DMA_InitStruct->DMA_Channel));
 8003698:	683b      	ldr	r3, [r7, #0]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	2b00      	cmp	r3, #0
 800369e:	d027      	beq.n	80036f0 <DMA_Init+0xf0>
 80036a0:	683b      	ldr	r3, [r7, #0]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80036a8:	d022      	beq.n	80036f0 <DMA_Init+0xf0>
 80036aa:	683b      	ldr	r3, [r7, #0]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80036b2:	d01d      	beq.n	80036f0 <DMA_Init+0xf0>
 80036b4:	683b      	ldr	r3, [r7, #0]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	f1b3 6fc0 	cmp.w	r3, #100663296	; 0x6000000
 80036bc:	d018      	beq.n	80036f0 <DMA_Init+0xf0>
 80036be:	683b      	ldr	r3, [r7, #0]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80036c6:	d013      	beq.n	80036f0 <DMA_Init+0xf0>
 80036c8:	683b      	ldr	r3, [r7, #0]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f1b3 6f20 	cmp.w	r3, #167772160	; 0xa000000
 80036d0:	d00e      	beq.n	80036f0 <DMA_Init+0xf0>
 80036d2:	683b      	ldr	r3, [r7, #0]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 80036da:	d009      	beq.n	80036f0 <DMA_Init+0xf0>
 80036dc:	683b      	ldr	r3, [r7, #0]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f1b3 6f60 	cmp.w	r3, #234881024	; 0xe000000
 80036e4:	d004      	beq.n	80036f0 <DMA_Init+0xf0>
 80036e6:	4873      	ldr	r0, [pc, #460]	; (80038b4 <DMA_Init+0x2b4>)
 80036e8:	f240 113d 	movw	r1, #317	; 0x13d
 80036ec:	f7fd fcae 	bl	800104c <assert_failed>
  assert_param(IS_DMA_DIRECTION(DMA_InitStruct->DMA_DIR));
 80036f0:	683b      	ldr	r3, [r7, #0]
 80036f2:	68db      	ldr	r3, [r3, #12]
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d00c      	beq.n	8003712 <DMA_Init+0x112>
 80036f8:	683b      	ldr	r3, [r7, #0]
 80036fa:	68db      	ldr	r3, [r3, #12]
 80036fc:	2b40      	cmp	r3, #64	; 0x40
 80036fe:	d008      	beq.n	8003712 <DMA_Init+0x112>
 8003700:	683b      	ldr	r3, [r7, #0]
 8003702:	68db      	ldr	r3, [r3, #12]
 8003704:	2b80      	cmp	r3, #128	; 0x80
 8003706:	d004      	beq.n	8003712 <DMA_Init+0x112>
 8003708:	486a      	ldr	r0, [pc, #424]	; (80038b4 <DMA_Init+0x2b4>)
 800370a:	f44f 719f 	mov.w	r1, #318	; 0x13e
 800370e:	f7fd fc9d 	bl	800104c <assert_failed>
  assert_param(IS_DMA_BUFFER_SIZE(DMA_InitStruct->DMA_BufferSize));
 8003712:	683b      	ldr	r3, [r7, #0]
 8003714:	691b      	ldr	r3, [r3, #16]
 8003716:	2b00      	cmp	r3, #0
 8003718:	d004      	beq.n	8003724 <DMA_Init+0x124>
 800371a:	683b      	ldr	r3, [r7, #0]
 800371c:	691b      	ldr	r3, [r3, #16]
 800371e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003722:	d304      	bcc.n	800372e <DMA_Init+0x12e>
 8003724:	4863      	ldr	r0, [pc, #396]	; (80038b4 <DMA_Init+0x2b4>)
 8003726:	f240 113f 	movw	r1, #319	; 0x13f
 800372a:	f7fd fc8f 	bl	800104c <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(DMA_InitStruct->DMA_PeripheralInc));
 800372e:	683b      	ldr	r3, [r7, #0]
 8003730:	695b      	ldr	r3, [r3, #20]
 8003732:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003736:	d008      	beq.n	800374a <DMA_Init+0x14a>
 8003738:	683b      	ldr	r3, [r7, #0]
 800373a:	695b      	ldr	r3, [r3, #20]
 800373c:	2b00      	cmp	r3, #0
 800373e:	d004      	beq.n	800374a <DMA_Init+0x14a>
 8003740:	485c      	ldr	r0, [pc, #368]	; (80038b4 <DMA_Init+0x2b4>)
 8003742:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8003746:	f7fd fc81 	bl	800104c <assert_failed>
  assert_param(IS_DMA_MEMORY_INC_STATE(DMA_InitStruct->DMA_MemoryInc));
 800374a:	683b      	ldr	r3, [r7, #0]
 800374c:	699b      	ldr	r3, [r3, #24]
 800374e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003752:	d008      	beq.n	8003766 <DMA_Init+0x166>
 8003754:	683b      	ldr	r3, [r7, #0]
 8003756:	699b      	ldr	r3, [r3, #24]
 8003758:	2b00      	cmp	r3, #0
 800375a:	d004      	beq.n	8003766 <DMA_Init+0x166>
 800375c:	4855      	ldr	r0, [pc, #340]	; (80038b4 <DMA_Init+0x2b4>)
 800375e:	f240 1141 	movw	r1, #321	; 0x141
 8003762:	f7fd fc73 	bl	800104c <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(DMA_InitStruct->DMA_PeripheralDataSize));
 8003766:	683b      	ldr	r3, [r7, #0]
 8003768:	69db      	ldr	r3, [r3, #28]
 800376a:	2b00      	cmp	r3, #0
 800376c:	d00e      	beq.n	800378c <DMA_Init+0x18c>
 800376e:	683b      	ldr	r3, [r7, #0]
 8003770:	69db      	ldr	r3, [r3, #28]
 8003772:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003776:	d009      	beq.n	800378c <DMA_Init+0x18c>
 8003778:	683b      	ldr	r3, [r7, #0]
 800377a:	69db      	ldr	r3, [r3, #28]
 800377c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003780:	d004      	beq.n	800378c <DMA_Init+0x18c>
 8003782:	484c      	ldr	r0, [pc, #304]	; (80038b4 <DMA_Init+0x2b4>)
 8003784:	f44f 71a1 	mov.w	r1, #322	; 0x142
 8003788:	f7fd fc60 	bl	800104c <assert_failed>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(DMA_InitStruct->DMA_MemoryDataSize));
 800378c:	683b      	ldr	r3, [r7, #0]
 800378e:	6a1b      	ldr	r3, [r3, #32]
 8003790:	2b00      	cmp	r3, #0
 8003792:	d00e      	beq.n	80037b2 <DMA_Init+0x1b2>
 8003794:	683b      	ldr	r3, [r7, #0]
 8003796:	6a1b      	ldr	r3, [r3, #32]
 8003798:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800379c:	d009      	beq.n	80037b2 <DMA_Init+0x1b2>
 800379e:	683b      	ldr	r3, [r7, #0]
 80037a0:	6a1b      	ldr	r3, [r3, #32]
 80037a2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80037a6:	d004      	beq.n	80037b2 <DMA_Init+0x1b2>
 80037a8:	4842      	ldr	r0, [pc, #264]	; (80038b4 <DMA_Init+0x2b4>)
 80037aa:	f240 1143 	movw	r1, #323	; 0x143
 80037ae:	f7fd fc4d 	bl	800104c <assert_failed>
  assert_param(IS_DMA_MODE(DMA_InitStruct->DMA_Mode));
 80037b2:	683b      	ldr	r3, [r7, #0]
 80037b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d009      	beq.n	80037ce <DMA_Init+0x1ce>
 80037ba:	683b      	ldr	r3, [r7, #0]
 80037bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037be:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80037c2:	d004      	beq.n	80037ce <DMA_Init+0x1ce>
 80037c4:	483b      	ldr	r0, [pc, #236]	; (80038b4 <DMA_Init+0x2b4>)
 80037c6:	f44f 71a2 	mov.w	r1, #324	; 0x144
 80037ca:	f7fd fc3f 	bl	800104c <assert_failed>
  assert_param(IS_DMA_PRIORITY(DMA_InitStruct->DMA_Priority));
 80037ce:	683b      	ldr	r3, [r7, #0]
 80037d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d013      	beq.n	80037fe <DMA_Init+0x1fe>
 80037d6:	683b      	ldr	r3, [r7, #0]
 80037d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037da:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80037de:	d00e      	beq.n	80037fe <DMA_Init+0x1fe>
 80037e0:	683b      	ldr	r3, [r7, #0]
 80037e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037e4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80037e8:	d009      	beq.n	80037fe <DMA_Init+0x1fe>
 80037ea:	683b      	ldr	r3, [r7, #0]
 80037ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037ee:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80037f2:	d004      	beq.n	80037fe <DMA_Init+0x1fe>
 80037f4:	482f      	ldr	r0, [pc, #188]	; (80038b4 <DMA_Init+0x2b4>)
 80037f6:	f240 1145 	movw	r1, #325	; 0x145
 80037fa:	f7fd fc27 	bl	800104c <assert_failed>
  assert_param(IS_DMA_FIFO_MODE_STATE(DMA_InitStruct->DMA_FIFOMode));
 80037fe:	683b      	ldr	r3, [r7, #0]
 8003800:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003802:	2b00      	cmp	r3, #0
 8003804:	d008      	beq.n	8003818 <DMA_Init+0x218>
 8003806:	683b      	ldr	r3, [r7, #0]
 8003808:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800380a:	2b04      	cmp	r3, #4
 800380c:	d004      	beq.n	8003818 <DMA_Init+0x218>
 800380e:	4829      	ldr	r0, [pc, #164]	; (80038b4 <DMA_Init+0x2b4>)
 8003810:	f44f 71a3 	mov.w	r1, #326	; 0x146
 8003814:	f7fd fc1a 	bl	800104c <assert_failed>
  assert_param(IS_DMA_FIFO_THRESHOLD(DMA_InitStruct->DMA_FIFOThreshold));
 8003818:	683b      	ldr	r3, [r7, #0]
 800381a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800381c:	2b00      	cmp	r3, #0
 800381e:	d010      	beq.n	8003842 <DMA_Init+0x242>
 8003820:	683b      	ldr	r3, [r7, #0]
 8003822:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003824:	2b01      	cmp	r3, #1
 8003826:	d00c      	beq.n	8003842 <DMA_Init+0x242>
 8003828:	683b      	ldr	r3, [r7, #0]
 800382a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800382c:	2b02      	cmp	r3, #2
 800382e:	d008      	beq.n	8003842 <DMA_Init+0x242>
 8003830:	683b      	ldr	r3, [r7, #0]
 8003832:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003834:	2b03      	cmp	r3, #3
 8003836:	d004      	beq.n	8003842 <DMA_Init+0x242>
 8003838:	481e      	ldr	r0, [pc, #120]	; (80038b4 <DMA_Init+0x2b4>)
 800383a:	f240 1147 	movw	r1, #327	; 0x147
 800383e:	f7fd fc05 	bl	800104c <assert_failed>
  assert_param(IS_DMA_MEMORY_BURST(DMA_InitStruct->DMA_MemoryBurst));
 8003842:	683b      	ldr	r3, [r7, #0]
 8003844:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003846:	2b00      	cmp	r3, #0
 8003848:	d036      	beq.n	80038b8 <DMA_Init+0x2b8>
 800384a:	683b      	ldr	r3, [r7, #0]
 800384c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800384e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003852:	d031      	beq.n	80038b8 <DMA_Init+0x2b8>
 8003854:	683b      	ldr	r3, [r7, #0]
 8003856:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003858:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800385c:	d02c      	beq.n	80038b8 <DMA_Init+0x2b8>
 800385e:	683b      	ldr	r3, [r7, #0]
 8003860:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003862:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003866:	d027      	beq.n	80038b8 <DMA_Init+0x2b8>
 8003868:	4812      	ldr	r0, [pc, #72]	; (80038b4 <DMA_Init+0x2b4>)
 800386a:	f44f 71a4 	mov.w	r1, #328	; 0x148
 800386e:	f7fd fbed 	bl	800104c <assert_failed>
 8003872:	e021      	b.n	80038b8 <DMA_Init+0x2b8>
 8003874:	40026010 	.word	0x40026010
 8003878:	40026028 	.word	0x40026028
 800387c:	40026040 	.word	0x40026040
 8003880:	40026058 	.word	0x40026058
 8003884:	40026070 	.word	0x40026070
 8003888:	40026088 	.word	0x40026088
 800388c:	400260a0 	.word	0x400260a0
 8003890:	400260b8 	.word	0x400260b8
 8003894:	40026410 	.word	0x40026410
 8003898:	40026428 	.word	0x40026428
 800389c:	40026440 	.word	0x40026440
 80038a0:	40026458 	.word	0x40026458
 80038a4:	40026470 	.word	0x40026470
 80038a8:	40026488 	.word	0x40026488
 80038ac:	400264a0 	.word	0x400264a0
 80038b0:	400264b8 	.word	0x400264b8
 80038b4:	080056dc 	.word	0x080056dc
  assert_param(IS_DMA_PERIPHERAL_BURST(DMA_InitStruct->DMA_PeripheralBurst));
 80038b8:	683b      	ldr	r3, [r7, #0]
 80038ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d013      	beq.n	80038e8 <DMA_Init+0x2e8>
 80038c0:	683b      	ldr	r3, [r7, #0]
 80038c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038c4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80038c8:	d00e      	beq.n	80038e8 <DMA_Init+0x2e8>
 80038ca:	683b      	ldr	r3, [r7, #0]
 80038cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038ce:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80038d2:	d009      	beq.n	80038e8 <DMA_Init+0x2e8>
 80038d4:	683b      	ldr	r3, [r7, #0]
 80038d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038d8:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 80038dc:	d004      	beq.n	80038e8 <DMA_Init+0x2e8>
 80038de:	4828      	ldr	r0, [pc, #160]	; (8003980 <DMA_Init+0x380>)
 80038e0:	f240 1149 	movw	r1, #329	; 0x149
 80038e4:	f7fd fbb2 	bl	800104c <assert_failed>

  /*------------------------- DMAy Streamx CR Configuration ------------------*/
  /* Get the DMAy_Streamx CR value */
  tmpreg = DMAy_Streamx->CR;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	60fb      	str	r3, [r7, #12]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80038ee:	68fa      	ldr	r2, [r7, #12]
 80038f0:	4b24      	ldr	r3, [pc, #144]	; (8003984 <DMA_Init+0x384>)
 80038f2:	4013      	ands	r3, r2
 80038f4:	60fb      	str	r3, [r7, #12]
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 80038f6:	683b      	ldr	r3, [r7, #0]
 80038f8:	681a      	ldr	r2, [r3, #0]
 80038fa:	683b      	ldr	r3, [r7, #0]
 80038fc:	68db      	ldr	r3, [r3, #12]
 80038fe:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8003900:	683b      	ldr	r3, [r7, #0]
 8003902:	695b      	ldr	r3, [r3, #20]
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8003904:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8003906:	683b      	ldr	r3, [r7, #0]
 8003908:	699b      	ldr	r3, [r3, #24]
 800390a:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 800390c:	683b      	ldr	r3, [r7, #0]
 800390e:	69db      	ldr	r3, [r3, #28]
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8003910:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8003912:	683b      	ldr	r3, [r7, #0]
 8003914:	6a1b      	ldr	r3, [r3, #32]
 8003916:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8003918:	683b      	ldr	r3, [r7, #0]
 800391a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 800391c:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 800391e:	683b      	ldr	r3, [r7, #0]
 8003920:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003922:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 8003924:	683b      	ldr	r3, [r7, #0]
 8003926:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8003928:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 800392a:	683b      	ldr	r3, [r7, #0]
 800392c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800392e:	4313      	orrs	r3, r2
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8003930:	68fa      	ldr	r2, [r7, #12]
 8003932:	4313      	orrs	r3, r2
 8003934:	60fb      	str	r3, [r7, #12]
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;

  /* Write to DMAy Streamx CR register */
  DMAy_Streamx->CR = tmpreg;
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	68fa      	ldr	r2, [r7, #12]
 800393a:	601a      	str	r2, [r3, #0]

  /*------------------------- DMAy Streamx FCR Configuration -----------------*/
  /* Get the DMAy_Streamx FCR value */
  tmpreg = DMAy_Streamx->FCR;
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	695b      	ldr	r3, [r3, #20]
 8003940:	60fb      	str	r3, [r7, #12]

  /* Clear DMDIS and FTH bits */
  tmpreg &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	f023 0307 	bic.w	r3, r3, #7
 8003948:	60fb      	str	r3, [r7, #12]

  /* Configure DMAy Streamx FIFO: 
    Set DMDIS bits according to DMA_FIFOMode value 
    Set FTH bits according to DMA_FIFOThreshold value */
  tmpreg |= DMA_InitStruct->DMA_FIFOMode | DMA_InitStruct->DMA_FIFOThreshold;
 800394a:	683b      	ldr	r3, [r7, #0]
 800394c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800394e:	683b      	ldr	r3, [r7, #0]
 8003950:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003952:	4313      	orrs	r3, r2
 8003954:	68fa      	ldr	r2, [r7, #12]
 8003956:	4313      	orrs	r3, r2
 8003958:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR */
  DMAy_Streamx->FCR = tmpreg;
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	68fa      	ldr	r2, [r7, #12]
 800395e:	615a      	str	r2, [r3, #20]

  /*------------------------- DMAy Streamx NDTR Configuration ----------------*/
  /* Write to DMAy Streamx NDTR register */
  DMAy_Streamx->NDTR = DMA_InitStruct->DMA_BufferSize;
 8003960:	683b      	ldr	r3, [r7, #0]
 8003962:	691a      	ldr	r2, [r3, #16]
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	605a      	str	r2, [r3, #4]

  /*------------------------- DMAy Streamx PAR Configuration -----------------*/
  /* Write to DMAy Streamx PAR */
  DMAy_Streamx->PAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 8003968:	683b      	ldr	r3, [r7, #0]
 800396a:	685a      	ldr	r2, [r3, #4]
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	609a      	str	r2, [r3, #8]

  /*------------------------- DMAy Streamx M0AR Configuration ----------------*/
  /* Write to DMAy Streamx M0AR */
  DMAy_Streamx->M0AR = DMA_InitStruct->DMA_Memory0BaseAddr;
 8003970:	683b      	ldr	r3, [r7, #0]
 8003972:	689a      	ldr	r2, [r3, #8]
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	60da      	str	r2, [r3, #12]
}
 8003978:	3710      	adds	r7, #16
 800397a:	46bd      	mov	sp, r7
 800397c:	bd80      	pop	{r7, pc}
 800397e:	bf00      	nop
 8003980:	080056dc 	.word	0x080056dc
 8003984:	f01c803f 	.word	0xf01c803f

08003988 <DMA_StructInit>:
  * @param  DMA_InitStruct : pointer to a DMA_InitTypeDef structure which will 
  *         be initialized.
  * @retval None
  */
void DMA_StructInit(DMA_InitTypeDef* DMA_InitStruct)
{
 8003988:	b480      	push	{r7}
 800398a:	b083      	sub	sp, #12
 800398c:	af00      	add	r7, sp, #0
 800398e:	6078      	str	r0, [r7, #4]
  /*-------------- Reset DMA init structure parameters values ----------------*/
  /* Initialize the DMA_Channel member */
  DMA_InitStruct->DMA_Channel = 0;
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	2200      	movs	r2, #0
 8003994:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA_PeripheralBaseAddr member */
  DMA_InitStruct->DMA_PeripheralBaseAddr = 0;
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	2200      	movs	r2, #0
 800399a:	605a      	str	r2, [r3, #4]

  /* Initialize the DMA_Memory0BaseAddr member */
  DMA_InitStruct->DMA_Memory0BaseAddr = 0;
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	2200      	movs	r2, #0
 80039a0:	609a      	str	r2, [r3, #8]

  /* Initialize the DMA_DIR member */
  DMA_InitStruct->DMA_DIR = DMA_DIR_PeripheralToMemory;
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	2200      	movs	r2, #0
 80039a6:	60da      	str	r2, [r3, #12]

  /* Initialize the DMA_BufferSize member */
  DMA_InitStruct->DMA_BufferSize = 0;
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	2200      	movs	r2, #0
 80039ac:	611a      	str	r2, [r3, #16]

  /* Initialize the DMA_PeripheralInc member */
  DMA_InitStruct->DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	2200      	movs	r2, #0
 80039b2:	615a      	str	r2, [r3, #20]

  /* Initialize the DMA_MemoryInc member */
  DMA_InitStruct->DMA_MemoryInc = DMA_MemoryInc_Disable;
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	2200      	movs	r2, #0
 80039b8:	619a      	str	r2, [r3, #24]

  /* Initialize the DMA_PeripheralDataSize member */
  DMA_InitStruct->DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	2200      	movs	r2, #0
 80039be:	61da      	str	r2, [r3, #28]

  /* Initialize the DMA_MemoryDataSize member */
  DMA_InitStruct->DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	2200      	movs	r2, #0
 80039c4:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA_Mode member */
  DMA_InitStruct->DMA_Mode = DMA_Mode_Normal;
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	2200      	movs	r2, #0
 80039ca:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the DMA_Priority member */
  DMA_InitStruct->DMA_Priority = DMA_Priority_Low;
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	2200      	movs	r2, #0
 80039d0:	629a      	str	r2, [r3, #40]	; 0x28

  /* Initialize the DMA_FIFOMode member */
  DMA_InitStruct->DMA_FIFOMode = DMA_FIFOMode_Disable;
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	2200      	movs	r2, #0
 80039d6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Initialize the DMA_FIFOThreshold member */
  DMA_InitStruct->DMA_FIFOThreshold = DMA_FIFOThreshold_1QuarterFull;
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	2200      	movs	r2, #0
 80039dc:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the DMA_MemoryBurst member */
  DMA_InitStruct->DMA_MemoryBurst = DMA_MemoryBurst_Single;
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	2200      	movs	r2, #0
 80039e2:	635a      	str	r2, [r3, #52]	; 0x34

  /* Initialize the DMA_PeripheralBurst member */
  DMA_InitStruct->DMA_PeripheralBurst = DMA_PeripheralBurst_Single;
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	2200      	movs	r2, #0
 80039e8:	639a      	str	r2, [r3, #56]	; 0x38
}
 80039ea:	370c      	adds	r7, #12
 80039ec:	46bd      	mov	sp, r7
 80039ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f2:	4770      	bx	lr

080039f4 <DMA_Cmd>:
  *        this single data is finished.            
  *    
  * @retval None
  */
void DMA_Cmd(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState)
{
 80039f4:	b580      	push	{r7, lr}
 80039f6:	b082      	sub	sp, #8
 80039f8:	af00      	add	r7, sp, #0
 80039fa:	6078      	str	r0, [r7, #4]
 80039fc:	460b      	mov	r3, r1
 80039fe:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
 8003a00:	687a      	ldr	r2, [r7, #4]
 8003a02:	4b31      	ldr	r3, [pc, #196]	; (8003ac8 <DMA_Cmd+0xd4>)
 8003a04:	429a      	cmp	r2, r3
 8003a06:	d040      	beq.n	8003a8a <DMA_Cmd+0x96>
 8003a08:	687a      	ldr	r2, [r7, #4]
 8003a0a:	4b30      	ldr	r3, [pc, #192]	; (8003acc <DMA_Cmd+0xd8>)
 8003a0c:	429a      	cmp	r2, r3
 8003a0e:	d03c      	beq.n	8003a8a <DMA_Cmd+0x96>
 8003a10:	687a      	ldr	r2, [r7, #4]
 8003a12:	4b2f      	ldr	r3, [pc, #188]	; (8003ad0 <DMA_Cmd+0xdc>)
 8003a14:	429a      	cmp	r2, r3
 8003a16:	d038      	beq.n	8003a8a <DMA_Cmd+0x96>
 8003a18:	687a      	ldr	r2, [r7, #4]
 8003a1a:	4b2e      	ldr	r3, [pc, #184]	; (8003ad4 <DMA_Cmd+0xe0>)
 8003a1c:	429a      	cmp	r2, r3
 8003a1e:	d034      	beq.n	8003a8a <DMA_Cmd+0x96>
 8003a20:	687a      	ldr	r2, [r7, #4]
 8003a22:	4b2d      	ldr	r3, [pc, #180]	; (8003ad8 <DMA_Cmd+0xe4>)
 8003a24:	429a      	cmp	r2, r3
 8003a26:	d030      	beq.n	8003a8a <DMA_Cmd+0x96>
 8003a28:	687a      	ldr	r2, [r7, #4]
 8003a2a:	4b2c      	ldr	r3, [pc, #176]	; (8003adc <DMA_Cmd+0xe8>)
 8003a2c:	429a      	cmp	r2, r3
 8003a2e:	d02c      	beq.n	8003a8a <DMA_Cmd+0x96>
 8003a30:	687a      	ldr	r2, [r7, #4]
 8003a32:	4b2b      	ldr	r3, [pc, #172]	; (8003ae0 <DMA_Cmd+0xec>)
 8003a34:	429a      	cmp	r2, r3
 8003a36:	d028      	beq.n	8003a8a <DMA_Cmd+0x96>
 8003a38:	687a      	ldr	r2, [r7, #4]
 8003a3a:	4b2a      	ldr	r3, [pc, #168]	; (8003ae4 <DMA_Cmd+0xf0>)
 8003a3c:	429a      	cmp	r2, r3
 8003a3e:	d024      	beq.n	8003a8a <DMA_Cmd+0x96>
 8003a40:	687a      	ldr	r2, [r7, #4]
 8003a42:	4b29      	ldr	r3, [pc, #164]	; (8003ae8 <DMA_Cmd+0xf4>)
 8003a44:	429a      	cmp	r2, r3
 8003a46:	d020      	beq.n	8003a8a <DMA_Cmd+0x96>
 8003a48:	687a      	ldr	r2, [r7, #4]
 8003a4a:	4b28      	ldr	r3, [pc, #160]	; (8003aec <DMA_Cmd+0xf8>)
 8003a4c:	429a      	cmp	r2, r3
 8003a4e:	d01c      	beq.n	8003a8a <DMA_Cmd+0x96>
 8003a50:	687a      	ldr	r2, [r7, #4]
 8003a52:	4b27      	ldr	r3, [pc, #156]	; (8003af0 <DMA_Cmd+0xfc>)
 8003a54:	429a      	cmp	r2, r3
 8003a56:	d018      	beq.n	8003a8a <DMA_Cmd+0x96>
 8003a58:	687a      	ldr	r2, [r7, #4]
 8003a5a:	4b26      	ldr	r3, [pc, #152]	; (8003af4 <DMA_Cmd+0x100>)
 8003a5c:	429a      	cmp	r2, r3
 8003a5e:	d014      	beq.n	8003a8a <DMA_Cmd+0x96>
 8003a60:	687a      	ldr	r2, [r7, #4]
 8003a62:	4b25      	ldr	r3, [pc, #148]	; (8003af8 <DMA_Cmd+0x104>)
 8003a64:	429a      	cmp	r2, r3
 8003a66:	d010      	beq.n	8003a8a <DMA_Cmd+0x96>
 8003a68:	687a      	ldr	r2, [r7, #4]
 8003a6a:	4b24      	ldr	r3, [pc, #144]	; (8003afc <DMA_Cmd+0x108>)
 8003a6c:	429a      	cmp	r2, r3
 8003a6e:	d00c      	beq.n	8003a8a <DMA_Cmd+0x96>
 8003a70:	687a      	ldr	r2, [r7, #4]
 8003a72:	4b23      	ldr	r3, [pc, #140]	; (8003b00 <DMA_Cmd+0x10c>)
 8003a74:	429a      	cmp	r2, r3
 8003a76:	d008      	beq.n	8003a8a <DMA_Cmd+0x96>
 8003a78:	687a      	ldr	r2, [r7, #4]
 8003a7a:	4b22      	ldr	r3, [pc, #136]	; (8003b04 <DMA_Cmd+0x110>)
 8003a7c:	429a      	cmp	r2, r3
 8003a7e:	d004      	beq.n	8003a8a <DMA_Cmd+0x96>
 8003a80:	4821      	ldr	r0, [pc, #132]	; (8003b08 <DMA_Cmd+0x114>)
 8003a82:	f240 11d9 	movw	r1, #473	; 0x1d9
 8003a86:	f7fd fae1 	bl	800104c <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(NewState));
 8003a8a:	78fb      	ldrb	r3, [r7, #3]
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d007      	beq.n	8003aa0 <DMA_Cmd+0xac>
 8003a90:	78fb      	ldrb	r3, [r7, #3]
 8003a92:	2b01      	cmp	r3, #1
 8003a94:	d004      	beq.n	8003aa0 <DMA_Cmd+0xac>
 8003a96:	481c      	ldr	r0, [pc, #112]	; (8003b08 <DMA_Cmd+0x114>)
 8003a98:	f44f 71ed 	mov.w	r1, #474	; 0x1da
 8003a9c:	f7fd fad6 	bl	800104c <assert_failed>

  if (NewState != DISABLE)
 8003aa0:	78fb      	ldrb	r3, [r7, #3]
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d006      	beq.n	8003ab4 <DMA_Cmd+0xc0>
  {
    /* Enable the selected DMAy Streamx by setting EN bit */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	f043 0201 	orr.w	r2, r3, #1
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	601a      	str	r2, [r3, #0]
 8003ab2:	e005      	b.n	8003ac0 <DMA_Cmd+0xcc>
  }
  else
  {
    /* Disable the selected DMAy Streamx by clearing EN bit */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	f023 0201 	bic.w	r2, r3, #1
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	601a      	str	r2, [r3, #0]
  }
}
 8003ac0:	3708      	adds	r7, #8
 8003ac2:	46bd      	mov	sp, r7
 8003ac4:	bd80      	pop	{r7, pc}
 8003ac6:	bf00      	nop
 8003ac8:	40026010 	.word	0x40026010
 8003acc:	40026028 	.word	0x40026028
 8003ad0:	40026040 	.word	0x40026040
 8003ad4:	40026058 	.word	0x40026058
 8003ad8:	40026070 	.word	0x40026070
 8003adc:	40026088 	.word	0x40026088
 8003ae0:	400260a0 	.word	0x400260a0
 8003ae4:	400260b8 	.word	0x400260b8
 8003ae8:	40026410 	.word	0x40026410
 8003aec:	40026428 	.word	0x40026428
 8003af0:	40026440 	.word	0x40026440
 8003af4:	40026458 	.word	0x40026458
 8003af8:	40026470 	.word	0x40026470
 8003afc:	40026488 	.word	0x40026488
 8003b00:	400264a0 	.word	0x400264a0
 8003b04:	400264b8 	.word	0x400264b8
 8003b08:	080056dc 	.word	0x080056dc

08003b0c <DMA_SetCurrDataCounter>:
  *         DMAy_SxPAR register is considered as Peripheral.
  *      
  * @retval The number of remaining data units in the current DMAy Streamx transfer.
  */
void DMA_SetCurrDataCounter(DMA_Stream_TypeDef* DMAy_Streamx, uint16_t Counter)
{
 8003b0c:	b580      	push	{r7, lr}
 8003b0e:	b082      	sub	sp, #8
 8003b10:	af00      	add	r7, sp, #0
 8003b12:	6078      	str	r0, [r7, #4]
 8003b14:	460b      	mov	r3, r1
 8003b16:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
 8003b18:	687a      	ldr	r2, [r7, #4]
 8003b1a:	4b25      	ldr	r3, [pc, #148]	; (8003bb0 <DMA_SetCurrDataCounter+0xa4>)
 8003b1c:	429a      	cmp	r2, r3
 8003b1e:	d040      	beq.n	8003ba2 <DMA_SetCurrDataCounter+0x96>
 8003b20:	687a      	ldr	r2, [r7, #4]
 8003b22:	4b24      	ldr	r3, [pc, #144]	; (8003bb4 <DMA_SetCurrDataCounter+0xa8>)
 8003b24:	429a      	cmp	r2, r3
 8003b26:	d03c      	beq.n	8003ba2 <DMA_SetCurrDataCounter+0x96>
 8003b28:	687a      	ldr	r2, [r7, #4]
 8003b2a:	4b23      	ldr	r3, [pc, #140]	; (8003bb8 <DMA_SetCurrDataCounter+0xac>)
 8003b2c:	429a      	cmp	r2, r3
 8003b2e:	d038      	beq.n	8003ba2 <DMA_SetCurrDataCounter+0x96>
 8003b30:	687a      	ldr	r2, [r7, #4]
 8003b32:	4b22      	ldr	r3, [pc, #136]	; (8003bbc <DMA_SetCurrDataCounter+0xb0>)
 8003b34:	429a      	cmp	r2, r3
 8003b36:	d034      	beq.n	8003ba2 <DMA_SetCurrDataCounter+0x96>
 8003b38:	687a      	ldr	r2, [r7, #4]
 8003b3a:	4b21      	ldr	r3, [pc, #132]	; (8003bc0 <DMA_SetCurrDataCounter+0xb4>)
 8003b3c:	429a      	cmp	r2, r3
 8003b3e:	d030      	beq.n	8003ba2 <DMA_SetCurrDataCounter+0x96>
 8003b40:	687a      	ldr	r2, [r7, #4]
 8003b42:	4b20      	ldr	r3, [pc, #128]	; (8003bc4 <DMA_SetCurrDataCounter+0xb8>)
 8003b44:	429a      	cmp	r2, r3
 8003b46:	d02c      	beq.n	8003ba2 <DMA_SetCurrDataCounter+0x96>
 8003b48:	687a      	ldr	r2, [r7, #4]
 8003b4a:	4b1f      	ldr	r3, [pc, #124]	; (8003bc8 <DMA_SetCurrDataCounter+0xbc>)
 8003b4c:	429a      	cmp	r2, r3
 8003b4e:	d028      	beq.n	8003ba2 <DMA_SetCurrDataCounter+0x96>
 8003b50:	687a      	ldr	r2, [r7, #4]
 8003b52:	4b1e      	ldr	r3, [pc, #120]	; (8003bcc <DMA_SetCurrDataCounter+0xc0>)
 8003b54:	429a      	cmp	r2, r3
 8003b56:	d024      	beq.n	8003ba2 <DMA_SetCurrDataCounter+0x96>
 8003b58:	687a      	ldr	r2, [r7, #4]
 8003b5a:	4b1d      	ldr	r3, [pc, #116]	; (8003bd0 <DMA_SetCurrDataCounter+0xc4>)
 8003b5c:	429a      	cmp	r2, r3
 8003b5e:	d020      	beq.n	8003ba2 <DMA_SetCurrDataCounter+0x96>
 8003b60:	687a      	ldr	r2, [r7, #4]
 8003b62:	4b1c      	ldr	r3, [pc, #112]	; (8003bd4 <DMA_SetCurrDataCounter+0xc8>)
 8003b64:	429a      	cmp	r2, r3
 8003b66:	d01c      	beq.n	8003ba2 <DMA_SetCurrDataCounter+0x96>
 8003b68:	687a      	ldr	r2, [r7, #4]
 8003b6a:	4b1b      	ldr	r3, [pc, #108]	; (8003bd8 <DMA_SetCurrDataCounter+0xcc>)
 8003b6c:	429a      	cmp	r2, r3
 8003b6e:	d018      	beq.n	8003ba2 <DMA_SetCurrDataCounter+0x96>
 8003b70:	687a      	ldr	r2, [r7, #4]
 8003b72:	4b1a      	ldr	r3, [pc, #104]	; (8003bdc <DMA_SetCurrDataCounter+0xd0>)
 8003b74:	429a      	cmp	r2, r3
 8003b76:	d014      	beq.n	8003ba2 <DMA_SetCurrDataCounter+0x96>
 8003b78:	687a      	ldr	r2, [r7, #4]
 8003b7a:	4b19      	ldr	r3, [pc, #100]	; (8003be0 <DMA_SetCurrDataCounter+0xd4>)
 8003b7c:	429a      	cmp	r2, r3
 8003b7e:	d010      	beq.n	8003ba2 <DMA_SetCurrDataCounter+0x96>
 8003b80:	687a      	ldr	r2, [r7, #4]
 8003b82:	4b18      	ldr	r3, [pc, #96]	; (8003be4 <DMA_SetCurrDataCounter+0xd8>)
 8003b84:	429a      	cmp	r2, r3
 8003b86:	d00c      	beq.n	8003ba2 <DMA_SetCurrDataCounter+0x96>
 8003b88:	687a      	ldr	r2, [r7, #4]
 8003b8a:	4b17      	ldr	r3, [pc, #92]	; (8003be8 <DMA_SetCurrDataCounter+0xdc>)
 8003b8c:	429a      	cmp	r2, r3
 8003b8e:	d008      	beq.n	8003ba2 <DMA_SetCurrDataCounter+0x96>
 8003b90:	687a      	ldr	r2, [r7, #4]
 8003b92:	4b16      	ldr	r3, [pc, #88]	; (8003bec <DMA_SetCurrDataCounter+0xe0>)
 8003b94:	429a      	cmp	r2, r3
 8003b96:	d004      	beq.n	8003ba2 <DMA_SetCurrDataCounter+0x96>
 8003b98:	4815      	ldr	r0, [pc, #84]	; (8003bf0 <DMA_SetCurrDataCounter+0xe4>)
 8003b9a:	f240 2175 	movw	r1, #629	; 0x275
 8003b9e:	f7fd fa55 	bl	800104c <assert_failed>

  /* Write the number of data units to be transferred */
  DMAy_Streamx->NDTR = (uint16_t)Counter;
 8003ba2:	887a      	ldrh	r2, [r7, #2]
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	605a      	str	r2, [r3, #4]
}
 8003ba8:	3708      	adds	r7, #8
 8003baa:	46bd      	mov	sp, r7
 8003bac:	bd80      	pop	{r7, pc}
 8003bae:	bf00      	nop
 8003bb0:	40026010 	.word	0x40026010
 8003bb4:	40026028 	.word	0x40026028
 8003bb8:	40026040 	.word	0x40026040
 8003bbc:	40026058 	.word	0x40026058
 8003bc0:	40026070 	.word	0x40026070
 8003bc4:	40026088 	.word	0x40026088
 8003bc8:	400260a0 	.word	0x400260a0
 8003bcc:	400260b8 	.word	0x400260b8
 8003bd0:	40026410 	.word	0x40026410
 8003bd4:	40026428 	.word	0x40026428
 8003bd8:	40026440 	.word	0x40026440
 8003bdc:	40026458 	.word	0x40026458
 8003be0:	40026470 	.word	0x40026470
 8003be4:	40026488 	.word	0x40026488
 8003be8:	400264a0 	.word	0x400264a0
 8003bec:	400264b8 	.word	0x400264b8
 8003bf0:	080056dc 	.word	0x080056dc

08003bf4 <DMA_GetCmdStatus>:
  *          of this single data is finished.  
  *      
  * @retval Current state of the DMAy Streamx (ENABLE or DISABLE).
  */
FunctionalState DMA_GetCmdStatus(DMA_Stream_TypeDef* DMAy_Streamx)
{
 8003bf4:	b580      	push	{r7, lr}
 8003bf6:	b084      	sub	sp, #16
 8003bf8:	af00      	add	r7, sp, #0
 8003bfa:	6078      	str	r0, [r7, #4]
  FunctionalState state = DISABLE;
 8003bfc:	2300      	movs	r3, #0
 8003bfe:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
 8003c00:	687a      	ldr	r2, [r7, #4]
 8003c02:	4b2a      	ldr	r3, [pc, #168]	; (8003cac <DMA_GetCmdStatus+0xb8>)
 8003c04:	429a      	cmp	r2, r3
 8003c06:	d040      	beq.n	8003c8a <DMA_GetCmdStatus+0x96>
 8003c08:	687a      	ldr	r2, [r7, #4]
 8003c0a:	4b29      	ldr	r3, [pc, #164]	; (8003cb0 <DMA_GetCmdStatus+0xbc>)
 8003c0c:	429a      	cmp	r2, r3
 8003c0e:	d03c      	beq.n	8003c8a <DMA_GetCmdStatus+0x96>
 8003c10:	687a      	ldr	r2, [r7, #4]
 8003c12:	4b28      	ldr	r3, [pc, #160]	; (8003cb4 <DMA_GetCmdStatus+0xc0>)
 8003c14:	429a      	cmp	r2, r3
 8003c16:	d038      	beq.n	8003c8a <DMA_GetCmdStatus+0x96>
 8003c18:	687a      	ldr	r2, [r7, #4]
 8003c1a:	4b27      	ldr	r3, [pc, #156]	; (8003cb8 <DMA_GetCmdStatus+0xc4>)
 8003c1c:	429a      	cmp	r2, r3
 8003c1e:	d034      	beq.n	8003c8a <DMA_GetCmdStatus+0x96>
 8003c20:	687a      	ldr	r2, [r7, #4]
 8003c22:	4b26      	ldr	r3, [pc, #152]	; (8003cbc <DMA_GetCmdStatus+0xc8>)
 8003c24:	429a      	cmp	r2, r3
 8003c26:	d030      	beq.n	8003c8a <DMA_GetCmdStatus+0x96>
 8003c28:	687a      	ldr	r2, [r7, #4]
 8003c2a:	4b25      	ldr	r3, [pc, #148]	; (8003cc0 <DMA_GetCmdStatus+0xcc>)
 8003c2c:	429a      	cmp	r2, r3
 8003c2e:	d02c      	beq.n	8003c8a <DMA_GetCmdStatus+0x96>
 8003c30:	687a      	ldr	r2, [r7, #4]
 8003c32:	4b24      	ldr	r3, [pc, #144]	; (8003cc4 <DMA_GetCmdStatus+0xd0>)
 8003c34:	429a      	cmp	r2, r3
 8003c36:	d028      	beq.n	8003c8a <DMA_GetCmdStatus+0x96>
 8003c38:	687a      	ldr	r2, [r7, #4]
 8003c3a:	4b23      	ldr	r3, [pc, #140]	; (8003cc8 <DMA_GetCmdStatus+0xd4>)
 8003c3c:	429a      	cmp	r2, r3
 8003c3e:	d024      	beq.n	8003c8a <DMA_GetCmdStatus+0x96>
 8003c40:	687a      	ldr	r2, [r7, #4]
 8003c42:	4b22      	ldr	r3, [pc, #136]	; (8003ccc <DMA_GetCmdStatus+0xd8>)
 8003c44:	429a      	cmp	r2, r3
 8003c46:	d020      	beq.n	8003c8a <DMA_GetCmdStatus+0x96>
 8003c48:	687a      	ldr	r2, [r7, #4]
 8003c4a:	4b21      	ldr	r3, [pc, #132]	; (8003cd0 <DMA_GetCmdStatus+0xdc>)
 8003c4c:	429a      	cmp	r2, r3
 8003c4e:	d01c      	beq.n	8003c8a <DMA_GetCmdStatus+0x96>
 8003c50:	687a      	ldr	r2, [r7, #4]
 8003c52:	4b20      	ldr	r3, [pc, #128]	; (8003cd4 <DMA_GetCmdStatus+0xe0>)
 8003c54:	429a      	cmp	r2, r3
 8003c56:	d018      	beq.n	8003c8a <DMA_GetCmdStatus+0x96>
 8003c58:	687a      	ldr	r2, [r7, #4]
 8003c5a:	4b1f      	ldr	r3, [pc, #124]	; (8003cd8 <DMA_GetCmdStatus+0xe4>)
 8003c5c:	429a      	cmp	r2, r3
 8003c5e:	d014      	beq.n	8003c8a <DMA_GetCmdStatus+0x96>
 8003c60:	687a      	ldr	r2, [r7, #4]
 8003c62:	4b1e      	ldr	r3, [pc, #120]	; (8003cdc <DMA_GetCmdStatus+0xe8>)
 8003c64:	429a      	cmp	r2, r3
 8003c66:	d010      	beq.n	8003c8a <DMA_GetCmdStatus+0x96>
 8003c68:	687a      	ldr	r2, [r7, #4]
 8003c6a:	4b1d      	ldr	r3, [pc, #116]	; (8003ce0 <DMA_GetCmdStatus+0xec>)
 8003c6c:	429a      	cmp	r2, r3
 8003c6e:	d00c      	beq.n	8003c8a <DMA_GetCmdStatus+0x96>
 8003c70:	687a      	ldr	r2, [r7, #4]
 8003c72:	4b1c      	ldr	r3, [pc, #112]	; (8003ce4 <DMA_GetCmdStatus+0xf0>)
 8003c74:	429a      	cmp	r2, r3
 8003c76:	d008      	beq.n	8003c8a <DMA_GetCmdStatus+0x96>
 8003c78:	687a      	ldr	r2, [r7, #4]
 8003c7a:	4b1b      	ldr	r3, [pc, #108]	; (8003ce8 <DMA_GetCmdStatus+0xf4>)
 8003c7c:	429a      	cmp	r2, r3
 8003c7e:	d004      	beq.n	8003c8a <DMA_GetCmdStatus+0x96>
 8003c80:	481a      	ldr	r0, [pc, #104]	; (8003cec <DMA_GetCmdStatus+0xf8>)
 8003c82:	f240 31a2 	movw	r1, #930	; 0x3a2
 8003c86:	f7fd f9e1 	bl	800104c <assert_failed>

  if ((DMAy_Streamx->CR & (uint32_t)DMA_SxCR_EN) != 0)
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	f003 0301 	and.w	r3, r3, #1
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d002      	beq.n	8003c9c <DMA_GetCmdStatus+0xa8>
  {
    /* The selected DMAy Streamx EN bit is set (DMA is still transferring) */
    state = ENABLE;
 8003c96:	2301      	movs	r3, #1
 8003c98:	73fb      	strb	r3, [r7, #15]
 8003c9a:	e001      	b.n	8003ca0 <DMA_GetCmdStatus+0xac>
  }
  else
  {
    /* The selected DMAy Streamx EN bit is cleared (DMA is disabled and 
        all transfers are complete) */
    state = DISABLE;
 8003c9c:	2300      	movs	r3, #0
 8003c9e:	73fb      	strb	r3, [r7, #15]
  }
  return state;
 8003ca0:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ca2:	4618      	mov	r0, r3
 8003ca4:	3710      	adds	r7, #16
 8003ca6:	46bd      	mov	sp, r7
 8003ca8:	bd80      	pop	{r7, pc}
 8003caa:	bf00      	nop
 8003cac:	40026010 	.word	0x40026010
 8003cb0:	40026028 	.word	0x40026028
 8003cb4:	40026040 	.word	0x40026040
 8003cb8:	40026058 	.word	0x40026058
 8003cbc:	40026070 	.word	0x40026070
 8003cc0:	40026088 	.word	0x40026088
 8003cc4:	400260a0 	.word	0x400260a0
 8003cc8:	400260b8 	.word	0x400260b8
 8003ccc:	40026410 	.word	0x40026410
 8003cd0:	40026428 	.word	0x40026428
 8003cd4:	40026440 	.word	0x40026440
 8003cd8:	40026458 	.word	0x40026458
 8003cdc:	40026470 	.word	0x40026470
 8003ce0:	40026488 	.word	0x40026488
 8003ce4:	400264a0 	.word	0x400264a0
 8003ce8:	400264b8 	.word	0x400264b8
 8003cec:	080056dc 	.word	0x080056dc

08003cf0 <DMA_ITConfig>:
  * @param  NewState: new state of the specified DMA interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DMA_ITConfig(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT, FunctionalState NewState)
{
 8003cf0:	b580      	push	{r7, lr}
 8003cf2:	b084      	sub	sp, #16
 8003cf4:	af00      	add	r7, sp, #0
 8003cf6:	60f8      	str	r0, [r7, #12]
 8003cf8:	60b9      	str	r1, [r7, #8]
 8003cfa:	4613      	mov	r3, r2
 8003cfc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
 8003cfe:	68fa      	ldr	r2, [r7, #12]
 8003d00:	4b45      	ldr	r3, [pc, #276]	; (8003e18 <DMA_ITConfig+0x128>)
 8003d02:	429a      	cmp	r2, r3
 8003d04:	d040      	beq.n	8003d88 <DMA_ITConfig+0x98>
 8003d06:	68fa      	ldr	r2, [r7, #12]
 8003d08:	4b44      	ldr	r3, [pc, #272]	; (8003e1c <DMA_ITConfig+0x12c>)
 8003d0a:	429a      	cmp	r2, r3
 8003d0c:	d03c      	beq.n	8003d88 <DMA_ITConfig+0x98>
 8003d0e:	68fa      	ldr	r2, [r7, #12]
 8003d10:	4b43      	ldr	r3, [pc, #268]	; (8003e20 <DMA_ITConfig+0x130>)
 8003d12:	429a      	cmp	r2, r3
 8003d14:	d038      	beq.n	8003d88 <DMA_ITConfig+0x98>
 8003d16:	68fa      	ldr	r2, [r7, #12]
 8003d18:	4b42      	ldr	r3, [pc, #264]	; (8003e24 <DMA_ITConfig+0x134>)
 8003d1a:	429a      	cmp	r2, r3
 8003d1c:	d034      	beq.n	8003d88 <DMA_ITConfig+0x98>
 8003d1e:	68fa      	ldr	r2, [r7, #12]
 8003d20:	4b41      	ldr	r3, [pc, #260]	; (8003e28 <DMA_ITConfig+0x138>)
 8003d22:	429a      	cmp	r2, r3
 8003d24:	d030      	beq.n	8003d88 <DMA_ITConfig+0x98>
 8003d26:	68fa      	ldr	r2, [r7, #12]
 8003d28:	4b40      	ldr	r3, [pc, #256]	; (8003e2c <DMA_ITConfig+0x13c>)
 8003d2a:	429a      	cmp	r2, r3
 8003d2c:	d02c      	beq.n	8003d88 <DMA_ITConfig+0x98>
 8003d2e:	68fa      	ldr	r2, [r7, #12]
 8003d30:	4b3f      	ldr	r3, [pc, #252]	; (8003e30 <DMA_ITConfig+0x140>)
 8003d32:	429a      	cmp	r2, r3
 8003d34:	d028      	beq.n	8003d88 <DMA_ITConfig+0x98>
 8003d36:	68fa      	ldr	r2, [r7, #12]
 8003d38:	4b3e      	ldr	r3, [pc, #248]	; (8003e34 <DMA_ITConfig+0x144>)
 8003d3a:	429a      	cmp	r2, r3
 8003d3c:	d024      	beq.n	8003d88 <DMA_ITConfig+0x98>
 8003d3e:	68fa      	ldr	r2, [r7, #12]
 8003d40:	4b3d      	ldr	r3, [pc, #244]	; (8003e38 <DMA_ITConfig+0x148>)
 8003d42:	429a      	cmp	r2, r3
 8003d44:	d020      	beq.n	8003d88 <DMA_ITConfig+0x98>
 8003d46:	68fa      	ldr	r2, [r7, #12]
 8003d48:	4b3c      	ldr	r3, [pc, #240]	; (8003e3c <DMA_ITConfig+0x14c>)
 8003d4a:	429a      	cmp	r2, r3
 8003d4c:	d01c      	beq.n	8003d88 <DMA_ITConfig+0x98>
 8003d4e:	68fa      	ldr	r2, [r7, #12]
 8003d50:	4b3b      	ldr	r3, [pc, #236]	; (8003e40 <DMA_ITConfig+0x150>)
 8003d52:	429a      	cmp	r2, r3
 8003d54:	d018      	beq.n	8003d88 <DMA_ITConfig+0x98>
 8003d56:	68fa      	ldr	r2, [r7, #12]
 8003d58:	4b3a      	ldr	r3, [pc, #232]	; (8003e44 <DMA_ITConfig+0x154>)
 8003d5a:	429a      	cmp	r2, r3
 8003d5c:	d014      	beq.n	8003d88 <DMA_ITConfig+0x98>
 8003d5e:	68fa      	ldr	r2, [r7, #12]
 8003d60:	4b39      	ldr	r3, [pc, #228]	; (8003e48 <DMA_ITConfig+0x158>)
 8003d62:	429a      	cmp	r2, r3
 8003d64:	d010      	beq.n	8003d88 <DMA_ITConfig+0x98>
 8003d66:	68fa      	ldr	r2, [r7, #12]
 8003d68:	4b38      	ldr	r3, [pc, #224]	; (8003e4c <DMA_ITConfig+0x15c>)
 8003d6a:	429a      	cmp	r2, r3
 8003d6c:	d00c      	beq.n	8003d88 <DMA_ITConfig+0x98>
 8003d6e:	68fa      	ldr	r2, [r7, #12]
 8003d70:	4b37      	ldr	r3, [pc, #220]	; (8003e50 <DMA_ITConfig+0x160>)
 8003d72:	429a      	cmp	r2, r3
 8003d74:	d008      	beq.n	8003d88 <DMA_ITConfig+0x98>
 8003d76:	68fa      	ldr	r2, [r7, #12]
 8003d78:	4b36      	ldr	r3, [pc, #216]	; (8003e54 <DMA_ITConfig+0x164>)
 8003d7a:	429a      	cmp	r2, r3
 8003d7c:	d004      	beq.n	8003d88 <DMA_ITConfig+0x98>
 8003d7e:	4836      	ldr	r0, [pc, #216]	; (8003e58 <DMA_ITConfig+0x168>)
 8003d80:	f240 414f 	movw	r1, #1103	; 0x44f
 8003d84:	f7fd f962 	bl	800104c <assert_failed>
  assert_param(IS_DMA_CONFIG_IT(DMA_IT));
 8003d88:	68bb      	ldr	r3, [r7, #8]
 8003d8a:	f023 039e 	bic.w	r3, r3, #158	; 0x9e
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d102      	bne.n	8003d98 <DMA_ITConfig+0xa8>
 8003d92:	68bb      	ldr	r3, [r7, #8]
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d104      	bne.n	8003da2 <DMA_ITConfig+0xb2>
 8003d98:	482f      	ldr	r0, [pc, #188]	; (8003e58 <DMA_ITConfig+0x168>)
 8003d9a:	f44f 618a 	mov.w	r1, #1104	; 0x450
 8003d9e:	f7fd f955 	bl	800104c <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(NewState));
 8003da2:	79fb      	ldrb	r3, [r7, #7]
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d007      	beq.n	8003db8 <DMA_ITConfig+0xc8>
 8003da8:	79fb      	ldrb	r3, [r7, #7]
 8003daa:	2b01      	cmp	r3, #1
 8003dac:	d004      	beq.n	8003db8 <DMA_ITConfig+0xc8>
 8003dae:	482a      	ldr	r0, [pc, #168]	; (8003e58 <DMA_ITConfig+0x168>)
 8003db0:	f240 4151 	movw	r1, #1105	; 0x451
 8003db4:	f7fd f94a 	bl	800104c <assert_failed>

  /* Check if the DMA_IT parameter contains a FIFO interrupt */
  if ((DMA_IT & DMA_IT_FE) != 0)
 8003db8:	68bb      	ldr	r3, [r7, #8]
 8003dba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d00f      	beq.n	8003de2 <DMA_ITConfig+0xf2>
  {
    if (NewState != DISABLE)
 8003dc2:	79fb      	ldrb	r3, [r7, #7]
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d006      	beq.n	8003dd6 <DMA_ITConfig+0xe6>
    {
      /* Enable the selected DMA FIFO interrupts */
      DMAy_Streamx->FCR |= (uint32_t)DMA_IT_FE;
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	695b      	ldr	r3, [r3, #20]
 8003dcc:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	615a      	str	r2, [r3, #20]
 8003dd4:	e005      	b.n	8003de2 <DMA_ITConfig+0xf2>
    }    
    else 
    {
      /* Disable the selected DMA FIFO interrupts */
      DMAy_Streamx->FCR &= ~(uint32_t)DMA_IT_FE;  
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	695b      	ldr	r3, [r3, #20]
 8003dda:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	615a      	str	r2, [r3, #20]
    }
  }

  /* Check if the DMA_IT parameter contains a Transfer interrupt */
  if (DMA_IT != DMA_IT_FE)
 8003de2:	68bb      	ldr	r3, [r7, #8]
 8003de4:	2b80      	cmp	r3, #128	; 0x80
 8003de6:	d014      	beq.n	8003e12 <DMA_ITConfig+0x122>
  {
    if (NewState != DISABLE)
 8003de8:	79fb      	ldrb	r3, [r7, #7]
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d008      	beq.n	8003e00 <DMA_ITConfig+0x110>
    {
      /* Enable the selected DMA transfer interrupts */
      DMAy_Streamx->CR |= (uint32_t)(DMA_IT  & TRANSFER_IT_ENABLE_MASK);
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	681a      	ldr	r2, [r3, #0]
 8003df2:	68bb      	ldr	r3, [r7, #8]
 8003df4:	f003 031e 	and.w	r3, r3, #30
 8003df8:	431a      	orrs	r2, r3
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	601a      	str	r2, [r3, #0]
 8003dfe:	e008      	b.n	8003e12 <DMA_ITConfig+0x122>
    }
    else
    {
      /* Disable the selected DMA transfer interrupts */
      DMAy_Streamx->CR &= ~(uint32_t)(DMA_IT & TRANSFER_IT_ENABLE_MASK);
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	681a      	ldr	r2, [r3, #0]
 8003e04:	68bb      	ldr	r3, [r7, #8]
 8003e06:	f003 031e 	and.w	r3, r3, #30
 8003e0a:	43db      	mvns	r3, r3
 8003e0c:	401a      	ands	r2, r3
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	601a      	str	r2, [r3, #0]
    }    
  }
}
 8003e12:	3710      	adds	r7, #16
 8003e14:	46bd      	mov	sp, r7
 8003e16:	bd80      	pop	{r7, pc}
 8003e18:	40026010 	.word	0x40026010
 8003e1c:	40026028 	.word	0x40026028
 8003e20:	40026040 	.word	0x40026040
 8003e24:	40026058 	.word	0x40026058
 8003e28:	40026070 	.word	0x40026070
 8003e2c:	40026088 	.word	0x40026088
 8003e30:	400260a0 	.word	0x400260a0
 8003e34:	400260b8 	.word	0x400260b8
 8003e38:	40026410 	.word	0x40026410
 8003e3c:	40026428 	.word	0x40026428
 8003e40:	40026440 	.word	0x40026440
 8003e44:	40026458 	.word	0x40026458
 8003e48:	40026470 	.word	0x40026470
 8003e4c:	40026488 	.word	0x40026488
 8003e50:	400264a0 	.word	0x400264a0
 8003e54:	400264b8 	.word	0x400264b8
 8003e58:	080056dc 	.word	0x080056dc

08003e5c <DMA_GetITStatus>:
  *            @arg DMA_IT_FEIFx:  Streamx FIFO error interrupt
  *         Where x can be 0 to 7 to select the DMA Stream.
  * @retval The new state of DMA_IT (SET or RESET).
  */
ITStatus DMA_GetITStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT)
{
 8003e5c:	b580      	push	{r7, lr}
 8003e5e:	b086      	sub	sp, #24
 8003e60:	af00      	add	r7, sp, #0
 8003e62:	6078      	str	r0, [r7, #4]
 8003e64:	6039      	str	r1, [r7, #0]
  ITStatus bitstatus = RESET;
 8003e66:	2300      	movs	r3, #0
 8003e68:	75fb      	strb	r3, [r7, #23]
  DMA_TypeDef* DMAy;
  uint32_t tmpreg = 0, enablestatus = 0;
 8003e6a:	2300      	movs	r3, #0
 8003e6c:	60fb      	str	r3, [r7, #12]
 8003e6e:	2300      	movs	r3, #0
 8003e70:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
 8003e72:	687a      	ldr	r2, [r7, #4]
 8003e74:	4b97      	ldr	r3, [pc, #604]	; (80040d4 <DMA_GetITStatus+0x278>)
 8003e76:	429a      	cmp	r2, r3
 8003e78:	d040      	beq.n	8003efc <DMA_GetITStatus+0xa0>
 8003e7a:	687a      	ldr	r2, [r7, #4]
 8003e7c:	4b96      	ldr	r3, [pc, #600]	; (80040d8 <DMA_GetITStatus+0x27c>)
 8003e7e:	429a      	cmp	r2, r3
 8003e80:	d03c      	beq.n	8003efc <DMA_GetITStatus+0xa0>
 8003e82:	687a      	ldr	r2, [r7, #4]
 8003e84:	4b95      	ldr	r3, [pc, #596]	; (80040dc <DMA_GetITStatus+0x280>)
 8003e86:	429a      	cmp	r2, r3
 8003e88:	d038      	beq.n	8003efc <DMA_GetITStatus+0xa0>
 8003e8a:	687a      	ldr	r2, [r7, #4]
 8003e8c:	4b94      	ldr	r3, [pc, #592]	; (80040e0 <DMA_GetITStatus+0x284>)
 8003e8e:	429a      	cmp	r2, r3
 8003e90:	d034      	beq.n	8003efc <DMA_GetITStatus+0xa0>
 8003e92:	687a      	ldr	r2, [r7, #4]
 8003e94:	4b93      	ldr	r3, [pc, #588]	; (80040e4 <DMA_GetITStatus+0x288>)
 8003e96:	429a      	cmp	r2, r3
 8003e98:	d030      	beq.n	8003efc <DMA_GetITStatus+0xa0>
 8003e9a:	687a      	ldr	r2, [r7, #4]
 8003e9c:	4b92      	ldr	r3, [pc, #584]	; (80040e8 <DMA_GetITStatus+0x28c>)
 8003e9e:	429a      	cmp	r2, r3
 8003ea0:	d02c      	beq.n	8003efc <DMA_GetITStatus+0xa0>
 8003ea2:	687a      	ldr	r2, [r7, #4]
 8003ea4:	4b91      	ldr	r3, [pc, #580]	; (80040ec <DMA_GetITStatus+0x290>)
 8003ea6:	429a      	cmp	r2, r3
 8003ea8:	d028      	beq.n	8003efc <DMA_GetITStatus+0xa0>
 8003eaa:	687a      	ldr	r2, [r7, #4]
 8003eac:	4b90      	ldr	r3, [pc, #576]	; (80040f0 <DMA_GetITStatus+0x294>)
 8003eae:	429a      	cmp	r2, r3
 8003eb0:	d024      	beq.n	8003efc <DMA_GetITStatus+0xa0>
 8003eb2:	687a      	ldr	r2, [r7, #4]
 8003eb4:	4b8f      	ldr	r3, [pc, #572]	; (80040f4 <DMA_GetITStatus+0x298>)
 8003eb6:	429a      	cmp	r2, r3
 8003eb8:	d020      	beq.n	8003efc <DMA_GetITStatus+0xa0>
 8003eba:	687a      	ldr	r2, [r7, #4]
 8003ebc:	4b8e      	ldr	r3, [pc, #568]	; (80040f8 <DMA_GetITStatus+0x29c>)
 8003ebe:	429a      	cmp	r2, r3
 8003ec0:	d01c      	beq.n	8003efc <DMA_GetITStatus+0xa0>
 8003ec2:	687a      	ldr	r2, [r7, #4]
 8003ec4:	4b8d      	ldr	r3, [pc, #564]	; (80040fc <DMA_GetITStatus+0x2a0>)
 8003ec6:	429a      	cmp	r2, r3
 8003ec8:	d018      	beq.n	8003efc <DMA_GetITStatus+0xa0>
 8003eca:	687a      	ldr	r2, [r7, #4]
 8003ecc:	4b8c      	ldr	r3, [pc, #560]	; (8004100 <DMA_GetITStatus+0x2a4>)
 8003ece:	429a      	cmp	r2, r3
 8003ed0:	d014      	beq.n	8003efc <DMA_GetITStatus+0xa0>
 8003ed2:	687a      	ldr	r2, [r7, #4]
 8003ed4:	4b8b      	ldr	r3, [pc, #556]	; (8004104 <DMA_GetITStatus+0x2a8>)
 8003ed6:	429a      	cmp	r2, r3
 8003ed8:	d010      	beq.n	8003efc <DMA_GetITStatus+0xa0>
 8003eda:	687a      	ldr	r2, [r7, #4]
 8003edc:	4b8a      	ldr	r3, [pc, #552]	; (8004108 <DMA_GetITStatus+0x2ac>)
 8003ede:	429a      	cmp	r2, r3
 8003ee0:	d00c      	beq.n	8003efc <DMA_GetITStatus+0xa0>
 8003ee2:	687a      	ldr	r2, [r7, #4]
 8003ee4:	4b89      	ldr	r3, [pc, #548]	; (800410c <DMA_GetITStatus+0x2b0>)
 8003ee6:	429a      	cmp	r2, r3
 8003ee8:	d008      	beq.n	8003efc <DMA_GetITStatus+0xa0>
 8003eea:	687a      	ldr	r2, [r7, #4]
 8003eec:	4b88      	ldr	r3, [pc, #544]	; (8004110 <DMA_GetITStatus+0x2b4>)
 8003eee:	429a      	cmp	r2, r3
 8003ef0:	d004      	beq.n	8003efc <DMA_GetITStatus+0xa0>
 8003ef2:	4888      	ldr	r0, [pc, #544]	; (8004114 <DMA_GetITStatus+0x2b8>)
 8003ef4:	f240 4187 	movw	r1, #1159	; 0x487
 8003ef8:	f7fd f8a8 	bl	800104c <assert_failed>
  assert_param(IS_DMA_GET_IT(DMA_IT));
 8003efc:	683a      	ldr	r2, [r7, #0]
 8003efe:	4b86      	ldr	r3, [pc, #536]	; (8004118 <DMA_GetITStatus+0x2bc>)
 8003f00:	429a      	cmp	r2, r3
 8003f02:	f000 80a9 	beq.w	8004058 <DMA_GetITStatus+0x1fc>
 8003f06:	683a      	ldr	r2, [r7, #0]
 8003f08:	4b84      	ldr	r3, [pc, #528]	; (800411c <DMA_GetITStatus+0x2c0>)
 8003f0a:	429a      	cmp	r2, r3
 8003f0c:	f000 80a4 	beq.w	8004058 <DMA_GetITStatus+0x1fc>
 8003f10:	683a      	ldr	r2, [r7, #0]
 8003f12:	4b83      	ldr	r3, [pc, #524]	; (8004120 <DMA_GetITStatus+0x2c4>)
 8003f14:	429a      	cmp	r2, r3
 8003f16:	f000 809f 	beq.w	8004058 <DMA_GetITStatus+0x1fc>
 8003f1a:	683a      	ldr	r2, [r7, #0]
 8003f1c:	4b81      	ldr	r3, [pc, #516]	; (8004124 <DMA_GetITStatus+0x2c8>)
 8003f1e:	429a      	cmp	r2, r3
 8003f20:	f000 809a 	beq.w	8004058 <DMA_GetITStatus+0x1fc>
 8003f24:	683a      	ldr	r2, [r7, #0]
 8003f26:	4b80      	ldr	r3, [pc, #512]	; (8004128 <DMA_GetITStatus+0x2cc>)
 8003f28:	429a      	cmp	r2, r3
 8003f2a:	f000 8095 	beq.w	8004058 <DMA_GetITStatus+0x1fc>
 8003f2e:	683a      	ldr	r2, [r7, #0]
 8003f30:	4b7e      	ldr	r3, [pc, #504]	; (800412c <DMA_GetITStatus+0x2d0>)
 8003f32:	429a      	cmp	r2, r3
 8003f34:	f000 8090 	beq.w	8004058 <DMA_GetITStatus+0x1fc>
 8003f38:	683a      	ldr	r2, [r7, #0]
 8003f3a:	4b7d      	ldr	r3, [pc, #500]	; (8004130 <DMA_GetITStatus+0x2d4>)
 8003f3c:	429a      	cmp	r2, r3
 8003f3e:	f000 808b 	beq.w	8004058 <DMA_GetITStatus+0x1fc>
 8003f42:	683a      	ldr	r2, [r7, #0]
 8003f44:	4b7b      	ldr	r3, [pc, #492]	; (8004134 <DMA_GetITStatus+0x2d8>)
 8003f46:	429a      	cmp	r2, r3
 8003f48:	f000 8086 	beq.w	8004058 <DMA_GetITStatus+0x1fc>
 8003f4c:	683a      	ldr	r2, [r7, #0]
 8003f4e:	4b7a      	ldr	r3, [pc, #488]	; (8004138 <DMA_GetITStatus+0x2dc>)
 8003f50:	429a      	cmp	r2, r3
 8003f52:	f000 8081 	beq.w	8004058 <DMA_GetITStatus+0x1fc>
 8003f56:	683a      	ldr	r2, [r7, #0]
 8003f58:	4b78      	ldr	r3, [pc, #480]	; (800413c <DMA_GetITStatus+0x2e0>)
 8003f5a:	429a      	cmp	r2, r3
 8003f5c:	d07c      	beq.n	8004058 <DMA_GetITStatus+0x1fc>
 8003f5e:	683a      	ldr	r2, [r7, #0]
 8003f60:	4b77      	ldr	r3, [pc, #476]	; (8004140 <DMA_GetITStatus+0x2e4>)
 8003f62:	429a      	cmp	r2, r3
 8003f64:	d078      	beq.n	8004058 <DMA_GetITStatus+0x1fc>
 8003f66:	683a      	ldr	r2, [r7, #0]
 8003f68:	4b76      	ldr	r3, [pc, #472]	; (8004144 <DMA_GetITStatus+0x2e8>)
 8003f6a:	429a      	cmp	r2, r3
 8003f6c:	d074      	beq.n	8004058 <DMA_GetITStatus+0x1fc>
 8003f6e:	683a      	ldr	r2, [r7, #0]
 8003f70:	4b75      	ldr	r3, [pc, #468]	; (8004148 <DMA_GetITStatus+0x2ec>)
 8003f72:	429a      	cmp	r2, r3
 8003f74:	d070      	beq.n	8004058 <DMA_GetITStatus+0x1fc>
 8003f76:	683a      	ldr	r2, [r7, #0]
 8003f78:	4b74      	ldr	r3, [pc, #464]	; (800414c <DMA_GetITStatus+0x2f0>)
 8003f7a:	429a      	cmp	r2, r3
 8003f7c:	d06c      	beq.n	8004058 <DMA_GetITStatus+0x1fc>
 8003f7e:	683a      	ldr	r2, [r7, #0]
 8003f80:	4b73      	ldr	r3, [pc, #460]	; (8004150 <DMA_GetITStatus+0x2f4>)
 8003f82:	429a      	cmp	r2, r3
 8003f84:	d068      	beq.n	8004058 <DMA_GetITStatus+0x1fc>
 8003f86:	683a      	ldr	r2, [r7, #0]
 8003f88:	4b72      	ldr	r3, [pc, #456]	; (8004154 <DMA_GetITStatus+0x2f8>)
 8003f8a:	429a      	cmp	r2, r3
 8003f8c:	d064      	beq.n	8004058 <DMA_GetITStatus+0x1fc>
 8003f8e:	683a      	ldr	r2, [r7, #0]
 8003f90:	4b71      	ldr	r3, [pc, #452]	; (8004158 <DMA_GetITStatus+0x2fc>)
 8003f92:	429a      	cmp	r2, r3
 8003f94:	d060      	beq.n	8004058 <DMA_GetITStatus+0x1fc>
 8003f96:	683a      	ldr	r2, [r7, #0]
 8003f98:	4b70      	ldr	r3, [pc, #448]	; (800415c <DMA_GetITStatus+0x300>)
 8003f9a:	429a      	cmp	r2, r3
 8003f9c:	d05c      	beq.n	8004058 <DMA_GetITStatus+0x1fc>
 8003f9e:	683a      	ldr	r2, [r7, #0]
 8003fa0:	4b6f      	ldr	r3, [pc, #444]	; (8004160 <DMA_GetITStatus+0x304>)
 8003fa2:	429a      	cmp	r2, r3
 8003fa4:	d058      	beq.n	8004058 <DMA_GetITStatus+0x1fc>
 8003fa6:	683a      	ldr	r2, [r7, #0]
 8003fa8:	4b6e      	ldr	r3, [pc, #440]	; (8004164 <DMA_GetITStatus+0x308>)
 8003faa:	429a      	cmp	r2, r3
 8003fac:	d054      	beq.n	8004058 <DMA_GetITStatus+0x1fc>
 8003fae:	683a      	ldr	r2, [r7, #0]
 8003fb0:	4b6d      	ldr	r3, [pc, #436]	; (8004168 <DMA_GetITStatus+0x30c>)
 8003fb2:	429a      	cmp	r2, r3
 8003fb4:	d050      	beq.n	8004058 <DMA_GetITStatus+0x1fc>
 8003fb6:	683a      	ldr	r2, [r7, #0]
 8003fb8:	4b6c      	ldr	r3, [pc, #432]	; (800416c <DMA_GetITStatus+0x310>)
 8003fba:	429a      	cmp	r2, r3
 8003fbc:	d04c      	beq.n	8004058 <DMA_GetITStatus+0x1fc>
 8003fbe:	683a      	ldr	r2, [r7, #0]
 8003fc0:	4b6b      	ldr	r3, [pc, #428]	; (8004170 <DMA_GetITStatus+0x314>)
 8003fc2:	429a      	cmp	r2, r3
 8003fc4:	d048      	beq.n	8004058 <DMA_GetITStatus+0x1fc>
 8003fc6:	683a      	ldr	r2, [r7, #0]
 8003fc8:	4b6a      	ldr	r3, [pc, #424]	; (8004174 <DMA_GetITStatus+0x318>)
 8003fca:	429a      	cmp	r2, r3
 8003fcc:	d044      	beq.n	8004058 <DMA_GetITStatus+0x1fc>
 8003fce:	683a      	ldr	r2, [r7, #0]
 8003fd0:	4b69      	ldr	r3, [pc, #420]	; (8004178 <DMA_GetITStatus+0x31c>)
 8003fd2:	429a      	cmp	r2, r3
 8003fd4:	d040      	beq.n	8004058 <DMA_GetITStatus+0x1fc>
 8003fd6:	683a      	ldr	r2, [r7, #0]
 8003fd8:	4b68      	ldr	r3, [pc, #416]	; (800417c <DMA_GetITStatus+0x320>)
 8003fda:	429a      	cmp	r2, r3
 8003fdc:	d03c      	beq.n	8004058 <DMA_GetITStatus+0x1fc>
 8003fde:	683a      	ldr	r2, [r7, #0]
 8003fe0:	4b67      	ldr	r3, [pc, #412]	; (8004180 <DMA_GetITStatus+0x324>)
 8003fe2:	429a      	cmp	r2, r3
 8003fe4:	d038      	beq.n	8004058 <DMA_GetITStatus+0x1fc>
 8003fe6:	683a      	ldr	r2, [r7, #0]
 8003fe8:	4b66      	ldr	r3, [pc, #408]	; (8004184 <DMA_GetITStatus+0x328>)
 8003fea:	429a      	cmp	r2, r3
 8003fec:	d034      	beq.n	8004058 <DMA_GetITStatus+0x1fc>
 8003fee:	683a      	ldr	r2, [r7, #0]
 8003ff0:	4b65      	ldr	r3, [pc, #404]	; (8004188 <DMA_GetITStatus+0x32c>)
 8003ff2:	429a      	cmp	r2, r3
 8003ff4:	d030      	beq.n	8004058 <DMA_GetITStatus+0x1fc>
 8003ff6:	683a      	ldr	r2, [r7, #0]
 8003ff8:	4b64      	ldr	r3, [pc, #400]	; (800418c <DMA_GetITStatus+0x330>)
 8003ffa:	429a      	cmp	r2, r3
 8003ffc:	d02c      	beq.n	8004058 <DMA_GetITStatus+0x1fc>
 8003ffe:	683a      	ldr	r2, [r7, #0]
 8004000:	4b63      	ldr	r3, [pc, #396]	; (8004190 <DMA_GetITStatus+0x334>)
 8004002:	429a      	cmp	r2, r3
 8004004:	d028      	beq.n	8004058 <DMA_GetITStatus+0x1fc>
 8004006:	683a      	ldr	r2, [r7, #0]
 8004008:	4b62      	ldr	r3, [pc, #392]	; (8004194 <DMA_GetITStatus+0x338>)
 800400a:	429a      	cmp	r2, r3
 800400c:	d024      	beq.n	8004058 <DMA_GetITStatus+0x1fc>
 800400e:	683a      	ldr	r2, [r7, #0]
 8004010:	4b61      	ldr	r3, [pc, #388]	; (8004198 <DMA_GetITStatus+0x33c>)
 8004012:	429a      	cmp	r2, r3
 8004014:	d020      	beq.n	8004058 <DMA_GetITStatus+0x1fc>
 8004016:	683a      	ldr	r2, [r7, #0]
 8004018:	4b60      	ldr	r3, [pc, #384]	; (800419c <DMA_GetITStatus+0x340>)
 800401a:	429a      	cmp	r2, r3
 800401c:	d01c      	beq.n	8004058 <DMA_GetITStatus+0x1fc>
 800401e:	683a      	ldr	r2, [r7, #0]
 8004020:	4b5f      	ldr	r3, [pc, #380]	; (80041a0 <DMA_GetITStatus+0x344>)
 8004022:	429a      	cmp	r2, r3
 8004024:	d018      	beq.n	8004058 <DMA_GetITStatus+0x1fc>
 8004026:	683a      	ldr	r2, [r7, #0]
 8004028:	4b5e      	ldr	r3, [pc, #376]	; (80041a4 <DMA_GetITStatus+0x348>)
 800402a:	429a      	cmp	r2, r3
 800402c:	d014      	beq.n	8004058 <DMA_GetITStatus+0x1fc>
 800402e:	683a      	ldr	r2, [r7, #0]
 8004030:	4b5d      	ldr	r3, [pc, #372]	; (80041a8 <DMA_GetITStatus+0x34c>)
 8004032:	429a      	cmp	r2, r3
 8004034:	d010      	beq.n	8004058 <DMA_GetITStatus+0x1fc>
 8004036:	683a      	ldr	r2, [r7, #0]
 8004038:	4b5c      	ldr	r3, [pc, #368]	; (80041ac <DMA_GetITStatus+0x350>)
 800403a:	429a      	cmp	r2, r3
 800403c:	d00c      	beq.n	8004058 <DMA_GetITStatus+0x1fc>
 800403e:	683a      	ldr	r2, [r7, #0]
 8004040:	4b5b      	ldr	r3, [pc, #364]	; (80041b0 <DMA_GetITStatus+0x354>)
 8004042:	429a      	cmp	r2, r3
 8004044:	d008      	beq.n	8004058 <DMA_GetITStatus+0x1fc>
 8004046:	683a      	ldr	r2, [r7, #0]
 8004048:	4b5a      	ldr	r3, [pc, #360]	; (80041b4 <DMA_GetITStatus+0x358>)
 800404a:	429a      	cmp	r2, r3
 800404c:	d004      	beq.n	8004058 <DMA_GetITStatus+0x1fc>
 800404e:	4831      	ldr	r0, [pc, #196]	; (8004114 <DMA_GetITStatus+0x2b8>)
 8004050:	f44f 6191 	mov.w	r1, #1160	; 0x488
 8004054:	f7fc fffa 	bl	800104c <assert_failed>
 
  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 8004058:	687a      	ldr	r2, [r7, #4]
 800405a:	4b57      	ldr	r3, [pc, #348]	; (80041b8 <DMA_GetITStatus+0x35c>)
 800405c:	429a      	cmp	r2, r3
 800405e:	d802      	bhi.n	8004066 <DMA_GetITStatus+0x20a>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 8004060:	4b56      	ldr	r3, [pc, #344]	; (80041bc <DMA_GetITStatus+0x360>)
 8004062:	613b      	str	r3, [r7, #16]
 8004064:	e001      	b.n	800406a <DMA_GetITStatus+0x20e>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 8004066:	4b56      	ldr	r3, [pc, #344]	; (80041c0 <DMA_GetITStatus+0x364>)
 8004068:	613b      	str	r3, [r7, #16]
  }

  /* Check if the interrupt enable bit is in the CR or FCR register */
  if ((DMA_IT & TRANSFER_IT_MASK) != (uint32_t)RESET)
 800406a:	683b      	ldr	r3, [r7, #0]
 800406c:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8004070:	f023 13c3 	bic.w	r3, r3, #12779715	; 0xc300c3
 8004074:	2b00      	cmp	r3, #0
 8004076:	d00a      	beq.n	800408e <DMA_GetITStatus+0x232>
  {
    /* Get the interrupt enable position mask in CR register */
    tmpreg = (uint32_t)((DMA_IT >> 11) & TRANSFER_IT_ENABLE_MASK);   
 8004078:	683b      	ldr	r3, [r7, #0]
 800407a:	0adb      	lsrs	r3, r3, #11
 800407c:	f003 031e 	and.w	r3, r3, #30
 8004080:	60fb      	str	r3, [r7, #12]
    
    /* Check the enable bit in CR register */
    enablestatus = (uint32_t)(DMAy_Streamx->CR & tmpreg);
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681a      	ldr	r2, [r3, #0]
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	4013      	ands	r3, r2
 800408a:	60bb      	str	r3, [r7, #8]
 800408c:	e004      	b.n	8004098 <DMA_GetITStatus+0x23c>
  }
  else 
  {
    /* Check the enable bit in FCR register */
    enablestatus = (uint32_t)(DMAy_Streamx->FCR & DMA_IT_FE); 
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	695b      	ldr	r3, [r3, #20]
 8004092:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004096:	60bb      	str	r3, [r7, #8]
  }
 
  /* Check if the interrupt pending flag is in LISR or HISR */
  if ((DMA_IT & HIGH_ISR_MASK) != (uint32_t)RESET)
 8004098:	683b      	ldr	r3, [r7, #0]
 800409a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d003      	beq.n	80040aa <DMA_GetITStatus+0x24e>
  {
    /* Get DMAy HISR register value */
    tmpreg = DMAy->HISR ;
 80040a2:	693b      	ldr	r3, [r7, #16]
 80040a4:	685b      	ldr	r3, [r3, #4]
 80040a6:	60fb      	str	r3, [r7, #12]
 80040a8:	e002      	b.n	80040b0 <DMA_GetITStatus+0x254>
  }
  else
  {
    /* Get DMAy LISR register value */
    tmpreg = DMAy->LISR ;
 80040aa:	693b      	ldr	r3, [r7, #16]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	60fb      	str	r3, [r7, #12]
  } 

  /* mask all reserved bits */
  tmpreg &= (uint32_t)RESERVED_MASK;
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 80040b6:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 80040ba:	60fb      	str	r3, [r7, #12]

  /* Check the status of the specified DMA interrupt */
  if (((tmpreg & DMA_IT) != (uint32_t)RESET) && (enablestatus != (uint32_t)RESET))
 80040bc:	68fa      	ldr	r2, [r7, #12]
 80040be:	683b      	ldr	r3, [r7, #0]
 80040c0:	4013      	ands	r3, r2
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d07e      	beq.n	80041c4 <DMA_GetITStatus+0x368>
 80040c6:	68bb      	ldr	r3, [r7, #8]
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d07b      	beq.n	80041c4 <DMA_GetITStatus+0x368>
  {
    /* DMA_IT is set */
    bitstatus = SET;
 80040cc:	2301      	movs	r3, #1
 80040ce:	75fb      	strb	r3, [r7, #23]
 80040d0:	e07a      	b.n	80041c8 <DMA_GetITStatus+0x36c>
 80040d2:	bf00      	nop
 80040d4:	40026010 	.word	0x40026010
 80040d8:	40026028 	.word	0x40026028
 80040dc:	40026040 	.word	0x40026040
 80040e0:	40026058 	.word	0x40026058
 80040e4:	40026070 	.word	0x40026070
 80040e8:	40026088 	.word	0x40026088
 80040ec:	400260a0 	.word	0x400260a0
 80040f0:	400260b8 	.word	0x400260b8
 80040f4:	40026410 	.word	0x40026410
 80040f8:	40026428 	.word	0x40026428
 80040fc:	40026440 	.word	0x40026440
 8004100:	40026458 	.word	0x40026458
 8004104:	40026470 	.word	0x40026470
 8004108:	40026488 	.word	0x40026488
 800410c:	400264a0 	.word	0x400264a0
 8004110:	400264b8 	.word	0x400264b8
 8004114:	080056dc 	.word	0x080056dc
 8004118:	10008020 	.word	0x10008020
 800411c:	10004010 	.word	0x10004010
 8004120:	10002008 	.word	0x10002008
 8004124:	10001004 	.word	0x10001004
 8004128:	90000001 	.word	0x90000001
 800412c:	10008800 	.word	0x10008800
 8004130:	10004400 	.word	0x10004400
 8004134:	10002200 	.word	0x10002200
 8004138:	10001100 	.word	0x10001100
 800413c:	90000040 	.word	0x90000040
 8004140:	10208000 	.word	0x10208000
 8004144:	10104000 	.word	0x10104000
 8004148:	10082000 	.word	0x10082000
 800414c:	10041000 	.word	0x10041000
 8004150:	90010000 	.word	0x90010000
 8004154:	18008000 	.word	0x18008000
 8004158:	14004000 	.word	0x14004000
 800415c:	12002000 	.word	0x12002000
 8004160:	11001000 	.word	0x11001000
 8004164:	90400000 	.word	0x90400000
 8004168:	20008020 	.word	0x20008020
 800416c:	20004010 	.word	0x20004010
 8004170:	20002008 	.word	0x20002008
 8004174:	20001004 	.word	0x20001004
 8004178:	a0000001 	.word	0xa0000001
 800417c:	20008800 	.word	0x20008800
 8004180:	20004400 	.word	0x20004400
 8004184:	20002200 	.word	0x20002200
 8004188:	20001100 	.word	0x20001100
 800418c:	a0000040 	.word	0xa0000040
 8004190:	20208000 	.word	0x20208000
 8004194:	20104000 	.word	0x20104000
 8004198:	20082000 	.word	0x20082000
 800419c:	20041000 	.word	0x20041000
 80041a0:	a0010000 	.word	0xa0010000
 80041a4:	28008000 	.word	0x28008000
 80041a8:	24004000 	.word	0x24004000
 80041ac:	22002000 	.word	0x22002000
 80041b0:	21001000 	.word	0x21001000
 80041b4:	a0400000 	.word	0xa0400000
 80041b8:	4002640f 	.word	0x4002640f
 80041bc:	40026000 	.word	0x40026000
 80041c0:	40026400 	.word	0x40026400
  }
  else
  {
    /* DMA_IT is reset */
    bitstatus = RESET;
 80041c4:	2300      	movs	r3, #0
 80041c6:	75fb      	strb	r3, [r7, #23]
  }

  /* Return the DMA_IT status */
  return  bitstatus;
 80041c8:	7dfb      	ldrb	r3, [r7, #23]
}
 80041ca:	4618      	mov	r0, r3
 80041cc:	3718      	adds	r7, #24
 80041ce:	46bd      	mov	sp, r7
 80041d0:	bd80      	pop	{r7, pc}
 80041d2:	bf00      	nop

080041d4 <DMA_ClearITPendingBit>:
  *            @arg DMA_IT_FEIFx:  Streamx FIFO error interrupt
  *         Where x can be 0 to 7 to select the DMA Stream.
  * @retval None
  */
void DMA_ClearITPendingBit(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT)
{
 80041d4:	b580      	push	{r7, lr}
 80041d6:	b084      	sub	sp, #16
 80041d8:	af00      	add	r7, sp, #0
 80041da:	6078      	str	r0, [r7, #4]
 80041dc:	6039      	str	r1, [r7, #0]
  DMA_TypeDef* DMAy;

  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
 80041de:	687a      	ldr	r2, [r7, #4]
 80041e0:	4b3d      	ldr	r3, [pc, #244]	; (80042d8 <DMA_ClearITPendingBit+0x104>)
 80041e2:	429a      	cmp	r2, r3
 80041e4:	d040      	beq.n	8004268 <DMA_ClearITPendingBit+0x94>
 80041e6:	687a      	ldr	r2, [r7, #4]
 80041e8:	4b3c      	ldr	r3, [pc, #240]	; (80042dc <DMA_ClearITPendingBit+0x108>)
 80041ea:	429a      	cmp	r2, r3
 80041ec:	d03c      	beq.n	8004268 <DMA_ClearITPendingBit+0x94>
 80041ee:	687a      	ldr	r2, [r7, #4]
 80041f0:	4b3b      	ldr	r3, [pc, #236]	; (80042e0 <DMA_ClearITPendingBit+0x10c>)
 80041f2:	429a      	cmp	r2, r3
 80041f4:	d038      	beq.n	8004268 <DMA_ClearITPendingBit+0x94>
 80041f6:	687a      	ldr	r2, [r7, #4]
 80041f8:	4b3a      	ldr	r3, [pc, #232]	; (80042e4 <DMA_ClearITPendingBit+0x110>)
 80041fa:	429a      	cmp	r2, r3
 80041fc:	d034      	beq.n	8004268 <DMA_ClearITPendingBit+0x94>
 80041fe:	687a      	ldr	r2, [r7, #4]
 8004200:	4b39      	ldr	r3, [pc, #228]	; (80042e8 <DMA_ClearITPendingBit+0x114>)
 8004202:	429a      	cmp	r2, r3
 8004204:	d030      	beq.n	8004268 <DMA_ClearITPendingBit+0x94>
 8004206:	687a      	ldr	r2, [r7, #4]
 8004208:	4b38      	ldr	r3, [pc, #224]	; (80042ec <DMA_ClearITPendingBit+0x118>)
 800420a:	429a      	cmp	r2, r3
 800420c:	d02c      	beq.n	8004268 <DMA_ClearITPendingBit+0x94>
 800420e:	687a      	ldr	r2, [r7, #4]
 8004210:	4b37      	ldr	r3, [pc, #220]	; (80042f0 <DMA_ClearITPendingBit+0x11c>)
 8004212:	429a      	cmp	r2, r3
 8004214:	d028      	beq.n	8004268 <DMA_ClearITPendingBit+0x94>
 8004216:	687a      	ldr	r2, [r7, #4]
 8004218:	4b36      	ldr	r3, [pc, #216]	; (80042f4 <DMA_ClearITPendingBit+0x120>)
 800421a:	429a      	cmp	r2, r3
 800421c:	d024      	beq.n	8004268 <DMA_ClearITPendingBit+0x94>
 800421e:	687a      	ldr	r2, [r7, #4]
 8004220:	4b35      	ldr	r3, [pc, #212]	; (80042f8 <DMA_ClearITPendingBit+0x124>)
 8004222:	429a      	cmp	r2, r3
 8004224:	d020      	beq.n	8004268 <DMA_ClearITPendingBit+0x94>
 8004226:	687a      	ldr	r2, [r7, #4]
 8004228:	4b34      	ldr	r3, [pc, #208]	; (80042fc <DMA_ClearITPendingBit+0x128>)
 800422a:	429a      	cmp	r2, r3
 800422c:	d01c      	beq.n	8004268 <DMA_ClearITPendingBit+0x94>
 800422e:	687a      	ldr	r2, [r7, #4]
 8004230:	4b33      	ldr	r3, [pc, #204]	; (8004300 <DMA_ClearITPendingBit+0x12c>)
 8004232:	429a      	cmp	r2, r3
 8004234:	d018      	beq.n	8004268 <DMA_ClearITPendingBit+0x94>
 8004236:	687a      	ldr	r2, [r7, #4]
 8004238:	4b32      	ldr	r3, [pc, #200]	; (8004304 <DMA_ClearITPendingBit+0x130>)
 800423a:	429a      	cmp	r2, r3
 800423c:	d014      	beq.n	8004268 <DMA_ClearITPendingBit+0x94>
 800423e:	687a      	ldr	r2, [r7, #4]
 8004240:	4b31      	ldr	r3, [pc, #196]	; (8004308 <DMA_ClearITPendingBit+0x134>)
 8004242:	429a      	cmp	r2, r3
 8004244:	d010      	beq.n	8004268 <DMA_ClearITPendingBit+0x94>
 8004246:	687a      	ldr	r2, [r7, #4]
 8004248:	4b30      	ldr	r3, [pc, #192]	; (800430c <DMA_ClearITPendingBit+0x138>)
 800424a:	429a      	cmp	r2, r3
 800424c:	d00c      	beq.n	8004268 <DMA_ClearITPendingBit+0x94>
 800424e:	687a      	ldr	r2, [r7, #4]
 8004250:	4b2f      	ldr	r3, [pc, #188]	; (8004310 <DMA_ClearITPendingBit+0x13c>)
 8004252:	429a      	cmp	r2, r3
 8004254:	d008      	beq.n	8004268 <DMA_ClearITPendingBit+0x94>
 8004256:	687a      	ldr	r2, [r7, #4]
 8004258:	4b2e      	ldr	r3, [pc, #184]	; (8004314 <DMA_ClearITPendingBit+0x140>)
 800425a:	429a      	cmp	r2, r3
 800425c:	d004      	beq.n	8004268 <DMA_ClearITPendingBit+0x94>
 800425e:	482e      	ldr	r0, [pc, #184]	; (8004318 <DMA_ClearITPendingBit+0x144>)
 8004260:	f240 41d7 	movw	r1, #1239	; 0x4d7
 8004264:	f7fc fef2 	bl	800104c <assert_failed>
  assert_param(IS_DMA_CLEAR_IT(DMA_IT));
 8004268:	683b      	ldr	r3, [r7, #0]
 800426a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800426e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8004272:	d00c      	beq.n	800428e <DMA_ClearITPendingBit+0xba>
 8004274:	683b      	ldr	r3, [r7, #0]
 8004276:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800427a:	2b00      	cmp	r3, #0
 800427c:	d007      	beq.n	800428e <DMA_ClearITPendingBit+0xba>
 800427e:	683b      	ldr	r3, [r7, #0]
 8004280:	2b00      	cmp	r3, #0
 8004282:	d004      	beq.n	800428e <DMA_ClearITPendingBit+0xba>
 8004284:	683a      	ldr	r2, [r7, #0]
 8004286:	4b25      	ldr	r3, [pc, #148]	; (800431c <DMA_ClearITPendingBit+0x148>)
 8004288:	4013      	ands	r3, r2
 800428a:	2b00      	cmp	r3, #0
 800428c:	d004      	beq.n	8004298 <DMA_ClearITPendingBit+0xc4>
 800428e:	4822      	ldr	r0, [pc, #136]	; (8004318 <DMA_ClearITPendingBit+0x144>)
 8004290:	f44f 619b 	mov.w	r1, #1240	; 0x4d8
 8004294:	f7fc feda 	bl	800104c <assert_failed>

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 8004298:	687a      	ldr	r2, [r7, #4]
 800429a:	4b21      	ldr	r3, [pc, #132]	; (8004320 <DMA_ClearITPendingBit+0x14c>)
 800429c:	429a      	cmp	r2, r3
 800429e:	d802      	bhi.n	80042a6 <DMA_ClearITPendingBit+0xd2>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 80042a0:	4b20      	ldr	r3, [pc, #128]	; (8004324 <DMA_ClearITPendingBit+0x150>)
 80042a2:	60fb      	str	r3, [r7, #12]
 80042a4:	e001      	b.n	80042aa <DMA_ClearITPendingBit+0xd6>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 80042a6:	4b20      	ldr	r3, [pc, #128]	; (8004328 <DMA_ClearITPendingBit+0x154>)
 80042a8:	60fb      	str	r3, [r7, #12]
  }

  /* Check if LIFCR or HIFCR register is targeted */
  if ((DMA_IT & HIGH_ISR_MASK) != (uint32_t)RESET)
 80042aa:	683b      	ldr	r3, [r7, #0]
 80042ac:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d007      	beq.n	80042c4 <DMA_ClearITPendingBit+0xf0>
  {
    /* Set DMAy HIFCR register clear interrupt bits */
    DMAy->HIFCR = (uint32_t)(DMA_IT & RESERVED_MASK);
 80042b4:	683b      	ldr	r3, [r7, #0]
 80042b6:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 80042ba:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 80042be:	68fa      	ldr	r2, [r7, #12]
 80042c0:	60d3      	str	r3, [r2, #12]
 80042c2:	e006      	b.n	80042d2 <DMA_ClearITPendingBit+0xfe>
  }
  else 
  {
    /* Set DMAy LIFCR register clear interrupt bits */
    DMAy->LIFCR = (uint32_t)(DMA_IT & RESERVED_MASK);
 80042c4:	683b      	ldr	r3, [r7, #0]
 80042c6:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 80042ca:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 80042ce:	68fa      	ldr	r2, [r7, #12]
 80042d0:	6093      	str	r3, [r2, #8]
  }   
}
 80042d2:	3710      	adds	r7, #16
 80042d4:	46bd      	mov	sp, r7
 80042d6:	bd80      	pop	{r7, pc}
 80042d8:	40026010 	.word	0x40026010
 80042dc:	40026028 	.word	0x40026028
 80042e0:	40026040 	.word	0x40026040
 80042e4:	40026058 	.word	0x40026058
 80042e8:	40026070 	.word	0x40026070
 80042ec:	40026088 	.word	0x40026088
 80042f0:	400260a0 	.word	0x400260a0
 80042f4:	400260b8 	.word	0x400260b8
 80042f8:	40026410 	.word	0x40026410
 80042fc:	40026428 	.word	0x40026428
 8004300:	40026440 	.word	0x40026440
 8004304:	40026458 	.word	0x40026458
 8004308:	40026470 	.word	0x40026470
 800430c:	40026488 	.word	0x40026488
 8004310:	400264a0 	.word	0x400264a0
 8004314:	400264b8 	.word	0x400264b8
 8004318:	080056dc 	.word	0x080056dc
 800431c:	40820082 	.word	0x40820082
 8004320:	4002640f 	.word	0x4002640f
 8004324:	40026000 	.word	0x40026000
 8004328:	40026400 	.word	0x40026400

0800432c <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 800432c:	b580      	push	{r7, lr}
 800432e:	b086      	sub	sp, #24
 8004330:	af00      	add	r7, sp, #0
 8004332:	6078      	str	r0, [r7, #4]
 8004334:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 8004336:	2300      	movs	r3, #0
 8004338:	617b      	str	r3, [r7, #20]
 800433a:	2300      	movs	r3, #0
 800433c:	613b      	str	r3, [r7, #16]
 800433e:	2300      	movs	r3, #0
 8004340:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
 8004342:	687a      	ldr	r2, [r7, #4]
 8004344:	4b7a      	ldr	r3, [pc, #488]	; (8004530 <GPIO_Init+0x204>)
 8004346:	429a      	cmp	r2, r3
 8004348:	d023      	beq.n	8004392 <GPIO_Init+0x66>
 800434a:	687a      	ldr	r2, [r7, #4]
 800434c:	4b79      	ldr	r3, [pc, #484]	; (8004534 <GPIO_Init+0x208>)
 800434e:	429a      	cmp	r2, r3
 8004350:	d01f      	beq.n	8004392 <GPIO_Init+0x66>
 8004352:	687a      	ldr	r2, [r7, #4]
 8004354:	4b78      	ldr	r3, [pc, #480]	; (8004538 <GPIO_Init+0x20c>)
 8004356:	429a      	cmp	r2, r3
 8004358:	d01b      	beq.n	8004392 <GPIO_Init+0x66>
 800435a:	687a      	ldr	r2, [r7, #4]
 800435c:	4b77      	ldr	r3, [pc, #476]	; (800453c <GPIO_Init+0x210>)
 800435e:	429a      	cmp	r2, r3
 8004360:	d017      	beq.n	8004392 <GPIO_Init+0x66>
 8004362:	687a      	ldr	r2, [r7, #4]
 8004364:	4b76      	ldr	r3, [pc, #472]	; (8004540 <GPIO_Init+0x214>)
 8004366:	429a      	cmp	r2, r3
 8004368:	d013      	beq.n	8004392 <GPIO_Init+0x66>
 800436a:	687a      	ldr	r2, [r7, #4]
 800436c:	4b75      	ldr	r3, [pc, #468]	; (8004544 <GPIO_Init+0x218>)
 800436e:	429a      	cmp	r2, r3
 8004370:	d00f      	beq.n	8004392 <GPIO_Init+0x66>
 8004372:	687a      	ldr	r2, [r7, #4]
 8004374:	4b74      	ldr	r3, [pc, #464]	; (8004548 <GPIO_Init+0x21c>)
 8004376:	429a      	cmp	r2, r3
 8004378:	d00b      	beq.n	8004392 <GPIO_Init+0x66>
 800437a:	687a      	ldr	r2, [r7, #4]
 800437c:	4b73      	ldr	r3, [pc, #460]	; (800454c <GPIO_Init+0x220>)
 800437e:	429a      	cmp	r2, r3
 8004380:	d007      	beq.n	8004392 <GPIO_Init+0x66>
 8004382:	687a      	ldr	r2, [r7, #4]
 8004384:	4b72      	ldr	r3, [pc, #456]	; (8004550 <GPIO_Init+0x224>)
 8004386:	429a      	cmp	r2, r3
 8004388:	d003      	beq.n	8004392 <GPIO_Init+0x66>
 800438a:	4872      	ldr	r0, [pc, #456]	; (8004554 <GPIO_Init+0x228>)
 800438c:	21bb      	movs	r1, #187	; 0xbb
 800438e:	f7fc fe5d 	bl	800104c <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));
 8004392:	683b      	ldr	r3, [r7, #0]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	2b00      	cmp	r3, #0
 8004398:	d103      	bne.n	80043a2 <GPIO_Init+0x76>
 800439a:	486e      	ldr	r0, [pc, #440]	; (8004554 <GPIO_Init+0x228>)
 800439c:	21bc      	movs	r1, #188	; 0xbc
 800439e:	f7fc fe55 	bl	800104c <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
 80043a2:	683b      	ldr	r3, [r7, #0]
 80043a4:	791b      	ldrb	r3, [r3, #4]
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d00f      	beq.n	80043ca <GPIO_Init+0x9e>
 80043aa:	683b      	ldr	r3, [r7, #0]
 80043ac:	791b      	ldrb	r3, [r3, #4]
 80043ae:	2b01      	cmp	r3, #1
 80043b0:	d00b      	beq.n	80043ca <GPIO_Init+0x9e>
 80043b2:	683b      	ldr	r3, [r7, #0]
 80043b4:	791b      	ldrb	r3, [r3, #4]
 80043b6:	2b02      	cmp	r3, #2
 80043b8:	d007      	beq.n	80043ca <GPIO_Init+0x9e>
 80043ba:	683b      	ldr	r3, [r7, #0]
 80043bc:	791b      	ldrb	r3, [r3, #4]
 80043be:	2b03      	cmp	r3, #3
 80043c0:	d003      	beq.n	80043ca <GPIO_Init+0x9e>
 80043c2:	4864      	ldr	r0, [pc, #400]	; (8004554 <GPIO_Init+0x228>)
 80043c4:	21bd      	movs	r1, #189	; 0xbd
 80043c6:	f7fc fe41 	bl	800104c <assert_failed>
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));
 80043ca:	683b      	ldr	r3, [r7, #0]
 80043cc:	79db      	ldrb	r3, [r3, #7]
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d00b      	beq.n	80043ea <GPIO_Init+0xbe>
 80043d2:	683b      	ldr	r3, [r7, #0]
 80043d4:	79db      	ldrb	r3, [r3, #7]
 80043d6:	2b01      	cmp	r3, #1
 80043d8:	d007      	beq.n	80043ea <GPIO_Init+0xbe>
 80043da:	683b      	ldr	r3, [r7, #0]
 80043dc:	79db      	ldrb	r3, [r3, #7]
 80043de:	2b02      	cmp	r3, #2
 80043e0:	d003      	beq.n	80043ea <GPIO_Init+0xbe>
 80043e2:	485c      	ldr	r0, [pc, #368]	; (8004554 <GPIO_Init+0x228>)
 80043e4:	21be      	movs	r1, #190	; 0xbe
 80043e6:	f7fc fe31 	bl	800104c <assert_failed>

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80043ea:	2300      	movs	r3, #0
 80043ec:	617b      	str	r3, [r7, #20]
 80043ee:	e097      	b.n	8004520 <GPIO_Init+0x1f4>
  {
    pos = ((uint32_t)0x01) << pinpos;
 80043f0:	697b      	ldr	r3, [r7, #20]
 80043f2:	2201      	movs	r2, #1
 80043f4:	fa02 f303 	lsl.w	r3, r2, r3
 80043f8:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 80043fa:	683b      	ldr	r3, [r7, #0]
 80043fc:	681a      	ldr	r2, [r3, #0]
 80043fe:	693b      	ldr	r3, [r7, #16]
 8004400:	4013      	ands	r3, r2
 8004402:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8004404:	68fa      	ldr	r2, [r7, #12]
 8004406:	693b      	ldr	r3, [r7, #16]
 8004408:	429a      	cmp	r2, r3
 800440a:	f040 8086 	bne.w	800451a <GPIO_Init+0x1ee>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681a      	ldr	r2, [r3, #0]
 8004412:	697b      	ldr	r3, [r7, #20]
 8004414:	005b      	lsls	r3, r3, #1
 8004416:	2103      	movs	r1, #3
 8004418:	fa01 f303 	lsl.w	r3, r1, r3
 800441c:	43db      	mvns	r3, r3
 800441e:	401a      	ands	r2, r3
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681a      	ldr	r2, [r3, #0]
 8004428:	683b      	ldr	r3, [r7, #0]
 800442a:	791b      	ldrb	r3, [r3, #4]
 800442c:	4619      	mov	r1, r3
 800442e:	697b      	ldr	r3, [r7, #20]
 8004430:	005b      	lsls	r3, r3, #1
 8004432:	fa01 f303 	lsl.w	r3, r1, r3
 8004436:	431a      	orrs	r2, r3
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 800443c:	683b      	ldr	r3, [r7, #0]
 800443e:	791b      	ldrb	r3, [r3, #4]
 8004440:	2b01      	cmp	r3, #1
 8004442:	d003      	beq.n	800444c <GPIO_Init+0x120>
 8004444:	683b      	ldr	r3, [r7, #0]
 8004446:	791b      	ldrb	r3, [r3, #4]
 8004448:	2b02      	cmp	r3, #2
 800444a:	d14e      	bne.n	80044ea <GPIO_Init+0x1be>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
 800444c:	683b      	ldr	r3, [r7, #0]
 800444e:	795b      	ldrb	r3, [r3, #5]
 8004450:	2b00      	cmp	r3, #0
 8004452:	d00f      	beq.n	8004474 <GPIO_Init+0x148>
 8004454:	683b      	ldr	r3, [r7, #0]
 8004456:	795b      	ldrb	r3, [r3, #5]
 8004458:	2b01      	cmp	r3, #1
 800445a:	d00b      	beq.n	8004474 <GPIO_Init+0x148>
 800445c:	683b      	ldr	r3, [r7, #0]
 800445e:	795b      	ldrb	r3, [r3, #5]
 8004460:	2b02      	cmp	r3, #2
 8004462:	d007      	beq.n	8004474 <GPIO_Init+0x148>
 8004464:	683b      	ldr	r3, [r7, #0]
 8004466:	795b      	ldrb	r3, [r3, #5]
 8004468:	2b03      	cmp	r3, #3
 800446a:	d003      	beq.n	8004474 <GPIO_Init+0x148>
 800446c:	4839      	ldr	r0, [pc, #228]	; (8004554 <GPIO_Init+0x228>)
 800446e:	21d0      	movs	r1, #208	; 0xd0
 8004470:	f7fc fdec 	bl	800104c <assert_failed>

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	689a      	ldr	r2, [r3, #8]
 8004478:	697b      	ldr	r3, [r7, #20]
 800447a:	005b      	lsls	r3, r3, #1
 800447c:	2103      	movs	r1, #3
 800447e:	fa01 f303 	lsl.w	r3, r1, r3
 8004482:	43db      	mvns	r3, r3
 8004484:	401a      	ands	r2, r3
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	689a      	ldr	r2, [r3, #8]
 800448e:	683b      	ldr	r3, [r7, #0]
 8004490:	795b      	ldrb	r3, [r3, #5]
 8004492:	4619      	mov	r1, r3
 8004494:	697b      	ldr	r3, [r7, #20]
 8004496:	005b      	lsls	r3, r3, #1
 8004498:	fa01 f303 	lsl.w	r3, r1, r3
 800449c:	431a      	orrs	r2, r3
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));
 80044a2:	683b      	ldr	r3, [r7, #0]
 80044a4:	799b      	ldrb	r3, [r3, #6]
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d007      	beq.n	80044ba <GPIO_Init+0x18e>
 80044aa:	683b      	ldr	r3, [r7, #0]
 80044ac:	799b      	ldrb	r3, [r3, #6]
 80044ae:	2b01      	cmp	r3, #1
 80044b0:	d003      	beq.n	80044ba <GPIO_Init+0x18e>
 80044b2:	4828      	ldr	r0, [pc, #160]	; (8004554 <GPIO_Init+0x228>)
 80044b4:	21d7      	movs	r1, #215	; 0xd7
 80044b6:	f7fc fdc9 	bl	800104c <assert_failed>

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	685a      	ldr	r2, [r3, #4]
 80044be:	697b      	ldr	r3, [r7, #20]
 80044c0:	b29b      	uxth	r3, r3
 80044c2:	2101      	movs	r1, #1
 80044c4:	fa01 f303 	lsl.w	r3, r1, r3
 80044c8:	43db      	mvns	r3, r3
 80044ca:	401a      	ands	r2, r3
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	685a      	ldr	r2, [r3, #4]
 80044d4:	683b      	ldr	r3, [r7, #0]
 80044d6:	799b      	ldrb	r3, [r3, #6]
 80044d8:	4619      	mov	r1, r3
 80044da:	697b      	ldr	r3, [r7, #20]
 80044dc:	b29b      	uxth	r3, r3
 80044de:	fa01 f303 	lsl.w	r3, r1, r3
 80044e2:	b29b      	uxth	r3, r3
 80044e4:	431a      	orrs	r2, r3
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	68da      	ldr	r2, [r3, #12]
 80044ee:	697b      	ldr	r3, [r7, #20]
 80044f0:	b29b      	uxth	r3, r3
 80044f2:	005b      	lsls	r3, r3, #1
 80044f4:	2103      	movs	r1, #3
 80044f6:	fa01 f303 	lsl.w	r3, r1, r3
 80044fa:	43db      	mvns	r3, r3
 80044fc:	401a      	ands	r2, r3
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	68da      	ldr	r2, [r3, #12]
 8004506:	683b      	ldr	r3, [r7, #0]
 8004508:	79db      	ldrb	r3, [r3, #7]
 800450a:	4619      	mov	r1, r3
 800450c:	697b      	ldr	r3, [r7, #20]
 800450e:	005b      	lsls	r3, r3, #1
 8004510:	fa01 f303 	lsl.w	r3, r1, r3
 8004514:	431a      	orrs	r2, r3
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	60da      	str	r2, [r3, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 800451a:	697b      	ldr	r3, [r7, #20]
 800451c:	3301      	adds	r3, #1
 800451e:	617b      	str	r3, [r7, #20]
 8004520:	697b      	ldr	r3, [r7, #20]
 8004522:	2b0f      	cmp	r3, #15
 8004524:	f67f af64 	bls.w	80043f0 <GPIO_Init+0xc4>
      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
    }
  }
}
 8004528:	3718      	adds	r7, #24
 800452a:	46bd      	mov	sp, r7
 800452c:	bd80      	pop	{r7, pc}
 800452e:	bf00      	nop
 8004530:	40020000 	.word	0x40020000
 8004534:	40020400 	.word	0x40020400
 8004538:	40020800 	.word	0x40020800
 800453c:	40020c00 	.word	0x40020c00
 8004540:	40021000 	.word	0x40021000
 8004544:	40021400 	.word	0x40021400
 8004548:	40021800 	.word	0x40021800
 800454c:	40021c00 	.word	0x40021c00
 8004550:	40022000 	.word	0x40022000
 8004554:	0800572c 	.word	0x0800572c

08004558 <GPIO_PinAFConfig>:
  *            @arg GPIO_AF_DCMI: Connect DCMI pins to AF13
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 8004558:	b580      	push	{r7, lr}
 800455a:	b084      	sub	sp, #16
 800455c:	af00      	add	r7, sp, #0
 800455e:	6078      	str	r0, [r7, #4]
 8004560:	4613      	mov	r3, r2
 8004562:	460a      	mov	r2, r1
 8004564:	807a      	strh	r2, [r7, #2]
 8004566:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 8004568:	2300      	movs	r3, #0
 800456a:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 800456c:	2300      	movs	r3, #0
 800456e:	60bb      	str	r3, [r7, #8]
  
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
 8004570:	687a      	ldr	r2, [r7, #4]
 8004572:	4b83      	ldr	r3, [pc, #524]	; (8004780 <GPIO_PinAFConfig+0x228>)
 8004574:	429a      	cmp	r2, r3
 8004576:	d024      	beq.n	80045c2 <GPIO_PinAFConfig+0x6a>
 8004578:	687a      	ldr	r2, [r7, #4]
 800457a:	4b82      	ldr	r3, [pc, #520]	; (8004784 <GPIO_PinAFConfig+0x22c>)
 800457c:	429a      	cmp	r2, r3
 800457e:	d020      	beq.n	80045c2 <GPIO_PinAFConfig+0x6a>
 8004580:	687a      	ldr	r2, [r7, #4]
 8004582:	4b81      	ldr	r3, [pc, #516]	; (8004788 <GPIO_PinAFConfig+0x230>)
 8004584:	429a      	cmp	r2, r3
 8004586:	d01c      	beq.n	80045c2 <GPIO_PinAFConfig+0x6a>
 8004588:	687a      	ldr	r2, [r7, #4]
 800458a:	4b80      	ldr	r3, [pc, #512]	; (800478c <GPIO_PinAFConfig+0x234>)
 800458c:	429a      	cmp	r2, r3
 800458e:	d018      	beq.n	80045c2 <GPIO_PinAFConfig+0x6a>
 8004590:	687a      	ldr	r2, [r7, #4]
 8004592:	4b7f      	ldr	r3, [pc, #508]	; (8004790 <GPIO_PinAFConfig+0x238>)
 8004594:	429a      	cmp	r2, r3
 8004596:	d014      	beq.n	80045c2 <GPIO_PinAFConfig+0x6a>
 8004598:	687a      	ldr	r2, [r7, #4]
 800459a:	4b7e      	ldr	r3, [pc, #504]	; (8004794 <GPIO_PinAFConfig+0x23c>)
 800459c:	429a      	cmp	r2, r3
 800459e:	d010      	beq.n	80045c2 <GPIO_PinAFConfig+0x6a>
 80045a0:	687a      	ldr	r2, [r7, #4]
 80045a2:	4b7d      	ldr	r3, [pc, #500]	; (8004798 <GPIO_PinAFConfig+0x240>)
 80045a4:	429a      	cmp	r2, r3
 80045a6:	d00c      	beq.n	80045c2 <GPIO_PinAFConfig+0x6a>
 80045a8:	687a      	ldr	r2, [r7, #4]
 80045aa:	4b7c      	ldr	r3, [pc, #496]	; (800479c <GPIO_PinAFConfig+0x244>)
 80045ac:	429a      	cmp	r2, r3
 80045ae:	d008      	beq.n	80045c2 <GPIO_PinAFConfig+0x6a>
 80045b0:	687a      	ldr	r2, [r7, #4]
 80045b2:	4b7b      	ldr	r3, [pc, #492]	; (80047a0 <GPIO_PinAFConfig+0x248>)
 80045b4:	429a      	cmp	r2, r3
 80045b6:	d004      	beq.n	80045c2 <GPIO_PinAFConfig+0x6a>
 80045b8:	487a      	ldr	r0, [pc, #488]	; (80047a4 <GPIO_PinAFConfig+0x24c>)
 80045ba:	f240 2117 	movw	r1, #535	; 0x217
 80045be:	f7fc fd45 	bl	800104c <assert_failed>
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
 80045c2:	887b      	ldrh	r3, [r7, #2]
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d031      	beq.n	800462c <GPIO_PinAFConfig+0xd4>
 80045c8:	887b      	ldrh	r3, [r7, #2]
 80045ca:	2b01      	cmp	r3, #1
 80045cc:	d02e      	beq.n	800462c <GPIO_PinAFConfig+0xd4>
 80045ce:	887b      	ldrh	r3, [r7, #2]
 80045d0:	2b02      	cmp	r3, #2
 80045d2:	d02b      	beq.n	800462c <GPIO_PinAFConfig+0xd4>
 80045d4:	887b      	ldrh	r3, [r7, #2]
 80045d6:	2b03      	cmp	r3, #3
 80045d8:	d028      	beq.n	800462c <GPIO_PinAFConfig+0xd4>
 80045da:	887b      	ldrh	r3, [r7, #2]
 80045dc:	2b04      	cmp	r3, #4
 80045de:	d025      	beq.n	800462c <GPIO_PinAFConfig+0xd4>
 80045e0:	887b      	ldrh	r3, [r7, #2]
 80045e2:	2b05      	cmp	r3, #5
 80045e4:	d022      	beq.n	800462c <GPIO_PinAFConfig+0xd4>
 80045e6:	887b      	ldrh	r3, [r7, #2]
 80045e8:	2b06      	cmp	r3, #6
 80045ea:	d01f      	beq.n	800462c <GPIO_PinAFConfig+0xd4>
 80045ec:	887b      	ldrh	r3, [r7, #2]
 80045ee:	2b07      	cmp	r3, #7
 80045f0:	d01c      	beq.n	800462c <GPIO_PinAFConfig+0xd4>
 80045f2:	887b      	ldrh	r3, [r7, #2]
 80045f4:	2b08      	cmp	r3, #8
 80045f6:	d019      	beq.n	800462c <GPIO_PinAFConfig+0xd4>
 80045f8:	887b      	ldrh	r3, [r7, #2]
 80045fa:	2b09      	cmp	r3, #9
 80045fc:	d016      	beq.n	800462c <GPIO_PinAFConfig+0xd4>
 80045fe:	887b      	ldrh	r3, [r7, #2]
 8004600:	2b0a      	cmp	r3, #10
 8004602:	d013      	beq.n	800462c <GPIO_PinAFConfig+0xd4>
 8004604:	887b      	ldrh	r3, [r7, #2]
 8004606:	2b0b      	cmp	r3, #11
 8004608:	d010      	beq.n	800462c <GPIO_PinAFConfig+0xd4>
 800460a:	887b      	ldrh	r3, [r7, #2]
 800460c:	2b0c      	cmp	r3, #12
 800460e:	d00d      	beq.n	800462c <GPIO_PinAFConfig+0xd4>
 8004610:	887b      	ldrh	r3, [r7, #2]
 8004612:	2b0d      	cmp	r3, #13
 8004614:	d00a      	beq.n	800462c <GPIO_PinAFConfig+0xd4>
 8004616:	887b      	ldrh	r3, [r7, #2]
 8004618:	2b0e      	cmp	r3, #14
 800461a:	d007      	beq.n	800462c <GPIO_PinAFConfig+0xd4>
 800461c:	887b      	ldrh	r3, [r7, #2]
 800461e:	2b0f      	cmp	r3, #15
 8004620:	d004      	beq.n	800462c <GPIO_PinAFConfig+0xd4>
 8004622:	4860      	ldr	r0, [pc, #384]	; (80047a4 <GPIO_PinAFConfig+0x24c>)
 8004624:	f44f 7106 	mov.w	r1, #536	; 0x218
 8004628:	f7fc fd10 	bl	800104c <assert_failed>
  assert_param(IS_GPIO_AF(GPIO_AF));
 800462c:	787b      	ldrb	r3, [r7, #1]
 800462e:	2b00      	cmp	r3, #0
 8004630:	d06d      	beq.n	800470e <GPIO_PinAFConfig+0x1b6>
 8004632:	787b      	ldrb	r3, [r7, #1]
 8004634:	2b09      	cmp	r3, #9
 8004636:	d06a      	beq.n	800470e <GPIO_PinAFConfig+0x1b6>
 8004638:	787b      	ldrb	r3, [r7, #1]
 800463a:	2b00      	cmp	r3, #0
 800463c:	d067      	beq.n	800470e <GPIO_PinAFConfig+0x1b6>
 800463e:	787b      	ldrb	r3, [r7, #1]
 8004640:	2b00      	cmp	r3, #0
 8004642:	d064      	beq.n	800470e <GPIO_PinAFConfig+0x1b6>
 8004644:	787b      	ldrb	r3, [r7, #1]
 8004646:	2b00      	cmp	r3, #0
 8004648:	d061      	beq.n	800470e <GPIO_PinAFConfig+0x1b6>
 800464a:	787b      	ldrb	r3, [r7, #1]
 800464c:	2b00      	cmp	r3, #0
 800464e:	d05e      	beq.n	800470e <GPIO_PinAFConfig+0x1b6>
 8004650:	787b      	ldrb	r3, [r7, #1]
 8004652:	2b01      	cmp	r3, #1
 8004654:	d05b      	beq.n	800470e <GPIO_PinAFConfig+0x1b6>
 8004656:	787b      	ldrb	r3, [r7, #1]
 8004658:	2b01      	cmp	r3, #1
 800465a:	d058      	beq.n	800470e <GPIO_PinAFConfig+0x1b6>
 800465c:	787b      	ldrb	r3, [r7, #1]
 800465e:	2b02      	cmp	r3, #2
 8004660:	d055      	beq.n	800470e <GPIO_PinAFConfig+0x1b6>
 8004662:	787b      	ldrb	r3, [r7, #1]
 8004664:	2b02      	cmp	r3, #2
 8004666:	d052      	beq.n	800470e <GPIO_PinAFConfig+0x1b6>
 8004668:	787b      	ldrb	r3, [r7, #1]
 800466a:	2b02      	cmp	r3, #2
 800466c:	d04f      	beq.n	800470e <GPIO_PinAFConfig+0x1b6>
 800466e:	787b      	ldrb	r3, [r7, #1]
 8004670:	2b03      	cmp	r3, #3
 8004672:	d04c      	beq.n	800470e <GPIO_PinAFConfig+0x1b6>
 8004674:	787b      	ldrb	r3, [r7, #1]
 8004676:	2b04      	cmp	r3, #4
 8004678:	d049      	beq.n	800470e <GPIO_PinAFConfig+0x1b6>
 800467a:	787b      	ldrb	r3, [r7, #1]
 800467c:	2b04      	cmp	r3, #4
 800467e:	d046      	beq.n	800470e <GPIO_PinAFConfig+0x1b6>
 8004680:	787b      	ldrb	r3, [r7, #1]
 8004682:	2b04      	cmp	r3, #4
 8004684:	d043      	beq.n	800470e <GPIO_PinAFConfig+0x1b6>
 8004686:	787b      	ldrb	r3, [r7, #1]
 8004688:	2b05      	cmp	r3, #5
 800468a:	d040      	beq.n	800470e <GPIO_PinAFConfig+0x1b6>
 800468c:	787b      	ldrb	r3, [r7, #1]
 800468e:	2b05      	cmp	r3, #5
 8004690:	d03d      	beq.n	800470e <GPIO_PinAFConfig+0x1b6>
 8004692:	787b      	ldrb	r3, [r7, #1]
 8004694:	2b09      	cmp	r3, #9
 8004696:	d03a      	beq.n	800470e <GPIO_PinAFConfig+0x1b6>
 8004698:	787b      	ldrb	r3, [r7, #1]
 800469a:	2b06      	cmp	r3, #6
 800469c:	d037      	beq.n	800470e <GPIO_PinAFConfig+0x1b6>
 800469e:	787b      	ldrb	r3, [r7, #1]
 80046a0:	2b09      	cmp	r3, #9
 80046a2:	d034      	beq.n	800470e <GPIO_PinAFConfig+0x1b6>
 80046a4:	787b      	ldrb	r3, [r7, #1]
 80046a6:	2b07      	cmp	r3, #7
 80046a8:	d031      	beq.n	800470e <GPIO_PinAFConfig+0x1b6>
 80046aa:	787b      	ldrb	r3, [r7, #1]
 80046ac:	2b07      	cmp	r3, #7
 80046ae:	d02e      	beq.n	800470e <GPIO_PinAFConfig+0x1b6>
 80046b0:	787b      	ldrb	r3, [r7, #1]
 80046b2:	2b07      	cmp	r3, #7
 80046b4:	d02b      	beq.n	800470e <GPIO_PinAFConfig+0x1b6>
 80046b6:	787b      	ldrb	r3, [r7, #1]
 80046b8:	2b08      	cmp	r3, #8
 80046ba:	d028      	beq.n	800470e <GPIO_PinAFConfig+0x1b6>
 80046bc:	787b      	ldrb	r3, [r7, #1]
 80046be:	2b08      	cmp	r3, #8
 80046c0:	d025      	beq.n	800470e <GPIO_PinAFConfig+0x1b6>
 80046c2:	787b      	ldrb	r3, [r7, #1]
 80046c4:	2b08      	cmp	r3, #8
 80046c6:	d022      	beq.n	800470e <GPIO_PinAFConfig+0x1b6>
 80046c8:	787b      	ldrb	r3, [r7, #1]
 80046ca:	2b09      	cmp	r3, #9
 80046cc:	d01f      	beq.n	800470e <GPIO_PinAFConfig+0x1b6>
 80046ce:	787b      	ldrb	r3, [r7, #1]
 80046d0:	2b09      	cmp	r3, #9
 80046d2:	d01c      	beq.n	800470e <GPIO_PinAFConfig+0x1b6>
 80046d4:	787b      	ldrb	r3, [r7, #1]
 80046d6:	2b0a      	cmp	r3, #10
 80046d8:	d019      	beq.n	800470e <GPIO_PinAFConfig+0x1b6>
 80046da:	787b      	ldrb	r3, [r7, #1]
 80046dc:	2b0a      	cmp	r3, #10
 80046de:	d016      	beq.n	800470e <GPIO_PinAFConfig+0x1b6>
 80046e0:	787b      	ldrb	r3, [r7, #1]
 80046e2:	2b0b      	cmp	r3, #11
 80046e4:	d013      	beq.n	800470e <GPIO_PinAFConfig+0x1b6>
 80046e6:	787b      	ldrb	r3, [r7, #1]
 80046e8:	2b0c      	cmp	r3, #12
 80046ea:	d010      	beq.n	800470e <GPIO_PinAFConfig+0x1b6>
 80046ec:	787b      	ldrb	r3, [r7, #1]
 80046ee:	2b0c      	cmp	r3, #12
 80046f0:	d00d      	beq.n	800470e <GPIO_PinAFConfig+0x1b6>
 80046f2:	787b      	ldrb	r3, [r7, #1]
 80046f4:	2b0c      	cmp	r3, #12
 80046f6:	d00a      	beq.n	800470e <GPIO_PinAFConfig+0x1b6>
 80046f8:	787b      	ldrb	r3, [r7, #1]
 80046fa:	2b0d      	cmp	r3, #13
 80046fc:	d007      	beq.n	800470e <GPIO_PinAFConfig+0x1b6>
 80046fe:	787b      	ldrb	r3, [r7, #1]
 8004700:	2b0f      	cmp	r3, #15
 8004702:	d004      	beq.n	800470e <GPIO_PinAFConfig+0x1b6>
 8004704:	4827      	ldr	r0, [pc, #156]	; (80047a4 <GPIO_PinAFConfig+0x24c>)
 8004706:	f240 2119 	movw	r1, #537	; 0x219
 800470a:	f7fc fc9f 	bl	800104c <assert_failed>
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 800470e:	787a      	ldrb	r2, [r7, #1]
 8004710:	887b      	ldrh	r3, [r7, #2]
 8004712:	f003 0307 	and.w	r3, r3, #7
 8004716:	009b      	lsls	r3, r3, #2
 8004718:	fa02 f303 	lsl.w	r3, r2, r3
 800471c:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 800471e:	887b      	ldrh	r3, [r7, #2]
 8004720:	08db      	lsrs	r3, r3, #3
 8004722:	b29b      	uxth	r3, r3
 8004724:	461a      	mov	r2, r3
 8004726:	887b      	ldrh	r3, [r7, #2]
 8004728:	08db      	lsrs	r3, r3, #3
 800472a:	b29b      	uxth	r3, r3
 800472c:	4619      	mov	r1, r3
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	3108      	adds	r1, #8
 8004732:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 8004736:	887b      	ldrh	r3, [r7, #2]
 8004738:	f003 0307 	and.w	r3, r3, #7
 800473c:	009b      	lsls	r3, r3, #2
 800473e:	200f      	movs	r0, #15
 8004740:	fa00 f303 	lsl.w	r3, r0, r3
 8004744:	43db      	mvns	r3, r3
 8004746:	4019      	ands	r1, r3
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	3208      	adds	r2, #8
 800474c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 8004750:	887b      	ldrh	r3, [r7, #2]
 8004752:	08db      	lsrs	r3, r3, #3
 8004754:	b29b      	uxth	r3, r3
 8004756:	461a      	mov	r2, r3
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	3208      	adds	r2, #8
 800475c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	4313      	orrs	r3, r2
 8004764:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 8004766:	887b      	ldrh	r3, [r7, #2]
 8004768:	08db      	lsrs	r3, r3, #3
 800476a:	b29b      	uxth	r3, r3
 800476c:	461a      	mov	r2, r3
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	3208      	adds	r2, #8
 8004772:	68b9      	ldr	r1, [r7, #8]
 8004774:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8004778:	3710      	adds	r7, #16
 800477a:	46bd      	mov	sp, r7
 800477c:	bd80      	pop	{r7, pc}
 800477e:	bf00      	nop
 8004780:	40020000 	.word	0x40020000
 8004784:	40020400 	.word	0x40020400
 8004788:	40020800 	.word	0x40020800
 800478c:	40020c00 	.word	0x40020c00
 8004790:	40021000 	.word	0x40021000
 8004794:	40021400 	.word	0x40021400
 8004798:	40021800 	.word	0x40021800
 800479c:	40021c00 	.word	0x40021c00
 80047a0:	40022000 	.word	0x40022000
 80047a4:	0800572c 	.word	0x0800572c

080047a8 <RCC_GetClocksFreq>:
  *         configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 80047a8:	b480      	push	{r7}
 80047aa:	b089      	sub	sp, #36	; 0x24
 80047ac:	af00      	add	r7, sp, #0
 80047ae:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 80047b0:	2300      	movs	r3, #0
 80047b2:	61bb      	str	r3, [r7, #24]
 80047b4:	2300      	movs	r3, #0
 80047b6:	617b      	str	r3, [r7, #20]
 80047b8:	2300      	movs	r3, #0
 80047ba:	61fb      	str	r3, [r7, #28]
 80047bc:	2302      	movs	r3, #2
 80047be:	613b      	str	r3, [r7, #16]
 80047c0:	2300      	movs	r3, #0
 80047c2:	60fb      	str	r3, [r7, #12]
 80047c4:	2302      	movs	r3, #2
 80047c6:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 80047c8:	4b48      	ldr	r3, [pc, #288]	; (80048ec <RCC_GetClocksFreq+0x144>)
 80047ca:	689b      	ldr	r3, [r3, #8]
 80047cc:	f003 030c 	and.w	r3, r3, #12
 80047d0:	61bb      	str	r3, [r7, #24]

  switch (tmp)
 80047d2:	69bb      	ldr	r3, [r7, #24]
 80047d4:	2b04      	cmp	r3, #4
 80047d6:	d007      	beq.n	80047e8 <RCC_GetClocksFreq+0x40>
 80047d8:	2b08      	cmp	r3, #8
 80047da:	d009      	beq.n	80047f0 <RCC_GetClocksFreq+0x48>
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d13f      	bne.n	8004860 <RCC_GetClocksFreq+0xb8>
  {
    case 0x00:  /* HSI used as system clock source */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	4a43      	ldr	r2, [pc, #268]	; (80048f0 <RCC_GetClocksFreq+0x148>)
 80047e4:	601a      	str	r2, [r3, #0]
      break;
 80047e6:	e03f      	b.n	8004868 <RCC_GetClocksFreq+0xc0>
    case 0x04:  /* HSE used as system clock  source */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	4a42      	ldr	r2, [pc, #264]	; (80048f4 <RCC_GetClocksFreq+0x14c>)
 80047ec:	601a      	str	r2, [r3, #0]
      break;
 80047ee:	e03b      	b.n	8004868 <RCC_GetClocksFreq+0xc0>
    case 0x08:  /* PLL used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLP
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 80047f0:	4b3e      	ldr	r3, [pc, #248]	; (80048ec <RCC_GetClocksFreq+0x144>)
 80047f2:	685b      	ldr	r3, [r3, #4]
 80047f4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80047f8:	0d9b      	lsrs	r3, r3, #22
 80047fa:	60fb      	str	r3, [r7, #12]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80047fc:	4b3b      	ldr	r3, [pc, #236]	; (80048ec <RCC_GetClocksFreq+0x144>)
 80047fe:	685b      	ldr	r3, [r3, #4]
 8004800:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004804:	60bb      	str	r3, [r7, #8]
      
      if (pllsource != 0)
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	2b00      	cmp	r3, #0
 800480a:	d00d      	beq.n	8004828 <RCC_GetClocksFreq+0x80>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 800480c:	4a39      	ldr	r2, [pc, #228]	; (80048f4 <RCC_GetClocksFreq+0x14c>)
 800480e:	68bb      	ldr	r3, [r7, #8]
 8004810:	fbb2 f2f3 	udiv	r2, r2, r3
 8004814:	4b35      	ldr	r3, [pc, #212]	; (80048ec <RCC_GetClocksFreq+0x144>)
 8004816:	6859      	ldr	r1, [r3, #4]
 8004818:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800481c:	400b      	ands	r3, r1
 800481e:	099b      	lsrs	r3, r3, #6
 8004820:	fb03 f302 	mul.w	r3, r3, r2
 8004824:	61fb      	str	r3, [r7, #28]
 8004826:	e00c      	b.n	8004842 <RCC_GetClocksFreq+0x9a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8004828:	4a31      	ldr	r2, [pc, #196]	; (80048f0 <RCC_GetClocksFreq+0x148>)
 800482a:	68bb      	ldr	r3, [r7, #8]
 800482c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004830:	4b2e      	ldr	r3, [pc, #184]	; (80048ec <RCC_GetClocksFreq+0x144>)
 8004832:	6859      	ldr	r1, [r3, #4]
 8004834:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004838:	400b      	ands	r3, r1
 800483a:	099b      	lsrs	r3, r3, #6
 800483c:	fb03 f302 	mul.w	r3, r3, r2
 8004840:	61fb      	str	r3, [r7, #28]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8004842:	4b2a      	ldr	r3, [pc, #168]	; (80048ec <RCC_GetClocksFreq+0x144>)
 8004844:	685b      	ldr	r3, [r3, #4]
 8004846:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800484a:	0c1b      	lsrs	r3, r3, #16
 800484c:	3301      	adds	r3, #1
 800484e:	005b      	lsls	r3, r3, #1
 8004850:	613b      	str	r3, [r7, #16]
      RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 8004852:	69fa      	ldr	r2, [r7, #28]
 8004854:	693b      	ldr	r3, [r7, #16]
 8004856:	fbb2 f2f3 	udiv	r2, r2, r3
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	601a      	str	r2, [r3, #0]
      break;
 800485e:	e003      	b.n	8004868 <RCC_GetClocksFreq+0xc0>
    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	4a23      	ldr	r2, [pc, #140]	; (80048f0 <RCC_GetClocksFreq+0x148>)
 8004864:	601a      	str	r2, [r3, #0]
      break;
 8004866:	bf00      	nop
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 8004868:	4b20      	ldr	r3, [pc, #128]	; (80048ec <RCC_GetClocksFreq+0x144>)
 800486a:	689b      	ldr	r3, [r3, #8]
 800486c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004870:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 4;
 8004872:	69bb      	ldr	r3, [r7, #24]
 8004874:	091b      	lsrs	r3, r3, #4
 8004876:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8004878:	4a1f      	ldr	r2, [pc, #124]	; (80048f8 <RCC_GetClocksFreq+0x150>)
 800487a:	69bb      	ldr	r3, [r7, #24]
 800487c:	4413      	add	r3, r2
 800487e:	781b      	ldrb	r3, [r3, #0]
 8004880:	b2db      	uxtb	r3, r3
 8004882:	617b      	str	r3, [r7, #20]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681a      	ldr	r2, [r3, #0]
 8004888:	697b      	ldr	r3, [r7, #20]
 800488a:	40da      	lsrs	r2, r3
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 8004890:	4b16      	ldr	r3, [pc, #88]	; (80048ec <RCC_GetClocksFreq+0x144>)
 8004892:	689b      	ldr	r3, [r3, #8]
 8004894:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8004898:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 10;
 800489a:	69bb      	ldr	r3, [r7, #24]
 800489c:	0a9b      	lsrs	r3, r3, #10
 800489e:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 80048a0:	4a15      	ldr	r2, [pc, #84]	; (80048f8 <RCC_GetClocksFreq+0x150>)
 80048a2:	69bb      	ldr	r3, [r7, #24]
 80048a4:	4413      	add	r3, r2
 80048a6:	781b      	ldrb	r3, [r3, #0]
 80048a8:	b2db      	uxtb	r3, r3
 80048aa:	617b      	str	r3, [r7, #20]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	685a      	ldr	r2, [r3, #4]
 80048b0:	697b      	ldr	r3, [r7, #20]
 80048b2:	40da      	lsrs	r2, r3
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	609a      	str	r2, [r3, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 80048b8:	4b0c      	ldr	r3, [pc, #48]	; (80048ec <RCC_GetClocksFreq+0x144>)
 80048ba:	689b      	ldr	r3, [r3, #8]
 80048bc:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 80048c0:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 13;
 80048c2:	69bb      	ldr	r3, [r7, #24]
 80048c4:	0b5b      	lsrs	r3, r3, #13
 80048c6:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 80048c8:	4a0b      	ldr	r2, [pc, #44]	; (80048f8 <RCC_GetClocksFreq+0x150>)
 80048ca:	69bb      	ldr	r3, [r7, #24]
 80048cc:	4413      	add	r3, r2
 80048ce:	781b      	ldrb	r3, [r3, #0]
 80048d0:	b2db      	uxtb	r3, r3
 80048d2:	617b      	str	r3, [r7, #20]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	685a      	ldr	r2, [r3, #4]
 80048d8:	697b      	ldr	r3, [r7, #20]
 80048da:	40da      	lsrs	r2, r3
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	60da      	str	r2, [r3, #12]
}
 80048e0:	3724      	adds	r7, #36	; 0x24
 80048e2:	46bd      	mov	sp, r7
 80048e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048e8:	4770      	bx	lr
 80048ea:	bf00      	nop
 80048ec:	40023800 	.word	0x40023800
 80048f0:	00f42400 	.word	0x00f42400
 80048f4:	007a1200 	.word	0x007a1200
 80048f8:	20000010 	.word	0x20000010

080048fc <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 80048fc:	b580      	push	{r7, lr}
 80048fe:	b082      	sub	sp, #8
 8004900:	af00      	add	r7, sp, #0
 8004902:	6078      	str	r0, [r7, #4]
 8004904:	460b      	mov	r3, r1
 8004906:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));
 8004908:	687a      	ldr	r2, [r7, #4]
 800490a:	4b15      	ldr	r3, [pc, #84]	; (8004960 <RCC_AHB1PeriphClockCmd+0x64>)
 800490c:	4013      	ands	r3, r2
 800490e:	2b00      	cmp	r3, #0
 8004910:	d102      	bne.n	8004918 <RCC_AHB1PeriphClockCmd+0x1c>
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	2b00      	cmp	r3, #0
 8004916:	d104      	bne.n	8004922 <RCC_AHB1PeriphClockCmd+0x26>
 8004918:	4812      	ldr	r0, [pc, #72]	; (8004964 <RCC_AHB1PeriphClockCmd+0x68>)
 800491a:	f44f 6188 	mov.w	r1, #1088	; 0x440
 800491e:	f7fc fb95 	bl	800104c <assert_failed>

  assert_param(IS_FUNCTIONAL_STATE(NewState));
 8004922:	78fb      	ldrb	r3, [r7, #3]
 8004924:	2b00      	cmp	r3, #0
 8004926:	d007      	beq.n	8004938 <RCC_AHB1PeriphClockCmd+0x3c>
 8004928:	78fb      	ldrb	r3, [r7, #3]
 800492a:	2b01      	cmp	r3, #1
 800492c:	d004      	beq.n	8004938 <RCC_AHB1PeriphClockCmd+0x3c>
 800492e:	480d      	ldr	r0, [pc, #52]	; (8004964 <RCC_AHB1PeriphClockCmd+0x68>)
 8004930:	f240 4142 	movw	r1, #1090	; 0x442
 8004934:	f7fc fb8a 	bl	800104c <assert_failed>
  if (NewState != DISABLE)
 8004938:	78fb      	ldrb	r3, [r7, #3]
 800493a:	2b00      	cmp	r3, #0
 800493c:	d006      	beq.n	800494c <RCC_AHB1PeriphClockCmd+0x50>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 800493e:	4b0a      	ldr	r3, [pc, #40]	; (8004968 <RCC_AHB1PeriphClockCmd+0x6c>)
 8004940:	4a09      	ldr	r2, [pc, #36]	; (8004968 <RCC_AHB1PeriphClockCmd+0x6c>)
 8004942:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8004944:	687a      	ldr	r2, [r7, #4]
 8004946:	430a      	orrs	r2, r1
 8004948:	631a      	str	r2, [r3, #48]	; 0x30
 800494a:	e006      	b.n	800495a <RCC_AHB1PeriphClockCmd+0x5e>
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 800494c:	4b06      	ldr	r3, [pc, #24]	; (8004968 <RCC_AHB1PeriphClockCmd+0x6c>)
 800494e:	4a06      	ldr	r2, [pc, #24]	; (8004968 <RCC_AHB1PeriphClockCmd+0x6c>)
 8004950:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8004952:	687a      	ldr	r2, [r7, #4]
 8004954:	43d2      	mvns	r2, r2
 8004956:	400a      	ands	r2, r1
 8004958:	631a      	str	r2, [r3, #48]	; 0x30
  }
}
 800495a:	3708      	adds	r7, #8
 800495c:	46bd      	mov	sp, r7
 800495e:	bd80      	pop	{r7, pc}
 8004960:	818bee00 	.word	0x818bee00
 8004964:	0800577c 	.word	0x0800577c
 8004968:	40023800 	.word	0x40023800

0800496c <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 800496c:	b580      	push	{r7, lr}
 800496e:	b082      	sub	sp, #8
 8004970:	af00      	add	r7, sp, #0
 8004972:	6078      	str	r0, [r7, #4]
 8004974:	460b      	mov	r3, r1
 8004976:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
 8004978:	687a      	ldr	r2, [r7, #4]
 800497a:	4b15      	ldr	r3, [pc, #84]	; (80049d0 <RCC_APB2PeriphClockCmd+0x64>)
 800497c:	4013      	ands	r3, r2
 800497e:	2b00      	cmp	r3, #0
 8004980:	d102      	bne.n	8004988 <RCC_APB2PeriphClockCmd+0x1c>
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	2b00      	cmp	r3, #0
 8004986:	d104      	bne.n	8004992 <RCC_APB2PeriphClockCmd+0x26>
 8004988:	4812      	ldr	r0, [pc, #72]	; (80049d4 <RCC_APB2PeriphClockCmd+0x68>)
 800498a:	f240 41d5 	movw	r1, #1237	; 0x4d5
 800498e:	f7fc fb5d 	bl	800104c <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(NewState));
 8004992:	78fb      	ldrb	r3, [r7, #3]
 8004994:	2b00      	cmp	r3, #0
 8004996:	d007      	beq.n	80049a8 <RCC_APB2PeriphClockCmd+0x3c>
 8004998:	78fb      	ldrb	r3, [r7, #3]
 800499a:	2b01      	cmp	r3, #1
 800499c:	d004      	beq.n	80049a8 <RCC_APB2PeriphClockCmd+0x3c>
 800499e:	480d      	ldr	r0, [pc, #52]	; (80049d4 <RCC_APB2PeriphClockCmd+0x68>)
 80049a0:	f240 41d6 	movw	r1, #1238	; 0x4d6
 80049a4:	f7fc fb52 	bl	800104c <assert_failed>

  if (NewState != DISABLE)
 80049a8:	78fb      	ldrb	r3, [r7, #3]
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d006      	beq.n	80049bc <RCC_APB2PeriphClockCmd+0x50>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 80049ae:	4b0a      	ldr	r3, [pc, #40]	; (80049d8 <RCC_APB2PeriphClockCmd+0x6c>)
 80049b0:	4a09      	ldr	r2, [pc, #36]	; (80049d8 <RCC_APB2PeriphClockCmd+0x6c>)
 80049b2:	6c51      	ldr	r1, [r2, #68]	; 0x44
 80049b4:	687a      	ldr	r2, [r7, #4]
 80049b6:	430a      	orrs	r2, r1
 80049b8:	645a      	str	r2, [r3, #68]	; 0x44
 80049ba:	e006      	b.n	80049ca <RCC_APB2PeriphClockCmd+0x5e>
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 80049bc:	4b06      	ldr	r3, [pc, #24]	; (80049d8 <RCC_APB2PeriphClockCmd+0x6c>)
 80049be:	4a06      	ldr	r2, [pc, #24]	; (80049d8 <RCC_APB2PeriphClockCmd+0x6c>)
 80049c0:	6c51      	ldr	r1, [r2, #68]	; 0x44
 80049c2:	687a      	ldr	r2, [r7, #4]
 80049c4:	43d2      	mvns	r2, r2
 80049c6:	400a      	ands	r2, r1
 80049c8:	645a      	str	r2, [r3, #68]	; 0x44
  }
}
 80049ca:	3708      	adds	r7, #8
 80049cc:	46bd      	mov	sp, r7
 80049ce:	bd80      	pop	{r7, pc}
 80049d0:	fff8a0cc 	.word	0xfff8a0cc
 80049d4:	0800577c 	.word	0x0800577c
 80049d8:	40023800 	.word	0x40023800

080049dc <SPI_Init>:
  * @param  SPI_InitStruct: pointer to a SPI_InitTypeDef structure that
  *         contains the configuration information for the specified SPI peripheral.
  * @retval None
  */
void SPI_Init(SPI_TypeDef* SPIx, SPI_InitTypeDef* SPI_InitStruct)
{
 80049dc:	b580      	push	{r7, lr}
 80049de:	b084      	sub	sp, #16
 80049e0:	af00      	add	r7, sp, #0
 80049e2:	6078      	str	r0, [r7, #4]
 80049e4:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 80049e6:	2300      	movs	r3, #0
 80049e8:	81fb      	strh	r3, [r7, #14]
  
  /* check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
 80049ea:	687a      	ldr	r2, [r7, #4]
 80049ec:	4b70      	ldr	r3, [pc, #448]	; (8004bb0 <SPI_Init+0x1d4>)
 80049ee:	429a      	cmp	r2, r3
 80049f0:	d00c      	beq.n	8004a0c <SPI_Init+0x30>
 80049f2:	687a      	ldr	r2, [r7, #4]
 80049f4:	4b6f      	ldr	r3, [pc, #444]	; (8004bb4 <SPI_Init+0x1d8>)
 80049f6:	429a      	cmp	r2, r3
 80049f8:	d008      	beq.n	8004a0c <SPI_Init+0x30>
 80049fa:	687a      	ldr	r2, [r7, #4]
 80049fc:	4b6e      	ldr	r3, [pc, #440]	; (8004bb8 <SPI_Init+0x1dc>)
 80049fe:	429a      	cmp	r2, r3
 8004a00:	d004      	beq.n	8004a0c <SPI_Init+0x30>
 8004a02:	486e      	ldr	r0, [pc, #440]	; (8004bbc <SPI_Init+0x1e0>)
 8004a04:	f44f 7183 	mov.w	r1, #262	; 0x106
 8004a08:	f7fc fb20 	bl	800104c <assert_failed>
  
  /* Check the SPI parameters */
  assert_param(IS_SPI_DIRECTION_MODE(SPI_InitStruct->SPI_Direction));
 8004a0c:	683b      	ldr	r3, [r7, #0]
 8004a0e:	881b      	ldrh	r3, [r3, #0]
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d013      	beq.n	8004a3c <SPI_Init+0x60>
 8004a14:	683b      	ldr	r3, [r7, #0]
 8004a16:	881b      	ldrh	r3, [r3, #0]
 8004a18:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004a1c:	d00e      	beq.n	8004a3c <SPI_Init+0x60>
 8004a1e:	683b      	ldr	r3, [r7, #0]
 8004a20:	881b      	ldrh	r3, [r3, #0]
 8004a22:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004a26:	d009      	beq.n	8004a3c <SPI_Init+0x60>
 8004a28:	683b      	ldr	r3, [r7, #0]
 8004a2a:	881b      	ldrh	r3, [r3, #0]
 8004a2c:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8004a30:	d004      	beq.n	8004a3c <SPI_Init+0x60>
 8004a32:	4862      	ldr	r0, [pc, #392]	; (8004bbc <SPI_Init+0x1e0>)
 8004a34:	f240 1109 	movw	r1, #265	; 0x109
 8004a38:	f7fc fb08 	bl	800104c <assert_failed>
  assert_param(IS_SPI_MODE(SPI_InitStruct->SPI_Mode));
 8004a3c:	683b      	ldr	r3, [r7, #0]
 8004a3e:	885b      	ldrh	r3, [r3, #2]
 8004a40:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004a44:	d008      	beq.n	8004a58 <SPI_Init+0x7c>
 8004a46:	683b      	ldr	r3, [r7, #0]
 8004a48:	885b      	ldrh	r3, [r3, #2]
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d004      	beq.n	8004a58 <SPI_Init+0x7c>
 8004a4e:	485b      	ldr	r0, [pc, #364]	; (8004bbc <SPI_Init+0x1e0>)
 8004a50:	f44f 7185 	mov.w	r1, #266	; 0x10a
 8004a54:	f7fc fafa 	bl	800104c <assert_failed>
  assert_param(IS_SPI_DATASIZE(SPI_InitStruct->SPI_DataSize));
 8004a58:	683b      	ldr	r3, [r7, #0]
 8004a5a:	889b      	ldrh	r3, [r3, #4]
 8004a5c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004a60:	d008      	beq.n	8004a74 <SPI_Init+0x98>
 8004a62:	683b      	ldr	r3, [r7, #0]
 8004a64:	889b      	ldrh	r3, [r3, #4]
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d004      	beq.n	8004a74 <SPI_Init+0x98>
 8004a6a:	4854      	ldr	r0, [pc, #336]	; (8004bbc <SPI_Init+0x1e0>)
 8004a6c:	f240 110b 	movw	r1, #267	; 0x10b
 8004a70:	f7fc faec 	bl	800104c <assert_failed>
  assert_param(IS_SPI_CPOL(SPI_InitStruct->SPI_CPOL));
 8004a74:	683b      	ldr	r3, [r7, #0]
 8004a76:	88db      	ldrh	r3, [r3, #6]
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d008      	beq.n	8004a8e <SPI_Init+0xb2>
 8004a7c:	683b      	ldr	r3, [r7, #0]
 8004a7e:	88db      	ldrh	r3, [r3, #6]
 8004a80:	2b02      	cmp	r3, #2
 8004a82:	d004      	beq.n	8004a8e <SPI_Init+0xb2>
 8004a84:	484d      	ldr	r0, [pc, #308]	; (8004bbc <SPI_Init+0x1e0>)
 8004a86:	f44f 7186 	mov.w	r1, #268	; 0x10c
 8004a8a:	f7fc fadf 	bl	800104c <assert_failed>
  assert_param(IS_SPI_CPHA(SPI_InitStruct->SPI_CPHA));
 8004a8e:	683b      	ldr	r3, [r7, #0]
 8004a90:	891b      	ldrh	r3, [r3, #8]
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d008      	beq.n	8004aa8 <SPI_Init+0xcc>
 8004a96:	683b      	ldr	r3, [r7, #0]
 8004a98:	891b      	ldrh	r3, [r3, #8]
 8004a9a:	2b01      	cmp	r3, #1
 8004a9c:	d004      	beq.n	8004aa8 <SPI_Init+0xcc>
 8004a9e:	4847      	ldr	r0, [pc, #284]	; (8004bbc <SPI_Init+0x1e0>)
 8004aa0:	f240 110d 	movw	r1, #269	; 0x10d
 8004aa4:	f7fc fad2 	bl	800104c <assert_failed>
  assert_param(IS_SPI_NSS(SPI_InitStruct->SPI_NSS));
 8004aa8:	683b      	ldr	r3, [r7, #0]
 8004aaa:	895b      	ldrh	r3, [r3, #10]
 8004aac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004ab0:	d008      	beq.n	8004ac4 <SPI_Init+0xe8>
 8004ab2:	683b      	ldr	r3, [r7, #0]
 8004ab4:	895b      	ldrh	r3, [r3, #10]
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d004      	beq.n	8004ac4 <SPI_Init+0xe8>
 8004aba:	4840      	ldr	r0, [pc, #256]	; (8004bbc <SPI_Init+0x1e0>)
 8004abc:	f44f 7187 	mov.w	r1, #270	; 0x10e
 8004ac0:	f7fc fac4 	bl	800104c <assert_failed>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(SPI_InitStruct->SPI_BaudRatePrescaler));
 8004ac4:	683b      	ldr	r3, [r7, #0]
 8004ac6:	899b      	ldrh	r3, [r3, #12]
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d020      	beq.n	8004b0e <SPI_Init+0x132>
 8004acc:	683b      	ldr	r3, [r7, #0]
 8004ace:	899b      	ldrh	r3, [r3, #12]
 8004ad0:	2b08      	cmp	r3, #8
 8004ad2:	d01c      	beq.n	8004b0e <SPI_Init+0x132>
 8004ad4:	683b      	ldr	r3, [r7, #0]
 8004ad6:	899b      	ldrh	r3, [r3, #12]
 8004ad8:	2b10      	cmp	r3, #16
 8004ada:	d018      	beq.n	8004b0e <SPI_Init+0x132>
 8004adc:	683b      	ldr	r3, [r7, #0]
 8004ade:	899b      	ldrh	r3, [r3, #12]
 8004ae0:	2b18      	cmp	r3, #24
 8004ae2:	d014      	beq.n	8004b0e <SPI_Init+0x132>
 8004ae4:	683b      	ldr	r3, [r7, #0]
 8004ae6:	899b      	ldrh	r3, [r3, #12]
 8004ae8:	2b20      	cmp	r3, #32
 8004aea:	d010      	beq.n	8004b0e <SPI_Init+0x132>
 8004aec:	683b      	ldr	r3, [r7, #0]
 8004aee:	899b      	ldrh	r3, [r3, #12]
 8004af0:	2b28      	cmp	r3, #40	; 0x28
 8004af2:	d00c      	beq.n	8004b0e <SPI_Init+0x132>
 8004af4:	683b      	ldr	r3, [r7, #0]
 8004af6:	899b      	ldrh	r3, [r3, #12]
 8004af8:	2b30      	cmp	r3, #48	; 0x30
 8004afa:	d008      	beq.n	8004b0e <SPI_Init+0x132>
 8004afc:	683b      	ldr	r3, [r7, #0]
 8004afe:	899b      	ldrh	r3, [r3, #12]
 8004b00:	2b38      	cmp	r3, #56	; 0x38
 8004b02:	d004      	beq.n	8004b0e <SPI_Init+0x132>
 8004b04:	482d      	ldr	r0, [pc, #180]	; (8004bbc <SPI_Init+0x1e0>)
 8004b06:	f240 110f 	movw	r1, #271	; 0x10f
 8004b0a:	f7fc fa9f 	bl	800104c <assert_failed>
  assert_param(IS_SPI_FIRST_BIT(SPI_InitStruct->SPI_FirstBit));
 8004b0e:	683b      	ldr	r3, [r7, #0]
 8004b10:	89db      	ldrh	r3, [r3, #14]
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d008      	beq.n	8004b28 <SPI_Init+0x14c>
 8004b16:	683b      	ldr	r3, [r7, #0]
 8004b18:	89db      	ldrh	r3, [r3, #14]
 8004b1a:	2b80      	cmp	r3, #128	; 0x80
 8004b1c:	d004      	beq.n	8004b28 <SPI_Init+0x14c>
 8004b1e:	4827      	ldr	r0, [pc, #156]	; (8004bbc <SPI_Init+0x1e0>)
 8004b20:	f44f 7188 	mov.w	r1, #272	; 0x110
 8004b24:	f7fc fa92 	bl	800104c <assert_failed>
  assert_param(IS_SPI_CRC_POLYNOMIAL(SPI_InitStruct->SPI_CRCPolynomial));
 8004b28:	683b      	ldr	r3, [r7, #0]
 8004b2a:	8a1b      	ldrh	r3, [r3, #16]
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d104      	bne.n	8004b3a <SPI_Init+0x15e>
 8004b30:	4822      	ldr	r0, [pc, #136]	; (8004bbc <SPI_Init+0x1e0>)
 8004b32:	f240 1111 	movw	r1, #273	; 0x111
 8004b36:	f7fc fa89 	bl	800104c <assert_failed>

/*---------------------------- SPIx CR1 Configuration ------------------------*/
  /* Get the SPIx CR1 value */
  tmpreg = SPIx->CR1;
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	881b      	ldrh	r3, [r3, #0]
 8004b3e:	81fb      	strh	r3, [r7, #14]
  /* Clear BIDIMode, BIDIOE, RxONLY, SSM, SSI, LSBFirst, BR, MSTR, CPOL and CPHA bits */
  tmpreg &= CR1_CLEAR_MASK;
 8004b40:	89fb      	ldrh	r3, [r7, #14]
 8004b42:	f403 5341 	and.w	r3, r3, #12352	; 0x3040
 8004b46:	81fb      	strh	r3, [r7, #14]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8004b48:	683b      	ldr	r3, [r7, #0]
 8004b4a:	881a      	ldrh	r2, [r3, #0]
 8004b4c:	683b      	ldr	r3, [r7, #0]
 8004b4e:	885b      	ldrh	r3, [r3, #2]
 8004b50:	4313      	orrs	r3, r2
 8004b52:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 8004b54:	683b      	ldr	r3, [r7, #0]
 8004b56:	889b      	ldrh	r3, [r3, #4]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8004b58:	4313      	orrs	r3, r2
 8004b5a:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 8004b5c:	683b      	ldr	r3, [r7, #0]
 8004b5e:	88db      	ldrh	r3, [r3, #6]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8004b60:	4313      	orrs	r3, r2
 8004b62:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
 8004b64:	683b      	ldr	r3, [r7, #0]
 8004b66:	891b      	ldrh	r3, [r3, #8]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8004b68:	4313      	orrs	r3, r2
 8004b6a:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
 8004b6c:	683b      	ldr	r3, [r7, #0]
 8004b6e:	895b      	ldrh	r3, [r3, #10]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8004b70:	4313      	orrs	r3, r2
 8004b72:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
 8004b74:	683b      	ldr	r3, [r7, #0]
 8004b76:	899b      	ldrh	r3, [r3, #12]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8004b78:	4313      	orrs	r3, r2
 8004b7a:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
 8004b7c:	683b      	ldr	r3, [r7, #0]
 8004b7e:	89db      	ldrh	r3, [r3, #14]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8004b80:	4313      	orrs	r3, r2
 8004b82:	b29a      	uxth	r2, r3
 8004b84:	89fb      	ldrh	r3, [r7, #14]
 8004b86:	4313      	orrs	r3, r2
 8004b88:	81fb      	strh	r3, [r7, #14]
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
  /* Write to SPIx CR1 */
  SPIx->CR1 = tmpreg;
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	89fa      	ldrh	r2, [r7, #14]
 8004b8e:	801a      	strh	r2, [r3, #0]

  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  SPIx->I2SCFGR &= (uint16_t)~((uint16_t)SPI_I2SCFGR_I2SMOD);
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	8b9b      	ldrh	r3, [r3, #28]
 8004b94:	b29b      	uxth	r3, r3
 8004b96:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004b9a:	b29a      	uxth	r2, r3
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	839a      	strh	r2, [r3, #28]
/*---------------------------- SPIx CRCPOLY Configuration --------------------*/
  /* Write to SPIx CRCPOLY */
  SPIx->CRCPR = SPI_InitStruct->SPI_CRCPolynomial;
 8004ba0:	683b      	ldr	r3, [r7, #0]
 8004ba2:	8a1a      	ldrh	r2, [r3, #16]
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	821a      	strh	r2, [r3, #16]
}
 8004ba8:	3710      	adds	r7, #16
 8004baa:	46bd      	mov	sp, r7
 8004bac:	bd80      	pop	{r7, pc}
 8004bae:	bf00      	nop
 8004bb0:	40013000 	.word	0x40013000
 8004bb4:	40003800 	.word	0x40003800
 8004bb8:	40003c00 	.word	0x40003c00
 8004bbc:	080057cc 	.word	0x080057cc

08004bc0 <SPI_Cmd>:
  * @param  NewState: new state of the SPIx peripheral. 
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void SPI_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)
{
 8004bc0:	b580      	push	{r7, lr}
 8004bc2:	b082      	sub	sp, #8
 8004bc4:	af00      	add	r7, sp, #0
 8004bc6:	6078      	str	r0, [r7, #4]
 8004bc8:	460b      	mov	r3, r1
 8004bca:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
 8004bcc:	687a      	ldr	r2, [r7, #4]
 8004bce:	4b19      	ldr	r3, [pc, #100]	; (8004c34 <SPI_Cmd+0x74>)
 8004bd0:	429a      	cmp	r2, r3
 8004bd2:	d00c      	beq.n	8004bee <SPI_Cmd+0x2e>
 8004bd4:	687a      	ldr	r2, [r7, #4]
 8004bd6:	4b18      	ldr	r3, [pc, #96]	; (8004c38 <SPI_Cmd+0x78>)
 8004bd8:	429a      	cmp	r2, r3
 8004bda:	d008      	beq.n	8004bee <SPI_Cmd+0x2e>
 8004bdc:	687a      	ldr	r2, [r7, #4]
 8004bde:	4b17      	ldr	r3, [pc, #92]	; (8004c3c <SPI_Cmd+0x7c>)
 8004be0:	429a      	cmp	r2, r3
 8004be2:	d004      	beq.n	8004bee <SPI_Cmd+0x2e>
 8004be4:	4816      	ldr	r0, [pc, #88]	; (8004c40 <SPI_Cmd+0x80>)
 8004be6:	f240 2101 	movw	r1, #513	; 0x201
 8004bea:	f7fc fa2f 	bl	800104c <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(NewState));
 8004bee:	78fb      	ldrb	r3, [r7, #3]
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d007      	beq.n	8004c04 <SPI_Cmd+0x44>
 8004bf4:	78fb      	ldrb	r3, [r7, #3]
 8004bf6:	2b01      	cmp	r3, #1
 8004bf8:	d004      	beq.n	8004c04 <SPI_Cmd+0x44>
 8004bfa:	4811      	ldr	r0, [pc, #68]	; (8004c40 <SPI_Cmd+0x80>)
 8004bfc:	f240 2102 	movw	r1, #514	; 0x202
 8004c00:	f7fc fa24 	bl	800104c <assert_failed>
  if (NewState != DISABLE)
 8004c04:	78fb      	ldrb	r3, [r7, #3]
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d008      	beq.n	8004c1c <SPI_Cmd+0x5c>
  {
    /* Enable the selected SPI peripheral */
    SPIx->CR1 |= SPI_CR1_SPE;
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	881b      	ldrh	r3, [r3, #0]
 8004c0e:	b29b      	uxth	r3, r3
 8004c10:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004c14:	b29a      	uxth	r2, r3
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	801a      	strh	r2, [r3, #0]
 8004c1a:	e007      	b.n	8004c2c <SPI_Cmd+0x6c>
  }
  else
  {
    /* Disable the selected SPI peripheral */
    SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_SPE);
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	881b      	ldrh	r3, [r3, #0]
 8004c20:	b29b      	uxth	r3, r3
 8004c22:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004c26:	b29a      	uxth	r2, r3
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	801a      	strh	r2, [r3, #0]
  }
}
 8004c2c:	3708      	adds	r7, #8
 8004c2e:	46bd      	mov	sp, r7
 8004c30:	bd80      	pop	{r7, pc}
 8004c32:	bf00      	nop
 8004c34:	40013000 	.word	0x40013000
 8004c38:	40003800 	.word	0x40003800
 8004c3c:	40003c00 	.word	0x40003c00
 8004c40:	080057cc 	.word	0x080057cc

08004c44 <SPI_I2S_DMACmd>:
  * @param  NewState: new state of the selected SPI DMA transfer request.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void SPI_I2S_DMACmd(SPI_TypeDef* SPIx, uint16_t SPI_I2S_DMAReq, FunctionalState NewState)
{
 8004c44:	b580      	push	{r7, lr}
 8004c46:	b082      	sub	sp, #8
 8004c48:	af00      	add	r7, sp, #0
 8004c4a:	6078      	str	r0, [r7, #4]
 8004c4c:	4613      	mov	r3, r2
 8004c4e:	460a      	mov	r2, r1
 8004c50:	807a      	strh	r2, [r7, #2]
 8004c52:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
 8004c54:	687a      	ldr	r2, [r7, #4]
 8004c56:	4b25      	ldr	r3, [pc, #148]	; (8004cec <SPI_I2S_DMACmd+0xa8>)
 8004c58:	429a      	cmp	r2, r3
 8004c5a:	d014      	beq.n	8004c86 <SPI_I2S_DMACmd+0x42>
 8004c5c:	687a      	ldr	r2, [r7, #4]
 8004c5e:	4b24      	ldr	r3, [pc, #144]	; (8004cf0 <SPI_I2S_DMACmd+0xac>)
 8004c60:	429a      	cmp	r2, r3
 8004c62:	d010      	beq.n	8004c86 <SPI_I2S_DMACmd+0x42>
 8004c64:	687a      	ldr	r2, [r7, #4]
 8004c66:	4b23      	ldr	r3, [pc, #140]	; (8004cf4 <SPI_I2S_DMACmd+0xb0>)
 8004c68:	429a      	cmp	r2, r3
 8004c6a:	d00c      	beq.n	8004c86 <SPI_I2S_DMACmd+0x42>
 8004c6c:	687a      	ldr	r2, [r7, #4]
 8004c6e:	4b22      	ldr	r3, [pc, #136]	; (8004cf8 <SPI_I2S_DMACmd+0xb4>)
 8004c70:	429a      	cmp	r2, r3
 8004c72:	d008      	beq.n	8004c86 <SPI_I2S_DMACmd+0x42>
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	f1b3 2f40 	cmp.w	r3, #1073758208	; 0x40004000
 8004c7a:	d004      	beq.n	8004c86 <SPI_I2S_DMACmd+0x42>
 8004c7c:	481f      	ldr	r0, [pc, #124]	; (8004cfc <SPI_I2S_DMACmd+0xb8>)
 8004c7e:	f240 31d9 	movw	r1, #985	; 0x3d9
 8004c82:	f7fc f9e3 	bl	800104c <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(NewState));
 8004c86:	787b      	ldrb	r3, [r7, #1]
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d007      	beq.n	8004c9c <SPI_I2S_DMACmd+0x58>
 8004c8c:	787b      	ldrb	r3, [r7, #1]
 8004c8e:	2b01      	cmp	r3, #1
 8004c90:	d004      	beq.n	8004c9c <SPI_I2S_DMACmd+0x58>
 8004c92:	481a      	ldr	r0, [pc, #104]	; (8004cfc <SPI_I2S_DMACmd+0xb8>)
 8004c94:	f240 31da 	movw	r1, #986	; 0x3da
 8004c98:	f7fc f9d8 	bl	800104c <assert_failed>
  assert_param(IS_SPI_I2S_DMAREQ(SPI_I2S_DMAReq));
 8004c9c:	887a      	ldrh	r2, [r7, #2]
 8004c9e:	f64f 73fc 	movw	r3, #65532	; 0xfffc
 8004ca2:	4013      	ands	r3, r2
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d102      	bne.n	8004cae <SPI_I2S_DMACmd+0x6a>
 8004ca8:	887b      	ldrh	r3, [r7, #2]
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d104      	bne.n	8004cb8 <SPI_I2S_DMACmd+0x74>
 8004cae:	4813      	ldr	r0, [pc, #76]	; (8004cfc <SPI_I2S_DMACmd+0xb8>)
 8004cb0:	f240 31db 	movw	r1, #987	; 0x3db
 8004cb4:	f7fc f9ca 	bl	800104c <assert_failed>

  if (NewState != DISABLE)
 8004cb8:	787b      	ldrb	r3, [r7, #1]
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d008      	beq.n	8004cd0 <SPI_I2S_DMACmd+0x8c>
  {
    /* Enable the selected SPI DMA requests */
    SPIx->CR2 |= SPI_I2S_DMAReq;
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	889b      	ldrh	r3, [r3, #4]
 8004cc2:	b29a      	uxth	r2, r3
 8004cc4:	887b      	ldrh	r3, [r7, #2]
 8004cc6:	4313      	orrs	r3, r2
 8004cc8:	b29a      	uxth	r2, r3
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	809a      	strh	r2, [r3, #4]
 8004cce:	e009      	b.n	8004ce4 <SPI_I2S_DMACmd+0xa0>
  }
  else
  {
    /* Disable the selected SPI DMA requests */
    SPIx->CR2 &= (uint16_t)~SPI_I2S_DMAReq;
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	889b      	ldrh	r3, [r3, #4]
 8004cd4:	b29a      	uxth	r2, r3
 8004cd6:	887b      	ldrh	r3, [r7, #2]
 8004cd8:	43db      	mvns	r3, r3
 8004cda:	b29b      	uxth	r3, r3
 8004cdc:	4013      	ands	r3, r2
 8004cde:	b29a      	uxth	r2, r3
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	809a      	strh	r2, [r3, #4]
  }
}
 8004ce4:	3708      	adds	r7, #8
 8004ce6:	46bd      	mov	sp, r7
 8004ce8:	bd80      	pop	{r7, pc}
 8004cea:	bf00      	nop
 8004cec:	40013000 	.word	0x40013000
 8004cf0:	40003800 	.word	0x40003800
 8004cf4:	40003c00 	.word	0x40003c00
 8004cf8:	40003400 	.word	0x40003400
 8004cfc:	080057cc 	.word	0x080057cc

08004d00 <SPI_I2S_GetFlagStatus>:
  *            @arg I2S_FLAG_UDR: Underrun Error flag.
  *            @arg I2S_FLAG_CHSIDE: Channel Side flag.  
  * @retval The new state of SPI_I2S_FLAG (SET or RESET).
  */
FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 8004d00:	b580      	push	{r7, lr}
 8004d02:	b084      	sub	sp, #16
 8004d04:	af00      	add	r7, sp, #0
 8004d06:	6078      	str	r0, [r7, #4]
 8004d08:	460b      	mov	r3, r1
 8004d0a:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8004d0c:	2300      	movs	r3, #0
 8004d0e:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
 8004d10:	687a      	ldr	r2, [r7, #4]
 8004d12:	4b25      	ldr	r3, [pc, #148]	; (8004da8 <SPI_I2S_GetFlagStatus+0xa8>)
 8004d14:	429a      	cmp	r2, r3
 8004d16:	d014      	beq.n	8004d42 <SPI_I2S_GetFlagStatus+0x42>
 8004d18:	687a      	ldr	r2, [r7, #4]
 8004d1a:	4b24      	ldr	r3, [pc, #144]	; (8004dac <SPI_I2S_GetFlagStatus+0xac>)
 8004d1c:	429a      	cmp	r2, r3
 8004d1e:	d010      	beq.n	8004d42 <SPI_I2S_GetFlagStatus+0x42>
 8004d20:	687a      	ldr	r2, [r7, #4]
 8004d22:	4b23      	ldr	r3, [pc, #140]	; (8004db0 <SPI_I2S_GetFlagStatus+0xb0>)
 8004d24:	429a      	cmp	r2, r3
 8004d26:	d00c      	beq.n	8004d42 <SPI_I2S_GetFlagStatus+0x42>
 8004d28:	687a      	ldr	r2, [r7, #4]
 8004d2a:	4b22      	ldr	r3, [pc, #136]	; (8004db4 <SPI_I2S_GetFlagStatus+0xb4>)
 8004d2c:	429a      	cmp	r2, r3
 8004d2e:	d008      	beq.n	8004d42 <SPI_I2S_GetFlagStatus+0x42>
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	f1b3 2f40 	cmp.w	r3, #1073758208	; 0x40004000
 8004d36:	d004      	beq.n	8004d42 <SPI_I2S_GetFlagStatus+0x42>
 8004d38:	481f      	ldr	r0, [pc, #124]	; (8004db8 <SPI_I2S_GetFlagStatus+0xb8>)
 8004d3a:	f240 4173 	movw	r1, #1139	; 0x473
 8004d3e:	f7fc f985 	bl	800104c <assert_failed>
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
 8004d42:	887b      	ldrh	r3, [r7, #2]
 8004d44:	2b80      	cmp	r3, #128	; 0x80
 8004d46:	d01d      	beq.n	8004d84 <SPI_I2S_GetFlagStatus+0x84>
 8004d48:	887b      	ldrh	r3, [r7, #2]
 8004d4a:	2b40      	cmp	r3, #64	; 0x40
 8004d4c:	d01a      	beq.n	8004d84 <SPI_I2S_GetFlagStatus+0x84>
 8004d4e:	887b      	ldrh	r3, [r7, #2]
 8004d50:	2b20      	cmp	r3, #32
 8004d52:	d017      	beq.n	8004d84 <SPI_I2S_GetFlagStatus+0x84>
 8004d54:	887b      	ldrh	r3, [r7, #2]
 8004d56:	2b10      	cmp	r3, #16
 8004d58:	d014      	beq.n	8004d84 <SPI_I2S_GetFlagStatus+0x84>
 8004d5a:	887b      	ldrh	r3, [r7, #2]
 8004d5c:	2b08      	cmp	r3, #8
 8004d5e:	d011      	beq.n	8004d84 <SPI_I2S_GetFlagStatus+0x84>
 8004d60:	887b      	ldrh	r3, [r7, #2]
 8004d62:	2b04      	cmp	r3, #4
 8004d64:	d00e      	beq.n	8004d84 <SPI_I2S_GetFlagStatus+0x84>
 8004d66:	887b      	ldrh	r3, [r7, #2]
 8004d68:	2b02      	cmp	r3, #2
 8004d6a:	d00b      	beq.n	8004d84 <SPI_I2S_GetFlagStatus+0x84>
 8004d6c:	887b      	ldrh	r3, [r7, #2]
 8004d6e:	2b01      	cmp	r3, #1
 8004d70:	d008      	beq.n	8004d84 <SPI_I2S_GetFlagStatus+0x84>
 8004d72:	887b      	ldrh	r3, [r7, #2]
 8004d74:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004d78:	d004      	beq.n	8004d84 <SPI_I2S_GetFlagStatus+0x84>
 8004d7a:	480f      	ldr	r0, [pc, #60]	; (8004db8 <SPI_I2S_GetFlagStatus+0xb8>)
 8004d7c:	f240 4174 	movw	r1, #1140	; 0x474
 8004d80:	f7fc f964 	bl	800104c <assert_failed>
  
  /* Check the status of the specified SPI flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	891b      	ldrh	r3, [r3, #8]
 8004d88:	b29a      	uxth	r2, r3
 8004d8a:	887b      	ldrh	r3, [r7, #2]
 8004d8c:	4013      	ands	r3, r2
 8004d8e:	b29b      	uxth	r3, r3
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d002      	beq.n	8004d9a <SPI_I2S_GetFlagStatus+0x9a>
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 8004d94:	2301      	movs	r3, #1
 8004d96:	73fb      	strb	r3, [r7, #15]
 8004d98:	e001      	b.n	8004d9e <SPI_I2S_GetFlagStatus+0x9e>
  }
  else
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
 8004d9a:	2300      	movs	r3, #0
 8004d9c:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 8004d9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004da0:	4618      	mov	r0, r3
 8004da2:	3710      	adds	r7, #16
 8004da4:	46bd      	mov	sp, r7
 8004da6:	bd80      	pop	{r7, pc}
 8004da8:	40013000 	.word	0x40013000
 8004dac:	40003800 	.word	0x40003800
 8004db0:	40003c00 	.word	0x40003c00
 8004db4:	40003400 	.word	0x40003400
 8004db8:	080057cc 	.word	0x080057cc

08004dbc <SPI_I2S_ClearFlag>:
  *          write operation to SPI_CR1 register (SPI_Cmd() to enable the SPI).
  *  
  * @retval None
  */
void SPI_I2S_ClearFlag(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 8004dbc:	b580      	push	{r7, lr}
 8004dbe:	b082      	sub	sp, #8
 8004dc0:	af00      	add	r7, sp, #0
 8004dc2:	6078      	str	r0, [r7, #4]
 8004dc4:	460b      	mov	r3, r1
 8004dc6:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
 8004dc8:	687a      	ldr	r2, [r7, #4]
 8004dca:	4b14      	ldr	r3, [pc, #80]	; (8004e1c <SPI_I2S_ClearFlag+0x60>)
 8004dcc:	429a      	cmp	r2, r3
 8004dce:	d014      	beq.n	8004dfa <SPI_I2S_ClearFlag+0x3e>
 8004dd0:	687a      	ldr	r2, [r7, #4]
 8004dd2:	4b13      	ldr	r3, [pc, #76]	; (8004e20 <SPI_I2S_ClearFlag+0x64>)
 8004dd4:	429a      	cmp	r2, r3
 8004dd6:	d010      	beq.n	8004dfa <SPI_I2S_ClearFlag+0x3e>
 8004dd8:	687a      	ldr	r2, [r7, #4]
 8004dda:	4b12      	ldr	r3, [pc, #72]	; (8004e24 <SPI_I2S_ClearFlag+0x68>)
 8004ddc:	429a      	cmp	r2, r3
 8004dde:	d00c      	beq.n	8004dfa <SPI_I2S_ClearFlag+0x3e>
 8004de0:	687a      	ldr	r2, [r7, #4]
 8004de2:	4b11      	ldr	r3, [pc, #68]	; (8004e28 <SPI_I2S_ClearFlag+0x6c>)
 8004de4:	429a      	cmp	r2, r3
 8004de6:	d008      	beq.n	8004dfa <SPI_I2S_ClearFlag+0x3e>
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	f1b3 2f40 	cmp.w	r3, #1073758208	; 0x40004000
 8004dee:	d004      	beq.n	8004dfa <SPI_I2S_ClearFlag+0x3e>
 8004df0:	480e      	ldr	r0, [pc, #56]	; (8004e2c <SPI_I2S_ClearFlag+0x70>)
 8004df2:	f240 419b 	movw	r1, #1179	; 0x49b
 8004df6:	f7fc f929 	bl	800104c <assert_failed>
  assert_param(IS_SPI_I2S_CLEAR_FLAG(SPI_I2S_FLAG));
 8004dfa:	887b      	ldrh	r3, [r7, #2]
 8004dfc:	2b10      	cmp	r3, #16
 8004dfe:	d004      	beq.n	8004e0a <SPI_I2S_ClearFlag+0x4e>
 8004e00:	480a      	ldr	r0, [pc, #40]	; (8004e2c <SPI_I2S_ClearFlag+0x70>)
 8004e02:	f240 419c 	movw	r1, #1180	; 0x49c
 8004e06:	f7fc f921 	bl	800104c <assert_failed>
    
  /* Clear the selected SPI CRC Error (CRCERR) flag */
  SPIx->SR = (uint16_t)~SPI_I2S_FLAG;
 8004e0a:	887b      	ldrh	r3, [r7, #2]
 8004e0c:	43db      	mvns	r3, r3
 8004e0e:	b29a      	uxth	r2, r3
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	811a      	strh	r2, [r3, #8]
}
 8004e14:	3708      	adds	r7, #8
 8004e16:	46bd      	mov	sp, r7
 8004e18:	bd80      	pop	{r7, pc}
 8004e1a:	bf00      	nop
 8004e1c:	40013000 	.word	0x40013000
 8004e20:	40003800 	.word	0x40003800
 8004e24:	40003c00 	.word	0x40003c00
 8004e28:	40003400 	.word	0x40003400
 8004e2c:	080057cc 	.word	0x080057cc

08004e30 <USART_Init>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that contains
  *         the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8004e30:	b580      	push	{r7, lr}
 8004e32:	b08a      	sub	sp, #40	; 0x28
 8004e34:	af00      	add	r7, sp, #0
 8004e36:	6078      	str	r0, [r7, #4]
 8004e38:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 8004e3a:	2300      	movs	r3, #0
 8004e3c:	627b      	str	r3, [r7, #36]	; 0x24
 8004e3e:	2300      	movs	r3, #0
 8004e40:	623b      	str	r3, [r7, #32]
  uint32_t integerdivider = 0x00;
 8004e42:	2300      	movs	r3, #0
 8004e44:	61fb      	str	r3, [r7, #28]
  uint32_t fractionaldivider = 0x00;
 8004e46:	2300      	movs	r3, #0
 8004e48:	61bb      	str	r3, [r7, #24]
  RCC_ClocksTypeDef RCC_ClocksStatus;

  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
 8004e4a:	687a      	ldr	r2, [r7, #4]
 8004e4c:	4b97      	ldr	r3, [pc, #604]	; (80050ac <USART_Init+0x27c>)
 8004e4e:	429a      	cmp	r2, r3
 8004e50:	d017      	beq.n	8004e82 <USART_Init+0x52>
 8004e52:	687a      	ldr	r2, [r7, #4]
 8004e54:	4b96      	ldr	r3, [pc, #600]	; (80050b0 <USART_Init+0x280>)
 8004e56:	429a      	cmp	r2, r3
 8004e58:	d013      	beq.n	8004e82 <USART_Init+0x52>
 8004e5a:	687a      	ldr	r2, [r7, #4]
 8004e5c:	4b95      	ldr	r3, [pc, #596]	; (80050b4 <USART_Init+0x284>)
 8004e5e:	429a      	cmp	r2, r3
 8004e60:	d00f      	beq.n	8004e82 <USART_Init+0x52>
 8004e62:	687a      	ldr	r2, [r7, #4]
 8004e64:	4b94      	ldr	r3, [pc, #592]	; (80050b8 <USART_Init+0x288>)
 8004e66:	429a      	cmp	r2, r3
 8004e68:	d00b      	beq.n	8004e82 <USART_Init+0x52>
 8004e6a:	687a      	ldr	r2, [r7, #4]
 8004e6c:	4b93      	ldr	r3, [pc, #588]	; (80050bc <USART_Init+0x28c>)
 8004e6e:	429a      	cmp	r2, r3
 8004e70:	d007      	beq.n	8004e82 <USART_Init+0x52>
 8004e72:	687a      	ldr	r2, [r7, #4]
 8004e74:	4b92      	ldr	r3, [pc, #584]	; (80050c0 <USART_Init+0x290>)
 8004e76:	429a      	cmp	r2, r3
 8004e78:	d003      	beq.n	8004e82 <USART_Init+0x52>
 8004e7a:	4892      	ldr	r0, [pc, #584]	; (80050c4 <USART_Init+0x294>)
 8004e7c:	21eb      	movs	r1, #235	; 0xeb
 8004e7e:	f7fc f8e5 	bl	800104c <assert_failed>
  assert_param(IS_USART_BAUDRATE(USART_InitStruct->USART_BaudRate));  
 8004e82:	683b      	ldr	r3, [r7, #0]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d004      	beq.n	8004e94 <USART_Init+0x64>
 8004e8a:	683b      	ldr	r3, [r7, #0]
 8004e8c:	681a      	ldr	r2, [r3, #0]
 8004e8e:	4b8e      	ldr	r3, [pc, #568]	; (80050c8 <USART_Init+0x298>)
 8004e90:	429a      	cmp	r2, r3
 8004e92:	d903      	bls.n	8004e9c <USART_Init+0x6c>
 8004e94:	488b      	ldr	r0, [pc, #556]	; (80050c4 <USART_Init+0x294>)
 8004e96:	21ec      	movs	r1, #236	; 0xec
 8004e98:	f7fc f8d8 	bl	800104c <assert_failed>
  assert_param(IS_USART_WORD_LENGTH(USART_InitStruct->USART_WordLength));
 8004e9c:	683b      	ldr	r3, [r7, #0]
 8004e9e:	889b      	ldrh	r3, [r3, #4]
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d008      	beq.n	8004eb6 <USART_Init+0x86>
 8004ea4:	683b      	ldr	r3, [r7, #0]
 8004ea6:	889b      	ldrh	r3, [r3, #4]
 8004ea8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004eac:	d003      	beq.n	8004eb6 <USART_Init+0x86>
 8004eae:	4885      	ldr	r0, [pc, #532]	; (80050c4 <USART_Init+0x294>)
 8004eb0:	21ed      	movs	r1, #237	; 0xed
 8004eb2:	f7fc f8cb 	bl	800104c <assert_failed>
  assert_param(IS_USART_STOPBITS(USART_InitStruct->USART_StopBits));
 8004eb6:	683b      	ldr	r3, [r7, #0]
 8004eb8:	88db      	ldrh	r3, [r3, #6]
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d012      	beq.n	8004ee4 <USART_Init+0xb4>
 8004ebe:	683b      	ldr	r3, [r7, #0]
 8004ec0:	88db      	ldrh	r3, [r3, #6]
 8004ec2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004ec6:	d00d      	beq.n	8004ee4 <USART_Init+0xb4>
 8004ec8:	683b      	ldr	r3, [r7, #0]
 8004eca:	88db      	ldrh	r3, [r3, #6]
 8004ecc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004ed0:	d008      	beq.n	8004ee4 <USART_Init+0xb4>
 8004ed2:	683b      	ldr	r3, [r7, #0]
 8004ed4:	88db      	ldrh	r3, [r3, #6]
 8004ed6:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8004eda:	d003      	beq.n	8004ee4 <USART_Init+0xb4>
 8004edc:	4879      	ldr	r0, [pc, #484]	; (80050c4 <USART_Init+0x294>)
 8004ede:	21ee      	movs	r1, #238	; 0xee
 8004ee0:	f7fc f8b4 	bl	800104c <assert_failed>
  assert_param(IS_USART_PARITY(USART_InitStruct->USART_Parity));
 8004ee4:	683b      	ldr	r3, [r7, #0]
 8004ee6:	891b      	ldrh	r3, [r3, #8]
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d00d      	beq.n	8004f08 <USART_Init+0xd8>
 8004eec:	683b      	ldr	r3, [r7, #0]
 8004eee:	891b      	ldrh	r3, [r3, #8]
 8004ef0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004ef4:	d008      	beq.n	8004f08 <USART_Init+0xd8>
 8004ef6:	683b      	ldr	r3, [r7, #0]
 8004ef8:	891b      	ldrh	r3, [r3, #8]
 8004efa:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8004efe:	d003      	beq.n	8004f08 <USART_Init+0xd8>
 8004f00:	4870      	ldr	r0, [pc, #448]	; (80050c4 <USART_Init+0x294>)
 8004f02:	21ef      	movs	r1, #239	; 0xef
 8004f04:	f7fc f8a2 	bl	800104c <assert_failed>
  assert_param(IS_USART_MODE(USART_InitStruct->USART_Mode));
 8004f08:	683b      	ldr	r3, [r7, #0]
 8004f0a:	895b      	ldrh	r3, [r3, #10]
 8004f0c:	461a      	mov	r2, r3
 8004f0e:	f64f 73f3 	movw	r3, #65523	; 0xfff3
 8004f12:	4013      	ands	r3, r2
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d103      	bne.n	8004f20 <USART_Init+0xf0>
 8004f18:	683b      	ldr	r3, [r7, #0]
 8004f1a:	895b      	ldrh	r3, [r3, #10]
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d103      	bne.n	8004f28 <USART_Init+0xf8>
 8004f20:	4868      	ldr	r0, [pc, #416]	; (80050c4 <USART_Init+0x294>)
 8004f22:	21f0      	movs	r1, #240	; 0xf0
 8004f24:	f7fc f892 	bl	800104c <assert_failed>
  assert_param(IS_USART_HARDWARE_FLOW_CONTROL(USART_InitStruct->USART_HardwareFlowControl));
 8004f28:	683b      	ldr	r3, [r7, #0]
 8004f2a:	899b      	ldrh	r3, [r3, #12]
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d012      	beq.n	8004f56 <USART_Init+0x126>
 8004f30:	683b      	ldr	r3, [r7, #0]
 8004f32:	899b      	ldrh	r3, [r3, #12]
 8004f34:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004f38:	d00d      	beq.n	8004f56 <USART_Init+0x126>
 8004f3a:	683b      	ldr	r3, [r7, #0]
 8004f3c:	899b      	ldrh	r3, [r3, #12]
 8004f3e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004f42:	d008      	beq.n	8004f56 <USART_Init+0x126>
 8004f44:	683b      	ldr	r3, [r7, #0]
 8004f46:	899b      	ldrh	r3, [r3, #12]
 8004f48:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004f4c:	d003      	beq.n	8004f56 <USART_Init+0x126>
 8004f4e:	485d      	ldr	r0, [pc, #372]	; (80050c4 <USART_Init+0x294>)
 8004f50:	21f1      	movs	r1, #241	; 0xf1
 8004f52:	f7fc f87b 	bl	800104c <assert_failed>

  /* The hardware flow control is available only for USART1, USART2, USART3 and USART6 */
  if (USART_InitStruct->USART_HardwareFlowControl != USART_HardwareFlowControl_None)
 8004f56:	683b      	ldr	r3, [r7, #0]
 8004f58:	899b      	ldrh	r3, [r3, #12]
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d013      	beq.n	8004f86 <USART_Init+0x156>
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
 8004f5e:	687a      	ldr	r2, [r7, #4]
 8004f60:	4b52      	ldr	r3, [pc, #328]	; (80050ac <USART_Init+0x27c>)
 8004f62:	429a      	cmp	r2, r3
 8004f64:	d00f      	beq.n	8004f86 <USART_Init+0x156>
 8004f66:	687a      	ldr	r2, [r7, #4]
 8004f68:	4b51      	ldr	r3, [pc, #324]	; (80050b0 <USART_Init+0x280>)
 8004f6a:	429a      	cmp	r2, r3
 8004f6c:	d00b      	beq.n	8004f86 <USART_Init+0x156>
 8004f6e:	687a      	ldr	r2, [r7, #4]
 8004f70:	4b50      	ldr	r3, [pc, #320]	; (80050b4 <USART_Init+0x284>)
 8004f72:	429a      	cmp	r2, r3
 8004f74:	d007      	beq.n	8004f86 <USART_Init+0x156>
 8004f76:	687a      	ldr	r2, [r7, #4]
 8004f78:	4b51      	ldr	r3, [pc, #324]	; (80050c0 <USART_Init+0x290>)
 8004f7a:	429a      	cmp	r2, r3
 8004f7c:	d003      	beq.n	8004f86 <USART_Init+0x156>
 8004f7e:	4851      	ldr	r0, [pc, #324]	; (80050c4 <USART_Init+0x294>)
 8004f80:	21f6      	movs	r1, #246	; 0xf6
 8004f82:	f7fc f863 	bl	800104c <assert_failed>
  }

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	8a1b      	ldrh	r3, [r3, #16]
 8004f8a:	b29b      	uxth	r3, r3
 8004f8c:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8004f8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f90:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8004f94:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit :
      Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 8004f96:	683b      	ldr	r3, [r7, #0]
 8004f98:	88db      	ldrh	r3, [r3, #6]
 8004f9a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004f9c:	4313      	orrs	r3, r2
 8004f9e:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8004fa0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fa2:	b29a      	uxth	r2, r3
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	899b      	ldrh	r3, [r3, #12]
 8004fac:	b29b      	uxth	r3, r3
 8004fae:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 8004fb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fb2:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8004fb6:	f023 030c 	bic.w	r3, r3, #12
 8004fba:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8004fbc:	683b      	ldr	r3, [r7, #0]
 8004fbe:	889a      	ldrh	r2, [r3, #4]
 8004fc0:	683b      	ldr	r3, [r7, #0]
 8004fc2:	891b      	ldrh	r3, [r3, #8]
 8004fc4:	4313      	orrs	r3, r2
 8004fc6:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 8004fc8:	683b      	ldr	r3, [r7, #0]
 8004fca:	895b      	ldrh	r3, [r3, #10]

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8004fcc:	4313      	orrs	r3, r2
 8004fce:	b29b      	uxth	r3, r3
 8004fd0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004fd2:	4313      	orrs	r3, r2
 8004fd4:	627b      	str	r3, [r7, #36]	; 0x24
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 8004fd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fd8:	b29a      	uxth	r2, r3
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	8a9b      	ldrh	r3, [r3, #20]
 8004fe2:	b29b      	uxth	r3, r3
 8004fe4:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR3_CLEAR_MASK);
 8004fe6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fe8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004fec:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART HFC : 
      Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 8004fee:	683b      	ldr	r3, [r7, #0]
 8004ff0:	899b      	ldrh	r3, [r3, #12]
 8004ff2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004ff4:	4313      	orrs	r3, r2
 8004ff6:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 8004ff8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ffa:	b29a      	uxth	r2, r3
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate */
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8005000:	f107 0308 	add.w	r3, r7, #8
 8005004:	4618      	mov	r0, r3
 8005006:	f7ff fbcf 	bl	80047a8 <RCC_GetClocksFreq>

  if ((USARTx == USART1) || (USARTx == USART6))
 800500a:	687a      	ldr	r2, [r7, #4]
 800500c:	4b27      	ldr	r3, [pc, #156]	; (80050ac <USART_Init+0x27c>)
 800500e:	429a      	cmp	r2, r3
 8005010:	d003      	beq.n	800501a <USART_Init+0x1ea>
 8005012:	687a      	ldr	r2, [r7, #4]
 8005014:	4b2a      	ldr	r3, [pc, #168]	; (80050c0 <USART_Init+0x290>)
 8005016:	429a      	cmp	r2, r3
 8005018:	d102      	bne.n	8005020 <USART_Init+0x1f0>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 800501a:	697b      	ldr	r3, [r7, #20]
 800501c:	623b      	str	r3, [r7, #32]
 800501e:	e001      	b.n	8005024 <USART_Init+0x1f4>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 8005020:	693b      	ldr	r3, [r7, #16]
 8005022:	623b      	str	r3, [r7, #32]
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	899b      	ldrh	r3, [r3, #12]
 8005028:	b29b      	uxth	r3, r3
 800502a:	b29b      	uxth	r3, r3
 800502c:	b21b      	sxth	r3, r3
 800502e:	2b00      	cmp	r3, #0
 8005030:	da0c      	bge.n	800504c <USART_Init+0x21c>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 8005032:	6a3a      	ldr	r2, [r7, #32]
 8005034:	4613      	mov	r3, r2
 8005036:	009b      	lsls	r3, r3, #2
 8005038:	4413      	add	r3, r2
 800503a:	009a      	lsls	r2, r3, #2
 800503c:	441a      	add	r2, r3
 800503e:	683b      	ldr	r3, [r7, #0]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	005b      	lsls	r3, r3, #1
 8005044:	fbb2 f3f3 	udiv	r3, r2, r3
 8005048:	61fb      	str	r3, [r7, #28]
 800504a:	e00b      	b.n	8005064 <USART_Init+0x234>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 800504c:	6a3a      	ldr	r2, [r7, #32]
 800504e:	4613      	mov	r3, r2
 8005050:	009b      	lsls	r3, r3, #2
 8005052:	4413      	add	r3, r2
 8005054:	009a      	lsls	r2, r3, #2
 8005056:	441a      	add	r2, r3
 8005058:	683b      	ldr	r3, [r7, #0]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	009b      	lsls	r3, r3, #2
 800505e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005062:	61fb      	str	r3, [r7, #28]
  }
  tmpreg = (integerdivider / 100) << 4;
 8005064:	69fa      	ldr	r2, [r7, #28]
 8005066:	4b19      	ldr	r3, [pc, #100]	; (80050cc <USART_Init+0x29c>)
 8005068:	fba3 1302 	umull	r1, r3, r3, r2
 800506c:	095b      	lsrs	r3, r3, #5
 800506e:	011b      	lsls	r3, r3, #4
 8005070:	627b      	str	r3, [r7, #36]	; 0x24

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 8005072:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005074:	091b      	lsrs	r3, r3, #4
 8005076:	2264      	movs	r2, #100	; 0x64
 8005078:	fb02 f303 	mul.w	r3, r2, r3
 800507c:	69fa      	ldr	r2, [r7, #28]
 800507e:	1ad3      	subs	r3, r2, r3
 8005080:	61bb      	str	r3, [r7, #24]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	899b      	ldrh	r3, [r3, #12]
 8005086:	b29b      	uxth	r3, r3
 8005088:	b29b      	uxth	r3, r3
 800508a:	b21b      	sxth	r3, r3
 800508c:	2b00      	cmp	r3, #0
 800508e:	da1f      	bge.n	80050d0 <USART_Init+0x2a0>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 8005090:	69bb      	ldr	r3, [r7, #24]
 8005092:	00db      	lsls	r3, r3, #3
 8005094:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8005098:	4b0c      	ldr	r3, [pc, #48]	; (80050cc <USART_Init+0x29c>)
 800509a:	fba3 1302 	umull	r1, r3, r3, r2
 800509e:	095b      	lsrs	r3, r3, #5
 80050a0:	f003 0307 	and.w	r3, r3, #7
 80050a4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80050a6:	4313      	orrs	r3, r2
 80050a8:	627b      	str	r3, [r7, #36]	; 0x24
 80050aa:	e01e      	b.n	80050ea <USART_Init+0x2ba>
 80050ac:	40011000 	.word	0x40011000
 80050b0:	40004400 	.word	0x40004400
 80050b4:	40004800 	.word	0x40004800
 80050b8:	40004c00 	.word	0x40004c00
 80050bc:	40005000 	.word	0x40005000
 80050c0:	40011400 	.word	0x40011400
 80050c4:	0800581c 	.word	0x0800581c
 80050c8:	007270e0 	.word	0x007270e0
 80050cc:	51eb851f 	.word	0x51eb851f
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 80050d0:	69bb      	ldr	r3, [r7, #24]
 80050d2:	011b      	lsls	r3, r3, #4
 80050d4:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80050d8:	4b07      	ldr	r3, [pc, #28]	; (80050f8 <USART_Init+0x2c8>)
 80050da:	fba3 1302 	umull	r1, r3, r3, r2
 80050de:	095b      	lsrs	r3, r3, #5
 80050e0:	f003 030f 	and.w	r3, r3, #15
 80050e4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80050e6:	4313      	orrs	r3, r2
 80050e8:	627b      	str	r3, [r7, #36]	; 0x24
  }
  
  /* Write to USART BRR register */
  USARTx->BRR = (uint16_t)tmpreg;
 80050ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050ec:	b29a      	uxth	r2, r3
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	811a      	strh	r2, [r3, #8]
}
 80050f2:	3728      	adds	r7, #40	; 0x28
 80050f4:	46bd      	mov	sp, r7
 80050f6:	bd80      	pop	{r7, pc}
 80050f8:	51eb851f 	.word	0x51eb851f

080050fc <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 80050fc:	b580      	push	{r7, lr}
 80050fe:	b082      	sub	sp, #8
 8005100:	af00      	add	r7, sp, #0
 8005102:	6078      	str	r0, [r7, #4]
 8005104:	460b      	mov	r3, r1
 8005106:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
 8005108:	687a      	ldr	r2, [r7, #4]
 800510a:	4b1f      	ldr	r3, [pc, #124]	; (8005188 <USART_Cmd+0x8c>)
 800510c:	429a      	cmp	r2, r3
 800510e:	d018      	beq.n	8005142 <USART_Cmd+0x46>
 8005110:	687a      	ldr	r2, [r7, #4]
 8005112:	4b1e      	ldr	r3, [pc, #120]	; (800518c <USART_Cmd+0x90>)
 8005114:	429a      	cmp	r2, r3
 8005116:	d014      	beq.n	8005142 <USART_Cmd+0x46>
 8005118:	687a      	ldr	r2, [r7, #4]
 800511a:	4b1d      	ldr	r3, [pc, #116]	; (8005190 <USART_Cmd+0x94>)
 800511c:	429a      	cmp	r2, r3
 800511e:	d010      	beq.n	8005142 <USART_Cmd+0x46>
 8005120:	687a      	ldr	r2, [r7, #4]
 8005122:	4b1c      	ldr	r3, [pc, #112]	; (8005194 <USART_Cmd+0x98>)
 8005124:	429a      	cmp	r2, r3
 8005126:	d00c      	beq.n	8005142 <USART_Cmd+0x46>
 8005128:	687a      	ldr	r2, [r7, #4]
 800512a:	4b1b      	ldr	r3, [pc, #108]	; (8005198 <USART_Cmd+0x9c>)
 800512c:	429a      	cmp	r2, r3
 800512e:	d008      	beq.n	8005142 <USART_Cmd+0x46>
 8005130:	687a      	ldr	r2, [r7, #4]
 8005132:	4b1a      	ldr	r3, [pc, #104]	; (800519c <USART_Cmd+0xa0>)
 8005134:	429a      	cmp	r2, r3
 8005136:	d004      	beq.n	8005142 <USART_Cmd+0x46>
 8005138:	4819      	ldr	r0, [pc, #100]	; (80051a0 <USART_Cmd+0xa4>)
 800513a:	f240 119b 	movw	r1, #411	; 0x19b
 800513e:	f7fb ff85 	bl	800104c <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(NewState));
 8005142:	78fb      	ldrb	r3, [r7, #3]
 8005144:	2b00      	cmp	r3, #0
 8005146:	d007      	beq.n	8005158 <USART_Cmd+0x5c>
 8005148:	78fb      	ldrb	r3, [r7, #3]
 800514a:	2b01      	cmp	r3, #1
 800514c:	d004      	beq.n	8005158 <USART_Cmd+0x5c>
 800514e:	4814      	ldr	r0, [pc, #80]	; (80051a0 <USART_Cmd+0xa4>)
 8005150:	f44f 71ce 	mov.w	r1, #412	; 0x19c
 8005154:	f7fb ff7a 	bl	800104c <assert_failed>
  
  if (NewState != DISABLE)
 8005158:	78fb      	ldrb	r3, [r7, #3]
 800515a:	2b00      	cmp	r3, #0
 800515c:	d008      	beq.n	8005170 <USART_Cmd+0x74>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_UE;
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	899b      	ldrh	r3, [r3, #12]
 8005162:	b29b      	uxth	r3, r3
 8005164:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8005168:	b29a      	uxth	r2, r3
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	819a      	strh	r2, [r3, #12]
 800516e:	e007      	b.n	8005180 <USART_Cmd+0x84>
  }
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	899b      	ldrh	r3, [r3, #12]
 8005174:	b29b      	uxth	r3, r3
 8005176:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800517a:	b29a      	uxth	r2, r3
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	819a      	strh	r2, [r3, #12]
  }
}
 8005180:	3708      	adds	r7, #8
 8005182:	46bd      	mov	sp, r7
 8005184:	bd80      	pop	{r7, pc}
 8005186:	bf00      	nop
 8005188:	40011000 	.word	0x40011000
 800518c:	40004400 	.word	0x40004400
 8005190:	40004800 	.word	0x40004800
 8005194:	40004c00 	.word	0x40004c00
 8005198:	40005000 	.word	0x40005000
 800519c:	40011400 	.word	0x40011400
 80051a0:	0800581c 	.word	0x0800581c

080051a4 <USART_DMACmd>:
  * @param  NewState: new state of the DMA Request sources.
  *          This parameter can be: ENABLE or DISABLE.   
  * @retval None
  */
void USART_DMACmd(USART_TypeDef* USARTx, uint16_t USART_DMAReq, FunctionalState NewState)
{
 80051a4:	b580      	push	{r7, lr}
 80051a6:	b082      	sub	sp, #8
 80051a8:	af00      	add	r7, sp, #0
 80051aa:	6078      	str	r0, [r7, #4]
 80051ac:	4613      	mov	r3, r2
 80051ae:	460a      	mov	r2, r1
 80051b0:	807a      	strh	r2, [r7, #2]
 80051b2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
 80051b4:	687a      	ldr	r2, [r7, #4]
 80051b6:	4b27      	ldr	r3, [pc, #156]	; (8005254 <USART_DMACmd+0xb0>)
 80051b8:	429a      	cmp	r2, r3
 80051ba:	d018      	beq.n	80051ee <USART_DMACmd+0x4a>
 80051bc:	687a      	ldr	r2, [r7, #4]
 80051be:	4b26      	ldr	r3, [pc, #152]	; (8005258 <USART_DMACmd+0xb4>)
 80051c0:	429a      	cmp	r2, r3
 80051c2:	d014      	beq.n	80051ee <USART_DMACmd+0x4a>
 80051c4:	687a      	ldr	r2, [r7, #4]
 80051c6:	4b25      	ldr	r3, [pc, #148]	; (800525c <USART_DMACmd+0xb8>)
 80051c8:	429a      	cmp	r2, r3
 80051ca:	d010      	beq.n	80051ee <USART_DMACmd+0x4a>
 80051cc:	687a      	ldr	r2, [r7, #4]
 80051ce:	4b24      	ldr	r3, [pc, #144]	; (8005260 <USART_DMACmd+0xbc>)
 80051d0:	429a      	cmp	r2, r3
 80051d2:	d00c      	beq.n	80051ee <USART_DMACmd+0x4a>
 80051d4:	687a      	ldr	r2, [r7, #4]
 80051d6:	4b23      	ldr	r3, [pc, #140]	; (8005264 <USART_DMACmd+0xc0>)
 80051d8:	429a      	cmp	r2, r3
 80051da:	d008      	beq.n	80051ee <USART_DMACmd+0x4a>
 80051dc:	687a      	ldr	r2, [r7, #4]
 80051de:	4b22      	ldr	r3, [pc, #136]	; (8005268 <USART_DMACmd+0xc4>)
 80051e0:	429a      	cmp	r2, r3
 80051e2:	d004      	beq.n	80051ee <USART_DMACmd+0x4a>
 80051e4:	4821      	ldr	r0, [pc, #132]	; (800526c <USART_DMACmd+0xc8>)
 80051e6:	f240 413b 	movw	r1, #1083	; 0x43b
 80051ea:	f7fb ff2f 	bl	800104c <assert_failed>
  assert_param(IS_USART_DMAREQ(USART_DMAReq));  
 80051ee:	887a      	ldrh	r2, [r7, #2]
 80051f0:	f64f 733f 	movw	r3, #65343	; 0xff3f
 80051f4:	4013      	ands	r3, r2
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d102      	bne.n	8005200 <USART_DMACmd+0x5c>
 80051fa:	887b      	ldrh	r3, [r7, #2]
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d104      	bne.n	800520a <USART_DMACmd+0x66>
 8005200:	481a      	ldr	r0, [pc, #104]	; (800526c <USART_DMACmd+0xc8>)
 8005202:	f240 413c 	movw	r1, #1084	; 0x43c
 8005206:	f7fb ff21 	bl	800104c <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
 800520a:	787b      	ldrb	r3, [r7, #1]
 800520c:	2b00      	cmp	r3, #0
 800520e:	d007      	beq.n	8005220 <USART_DMACmd+0x7c>
 8005210:	787b      	ldrb	r3, [r7, #1]
 8005212:	2b01      	cmp	r3, #1
 8005214:	d004      	beq.n	8005220 <USART_DMACmd+0x7c>
 8005216:	4815      	ldr	r0, [pc, #84]	; (800526c <USART_DMACmd+0xc8>)
 8005218:	f240 413d 	movw	r1, #1085	; 0x43d
 800521c:	f7fb ff16 	bl	800104c <assert_failed>

  if (NewState != DISABLE)
 8005220:	787b      	ldrb	r3, [r7, #1]
 8005222:	2b00      	cmp	r3, #0
 8005224:	d008      	beq.n	8005238 <USART_DMACmd+0x94>
  {
    /* Enable the DMA transfer for selected requests by setting the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 |= USART_DMAReq;
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	8a9b      	ldrh	r3, [r3, #20]
 800522a:	b29a      	uxth	r2, r3
 800522c:	887b      	ldrh	r3, [r7, #2]
 800522e:	4313      	orrs	r3, r2
 8005230:	b29a      	uxth	r2, r3
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	829a      	strh	r2, [r3, #20]
 8005236:	e009      	b.n	800524c <USART_DMACmd+0xa8>
  }
  else
  {
    /* Disable the DMA transfer for selected requests by clearing the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 &= (uint16_t)~USART_DMAReq;
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	8a9b      	ldrh	r3, [r3, #20]
 800523c:	b29a      	uxth	r2, r3
 800523e:	887b      	ldrh	r3, [r7, #2]
 8005240:	43db      	mvns	r3, r3
 8005242:	b29b      	uxth	r3, r3
 8005244:	4013      	ands	r3, r2
 8005246:	b29a      	uxth	r2, r3
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	829a      	strh	r2, [r3, #20]
  }
}
 800524c:	3708      	adds	r7, #8
 800524e:	46bd      	mov	sp, r7
 8005250:	bd80      	pop	{r7, pc}
 8005252:	bf00      	nop
 8005254:	40011000 	.word	0x40011000
 8005258:	40004400 	.word	0x40004400
 800525c:	40004800 	.word	0x40004800
 8005260:	40004c00 	.word	0x40004c00
 8005264:	40005000 	.word	0x40005000
 8005268:	40011400 	.word	0x40011400
 800526c:	0800581c 	.word	0x0800581c

08005270 <USART_ClearFlag>:
  *          (USART_SendData()).
  *   
  * @retval None
  */
void USART_ClearFlag(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
 8005270:	b580      	push	{r7, lr}
 8005272:	b082      	sub	sp, #8
 8005274:	af00      	add	r7, sp, #0
 8005276:	6078      	str	r0, [r7, #4]
 8005278:	460b      	mov	r3, r1
 800527a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
 800527c:	687a      	ldr	r2, [r7, #4]
 800527e:	4b26      	ldr	r3, [pc, #152]	; (8005318 <USART_ClearFlag+0xa8>)
 8005280:	429a      	cmp	r2, r3
 8005282:	d018      	beq.n	80052b6 <USART_ClearFlag+0x46>
 8005284:	687a      	ldr	r2, [r7, #4]
 8005286:	4b25      	ldr	r3, [pc, #148]	; (800531c <USART_ClearFlag+0xac>)
 8005288:	429a      	cmp	r2, r3
 800528a:	d014      	beq.n	80052b6 <USART_ClearFlag+0x46>
 800528c:	687a      	ldr	r2, [r7, #4]
 800528e:	4b24      	ldr	r3, [pc, #144]	; (8005320 <USART_ClearFlag+0xb0>)
 8005290:	429a      	cmp	r2, r3
 8005292:	d010      	beq.n	80052b6 <USART_ClearFlag+0x46>
 8005294:	687a      	ldr	r2, [r7, #4]
 8005296:	4b23      	ldr	r3, [pc, #140]	; (8005324 <USART_ClearFlag+0xb4>)
 8005298:	429a      	cmp	r2, r3
 800529a:	d00c      	beq.n	80052b6 <USART_ClearFlag+0x46>
 800529c:	687a      	ldr	r2, [r7, #4]
 800529e:	4b22      	ldr	r3, [pc, #136]	; (8005328 <USART_ClearFlag+0xb8>)
 80052a0:	429a      	cmp	r2, r3
 80052a2:	d008      	beq.n	80052b6 <USART_ClearFlag+0x46>
 80052a4:	687a      	ldr	r2, [r7, #4]
 80052a6:	4b21      	ldr	r3, [pc, #132]	; (800532c <USART_ClearFlag+0xbc>)
 80052a8:	429a      	cmp	r2, r3
 80052aa:	d004      	beq.n	80052b6 <USART_ClearFlag+0x46>
 80052ac:	4820      	ldr	r0, [pc, #128]	; (8005330 <USART_ClearFlag+0xc0>)
 80052ae:	f240 512c 	movw	r1, #1324	; 0x52c
 80052b2:	f7fb fecb 	bl	800104c <assert_failed>
  assert_param(IS_USART_CLEAR_FLAG(USART_FLAG));
 80052b6:	887a      	ldrh	r2, [r7, #2]
 80052b8:	f64f 439f 	movw	r3, #64671	; 0xfc9f
 80052bc:	4013      	ands	r3, r2
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d102      	bne.n	80052c8 <USART_ClearFlag+0x58>
 80052c2:	887b      	ldrh	r3, [r7, #2]
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d104      	bne.n	80052d2 <USART_ClearFlag+0x62>
 80052c8:	4819      	ldr	r0, [pc, #100]	; (8005330 <USART_ClearFlag+0xc0>)
 80052ca:	f240 512d 	movw	r1, #1325	; 0x52d
 80052ce:	f7fb febd 	bl	800104c <assert_failed>

  /* The CTS flag is not available for UART4 and UART5 */
  if ((USART_FLAG & USART_FLAG_CTS) == USART_FLAG_CTS)
 80052d2:	887b      	ldrh	r3, [r7, #2]
 80052d4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d014      	beq.n	8005306 <USART_ClearFlag+0x96>
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
 80052dc:	687a      	ldr	r2, [r7, #4]
 80052de:	4b0e      	ldr	r3, [pc, #56]	; (8005318 <USART_ClearFlag+0xa8>)
 80052e0:	429a      	cmp	r2, r3
 80052e2:	d010      	beq.n	8005306 <USART_ClearFlag+0x96>
 80052e4:	687a      	ldr	r2, [r7, #4]
 80052e6:	4b0d      	ldr	r3, [pc, #52]	; (800531c <USART_ClearFlag+0xac>)
 80052e8:	429a      	cmp	r2, r3
 80052ea:	d00c      	beq.n	8005306 <USART_ClearFlag+0x96>
 80052ec:	687a      	ldr	r2, [r7, #4]
 80052ee:	4b0c      	ldr	r3, [pc, #48]	; (8005320 <USART_ClearFlag+0xb0>)
 80052f0:	429a      	cmp	r2, r3
 80052f2:	d008      	beq.n	8005306 <USART_ClearFlag+0x96>
 80052f4:	687a      	ldr	r2, [r7, #4]
 80052f6:	4b0d      	ldr	r3, [pc, #52]	; (800532c <USART_ClearFlag+0xbc>)
 80052f8:	429a      	cmp	r2, r3
 80052fa:	d004      	beq.n	8005306 <USART_ClearFlag+0x96>
 80052fc:	480c      	ldr	r0, [pc, #48]	; (8005330 <USART_ClearFlag+0xc0>)
 80052fe:	f240 5132 	movw	r1, #1330	; 0x532
 8005302:	f7fb fea3 	bl	800104c <assert_failed>
  } 
       
  USARTx->SR = (uint16_t)~USART_FLAG;
 8005306:	887b      	ldrh	r3, [r7, #2]
 8005308:	43db      	mvns	r3, r3
 800530a:	b29a      	uxth	r2, r3
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	801a      	strh	r2, [r3, #0]
}
 8005310:	3708      	adds	r7, #8
 8005312:	46bd      	mov	sp, r7
 8005314:	bd80      	pop	{r7, pc}
 8005316:	bf00      	nop
 8005318:	40011000 	.word	0x40011000
 800531c:	40004400 	.word	0x40004400
 8005320:	40004800 	.word	0x40004800
 8005324:	40004c00 	.word	0x40004c00
 8005328:	40005000 	.word	0x40005000
 800532c:	40011400 	.word	0x40011400
 8005330:	0800581c 	.word	0x0800581c

08005334 <USART_ClearITPendingBit>:
  *          (USART_SendData()).
  *  
  * @retval None
  */
void USART_ClearITPendingBit(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 8005334:	b580      	push	{r7, lr}
 8005336:	b084      	sub	sp, #16
 8005338:	af00      	add	r7, sp, #0
 800533a:	6078      	str	r0, [r7, #4]
 800533c:	460b      	mov	r3, r1
 800533e:	807b      	strh	r3, [r7, #2]
  uint16_t bitpos = 0x00, itmask = 0x00;
 8005340:	2300      	movs	r3, #0
 8005342:	81fb      	strh	r3, [r7, #14]
 8005344:	2300      	movs	r3, #0
 8005346:	81bb      	strh	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
 8005348:	687a      	ldr	r2, [r7, #4]
 800534a:	4b2f      	ldr	r3, [pc, #188]	; (8005408 <USART_ClearITPendingBit+0xd4>)
 800534c:	429a      	cmp	r2, r3
 800534e:	d018      	beq.n	8005382 <USART_ClearITPendingBit+0x4e>
 8005350:	687a      	ldr	r2, [r7, #4]
 8005352:	4b2e      	ldr	r3, [pc, #184]	; (800540c <USART_ClearITPendingBit+0xd8>)
 8005354:	429a      	cmp	r2, r3
 8005356:	d014      	beq.n	8005382 <USART_ClearITPendingBit+0x4e>
 8005358:	687a      	ldr	r2, [r7, #4]
 800535a:	4b2d      	ldr	r3, [pc, #180]	; (8005410 <USART_ClearITPendingBit+0xdc>)
 800535c:	429a      	cmp	r2, r3
 800535e:	d010      	beq.n	8005382 <USART_ClearITPendingBit+0x4e>
 8005360:	687a      	ldr	r2, [r7, #4]
 8005362:	4b2c      	ldr	r3, [pc, #176]	; (8005414 <USART_ClearITPendingBit+0xe0>)
 8005364:	429a      	cmp	r2, r3
 8005366:	d00c      	beq.n	8005382 <USART_ClearITPendingBit+0x4e>
 8005368:	687a      	ldr	r2, [r7, #4]
 800536a:	4b2b      	ldr	r3, [pc, #172]	; (8005418 <USART_ClearITPendingBit+0xe4>)
 800536c:	429a      	cmp	r2, r3
 800536e:	d008      	beq.n	8005382 <USART_ClearITPendingBit+0x4e>
 8005370:	687a      	ldr	r2, [r7, #4]
 8005372:	4b2a      	ldr	r3, [pc, #168]	; (800541c <USART_ClearITPendingBit+0xe8>)
 8005374:	429a      	cmp	r2, r3
 8005376:	d004      	beq.n	8005382 <USART_ClearITPendingBit+0x4e>
 8005378:	4829      	ldr	r0, [pc, #164]	; (8005420 <USART_ClearITPendingBit+0xec>)
 800537a:	f240 5199 	movw	r1, #1433	; 0x599
 800537e:	f7fb fe65 	bl	800104c <assert_failed>
  assert_param(IS_USART_CLEAR_IT(USART_IT)); 
 8005382:	887a      	ldrh	r2, [r7, #2]
 8005384:	f240 6326 	movw	r3, #1574	; 0x626
 8005388:	429a      	cmp	r2, r3
 800538a:	d013      	beq.n	80053b4 <USART_ClearITPendingBit+0x80>
 800538c:	887a      	ldrh	r2, [r7, #2]
 800538e:	f240 5325 	movw	r3, #1317	; 0x525
 8005392:	429a      	cmp	r2, r3
 8005394:	d00e      	beq.n	80053b4 <USART_ClearITPendingBit+0x80>
 8005396:	887a      	ldrh	r2, [r7, #2]
 8005398:	f640 0346 	movw	r3, #2118	; 0x846
 800539c:	429a      	cmp	r2, r3
 800539e:	d009      	beq.n	80053b4 <USART_ClearITPendingBit+0x80>
 80053a0:	887a      	ldrh	r2, [r7, #2]
 80053a2:	f640 136a 	movw	r3, #2410	; 0x96a
 80053a6:	429a      	cmp	r2, r3
 80053a8:	d004      	beq.n	80053b4 <USART_ClearITPendingBit+0x80>
 80053aa:	481d      	ldr	r0, [pc, #116]	; (8005420 <USART_ClearITPendingBit+0xec>)
 80053ac:	f240 519a 	movw	r1, #1434	; 0x59a
 80053b0:	f7fb fe4c 	bl	800104c <assert_failed>

  /* The CTS interrupt is not available for UART4 and UART5 */
  if (USART_IT == USART_IT_CTS)
 80053b4:	887a      	ldrh	r2, [r7, #2]
 80053b6:	f640 136a 	movw	r3, #2410	; 0x96a
 80053ba:	429a      	cmp	r2, r3
 80053bc:	d114      	bne.n	80053e8 <USART_ClearITPendingBit+0xb4>
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
 80053be:	687a      	ldr	r2, [r7, #4]
 80053c0:	4b11      	ldr	r3, [pc, #68]	; (8005408 <USART_ClearITPendingBit+0xd4>)
 80053c2:	429a      	cmp	r2, r3
 80053c4:	d010      	beq.n	80053e8 <USART_ClearITPendingBit+0xb4>
 80053c6:	687a      	ldr	r2, [r7, #4]
 80053c8:	4b10      	ldr	r3, [pc, #64]	; (800540c <USART_ClearITPendingBit+0xd8>)
 80053ca:	429a      	cmp	r2, r3
 80053cc:	d00c      	beq.n	80053e8 <USART_ClearITPendingBit+0xb4>
 80053ce:	687a      	ldr	r2, [r7, #4]
 80053d0:	4b0f      	ldr	r3, [pc, #60]	; (8005410 <USART_ClearITPendingBit+0xdc>)
 80053d2:	429a      	cmp	r2, r3
 80053d4:	d008      	beq.n	80053e8 <USART_ClearITPendingBit+0xb4>
 80053d6:	687a      	ldr	r2, [r7, #4]
 80053d8:	4b10      	ldr	r3, [pc, #64]	; (800541c <USART_ClearITPendingBit+0xe8>)
 80053da:	429a      	cmp	r2, r3
 80053dc:	d004      	beq.n	80053e8 <USART_ClearITPendingBit+0xb4>
 80053de:	4810      	ldr	r0, [pc, #64]	; (8005420 <USART_ClearITPendingBit+0xec>)
 80053e0:	f240 519f 	movw	r1, #1439	; 0x59f
 80053e4:	f7fb fe32 	bl	800104c <assert_failed>
  } 
    
  bitpos = USART_IT >> 0x08;
 80053e8:	887b      	ldrh	r3, [r7, #2]
 80053ea:	0a1b      	lsrs	r3, r3, #8
 80053ec:	81fb      	strh	r3, [r7, #14]
  itmask = ((uint16_t)0x01 << (uint16_t)bitpos);
 80053ee:	89fb      	ldrh	r3, [r7, #14]
 80053f0:	2201      	movs	r2, #1
 80053f2:	fa02 f303 	lsl.w	r3, r2, r3
 80053f6:	81bb      	strh	r3, [r7, #12]
  USARTx->SR = (uint16_t)~itmask;
 80053f8:	89bb      	ldrh	r3, [r7, #12]
 80053fa:	43db      	mvns	r3, r3
 80053fc:	b29a      	uxth	r2, r3
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	801a      	strh	r2, [r3, #0]
}
 8005402:	3710      	adds	r7, #16
 8005404:	46bd      	mov	sp, r7
 8005406:	bd80      	pop	{r7, pc}
 8005408:	40011000 	.word	0x40011000
 800540c:	40004400 	.word	0x40004400
 8005410:	40004800 	.word	0x40004800
 8005414:	40004c00 	.word	0x40004c00
 8005418:	40005000 	.word	0x40005000
 800541c:	40011400 	.word	0x40011400
 8005420:	0800581c 	.word	0x0800581c

08005424 <__libc_init_array>:
 8005424:	b570      	push	{r4, r5, r6, lr}
 8005426:	4e0f      	ldr	r6, [pc, #60]	; (8005464 <__libc_init_array+0x40>)
 8005428:	4d0f      	ldr	r5, [pc, #60]	; (8005468 <__libc_init_array+0x44>)
 800542a:	1b76      	subs	r6, r6, r5
 800542c:	10b6      	asrs	r6, r6, #2
 800542e:	d007      	beq.n	8005440 <__libc_init_array+0x1c>
 8005430:	3d04      	subs	r5, #4
 8005432:	2400      	movs	r4, #0
 8005434:	3401      	adds	r4, #1
 8005436:	f855 3f04 	ldr.w	r3, [r5, #4]!
 800543a:	4798      	blx	r3
 800543c:	42a6      	cmp	r6, r4
 800543e:	d1f9      	bne.n	8005434 <__libc_init_array+0x10>
 8005440:	4e0a      	ldr	r6, [pc, #40]	; (800546c <__libc_init_array+0x48>)
 8005442:	4d0b      	ldr	r5, [pc, #44]	; (8005470 <__libc_init_array+0x4c>)
 8005444:	1b76      	subs	r6, r6, r5
 8005446:	f000 fa21 	bl	800588c <_init>
 800544a:	10b6      	asrs	r6, r6, #2
 800544c:	d008      	beq.n	8005460 <__libc_init_array+0x3c>
 800544e:	3d04      	subs	r5, #4
 8005450:	2400      	movs	r4, #0
 8005452:	3401      	adds	r4, #1
 8005454:	f855 3f04 	ldr.w	r3, [r5, #4]!
 8005458:	4798      	blx	r3
 800545a:	42a6      	cmp	r6, r4
 800545c:	d1f9      	bne.n	8005452 <__libc_init_array+0x2e>
 800545e:	bd70      	pop	{r4, r5, r6, pc}
 8005460:	bd70      	pop	{r4, r5, r6, pc}
 8005462:	bf00      	nop
 8005464:	080058a4 	.word	0x080058a4
 8005468:	080058a4 	.word	0x080058a4
 800546c:	080058ac 	.word	0x080058ac
 8005470:	080058a4 	.word	0x080058a4

08005474 <memcmp>:
 8005474:	2a03      	cmp	r2, #3
 8005476:	b470      	push	{r4, r5, r6}
 8005478:	d928      	bls.n	80054cc <memcmp+0x58>
 800547a:	ea40 0301 	orr.w	r3, r0, r1
 800547e:	079b      	lsls	r3, r3, #30
 8005480:	d013      	beq.n	80054aa <memcmp+0x36>
 8005482:	7805      	ldrb	r5, [r0, #0]
 8005484:	780c      	ldrb	r4, [r1, #0]
 8005486:	42a5      	cmp	r5, r4
 8005488:	d124      	bne.n	80054d4 <memcmp+0x60>
 800548a:	3a01      	subs	r2, #1
 800548c:	2300      	movs	r3, #0
 800548e:	e005      	b.n	800549c <memcmp+0x28>
 8005490:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 8005494:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8005498:	42a5      	cmp	r5, r4
 800549a:	d11b      	bne.n	80054d4 <memcmp+0x60>
 800549c:	4293      	cmp	r3, r2
 800549e:	f103 0301 	add.w	r3, r3, #1
 80054a2:	d1f5      	bne.n	8005490 <memcmp+0x1c>
 80054a4:	2000      	movs	r0, #0
 80054a6:	bc70      	pop	{r4, r5, r6}
 80054a8:	4770      	bx	lr
 80054aa:	460c      	mov	r4, r1
 80054ac:	4603      	mov	r3, r0
 80054ae:	6825      	ldr	r5, [r4, #0]
 80054b0:	681e      	ldr	r6, [r3, #0]
 80054b2:	42ae      	cmp	r6, r5
 80054b4:	4621      	mov	r1, r4
 80054b6:	4618      	mov	r0, r3
 80054b8:	f104 0404 	add.w	r4, r4, #4
 80054bc:	f103 0304 	add.w	r3, r3, #4
 80054c0:	d104      	bne.n	80054cc <memcmp+0x58>
 80054c2:	3a04      	subs	r2, #4
 80054c4:	2a03      	cmp	r2, #3
 80054c6:	4618      	mov	r0, r3
 80054c8:	4621      	mov	r1, r4
 80054ca:	d8f0      	bhi.n	80054ae <memcmp+0x3a>
 80054cc:	2a00      	cmp	r2, #0
 80054ce:	d1d8      	bne.n	8005482 <memcmp+0xe>
 80054d0:	4610      	mov	r0, r2
 80054d2:	e7e8      	b.n	80054a6 <memcmp+0x32>
 80054d4:	1b28      	subs	r0, r5, r4
 80054d6:	bc70      	pop	{r4, r5, r6}
 80054d8:	4770      	bx	lr
 80054da:	bf00      	nop

080054dc <memset>:
 80054dc:	b4f0      	push	{r4, r5, r6, r7}
 80054de:	0784      	lsls	r4, r0, #30
 80054e0:	d043      	beq.n	800556a <memset+0x8e>
 80054e2:	1e54      	subs	r4, r2, #1
 80054e4:	2a00      	cmp	r2, #0
 80054e6:	d03e      	beq.n	8005566 <memset+0x8a>
 80054e8:	b2cd      	uxtb	r5, r1
 80054ea:	4603      	mov	r3, r0
 80054ec:	e003      	b.n	80054f6 <memset+0x1a>
 80054ee:	1e62      	subs	r2, r4, #1
 80054f0:	2c00      	cmp	r4, #0
 80054f2:	d038      	beq.n	8005566 <memset+0x8a>
 80054f4:	4614      	mov	r4, r2
 80054f6:	f803 5b01 	strb.w	r5, [r3], #1
 80054fa:	079a      	lsls	r2, r3, #30
 80054fc:	d1f7      	bne.n	80054ee <memset+0x12>
 80054fe:	2c03      	cmp	r4, #3
 8005500:	d92a      	bls.n	8005558 <memset+0x7c>
 8005502:	b2cd      	uxtb	r5, r1
 8005504:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
 8005508:	2c0f      	cmp	r4, #15
 800550a:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 800550e:	d915      	bls.n	800553c <memset+0x60>
 8005510:	f1a4 0710 	sub.w	r7, r4, #16
 8005514:	093f      	lsrs	r7, r7, #4
 8005516:	f103 0610 	add.w	r6, r3, #16
 800551a:	eb06 1607 	add.w	r6, r6, r7, lsl #4
 800551e:	461a      	mov	r2, r3
 8005520:	6015      	str	r5, [r2, #0]
 8005522:	6055      	str	r5, [r2, #4]
 8005524:	6095      	str	r5, [r2, #8]
 8005526:	60d5      	str	r5, [r2, #12]
 8005528:	3210      	adds	r2, #16
 800552a:	42b2      	cmp	r2, r6
 800552c:	d1f8      	bne.n	8005520 <memset+0x44>
 800552e:	f004 040f 	and.w	r4, r4, #15
 8005532:	3701      	adds	r7, #1
 8005534:	2c03      	cmp	r4, #3
 8005536:	eb03 1307 	add.w	r3, r3, r7, lsl #4
 800553a:	d90d      	bls.n	8005558 <memset+0x7c>
 800553c:	461e      	mov	r6, r3
 800553e:	4622      	mov	r2, r4
 8005540:	3a04      	subs	r2, #4
 8005542:	2a03      	cmp	r2, #3
 8005544:	f846 5b04 	str.w	r5, [r6], #4
 8005548:	d8fa      	bhi.n	8005540 <memset+0x64>
 800554a:	1f22      	subs	r2, r4, #4
 800554c:	f022 0203 	bic.w	r2, r2, #3
 8005550:	3204      	adds	r2, #4
 8005552:	4413      	add	r3, r2
 8005554:	f004 0403 	and.w	r4, r4, #3
 8005558:	b12c      	cbz	r4, 8005566 <memset+0x8a>
 800555a:	b2c9      	uxtb	r1, r1
 800555c:	441c      	add	r4, r3
 800555e:	f803 1b01 	strb.w	r1, [r3], #1
 8005562:	42a3      	cmp	r3, r4
 8005564:	d1fb      	bne.n	800555e <memset+0x82>
 8005566:	bcf0      	pop	{r4, r5, r6, r7}
 8005568:	4770      	bx	lr
 800556a:	4614      	mov	r4, r2
 800556c:	4603      	mov	r3, r0
 800556e:	e7c6      	b.n	80054fe <memset+0x22>

08005570 <register_fini>:
 8005570:	4b02      	ldr	r3, [pc, #8]	; (800557c <register_fini+0xc>)
 8005572:	b113      	cbz	r3, 800557a <register_fini+0xa>
 8005574:	4802      	ldr	r0, [pc, #8]	; (8005580 <register_fini+0x10>)
 8005576:	f000 b805 	b.w	8005584 <atexit>
 800557a:	4770      	bx	lr
 800557c:	00000000 	.word	0x00000000
 8005580:	08005591 	.word	0x08005591

08005584 <atexit>:
 8005584:	4601      	mov	r1, r0
 8005586:	2000      	movs	r0, #0
 8005588:	4602      	mov	r2, r0
 800558a:	4603      	mov	r3, r0
 800558c:	f000 b818 	b.w	80055c0 <__register_exitproc>

08005590 <__libc_fini_array>:
 8005590:	b538      	push	{r3, r4, r5, lr}
 8005592:	4d09      	ldr	r5, [pc, #36]	; (80055b8 <__libc_fini_array+0x28>)
 8005594:	4c09      	ldr	r4, [pc, #36]	; (80055bc <__libc_fini_array+0x2c>)
 8005596:	1b64      	subs	r4, r4, r5
 8005598:	10a4      	asrs	r4, r4, #2
 800559a:	bf18      	it	ne
 800559c:	eb05 0584 	addne.w	r5, r5, r4, lsl #2
 80055a0:	d005      	beq.n	80055ae <__libc_fini_array+0x1e>
 80055a2:	3c01      	subs	r4, #1
 80055a4:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 80055a8:	4798      	blx	r3
 80055aa:	2c00      	cmp	r4, #0
 80055ac:	d1f9      	bne.n	80055a2 <__libc_fini_array+0x12>
 80055ae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80055b2:	f000 b971 	b.w	8005898 <_fini>
 80055b6:	bf00      	nop
 80055b8:	080058ac 	.word	0x080058ac
 80055bc:	080058b0 	.word	0x080058b0

080055c0 <__register_exitproc>:
 80055c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80055c2:	4c27      	ldr	r4, [pc, #156]	; (8005660 <__register_exitproc+0xa0>)
 80055c4:	6826      	ldr	r6, [r4, #0]
 80055c6:	f8d6 4148 	ldr.w	r4, [r6, #328]	; 0x148
 80055ca:	b085      	sub	sp, #20
 80055cc:	4607      	mov	r7, r0
 80055ce:	2c00      	cmp	r4, #0
 80055d0:	d041      	beq.n	8005656 <__register_exitproc+0x96>
 80055d2:	6865      	ldr	r5, [r4, #4]
 80055d4:	2d1f      	cmp	r5, #31
 80055d6:	dd1e      	ble.n	8005616 <__register_exitproc+0x56>
 80055d8:	4822      	ldr	r0, [pc, #136]	; (8005664 <__register_exitproc+0xa4>)
 80055da:	b918      	cbnz	r0, 80055e4 <__register_exitproc+0x24>
 80055dc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80055e0:	b005      	add	sp, #20
 80055e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80055e4:	f44f 70c8 	mov.w	r0, #400	; 0x190
 80055e8:	9103      	str	r1, [sp, #12]
 80055ea:	9202      	str	r2, [sp, #8]
 80055ec:	9301      	str	r3, [sp, #4]
 80055ee:	f3af 8000 	nop.w
 80055f2:	9903      	ldr	r1, [sp, #12]
 80055f4:	9a02      	ldr	r2, [sp, #8]
 80055f6:	9b01      	ldr	r3, [sp, #4]
 80055f8:	4604      	mov	r4, r0
 80055fa:	2800      	cmp	r0, #0
 80055fc:	d0ee      	beq.n	80055dc <__register_exitproc+0x1c>
 80055fe:	f8d6 5148 	ldr.w	r5, [r6, #328]	; 0x148
 8005602:	6025      	str	r5, [r4, #0]
 8005604:	2000      	movs	r0, #0
 8005606:	6060      	str	r0, [r4, #4]
 8005608:	4605      	mov	r5, r0
 800560a:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
 800560e:	f8c4 0188 	str.w	r0, [r4, #392]	; 0x188
 8005612:	f8c4 018c 	str.w	r0, [r4, #396]	; 0x18c
 8005616:	b93f      	cbnz	r7, 8005628 <__register_exitproc+0x68>
 8005618:	1cab      	adds	r3, r5, #2
 800561a:	2000      	movs	r0, #0
 800561c:	3501      	adds	r5, #1
 800561e:	6065      	str	r5, [r4, #4]
 8005620:	f844 1023 	str.w	r1, [r4, r3, lsl #2]
 8005624:	b005      	add	sp, #20
 8005626:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005628:	eb04 0085 	add.w	r0, r4, r5, lsl #2
 800562c:	f04f 0c01 	mov.w	ip, #1
 8005630:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
 8005634:	f8d4 6188 	ldr.w	r6, [r4, #392]	; 0x188
 8005638:	fa0c f205 	lsl.w	r2, ip, r5
 800563c:	4316      	orrs	r6, r2
 800563e:	2f02      	cmp	r7, #2
 8005640:	f8c4 6188 	str.w	r6, [r4, #392]	; 0x188
 8005644:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
 8005648:	d1e6      	bne.n	8005618 <__register_exitproc+0x58>
 800564a:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
 800564e:	431a      	orrs	r2, r3
 8005650:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
 8005654:	e7e0      	b.n	8005618 <__register_exitproc+0x58>
 8005656:	f506 74a6 	add.w	r4, r6, #332	; 0x14c
 800565a:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
 800565e:	e7b8      	b.n	80055d2 <__register_exitproc+0x12>
 8005660:	08005888 	.word	0x08005888
 8005664:	00000000 	.word	0x00000000
 8005668:	72617375 	.word	0x72617375
 800566c:	00000074 	.word	0x00000074
 8005670:	454c4449 	.word	0x454c4449
 8005674:	00000000 	.word	0x00000000
 8005678:	09097325 	.word	0x09097325
 800567c:	25096325 	.word	0x25096325
 8005680:	75250975 	.word	0x75250975
 8005684:	0d752509 	.word	0x0d752509
 8005688:	0000000a 	.word	0x0000000a
 800568c:	20726d54 	.word	0x20726d54
 8005690:	00637653 	.word	0x00637653
 8005694:	2f707041 	.word	0x2f707041
 8005698:	334d5453 	.word	0x334d5453
 800569c:	2d344632 	.word	0x2d344632
 80056a0:	63736944 	.word	0x63736944
 80056a4:	7265766f 	.word	0x7265766f
 80056a8:	694c2f79 	.word	0x694c2f79
 80056ac:	72617262 	.word	0x72617262
 80056b0:	2f736569 	.word	0x2f736569
 80056b4:	334d5453 	.word	0x334d5453
 80056b8:	78344632 	.word	0x78344632
 80056bc:	74535f78 	.word	0x74535f78
 80056c0:	72655064 	.word	0x72655064
 80056c4:	5f687069 	.word	0x5f687069
 80056c8:	76697244 	.word	0x76697244
 80056cc:	732f7265 	.word	0x732f7265
 80056d0:	6d2f6372 	.word	0x6d2f6372
 80056d4:	2e637369 	.word	0x2e637369
 80056d8:	00000063 	.word	0x00000063
 80056dc:	2f707041 	.word	0x2f707041
 80056e0:	334d5453 	.word	0x334d5453
 80056e4:	2d344632 	.word	0x2d344632
 80056e8:	63736944 	.word	0x63736944
 80056ec:	7265766f 	.word	0x7265766f
 80056f0:	694c2f79 	.word	0x694c2f79
 80056f4:	72617262 	.word	0x72617262
 80056f8:	2f736569 	.word	0x2f736569
 80056fc:	334d5453 	.word	0x334d5453
 8005700:	78344632 	.word	0x78344632
 8005704:	74535f78 	.word	0x74535f78
 8005708:	72655064 	.word	0x72655064
 800570c:	5f687069 	.word	0x5f687069
 8005710:	76697244 	.word	0x76697244
 8005714:	732f7265 	.word	0x732f7265
 8005718:	732f6372 	.word	0x732f6372
 800571c:	32336d74 	.word	0x32336d74
 8005720:	78783466 	.word	0x78783466
 8005724:	616d645f 	.word	0x616d645f
 8005728:	0000632e 	.word	0x0000632e
 800572c:	2f707041 	.word	0x2f707041
 8005730:	334d5453 	.word	0x334d5453
 8005734:	2d344632 	.word	0x2d344632
 8005738:	63736944 	.word	0x63736944
 800573c:	7265766f 	.word	0x7265766f
 8005740:	694c2f79 	.word	0x694c2f79
 8005744:	72617262 	.word	0x72617262
 8005748:	2f736569 	.word	0x2f736569
 800574c:	334d5453 	.word	0x334d5453
 8005750:	78344632 	.word	0x78344632
 8005754:	74535f78 	.word	0x74535f78
 8005758:	72655064 	.word	0x72655064
 800575c:	5f687069 	.word	0x5f687069
 8005760:	76697244 	.word	0x76697244
 8005764:	732f7265 	.word	0x732f7265
 8005768:	732f6372 	.word	0x732f6372
 800576c:	32336d74 	.word	0x32336d74
 8005770:	78783466 	.word	0x78783466
 8005774:	6970675f 	.word	0x6970675f
 8005778:	00632e6f 	.word	0x00632e6f
 800577c:	2f707041 	.word	0x2f707041
 8005780:	334d5453 	.word	0x334d5453
 8005784:	2d344632 	.word	0x2d344632
 8005788:	63736944 	.word	0x63736944
 800578c:	7265766f 	.word	0x7265766f
 8005790:	694c2f79 	.word	0x694c2f79
 8005794:	72617262 	.word	0x72617262
 8005798:	2f736569 	.word	0x2f736569
 800579c:	334d5453 	.word	0x334d5453
 80057a0:	78344632 	.word	0x78344632
 80057a4:	74535f78 	.word	0x74535f78
 80057a8:	72655064 	.word	0x72655064
 80057ac:	5f687069 	.word	0x5f687069
 80057b0:	76697244 	.word	0x76697244
 80057b4:	732f7265 	.word	0x732f7265
 80057b8:	732f6372 	.word	0x732f6372
 80057bc:	32336d74 	.word	0x32336d74
 80057c0:	78783466 	.word	0x78783466
 80057c4:	6363725f 	.word	0x6363725f
 80057c8:	0000632e 	.word	0x0000632e
 80057cc:	2f707041 	.word	0x2f707041
 80057d0:	334d5453 	.word	0x334d5453
 80057d4:	2d344632 	.word	0x2d344632
 80057d8:	63736944 	.word	0x63736944
 80057dc:	7265766f 	.word	0x7265766f
 80057e0:	694c2f79 	.word	0x694c2f79
 80057e4:	72617262 	.word	0x72617262
 80057e8:	2f736569 	.word	0x2f736569
 80057ec:	334d5453 	.word	0x334d5453
 80057f0:	78344632 	.word	0x78344632
 80057f4:	74535f78 	.word	0x74535f78
 80057f8:	72655064 	.word	0x72655064
 80057fc:	5f687069 	.word	0x5f687069
 8005800:	76697244 	.word	0x76697244
 8005804:	732f7265 	.word	0x732f7265
 8005808:	732f6372 	.word	0x732f6372
 800580c:	32336d74 	.word	0x32336d74
 8005810:	78783466 	.word	0x78783466
 8005814:	6970735f 	.word	0x6970735f
 8005818:	0000632e 	.word	0x0000632e
 800581c:	2f707041 	.word	0x2f707041
 8005820:	334d5453 	.word	0x334d5453
 8005824:	2d344632 	.word	0x2d344632
 8005828:	63736944 	.word	0x63736944
 800582c:	7265766f 	.word	0x7265766f
 8005830:	694c2f79 	.word	0x694c2f79
 8005834:	72617262 	.word	0x72617262
 8005838:	2f736569 	.word	0x2f736569
 800583c:	334d5453 	.word	0x334d5453
 8005840:	78344632 	.word	0x78344632
 8005844:	74535f78 	.word	0x74535f78
 8005848:	72655064 	.word	0x72655064
 800584c:	5f687069 	.word	0x5f687069
 8005850:	76697244 	.word	0x76697244
 8005854:	732f7265 	.word	0x732f7265
 8005858:	732f6372 	.word	0x732f6372
 800585c:	32336d74 	.word	0x32336d74
 8005860:	78783466 	.word	0x78783466
 8005864:	6173755f 	.word	0x6173755f
 8005868:	632e7472 	.word	0x632e7472
 800586c:	00000000 	.word	0x00000000

08005870 <ucExpectedStackBytes.9202>:
 8005870:	a5a5a5a5 a5a5a5a5 a5a5a5a5 a5a5a5a5     ................
 8005880:	a5a5a5a5 00000043                       ....C...

08005888 <_global_impure_ptr>:
 8005888:	20000020                                 .. 

0800588c <_init>:
 800588c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800588e:	bf00      	nop
 8005890:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005892:	bc08      	pop	{r3}
 8005894:	469e      	mov	lr, r3
 8005896:	4770      	bx	lr

08005898 <_fini>:
 8005898:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800589a:	bf00      	nop
 800589c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800589e:	bc08      	pop	{r3}
 80058a0:	469e      	mov	lr, r3
 80058a2:	4770      	bx	lr
