{ "Info" "ICPT_EVAL_MODE" "9 May 29, 2017 " "Thank you for using the Quartus Prime software 30-day evaluation. You have 9 days remaining (until May 29, 2017) to use the Quartus Prime software with compilation and simulation support." {  } {  } 0 292036 "Thank you for using the Quartus Prime software 30-day evaluation. You have %1!d! days remaining (until %2!s!) to use the Quartus Prime software with compilation and simulation support." 0 0 "Design Software" 0 -1 1495319910933 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1495319910934 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1495319910934 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 20 19:38:30 2017 " "Processing started: Sat May 20 19:38:30 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1495319910934 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1495319910934 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TestDrive -c TestDrive --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off TestDrive -c TestDrive --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1495319910934 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1495319911286 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1495319911286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer/buttonsync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debouncer/buttonsync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ButtonSync-ButtonSyncImpl " "Found design unit 1: ButtonSync-ButtonSyncImpl" {  } { { "Debouncer/ButtonSync.vhd" "" { Text "D:/Users/Barichello/quartus/quartus/TestDrive/Files/Debouncer/ButtonSync.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495319922082 ""} { "Info" "ISGN_ENTITY_NAME" "1 ButtonSync " "Found entity 1: ButtonSync" {  } { { "Debouncer/ButtonSync.vhd" "" { Text "D:/Users/Barichello/quartus/quartus/TestDrive/Files/Debouncer/ButtonSync.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495319922082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1495319922082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file topo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 topo-topo_stru " "Found design unit 1: topo-topo_stru" {  } { { "topo.vhd" "" { Text "D:/Users/Barichello/quartus/quartus/TestDrive/Files/topo.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495319922083 ""} { "Info" "ISGN_ENTITY_NAME" "1 topo " "Found entity 1: topo" {  } { { "topo.vhd" "" { Text "D:/Users/Barichello/quartus/quartus/TestDrive/Files/topo.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495319922083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1495319922083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maps/map4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file maps/map4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 map4-map4_struct " "Found design unit 1: map4-map4_struct" {  } { { "Maps/map4.vhd" "" { Text "D:/Users/Barichello/quartus/quartus/TestDrive/Files/Maps/map4.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495319922085 ""} { "Info" "ISGN_ENTITY_NAME" "1 map4 " "Found entity 1: map4" {  } { { "Maps/map4.vhd" "" { Text "D:/Users/Barichello/quartus/quartus/TestDrive/Files/Maps/map4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495319922085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1495319922085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maps/map3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file maps/map3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 map3-map3_struct " "Found design unit 1: map3-map3_struct" {  } { { "Maps/map3.vhd" "" { Text "D:/Users/Barichello/quartus/quartus/TestDrive/Files/Maps/map3.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495319922086 ""} { "Info" "ISGN_ENTITY_NAME" "1 map3 " "Found entity 1: map3" {  } { { "Maps/map3.vhd" "" { Text "D:/Users/Barichello/quartus/quartus/TestDrive/Files/Maps/map3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495319922086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1495319922086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maps/map2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file maps/map2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 map2-map2_struct " "Found design unit 1: map2-map2_struct" {  } { { "Maps/map2.vhd" "" { Text "D:/Users/Barichello/quartus/quartus/TestDrive/Files/Maps/map2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495319922087 ""} { "Info" "ISGN_ENTITY_NAME" "1 map2 " "Found entity 1: map2" {  } { { "Maps/map2.vhd" "" { Text "D:/Users/Barichello/quartus/quartus/TestDrive/Files/Maps/map2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495319922087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1495319922087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maps/map1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file maps/map1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 map1-map1_struct " "Found design unit 1: map1-map1_struct" {  } { { "Maps/map1.vhd" "" { Text "D:/Users/Barichello/quartus/quartus/TestDrive/Files/Maps/map1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495319922088 ""} { "Info" "ISGN_ENTITY_NAME" "1 map1 " "Found entity 1: map1" {  } { { "Maps/map1.vhd" "" { Text "D:/Users/Barichello/quartus/quartus/TestDrive/Files/Maps/map1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495319922088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1495319922088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparators/comparator10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparators/comparator10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Comparator10-compare10 " "Found design unit 1: Comparator10-compare10" {  } { { "Comparators/Comparator10.vhd" "" { Text "D:/Users/Barichello/quartus/quartus/TestDrive/Files/Comparators/Comparator10.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495319922090 ""} { "Info" "ISGN_ENTITY_NAME" "1 Comparator10 " "Found entity 1: Comparator10" {  } { { "Comparators/Comparator10.vhd" "" { Text "D:/Users/Barichello/quartus/quartus/TestDrive/Files/Comparators/Comparator10.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495319922090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1495319922090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparators/comparator5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparators/comparator5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Comparator5-compare5 " "Found design unit 1: Comparator5-compare5" {  } { { "Comparators/Comparator5.vhd" "" { Text "D:/Users/Barichello/quartus/quartus/TestDrive/Files/Comparators/Comparator5.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495319922091 ""} { "Info" "ISGN_ENTITY_NAME" "1 Comparator5 " "Found entity 1: Comparator5" {  } { { "Comparators/Comparator5.vhd" "" { Text "D:/Users/Barichello/quartus/quartus/TestDrive/Files/Comparators/Comparator5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495319922091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1495319922091 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "topo " "Elaborating entity \"topo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1495319922119 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX0 topo.vhd(10) " "VHDL Signal Declaration warning at topo.vhd(10): used implicit default value for signal \"HEX0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "topo.vhd" "" { Text "D:/Users/Barichello/quartus/quartus/TestDrive/Files/topo.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1495319922120 "|topo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX1 topo.vhd(10) " "VHDL Signal Declaration warning at topo.vhd(10): used implicit default value for signal \"HEX1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "topo.vhd" "" { Text "D:/Users/Barichello/quartus/quartus/TestDrive/Files/topo.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1495319922121 "|topo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX2 topo.vhd(10) " "VHDL Signal Declaration warning at topo.vhd(10): used implicit default value for signal \"HEX2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "topo.vhd" "" { Text "D:/Users/Barichello/quartus/quartus/TestDrive/Files/topo.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1495319922121 "|topo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX3 topo.vhd(10) " "VHDL Signal Declaration warning at topo.vhd(10): used implicit default value for signal \"HEX3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "topo.vhd" "" { Text "D:/Users/Barichello/quartus/quartus/TestDrive/Files/topo.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1495319922121 "|topo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX4 topo.vhd(10) " "VHDL Signal Declaration warning at topo.vhd(10): used implicit default value for signal \"HEX4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "topo.vhd" "" { Text "D:/Users/Barichello/quartus/quartus/TestDrive/Files/topo.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1495319922121 "|topo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX5 topo.vhd(10) " "VHDL Signal Declaration warning at topo.vhd(10): used implicit default value for signal \"HEX5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "topo.vhd" "" { Text "D:/Users/Barichello/quartus/quartus/TestDrive/Files/topo.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1495319922121 "|topo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR topo.vhd(11) " "VHDL Signal Declaration warning at topo.vhd(11): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "topo.vhd" "" { Text "D:/Users/Barichello/quartus/quartus/TestDrive/Files/topo.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1495319922121 "|topo"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "933 " "Peak virtual memory: 933 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1495319922313 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 20 19:38:42 2017 " "Processing ended: Sat May 20 19:38:42 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1495319922313 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1495319922313 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1495319922313 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1495319922313 ""}
