Drill report for /home/astroelectronica/kicad/projects/AE01.12.09.010/pcb/AE01.12.09.010.kicad_pcb
Created on dom 14 nov 2021 14:14:35 CET

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  B.Cu                      back


Drill file 'AE01.12.09.010.drl' contains
    plated through holes:
    =============================================================
    T1  0,457mm  0,0180"  (24 holes)
    T2  0,500mm  0,0197"  (32 holes)
    T3  1,000mm  0,0394"  (28 holes)
    T4  1,200mm  0,0472"  (4 holes)
    T5  1,300mm  0,0512"  (4 holes)
    T6  3,200mm  0,1260"  (4 holes)

    Total plated holes count 96


Not plated through holes are merged with plated holes
    unplated through holes:
    =============================================================

    Total unplated holes count 0
