spin_lock_init	,	F_36
DM355_VPSSBL_CCDCMUX	,	V_15
shift	,	V_35
clear_wbl_overflow	,	V_29
DM355	,	V_77
dm355_select_ccdc_source	,	F_10
dev_info	,	F_29
VPSS_CLK_CTRL	,	V_103
platform_driver_unregister	,	F_45
"%s vpss probed\n"	,	L_8
vpss_probe	,	F_27
dm365_select_ccdc_source	,	F_9
dev	,	V_73
current_reg	,	V_64
ccdpg_vdpol	,	V_59
release_mem_region	,	F_44
write	,	F_22
vpss_select_ccdc_source	,	F_12
val	,	V_4
vpss_sync_pol	,	V_26
pm_runtime_put	,	F_40
vpss_enable_clock	,	F_23
ccdpg_hdpol	,	V_57
VPSS_H3A_CLOCK	,	V_39
DM365_ISP5_PCCR_RSV	,	V_92
"dm355_vpss"	,	L_4
device	,	V_101
dm365_vpss_set_pg_frame_size	,	F_26
DM365_ISP5_PCCR_IPIPE_CLK_ENABLE	,	V_90
ENODEV	,	V_80
VPSS_RSZ_CLOCK	,	V_47
wbl_sel	,	V_21
VPSS_CLK_CTRL_VENCCLKEN	,	V_106
vpss_dma_complete_interrupt	,	F_11
flags	,	V_33
VPSS_CCDC_CLOCK	,	V_41
pplen	,	V_66
frame_size	,	V_62
"vpss driver not supported on this platform\n"	,	L_7
DM355_VPSSCLK_CLKCTRL	,	V_44
vpss_suspend	,	F_39
hlpfr	,	V_65
__raw_writel	,	F_4
EBUSY	,	V_105
vpss_set_pg_frame_size	,	F_25
DM365_ISP5_INTSEL1_DEFAULT	,	V_95
pm_runtime_disable	,	F_38
vpss_resume	,	F_41
__raw_readl	,	F_2
VPSS_VPBE_CLOCK	,	V_36
devm_ioremap_resource	,	F_31
VPSS_LDC_CLOCK_SEL	,	V_55
"dm365_enable_clock: Invalid selector: %d\n"	,	L_2
"dm355_enable_clock: Invalid selector: %d\n"	,	L_1
ENOENT	,	V_75
dm644x_clear_wbl_overflow	,	F_13
utemp	,	V_34
EINVAL	,	V_19
VPSS_PGLPBK	,	V_11
VPSS_PCLK_INTERNAL	,	V_49
request_mem_region	,	F_47
__init	,	T_2
VPSS_PCR_AEW_WBL_0	,	V_23
DM355_VPSSBL_INTSEL_DEFAULT	,	V_82
platform_device	,	V_68
vpss_regs_base2	,	V_102
vpss_regs_base1	,	V_5
"dm365_vpss"	,	L_5
vpss_regs_base0	,	V_3
vpss_exit	,	F_42
DM365_ISP5_PCCR_ISIF_CLK_ENABLE	,	V_87
VPSS_BL_CLOCK	,	V_46
CCD_SRC_SEL_SHIFT	,	V_13
DM365_ISP5_BCR_ISIF_OUT_ENABLE	,	V_94
vpss_pg_frame_size	,	V_61
vpss_driver	,	V_104
pdev	,	V_69
DM365_VPBE_CLK_CTRL	,	V_51
u32	,	T_1
DM365_ISP5_INTSEL2_DEFAULT	,	V_97
vpss_lock	,	V_43
DM355_VPSSBL_EVTSEL_DEFAULT	,	V_84
VPSS_CLK_CTRL_DACCLKEN	,	V_107
"%s vpss probe success\n"	,	L_9
vpss_set_sync_pol	,	F_14
VPSS_FDIF_CLOCK	,	V_53
DM365_ISP5_CCDCMUX	,	V_9
VPSS_PSYNC_CLOCK_SEL	,	V_50
set_pg_frame_size	,	V_63
res	,	V_71
DM365_ISP5_PCCR_H3A_CLK_ENABLE	,	V_88
VPSS_CFALD_CLOCK	,	V_38
read	,	F_21
offset	,	V_1
enable_clock	,	V_56
resource	,	V_70
DM644X_SBL_PCR_VPSS	,	V_25
platform_driver_register	,	F_50
en	,	V_32
VPSS_OSD_CLOCK_SEL	,	V_54
sync	,	V_27
PTR_ERR	,	F_33
ioremap	,	F_48
vpss_ccdc_source_sel	,	V_6
spin_unlock_irqrestore	,	F_19
vpss_init	,	F_46
hw_ops	,	V_16
VPSS_IPIPEIF_CLOCK	,	V_48
DM644X	,	V_79
isp5_read	,	F_7
spin_lock_irqsave	,	F_18
"vpss_clock_control"	,	L_10
DM365_ISP5_PCCR_RSZ_CLK_ENABLE	,	V_89
"no platform data\n"	,	L_3
platform_get_resource	,	F_30
"dm644x_vpss"	,	L_6
vpss_regw	,	F_6
iounmap	,	F_43
printk	,	F_17
DM355_VPSSBL_EVTSEL	,	V_85
dma_complete_interrupt	,	V_17
dm355_enable_clock	,	F_16
vpss_regr	,	F_5
vpss_clear_wbl_overflow	,	F_15
VPSS_VENC_CLOCK_SEL	,	V_37
platform	,	V_76
DM365_ISP5_INTSEL3_DEFAULT	,	V_99
dev_err	,	F_28
VPSS_HSSISEL_SHIFT	,	V_14
VPSS_LDC_CLOCK	,	V_52
VPSS_CCDCPG	,	V_12
DM365_ISP5_PG_FRAME_SIZE	,	V_67
platform_name	,	V_72
oper_cfg	,	V_2
IORESOURCE_MEM	,	V_81
DM365_ISP5_PCCR_IPIPEIF_CLK_ENABLE	,	V_91
DM365_CCDC_PG_HD_POL_SHIFT	,	V_58
CCD_SRC_SEL_MASK	,	V_10
mask	,	V_22
pm_runtime_enable	,	F_34
dm365_enable_clock	,	F_20
temp	,	V_8
vpss_remove	,	F_37
VPSS_PCR_CCDC_WBL_O	,	V_24
clock_sel	,	V_31
set_sync_pol	,	V_28
writel	,	F_49
bl_regw	,	F_3
isp5_write	,	F_8
vpss_clock_sel	,	V_30
DM355_VPSSBL_INTSEL	,	V_83
select_ccdc_source	,	V_18
src_sel	,	V_7
VPSS_IPIPE_CLOCK	,	V_40
DM365	,	V_78
vpss_wbl_sel	,	V_20
pm_runtime_get	,	F_35
bl_regr	,	F_1
DM365_ISP5_PCCR	,	V_45
DM365_ISP5_PCCR_BL_CLK_ENABLE	,	V_86
DM365_CCDC_PG_VD_POL_SHIFT	,	V_60
DM365_ISP5_INTSEL2	,	V_98
DM365_ISP5_INTSEL1	,	V_96
dm365_vpss_set_sync_pol	,	F_24
DM365_ISP5_INTSEL3	,	V_100
DM365_ISP5_BCR	,	V_93
KERN_ERR	,	V_42
platform_data	,	V_74
IS_ERR	,	F_32
