<?xml version="1.0"?>
<ROOT>
	<FUNCTION_INFORMATION>
		<HAS_SIM_LIB VALUE="ON" />
	</FUNCTION_INFORMATION>
	<PARAMETERS>
		<PARAMETER NAME="operation_mode" TYPE="String" DEFAULT_VALUE="single_port" />
		<PARAMETER NAME="ram_block_type" TYPE="String" DEFAULT_VALUE="AUTO" />
		<PARAMETER NAME="enable_ecc" TYPE="String" DEFAULT_VALUE="false" />
		<PARAMETER NAME="mixed_port_feed_through_mode" TYPE="String" DEFAULT_VALUE="dont_care" />
		<PARAMETER NAME="port_a_data_out_clock" TYPE="String" DEFAULT_VALUE="none" />
		<PARAMETER NAME="port_a_data_out_clear" TYPE="String" DEFAULT_VALUE="none" />
		<PARAMETER NAME="port_a_address_clear" TYPE="String" DEFAULT_VALUE="none" />
		<PARAMETER NAME="port_a_read_during_write_mode" TYPE="String" DEFAULT_VALUE="new_data_no_nbe_read" />
		<PARAMETER NAME="port_b_data_in_clock" TYPE="String" DEFAULT_VALUE="clock1" />
		<PARAMETER NAME="port_b_address_clock" TYPE="String" DEFAULT_VALUE="clock1" />
		<PARAMETER NAME="port_b_write_enable_clock" TYPE="String" DEFAULT_VALUE="clock1" />
		<PARAMETER NAME="port_b_read_enable_clock" TYPE="String" DEFAULT_VALUE="clock1" />
		<PARAMETER NAME="port_b_byte_enable_clock" TYPE="String" DEFAULT_VALUE="clock1" />
		<PARAMETER NAME="port_b_data_out_clock" TYPE="String" DEFAULT_VALUE="none" />
		<PARAMETER NAME="port_b_data_out_clear" TYPE="String" DEFAULT_VALUE="none" />
		<PARAMETER NAME="port_b_address_clear" TYPE="String" DEFAULT_VALUE="none" />
		<PARAMETER NAME="port_b_read_during_write_mode" TYPE="String" DEFAULT_VALUE="new_data_no_nbe_read" />
		<PARAMETER NAME="clk0_input_clock_enable" TYPE="String" DEFAULT_VALUE="none" />
		<PARAMETER NAME="clk0_core_clock_enable" TYPE="String" DEFAULT_VALUE="none" />
		<PARAMETER NAME="clk0_output_clock_enable" TYPE="String" DEFAULT_VALUE="none" />
		<PARAMETER NAME="clk1_input_clock_enable" TYPE="String" DEFAULT_VALUE="none" />
		<PARAMETER NAME="clk1_core_clock_enable" TYPE="String" DEFAULT_VALUE="none" />
		<PARAMETER NAME="clk1_output_clock_enable" TYPE="String" DEFAULT_VALUE="none" />
		<PARAMETER NAME="LPM_TYPE" TYPE="STRING" VALUE="hardcopyiv_ram_block" />
		<PARAMETER NAME="port_b_data_width" TYPE="INTEGER" VALUE="1" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="port_b_first_bit_number" TYPE="INTEGER" VALUE="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="port_a_address_width" TYPE="INTEGER" VALUE="1" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="port_a_logical_ram_width" TYPE="INTEGER" VALUE="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="port_b_byte_enable_mask_width" TYPE="INTEGER" VALUE="1" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="port_b_last_address" TYPE="INTEGER" VALUE="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="port_a_data_width" TYPE="INTEGER" VALUE="1" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="port_b_address_width" TYPE="INTEGER" VALUE="1" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="port_b_logical_ram_depth" TYPE="INTEGER" VALUE="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="port_b_first_address" TYPE="INTEGER" VALUE="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="data_interleave_width_in_bits" TYPE="INTEGER" VALUE="1" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="data_interleave_offset_in_bits" TYPE="INTEGER" VALUE="1" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="port_a_last_address" TYPE="INTEGER" VALUE="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="port_a_byte_size" TYPE="INTEGER" VALUE="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="port_b_byte_size" TYPE="INTEGER" VALUE="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="port_b_logical_ram_width" TYPE="INTEGER" VALUE="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="port_a_first_address" TYPE="INTEGER" VALUE="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="port_a_byte_enable_mask_width" TYPE="INTEGER" VALUE="1" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="port_a_first_bit_number" TYPE="INTEGER" VALUE="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="port_a_logical_ram_depth" TYPE="INTEGER" VALUE="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="mem_init17" TYPE="VECTOR" VALUE="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="mem_init63" TYPE="VECTOR" VALUE="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="mem_init55" TYPE="VECTOR" VALUE="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="mem_init37" TYPE="VECTOR" VALUE="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="mem_init27" TYPE="VECTOR" VALUE="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="mem_init49" TYPE="VECTOR" VALUE="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="mem_init28" TYPE="VECTOR" VALUE="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="mem_init33" TYPE="VECTOR" VALUE="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="mem_init29" TYPE="VECTOR" VALUE="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="mem_init67" TYPE="VECTOR" VALUE="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="mem_init56" TYPE="VECTOR" VALUE="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="mem_init66" TYPE="VECTOR" VALUE="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="mem_init4" TYPE="VECTOR" VALUE="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="mem_init9" TYPE="VECTOR" VALUE="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="mem_init57" TYPE="VECTOR" VALUE="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="mem_init58" TYPE="VECTOR" VALUE="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="mem_init24" TYPE="VECTOR" VALUE="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="mem_init18" TYPE="VECTOR" VALUE="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="mem_init13" TYPE="VECTOR" VALUE="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="mem_init23" TYPE="VECTOR" VALUE="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="mem_init2" TYPE="VECTOR" VALUE="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="mem_init51" TYPE="VECTOR" VALUE="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="mem_init50" TYPE="VECTOR" VALUE="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="mem_init52" TYPE="VECTOR" VALUE="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="mem_init25" TYPE="VECTOR" VALUE="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="mem_init39" TYPE="VECTOR" VALUE="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="mem_init5" TYPE="VECTOR" VALUE="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="mem_init64" TYPE="VECTOR" VALUE="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="mem_init43" TYPE="VECTOR" VALUE="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="mem_init34" TYPE="VECTOR" VALUE="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="mem_init12" TYPE="VECTOR" VALUE="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="mem_init46" TYPE="VECTOR" VALUE="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="mem_init32" TYPE="VECTOR" VALUE="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="mem_init20" TYPE="VECTOR" VALUE="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="mem_init6" TYPE="VECTOR" VALUE="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="mem_init19" TYPE="VECTOR" VALUE="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="mem_init65" TYPE="VECTOR" VALUE="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="mem_init1" TYPE="VECTOR" VALUE="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="mem_init59" TYPE="VECTOR" VALUE="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="mem_init45" TYPE="VECTOR" VALUE="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="mem_init68" TYPE="VECTOR" VALUE="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="mem_init3" TYPE="VECTOR" VALUE="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="mem_init69" TYPE="VECTOR" VALUE="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="mem_init62" TYPE="VECTOR" VALUE="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="mem_init61" TYPE="VECTOR" VALUE="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="mem_init10" TYPE="VECTOR" VALUE="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="mem_init31" TYPE="VECTOR" VALUE="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="mem_init71" TYPE="VECTOR" VALUE="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="mem_init11" TYPE="VECTOR" VALUE="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="mem_init21" TYPE="VECTOR" VALUE="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="mem_init22" TYPE="VECTOR" VALUE="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="mem_init40" TYPE="VECTOR" VALUE="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="mem_init0" TYPE="VECTOR" VALUE="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="mem_init30" TYPE="VECTOR" VALUE="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="mem_init15" TYPE="VECTOR" VALUE="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="mem_init44" TYPE="VECTOR" VALUE="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="mem_init36" TYPE="VECTOR" VALUE="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="mem_init41" TYPE="VECTOR" VALUE="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="mem_init54" TYPE="VECTOR" VALUE="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="mem_init14" TYPE="VECTOR" VALUE="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="mem_init53" TYPE="VECTOR" VALUE="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="mem_init47" TYPE="VECTOR" VALUE="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="mem_init26" TYPE="VECTOR" VALUE="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="mem_init70" TYPE="VECTOR" VALUE="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="mem_init48" TYPE="VECTOR" VALUE="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="mem_init7" TYPE="VECTOR" VALUE="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="mem_init38" TYPE="VECTOR" VALUE="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="mem_init60" TYPE="VECTOR" VALUE="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="mem_init42" TYPE="VECTOR" VALUE="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="mem_init16" TYPE="VECTOR" VALUE="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="mem_init35" TYPE="VECTOR" VALUE="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="mem_init8" TYPE="VECTOR" VALUE="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="power_up_uninitialized" TYPE="STRING" VALUE="false" DEFAULT_VALUE_INDEX="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="init_file" TYPE="STRING" VALUE="init_file.hex" DEFAULT_VALUE_INDEX="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="lpm_hint" TYPE="STRING" VALUE="true" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="port_a_write_enable_clock" TYPE="STRING" VALUE="clock0" DEFAULT_VALUE_INDEX="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="port_a_byte_enable_clock" TYPE="STRING" VALUE="clock0" DEFAULT_VALUE_INDEX="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="port_a_data_in_clock" TYPE="STRING" VALUE="clock0" DEFAULT_VALUE_INDEX="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="connectivity_checking" TYPE="STRING" VALUE="off" DEFAULT_VALUE_INDEX="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="port_a_read_enable_clock" TYPE="STRING" VALUE="clock0" DEFAULT_VALUE_INDEX="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="init_file_layout" TYPE="STRING" VALUE="none" DEFAULT_VALUE_INDEX="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="logical_ram_name" TYPE="STRING" VALUE="ram_name" DEFAULT_VALUE_INDEX="0" CONTEXT="SIM_ONLY" />
		<PARAMETER NAME="port_a_address_clock" TYPE="STRING" VALUE="clock0" DEFAULT_VALUE_INDEX="0" CONTEXT="SIM_ONLY" />
	</PARAMETERS>
	<PORTS>
		<PORT NAME="portawe" TYPE="INPUT" DEFAULT_VALUE="1" SIM_DEFAULT_VALUE="0" />
		<PORT NAME="portare" TYPE="INPUT" DEFAULT_VALUE="1" />
		<PORT NAME="portaaddrstall" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="portbwe" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="portbre" TYPE="INPUT" DEFAULT_VALUE="1" />
		<PORT NAME="portbaddrstall" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="clk0" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="clk1" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="ena0" TYPE="INPUT" DEFAULT_VALUE="1" />
		<PORT NAME="ena1" TYPE="INPUT" DEFAULT_VALUE="1" />
		<PORT NAME="ena2" TYPE="INPUT" DEFAULT_VALUE="1" />
		<PORT NAME="ena3" TYPE="INPUT" DEFAULT_VALUE="1" />
		<PORT NAME="clr0" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="clr1" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="portadatain" TYPE="INPUT" WIDTH="72" DEFAULT_VALUE="0" />
		<PORT NAME="portaaddr" TYPE="INPUT" WIDTH="14" DEFAULT_VALUE="0" />
		<PORT NAME="portabyteenamasks" TYPE="INPUT" WIDTH="8" DEFAULT_VALUE="1" />
		<PORT NAME="portbdatain" TYPE="INPUT" WIDTH="36" DEFAULT_VALUE="0" />
		<PORT NAME="portbaddr" TYPE="INPUT" WIDTH="14" DEFAULT_VALUE="0" />
		<PORT NAME="portbbyteenamasks" TYPE="INPUT" WIDTH="4" DEFAULT_VALUE="1" />
		<PORT NAME="portadataout" TYPE="OUTPUT" WIDTH="72" DEFAULT_VALUE="0" />
		<PORT NAME="portbdataout" TYPE="OUTPUT" WIDTH="72" DEFAULT_VALUE="0" />
		<PORT NAME="eccstatus" TYPE="OUTPUT" WIDTH="3" DEFAULT_VALUE="0" />
		<PORT NAME="dftout" TYPE="OUTPUT" WIDTH="9" DEFAULT_VALUE="0" />
		<PORT NAME="observableportaweregout" TYPE="OUTPUT" DEFAULT_VALUE="0" CONTEXT="SYNTH_ONLY" />
		<PORT NAME="observableportareregout" TYPE="OUTPUT" DEFAULT_VALUE="0" CONTEXT="SYNTH_ONLY" />
		<PORT NAME="observableportbweregout" TYPE="OUTPUT" DEFAULT_VALUE="0" CONTEXT="SYNTH_ONLY" />
		<PORT NAME="observableportbreregout" TYPE="OUTPUT" DEFAULT_VALUE="0" CONTEXT="SYNTH_ONLY" />
		<PORT NAME="observableportadatainregout" TYPE="OUTPUT" WIDTH="72" DEFAULT_VALUE="0" CONTEXT="SYNTH_ONLY" />
		<PORT NAME="observableportbdatainregout" TYPE="OUTPUT" WIDTH="36" DEFAULT_VALUE="0" CONTEXT="SYNTH_ONLY" />
		<PORT NAME="observableportaaddressregout" TYPE="OUTPUT" WIDTH="14" DEFAULT_VALUE="0" CONTEXT="SYNTH_ONLY" />
		<PORT NAME="observableportbaddressregout" TYPE="OUTPUT" WIDTH="14" DEFAULT_VALUE="0" CONTEXT="SYNTH_ONLY" />
		<PORT NAME="observableportabytenaregout" TYPE="OUTPUT" WIDTH="8" DEFAULT_VALUE="0" CONTEXT="SYNTH_ONLY" />
		<PORT NAME="observableportbbytenaregout" TYPE="OUTPUT" WIDTH="4" DEFAULT_VALUE="0" CONTEXT="SYNTH_ONLY" />
		<PORT NAME="observableportamemoryregout" TYPE="OUTPUT" WIDTH="72" DEFAULT_VALUE="0" CONTEXT="SYNTH_ONLY" />
		<PORT NAME="observableportbmemoryregout" TYPE="OUTPUT" WIDTH="72" DEFAULT_VALUE="0" CONTEXT="SYNTH_ONLY" />
		<PORT NAME="devclrn" TYPE="INPUT" DEFAULT_VALUE="1" CONTEXT="SIM_ONLY" />
		<PORT NAME="devpor" TYPE="INPUT" DEFAULT_VALUE="1" CONTEXT="SIM_ONLY" />
	</PORTS>
</ROOT>
