{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 10 18:46:27 2020 " "Info: Processing started: Tue Nov 10 18:46:27 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TLC_v3 -c TLC_v3 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off TLC_v3 -c TLC_v3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TLC_v3.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file TLC_v3.v" { { "Info" "ISGN_ENTITY_NAME" "1 TLC_v3 " "Info: Found entity 1: TLC_v3" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "TLC_v3 " "Info: Elaborating entity \"TLC_v3\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "TLC_v3.v(54) " "Warning (10270): Verilog HDL Case Statement warning at TLC_v3.v(54): incomplete case statement has no default case item" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 54 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ID TLC_v3.v(52) " "Warning (10240): Verilog HDL Always Construct warning at TLC_v3.v(52): inferring latch(es) for variable \"ID\", which holds its previous value in one or more paths through the always construct" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state TLC_v3.v(140) " "Warning (10240): Verilog HDL Always Construct warning at TLC_v3.v(140): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 140 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "camera TLC_v3.v(140) " "Warning (10240): Verilog HDL Always Construct warning at TLC_v3.v(140): inferring latch(es) for variable \"camera\", which holds its previous value in one or more paths through the always construct" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 140 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "maxoutput TLC_v3.v(140) " "Warning (10240): Verilog HDL Always Construct warning at TLC_v3.v(140): inferring latch(es) for variable \"maxoutput\", which holds its previous value in one or more paths through the always construct" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 140 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxoutput\[0\] TLC_v3.v(147) " "Info (10041): Inferred latch for \"maxoutput\[0\]\" at TLC_v3.v(147)" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxoutput\[1\] TLC_v3.v(147) " "Info (10041): Inferred latch for \"maxoutput\[1\]\" at TLC_v3.v(147)" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxoutput\[2\] TLC_v3.v(147) " "Info (10041): Inferred latch for \"maxoutput\[2\]\" at TLC_v3.v(147)" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "camera TLC_v3.v(147) " "Info (10041): Inferred latch for \"camera\" at TLC_v3.v(147)" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[0\] TLC_v3.v(147) " "Info (10041): Inferred latch for \"next_state\[0\]\" at TLC_v3.v(147)" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[1\] TLC_v3.v(147) " "Info (10041): Inferred latch for \"next_state\[1\]\" at TLC_v3.v(147)" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[2\] TLC_v3.v(147) " "Info (10041): Inferred latch for \"next_state\[2\]\" at TLC_v3.v(147)" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[3\] TLC_v3.v(147) " "Info (10041): Inferred latch for \"next_state\[3\]\" at TLC_v3.v(147)" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[4\] TLC_v3.v(147) " "Info (10041): Inferred latch for \"next_state\[4\]\" at TLC_v3.v(147)" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[5\] TLC_v3.v(147) " "Info (10041): Inferred latch for \"next_state\[5\]\" at TLC_v3.v(147)" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ID\[0\] TLC_v3.v(52) " "Info (10041): Inferred latch for \"ID\[0\]\" at TLC_v3.v(52)" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ID\[1\] TLC_v3.v(52) " "Info (10041): Inferred latch for \"ID\[1\]\" at TLC_v3.v(52)" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ID\[2\] TLC_v3.v(52) " "Info (10041): Inferred latch for \"ID\[2\]\" at TLC_v3.v(52)" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ID\[3\] TLC_v3.v(52) " "Info (10041): Inferred latch for \"ID\[3\]\" at TLC_v3.v(52)" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ID\[4\] TLC_v3.v(52) " "Info (10041): Inferred latch for \"ID\[4\]\" at TLC_v3.v(52)" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ID\[5\] TLC_v3.v(52) " "Info (10041): Inferred latch for \"ID\[5\]\" at TLC_v3.v(52)" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ID\[6\] TLC_v3.v(52) " "Info (10041): Inferred latch for \"ID\[6\]\" at TLC_v3.v(52)" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ID\[7\] TLC_v3.v(52) " "Info (10041): Inferred latch for \"ID\[7\]\" at TLC_v3.v(52)" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ID\[8\] TLC_v3.v(52) " "Info (10041): Inferred latch for \"ID\[8\]\" at TLC_v3.v(52)" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ID\[9\] TLC_v3.v(52) " "Info (10041): Inferred latch for \"ID\[9\]\" at TLC_v3.v(52)" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ID\[10\] TLC_v3.v(52) " "Info (10041): Inferred latch for \"ID\[10\]\" at TLC_v3.v(52)" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ID\[11\] TLC_v3.v(52) " "Info (10041): Inferred latch for \"ID\[11\]\" at TLC_v3.v(52)" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ID\[0\]\$latch " "Warning: Latch ID\[0\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state\[4\]~reg0 " "Warning: Ports D and ENA on the latch are fed by the same signal state\[4\]~reg0" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 49 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 52 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ID\[1\]\$latch " "Warning: Latch ID\[1\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\]~reg0 " "Warning: Ports D and ENA on the latch are fed by the same signal state\[0\]~reg0" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 49 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 52 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ID\[2\]\$latch " "Warning: Latch ID\[2\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\]~reg0 " "Warning: Ports D and ENA on the latch are fed by the same signal state\[1\]~reg0" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 49 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 52 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ID\[3\]\$latch " "Warning: Latch ID\[3\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state\[3\]~reg0 " "Warning: Ports D and ENA on the latch are fed by the same signal state\[3\]~reg0" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 49 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 52 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ID\[4\]\$latch " "Warning: Latch ID\[4\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\]~reg0 " "Warning: Ports D and ENA on the latch are fed by the same signal state\[0\]~reg0" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 49 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 52 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ID\[5\]\$latch " "Warning: Latch ID\[5\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state\[4\]~reg0 " "Warning: Ports D and ENA on the latch are fed by the same signal state\[4\]~reg0" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 49 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 52 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ID\[6\]\$latch " "Warning: Latch ID\[6\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state\[3\]~reg0 " "Warning: Ports D and ENA on the latch are fed by the same signal state\[3\]~reg0" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 49 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 52 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ID\[7\]\$latch " "Warning: Latch ID\[7\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\]~reg0 " "Warning: Ports D and ENA on the latch are fed by the same signal state\[0\]~reg0" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 49 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 52 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ID\[8\]\$latch " "Warning: Latch ID\[8\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state\[3\]~reg0 " "Warning: Ports D and ENA on the latch are fed by the same signal state\[3\]~reg0" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 49 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 52 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ID\[9\]\$latch " "Warning: Latch ID\[9\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state\[4\]~reg0 " "Warning: Ports D and ENA on the latch are fed by the same signal state\[4\]~reg0" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 49 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 52 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ID\[10\]\$latch " "Warning: Latch ID\[10\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\]~reg0 " "Warning: Ports D and ENA on the latch are fed by the same signal state\[0\]~reg0" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 49 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 52 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ID\[11\]\$latch " "Warning: Latch ID\[11\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state\[4\]~reg0 " "Warning: Ports D and ENA on the latch are fed by the same signal state\[4\]~reg0" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 49 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 52 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "camera\$latch " "Warning: Latch camera\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state\[3\]~reg0 " "Warning: Ports D and ENA on the latch are fed by the same signal state\[3\]~reg0" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 49 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "next_state\[0\]\$latch " "Warning: Latch next_state\[0\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state\[4\]~reg0 " "Warning: Ports D and ENA on the latch are fed by the same signal state\[4\]~reg0" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 49 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "next_state\[1\]\$latch " "Warning: Latch next_state\[1\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state\[4\]~reg0 " "Warning: Ports D and ENA on the latch are fed by the same signal state\[4\]~reg0" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 49 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "next_state\[2\]\$latch " "Warning: Latch next_state\[2\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state\[4\]~reg0 " "Warning: Ports D and ENA on the latch are fed by the same signal state\[4\]~reg0" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 49 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "next_state\[3\]\$latch " "Warning: Latch next_state\[3\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state\[4\]~reg0 " "Warning: Ports D and ENA on the latch are fed by the same signal state\[4\]~reg0" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 49 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "next_state\[4\]\$latch " "Warning: Latch next_state\[4\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state\[4\]~reg0 " "Warning: Ports D and ENA on the latch are fed by the same signal state\[4\]~reg0" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 49 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "state\[5\] GND " "Warning (13410): Pin \"state\[5\]\" is stuck at GND" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "next_state\[5\] GND " "Warning (13410): Pin \"next_state\[5\]\" is stuck at GND" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "279 " "Info: Implemented 279 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Info: Implemented 22 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Info: Implemented 28 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "229 " "Info: Implemented 229 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "227 " "Info: Peak virtual memory: 227 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 10 18:46:29 2020 " "Info: Processing ended: Tue Nov 10 18:46:29 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
