# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../lab4.gen/sources_1/ip/clk_wiz_0" \
"../../../../lab4.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" \
"../../../../lab4.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" \
"../../../../lab4.gen/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" \
"../../../../lab4.gen/sources_1/ip/dist_mem_gen_1/sim/dist_mem_gen_1.v" \
"../../../../lab4.srcs/sources_1/new/ALU.v" \
"../../../../lab4.srcs/sources_1/new/Branch.v" \
"../../../../lab4.srcs/sources_1/new/CPU.v" \
"../../../../lab4.srcs/sources_1/new/Control.v" \
"../../../../lab4.srcs/sources_1/new/Data_Memory.v" \
"../../../../lab4.srcs/sources_1/new/Decode.v" \
"../../../../lab4.srcs/sources_1/new/Imm.v" \
"../../../../lab4.srcs/sources_1/new/Instr_memory.v" \
"../../../../lab4.srcs/sources_1/new/PC.v" \
"../../../../lab4.srcs/sources_1/new/PDU.v" \
"../../../../lab4.srcs/sources_1/new/Registers.v" \
"../../../../lab4.srcs/sources_1/new/TOP.v" \
"../../../../lab4.srcs/sim_1/new/CPU_test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
