{
  "module_name": "dwc-xlgmac.h",
  "hash_id": "39acb7b7c0ea2ab273fea8c96ad91b7f9ffd255be4d40212209a0b9aa5417ec0",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/synopsys/dwc-xlgmac.h",
  "human_readable_source": " \n\n#ifndef __DWC_XLGMAC_H__\n#define __DWC_XLGMAC_H__\n\n#include <linux/dma-mapping.h>\n#include <linux/netdevice.h>\n#include <linux/workqueue.h>\n#include <linux/phy.h>\n#include <linux/if_vlan.h>\n#include <linux/bitops.h>\n#include <linux/timecounter.h>\n\n#define XLGMAC_DRV_NAME\t\t\t\"dwc-xlgmac\"\n#define XLGMAC_DRV_VERSION\t\t\"1.0.0\"\n#define XLGMAC_DRV_DESC\t\t\t\"Synopsys DWC XLGMAC Driver\"\n\n \n#define XLGMAC_TX_DESC_CNT\t\t1024\n#define XLGMAC_TX_DESC_MIN_FREE\t\t(XLGMAC_TX_DESC_CNT >> 3)\n#define XLGMAC_TX_DESC_MAX_PROC\t\t(XLGMAC_TX_DESC_CNT >> 1)\n#define XLGMAC_RX_DESC_CNT\t\t1024\n#define XLGMAC_RX_DESC_MAX_DIRTY\t(XLGMAC_RX_DESC_CNT >> 3)\n\n \n#define XLGMAC_TX_MAX_SPLIT\t\\\n\t((GSO_LEGACY_MAX_SIZE / XLGMAC_TX_MAX_BUF_SIZE) + 1)\n\n \n#define XLGMAC_TX_MAX_DESC_NR\t(MAX_SKB_FRAGS + XLGMAC_TX_MAX_SPLIT + 2)\n\n#define XLGMAC_TX_MAX_BUF_SIZE\t(0x3fff & ~(64 - 1))\n#define XLGMAC_RX_MIN_BUF_SIZE\t(ETH_FRAME_LEN + ETH_FCS_LEN + VLAN_HLEN)\n#define XLGMAC_RX_BUF_ALIGN\t64\n\n \n#define XLGMAC_SPH_HDSMS_SIZE\t\t3\n#define XLGMAC_SKB_ALLOC_SIZE\t\t512\n\n#define XLGMAC_MAX_FIFO\t\t\t81920\n\n#define XLGMAC_MAX_DMA_CHANNELS\t\t16\n#define XLGMAC_DMA_STOP_TIMEOUT\t\t5\n#define XLGMAC_DMA_INTERRUPT_MASK\t0x31c7\n\n \n#define XLGMAC_INIT_DMA_TX_USECS\t1000\n#define XLGMAC_INIT_DMA_TX_FRAMES\t25\n#define XLGMAC_INIT_DMA_RX_USECS\t30\n#define XLGMAC_INIT_DMA_RX_FRAMES\t25\n#define XLGMAC_MAX_DMA_RIWT\t\t0xff\n#define XLGMAC_MIN_DMA_RIWT\t\t0x01\n\n \n#define XLGMAC_MAX_FLOW_CONTROL_QUEUES\t8\n\n \n#define XLGMAC_SYSCLOCK\t\t\t125000000\n\n \n#define XLGMAC_MAC_HASH_TABLE_SIZE\t8\n\n \n#define XLGMAC_RSS_HASH_KEY_SIZE\t40\n#define XLGMAC_RSS_MAX_TABLE_SIZE\t256\n#define XLGMAC_RSS_LOOKUP_TABLE_TYPE\t0\n#define XLGMAC_RSS_HASH_KEY_TYPE\t1\n\n#define XLGMAC_STD_PACKET_MTU\t\t1500\n#define XLGMAC_JUMBO_PACKET_MTU\t\t9000\n\n \n#define XLGMAC_GET_DESC_DATA(ring, idx) ({\t\t\t\t\\\n\ttypeof(ring) _ring = (ring);\t\t\t\t\t\\\n\t((_ring)->desc_data_head +\t\t\t\t\t\\\n\t ((idx) & ((_ring)->dma_desc_count - 1)));\t\t\t\\\n})\n\n#define XLGMAC_GET_REG_BITS(var, pos, len) ({\t\t\t\t\\\n\ttypeof(pos) _pos = (pos);\t\t\t\t\t\\\n\ttypeof(len) _len = (len);\t\t\t\t\t\\\n\t((var) & GENMASK(_pos + _len - 1, _pos)) >> (_pos);\t\t\\\n})\n\n#define XLGMAC_GET_REG_BITS_LE(var, pos, len) ({\t\t\t\\\n\ttypeof(pos) _pos = (pos);\t\t\t\t\t\\\n\ttypeof(len) _len = (len);\t\t\t\t\t\\\n\ttypeof(var) _var = le32_to_cpu((var));\t\t\t\t\\\n\t((_var) & GENMASK(_pos + _len - 1, _pos)) >> (_pos);\t\t\\\n})\n\n#define XLGMAC_SET_REG_BITS(var, pos, len, val) ({\t\t\t\\\n\ttypeof(var) _var = (var);\t\t\t\t\t\\\n\ttypeof(pos) _pos = (pos);\t\t\t\t\t\\\n\ttypeof(len) _len = (len);\t\t\t\t\t\\\n\ttypeof(val) _val = (val);\t\t\t\t\t\\\n\t_val = (_val << _pos) & GENMASK(_pos + _len - 1, _pos);\t\t\\\n\t_var = (_var & ~GENMASK(_pos + _len - 1, _pos)) | _val;\t\t\\\n})\n\n#define XLGMAC_SET_REG_BITS_LE(var, pos, len, val) ({\t\t\t\\\n\ttypeof(var) _var = (var);\t\t\t\t\t\\\n\ttypeof(pos) _pos = (pos);\t\t\t\t\t\\\n\ttypeof(len) _len = (len);\t\t\t\t\t\\\n\ttypeof(val) _val = (val);\t\t\t\t\t\\\n\t_val = (_val << _pos) & GENMASK(_pos + _len - 1, _pos);\t\t\\\n\t_var = (_var & ~GENMASK(_pos + _len - 1, _pos)) | _val;\t\t\\\n\tcpu_to_le32(_var);\t\t\t\t\t\t\\\n})\n\nstruct xlgmac_pdata;\n\nenum xlgmac_int {\n\tXLGMAC_INT_DMA_CH_SR_TI,\n\tXLGMAC_INT_DMA_CH_SR_TPS,\n\tXLGMAC_INT_DMA_CH_SR_TBU,\n\tXLGMAC_INT_DMA_CH_SR_RI,\n\tXLGMAC_INT_DMA_CH_SR_RBU,\n\tXLGMAC_INT_DMA_CH_SR_RPS,\n\tXLGMAC_INT_DMA_CH_SR_TI_RI,\n\tXLGMAC_INT_DMA_CH_SR_FBE,\n\tXLGMAC_INT_DMA_ALL,\n};\n\nstruct xlgmac_stats {\n\t \n\tu64 txoctetcount_gb;\n\tu64 txframecount_gb;\n\tu64 txbroadcastframes_g;\n\tu64 txmulticastframes_g;\n\tu64 tx64octets_gb;\n\tu64 tx65to127octets_gb;\n\tu64 tx128to255octets_gb;\n\tu64 tx256to511octets_gb;\n\tu64 tx512to1023octets_gb;\n\tu64 tx1024tomaxoctets_gb;\n\tu64 txunicastframes_gb;\n\tu64 txmulticastframes_gb;\n\tu64 txbroadcastframes_gb;\n\tu64 txunderflowerror;\n\tu64 txoctetcount_g;\n\tu64 txframecount_g;\n\tu64 txpauseframes;\n\tu64 txvlanframes_g;\n\n\t \n\tu64 rxframecount_gb;\n\tu64 rxoctetcount_gb;\n\tu64 rxoctetcount_g;\n\tu64 rxbroadcastframes_g;\n\tu64 rxmulticastframes_g;\n\tu64 rxcrcerror;\n\tu64 rxrunterror;\n\tu64 rxjabbererror;\n\tu64 rxundersize_g;\n\tu64 rxoversize_g;\n\tu64 rx64octets_gb;\n\tu64 rx65to127octets_gb;\n\tu64 rx128to255octets_gb;\n\tu64 rx256to511octets_gb;\n\tu64 rx512to1023octets_gb;\n\tu64 rx1024tomaxoctets_gb;\n\tu64 rxunicastframes_g;\n\tu64 rxlengtherror;\n\tu64 rxoutofrangetype;\n\tu64 rxpauseframes;\n\tu64 rxfifooverflow;\n\tu64 rxvlanframes_gb;\n\tu64 rxwatchdogerror;\n\n\t \n\tu64 tx_tso_packets;\n\tu64 rx_split_header_packets;\n\tu64 tx_process_stopped;\n\tu64 rx_process_stopped;\n\tu64 tx_buffer_unavailable;\n\tu64 rx_buffer_unavailable;\n\tu64 fatal_bus_error;\n\tu64 tx_vlan_packets;\n\tu64 rx_vlan_packets;\n\tu64 napi_poll_isr;\n\tu64 napi_poll_txtimer;\n};\n\nstruct xlgmac_ring_buf {\n\tstruct sk_buff *skb;\n\tdma_addr_t skb_dma;\n\tunsigned int skb_len;\n};\n\n \nstruct xlgmac_dma_desc {\n\t__le32 desc0;\n\t__le32 desc1;\n\t__le32 desc2;\n\t__le32 desc3;\n};\n\n \nstruct xlgmac_page_alloc {\n\tstruct page *pages;\n\tunsigned int pages_len;\n\tunsigned int pages_offset;\n\n\tdma_addr_t pages_dma;\n};\n\n \nstruct xlgmac_buffer_data {\n\tstruct xlgmac_page_alloc pa;\n\tstruct xlgmac_page_alloc pa_unmap;\n\n\tdma_addr_t dma_base;\n\tunsigned long dma_off;\n\tunsigned int dma_len;\n};\n\n \nstruct xlgmac_tx_desc_data {\n\tunsigned int packets;\t\t \n\tunsigned int bytes;\t\t \n};\n\n \nstruct xlgmac_rx_desc_data {\n\tstruct xlgmac_buffer_data hdr;\t \n\tstruct xlgmac_buffer_data buf;\t \n\n\tunsigned short hdr_len;\t\t \n\tunsigned short len;\t\t \n};\n\nstruct xlgmac_pkt_info {\n\tstruct sk_buff *skb;\n\n\tunsigned int attributes;\n\n\tunsigned int errors;\n\n\t \n\tunsigned int desc_count;\n\tunsigned int length;\n\n\tunsigned int tx_packets;\n\tunsigned int tx_bytes;\n\n\tunsigned int header_len;\n\tunsigned int tcp_header_len;\n\tunsigned int tcp_payload_len;\n\tunsigned short mss;\n\n\tunsigned short vlan_ctag;\n\n\tu64 rx_tstamp;\n\n\tu32 rss_hash;\n\tenum pkt_hash_types rss_hash_type;\n};\n\nstruct xlgmac_desc_data {\n\t \n\tstruct xlgmac_dma_desc *dma_desc;\n\tdma_addr_t dma_desc_addr;\n\n\t \n\tstruct sk_buff *skb;\n\tdma_addr_t skb_dma;\n\tunsigned int skb_dma_len;\n\n\t \n\tstruct xlgmac_tx_desc_data tx;\n\tstruct xlgmac_rx_desc_data rx;\n\n\tunsigned int mapped_as_page;\n\n\t \n\tunsigned int state_saved;\n\tstruct {\n\t\tstruct sk_buff *skb;\n\t\tunsigned int len;\n\t\tunsigned int error;\n\t} state;\n};\n\nstruct xlgmac_ring {\n\t \n\tstruct xlgmac_pkt_info pkt_info;\n\n\t \n\tstruct xlgmac_dma_desc *dma_desc_head;\n\tdma_addr_t dma_desc_head_addr;\n\tunsigned int dma_desc_count;\n\n\t \n\tstruct xlgmac_desc_data *desc_data_head;\n\n\t \n\tstruct xlgmac_page_alloc rx_hdr_pa;\n\tstruct xlgmac_page_alloc rx_buf_pa;\n\n\t \n\tunsigned int cur;\n\tunsigned int dirty;\n\n\t \n\tunsigned int coalesce_count;\n\n\tunion {\n\t\tstruct {\n\t\t\tunsigned int xmit_more;\n\t\t\tunsigned int queue_stopped;\n\t\t\tunsigned short cur_mss;\n\t\t\tunsigned short cur_vlan_ctag;\n\t\t} tx;\n\t};\n} ____cacheline_aligned;\n\nstruct xlgmac_channel {\n\tchar name[16];\n\n\t \n\tstruct xlgmac_pdata *pdata;\n\n\t \n\tunsigned int queue_index;\n\tvoid __iomem *dma_regs;\n\n\t \n\tint dma_irq;\n\tchar dma_irq_name[IFNAMSIZ + 32];\n\n\t \n\tstruct napi_struct napi;\n\n\tunsigned int saved_ier;\n\n\tunsigned int tx_timer_active;\n\tstruct timer_list tx_timer;\n\n\tstruct xlgmac_ring *tx_ring;\n\tstruct xlgmac_ring *rx_ring;\n} ____cacheline_aligned;\n\nstruct xlgmac_desc_ops {\n\tint (*alloc_channels_and_rings)(struct xlgmac_pdata *pdata);\n\tvoid (*free_channels_and_rings)(struct xlgmac_pdata *pdata);\n\tint (*map_tx_skb)(struct xlgmac_channel *channel,\n\t\t\t  struct sk_buff *skb);\n\tint (*map_rx_buffer)(struct xlgmac_pdata *pdata,\n\t\t\t     struct xlgmac_ring *ring,\n\t\t\tstruct xlgmac_desc_data *desc_data);\n\tvoid (*unmap_desc_data)(struct xlgmac_pdata *pdata,\n\t\t\t\tstruct xlgmac_desc_data *desc_data);\n\tvoid (*tx_desc_init)(struct xlgmac_pdata *pdata);\n\tvoid (*rx_desc_init)(struct xlgmac_pdata *pdata);\n};\n\nstruct xlgmac_hw_ops {\n\tint (*init)(struct xlgmac_pdata *pdata);\n\tint (*exit)(struct xlgmac_pdata *pdata);\n\n\tint (*tx_complete)(struct xlgmac_dma_desc *dma_desc);\n\n\tvoid (*enable_tx)(struct xlgmac_pdata *pdata);\n\tvoid (*disable_tx)(struct xlgmac_pdata *pdata);\n\tvoid (*enable_rx)(struct xlgmac_pdata *pdata);\n\tvoid (*disable_rx)(struct xlgmac_pdata *pdata);\n\n\tint (*enable_int)(struct xlgmac_channel *channel,\n\t\t\t  enum xlgmac_int int_id);\n\tint (*disable_int)(struct xlgmac_channel *channel,\n\t\t\t   enum xlgmac_int int_id);\n\tvoid (*dev_xmit)(struct xlgmac_channel *channel);\n\tint (*dev_read)(struct xlgmac_channel *channel);\n\n\tint (*set_mac_address)(struct xlgmac_pdata *pdata, const u8 *addr);\n\tint (*config_rx_mode)(struct xlgmac_pdata *pdata);\n\tint (*enable_rx_csum)(struct xlgmac_pdata *pdata);\n\tint (*disable_rx_csum)(struct xlgmac_pdata *pdata);\n\n\t \n\tint (*set_xlgmii_25000_speed)(struct xlgmac_pdata *pdata);\n\tint (*set_xlgmii_40000_speed)(struct xlgmac_pdata *pdata);\n\tint (*set_xlgmii_50000_speed)(struct xlgmac_pdata *pdata);\n\tint (*set_xlgmii_100000_speed)(struct xlgmac_pdata *pdata);\n\n\t \n\tvoid (*tx_desc_init)(struct xlgmac_channel *channel);\n\tvoid (*rx_desc_init)(struct xlgmac_channel *channel);\n\tvoid (*tx_desc_reset)(struct xlgmac_desc_data *desc_data);\n\tvoid (*rx_desc_reset)(struct xlgmac_pdata *pdata,\n\t\t\t      struct xlgmac_desc_data *desc_data,\n\t\t\tunsigned int index);\n\tint (*is_last_desc)(struct xlgmac_dma_desc *dma_desc);\n\tint (*is_context_desc)(struct xlgmac_dma_desc *dma_desc);\n\tvoid (*tx_start_xmit)(struct xlgmac_channel *channel,\n\t\t\t      struct xlgmac_ring *ring);\n\n\t \n\tint (*config_tx_flow_control)(struct xlgmac_pdata *pdata);\n\tint (*config_rx_flow_control)(struct xlgmac_pdata *pdata);\n\n\t \n\tint (*enable_rx_vlan_stripping)(struct xlgmac_pdata *pdata);\n\tint (*disable_rx_vlan_stripping)(struct xlgmac_pdata *pdata);\n\tint (*enable_rx_vlan_filtering)(struct xlgmac_pdata *pdata);\n\tint (*disable_rx_vlan_filtering)(struct xlgmac_pdata *pdata);\n\tint (*update_vlan_hash_table)(struct xlgmac_pdata *pdata);\n\n\t \n\tint (*config_rx_coalesce)(struct xlgmac_pdata *pdata);\n\tint (*config_tx_coalesce)(struct xlgmac_pdata *pdata);\n\tunsigned int (*usec_to_riwt)(struct xlgmac_pdata *pdata,\n\t\t\t\t     unsigned int usec);\n\tunsigned int (*riwt_to_usec)(struct xlgmac_pdata *pdata,\n\t\t\t\t     unsigned int riwt);\n\n\t \n\tint (*config_rx_threshold)(struct xlgmac_pdata *pdata,\n\t\t\t\t   unsigned int val);\n\tint (*config_tx_threshold)(struct xlgmac_pdata *pdata,\n\t\t\t\t   unsigned int val);\n\n\t \n\tint (*config_rsf_mode)(struct xlgmac_pdata *pdata,\n\t\t\t       unsigned int val);\n\tint (*config_tsf_mode)(struct xlgmac_pdata *pdata,\n\t\t\t       unsigned int val);\n\n\t \n\tint (*config_osp_mode)(struct xlgmac_pdata *pdata);\n\n\t \n\tint (*config_rx_pbl_val)(struct xlgmac_pdata *pdata);\n\tint (*get_rx_pbl_val)(struct xlgmac_pdata *pdata);\n\tint (*config_tx_pbl_val)(struct xlgmac_pdata *pdata);\n\tint (*get_tx_pbl_val)(struct xlgmac_pdata *pdata);\n\tint (*config_pblx8)(struct xlgmac_pdata *pdata);\n\n\t \n\tvoid (*rx_mmc_int)(struct xlgmac_pdata *pdata);\n\tvoid (*tx_mmc_int)(struct xlgmac_pdata *pdata);\n\tvoid (*read_mmc_stats)(struct xlgmac_pdata *pdata);\n\n\t \n\tint (*enable_rss)(struct xlgmac_pdata *pdata);\n\tint (*disable_rss)(struct xlgmac_pdata *pdata);\n\tint (*set_rss_hash_key)(struct xlgmac_pdata *pdata,\n\t\t\t\tconst u8 *key);\n\tint (*set_rss_lookup_table)(struct xlgmac_pdata *pdata,\n\t\t\t\t    const u32 *table);\n};\n\n \nstruct xlgmac_hw_features {\n\t \n\tunsigned int version;\n\n\t \n\tunsigned int phyifsel;\t\t \n\tunsigned int vlhash;\t\t \n\tunsigned int sma;\t\t \n\tunsigned int rwk;\t\t \n\tunsigned int mgk;\t\t \n\tunsigned int mmc;\t\t \n\tunsigned int aoe;\t\t \n\tunsigned int ts;\t\t \n\tunsigned int eee;\t\t \n\tunsigned int tx_coe;\t\t \n\tunsigned int rx_coe;\t\t \n\tunsigned int addn_mac;\t\t \n\tunsigned int ts_src;\t\t \n\tunsigned int sa_vlan_ins;\t \n\n\t \n\tunsigned int rx_fifo_size;\t \n\tunsigned int tx_fifo_size;\t \n\tunsigned int adv_ts_hi;\t\t \n\tunsigned int dma_width;\t\t \n\tunsigned int dcb;\t\t \n\tunsigned int sph;\t\t \n\tunsigned int tso;\t\t \n\tunsigned int dma_debug;\t\t \n\tunsigned int rss;\t\t \n\tunsigned int tc_cnt;\t\t \n\tunsigned int hash_table_size;\t \n\tunsigned int l3l4_filter_num;\t \n\n\t \n\tunsigned int rx_q_cnt;\t\t \n\tunsigned int tx_q_cnt;\t\t \n\tunsigned int rx_ch_cnt;\t\t \n\tunsigned int tx_ch_cnt;\t\t \n\tunsigned int pps_out_num;\t \n\tunsigned int aux_snap_num;\t \n};\n\nstruct xlgmac_resources {\n\tvoid __iomem *addr;\n\tint irq;\n};\n\nstruct xlgmac_pdata {\n\tstruct net_device *netdev;\n\tstruct device *dev;\n\n\tstruct xlgmac_hw_ops hw_ops;\n\tstruct xlgmac_desc_ops desc_ops;\n\n\t \n\tstruct xlgmac_stats stats;\n\n\tu32 msg_enable;\n\n\t \n\tvoid __iomem *mac_regs;\n\n\t \n\tstruct xlgmac_hw_features hw_feat;\n\n\tstruct work_struct restart_work;\n\n\t \n\tstruct xlgmac_channel *channel_head;\n\tunsigned int channel_count;\n\tunsigned int tx_ring_count;\n\tunsigned int rx_ring_count;\n\tunsigned int tx_desc_count;\n\tunsigned int rx_desc_count;\n\tunsigned int tx_q_count;\n\tunsigned int rx_q_count;\n\n\t \n\tunsigned int pblx8;\n\n\t \n\tunsigned int tx_sf_mode;\n\tunsigned int tx_threshold;\n\tunsigned int tx_pbl;\n\tunsigned int tx_osp_mode;\n\n\t \n\tunsigned int rx_sf_mode;\n\tunsigned int rx_threshold;\n\tunsigned int rx_pbl;\n\n\t \n\tunsigned int tx_usecs;\n\tunsigned int tx_frames;\n\n\t \n\tunsigned int rx_riwt;\n\tunsigned int rx_usecs;\n\tunsigned int rx_frames;\n\n\t \n\tunsigned int rx_buf_size;\n\n\t \n\tunsigned int tx_pause;\n\tunsigned int rx_pause;\n\n\t \n\tint dev_irq;\n\tunsigned int per_channel_irq;\n\tint channel_irq[XLGMAC_MAX_DMA_CHANNELS];\n\n\t \n\tunsigned char mac_addr[ETH_ALEN];\n\tnetdev_features_t netdev_features;\n\tstruct napi_struct napi;\n\n\t \n\tunsigned long active_vlans[BITS_TO_LONGS(VLAN_N_VID)];\n\n\t \n\tunsigned long sysclk_rate;\n\n\t \n\tstruct mutex rss_mutex;\n\n\t \n\tu8 rss_key[XLGMAC_RSS_HASH_KEY_SIZE];\n\tu32 rss_table[XLGMAC_RSS_MAX_TABLE_SIZE];\n\tu32 rss_options;\n\n\tint phy_speed;\n\n\tchar drv_name[32];\n\tchar drv_ver[32];\n};\n\nvoid xlgmac_init_desc_ops(struct xlgmac_desc_ops *desc_ops);\nvoid xlgmac_init_hw_ops(struct xlgmac_hw_ops *hw_ops);\nconst struct net_device_ops *xlgmac_get_netdev_ops(void);\nconst struct ethtool_ops *xlgmac_get_ethtool_ops(void);\nvoid xlgmac_dump_tx_desc(struct xlgmac_pdata *pdata,\n\t\t\t struct xlgmac_ring *ring,\n\t\t\t unsigned int idx,\n\t\t\t unsigned int count,\n\t\t\t unsigned int flag);\nvoid xlgmac_dump_rx_desc(struct xlgmac_pdata *pdata,\n\t\t\t struct xlgmac_ring *ring,\n\t\t\t unsigned int idx);\nvoid xlgmac_print_pkt(struct net_device *netdev,\n\t\t      struct sk_buff *skb, bool tx_rx);\nvoid xlgmac_get_all_hw_features(struct xlgmac_pdata *pdata);\nvoid xlgmac_print_all_hw_features(struct xlgmac_pdata *pdata);\nint xlgmac_drv_probe(struct device *dev,\n\t\t     struct xlgmac_resources *res);\nint xlgmac_drv_remove(struct device *dev);\n\n \n#ifdef XLGMAC_DEBUG\n#define XLGMAC_PR(fmt, args...) \\\n\tpr_alert(\"[%s,%d]:\" fmt, __func__, __LINE__, ## args)\n#else\n#define XLGMAC_PR(x...)\t\tdo { } while (0)\n#endif\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}