
---------- Begin Simulation Statistics ----------
final_tick                                20523614375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    310                       # Simulator instruction rate (inst/s)
host_mem_usage                                8308604                       # Number of bytes of host memory used
host_op_rate                                      319                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 23015.70                       # Real time elapsed on the host
host_tick_rate                                 732350                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7139478                       # Number of instructions simulated
sim_ops                                       7337110                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.016856                       # Number of seconds simulated
sim_ticks                                 16855539375                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.327278                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  213678                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               224152                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                424                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3937                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            224262                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3432                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4120                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              688                       # Number of indirect misses.
system.cpu.branchPred.lookups                  252568                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   10423                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          613                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1531688                       # Number of instructions committed
system.cpu.committedOps                       1564054                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.166859                       # CPI: cycles per instruction
system.cpu.discardedOps                          9631                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             861559                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             72965                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           400206                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1608904                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.315770                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      324                       # number of quiesce instructions executed
system.cpu.numCycles                          4850640                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       324                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1071210     68.49%     68.49% # Class of committed instruction
system.cpu.op_class_0::IntMult                    769      0.05%     68.54% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.54% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.54% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.54% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.54% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.54% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.54% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.54% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.54% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.54% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.54% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.54% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.54% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.54% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.54% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.54% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.54% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.54% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.54% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.54% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.54% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.54% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.54% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.54% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.54% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.54% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.54% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.54% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.54% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.54% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.54% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.54% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.54% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.54% # Class of committed instruction
system.cpu.op_class_0::MemRead                  77052      4.93%     73.46% # Class of committed instruction
system.cpu.op_class_0::MemWrite                415023     26.54%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1564054                       # Class of committed instruction
system.cpu.quiesceCycles                     22118223                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3241736                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          614                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3276                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        369744                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  20523614375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  20523614375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  20523614375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  20523614375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              130681                       # Transaction distribution
system.membus.trans_dist::ReadResp             133995                       # Transaction distribution
system.membus.trans_dist::WriteReq              54401                       # Transaction distribution
system.membus.trans_dist::WriteResp             54401                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          173                       # Transaction distribution
system.membus.trans_dist::WriteClean               32                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3054                       # Transaction distribution
system.membus.trans_dist::ReadExReq               128                       # Transaction distribution
system.membus.trans_dist::ReadExResp              128                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           3124                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           191                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       181533                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        181533                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         9164                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         9164                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           54                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1392                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       363992                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         5706                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       371144                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       363066                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       363066                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 743374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       199872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       199872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        32064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7698                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        44018                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     11617772                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     11617772                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                11861662                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            551663                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001144                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.033801                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  551032     99.89%     99.89% # Request fanout histogram
system.membus.snoop_fanout::1                     631      0.11%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              551663                       # Request fanout histogram
system.membus.reqLayer6.occupancy           885563437                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               5.3                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             7253749                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             8824765                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1405750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  20523614375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            5705965                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy          773610520                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              4.6                       # Layer utilization (%)
system.membus.respLayer3.occupancy           16074750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  20523614375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  20523614375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  20523614375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  20523614375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       138752                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       138752                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       299870                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       299870                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          322                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2520                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         5706                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        53328                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        94288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       737280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       765952                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       877244                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          506                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2860                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3960                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         7698                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       852968                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1508328                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     11796480                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     12255232                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     13951998                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1443690375                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              8.6                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1211247337                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          7.2                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    716894000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          4.3                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  20523614375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  20523614375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  20523614375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3888099                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2916074                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3888099                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     10692271                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3888099                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2916074                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6804173                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3888099                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6804173                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6804173                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     17496444                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  20523614375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  20523614375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  20523614375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  20523614375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  20523614375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  20523614375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  20523614375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2916074                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6804173                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9720247                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2916074                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1002638                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3918712                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2916074                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9720247                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1002638                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      13638958                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  20523614375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       130333                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       130333                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        51200                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        51200                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         6184                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       354304                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       363066                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       197608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     11337728                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     11617772                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       213173                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       213173    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       213173                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    466874625                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          2.8                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    702852000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          4.2                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  20523614375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       458752                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     32811840                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8059600                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1907769267                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     11664296                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     27216691                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1946650254                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     38880987                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     38940314                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     77821301                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1946650254                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     50604610                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     27216691                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2024471554                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  20523614375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  20523614375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  20523614375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  20523614375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     15466496                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      3014656                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     19070976                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      8519680                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      8781824                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     17301504                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3866624                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        94208                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      3979264                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2129920                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       274432                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2404352                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     34992888                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    917591283                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    178852538                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1131436709                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    505452825                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    521005220                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1026458045                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     34992888                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1423044108                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    699857758                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   2157894754                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  20523614375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  20523614375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  20523614375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  20523614375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  20523614375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  20523614375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  20523614375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  20523614375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  20523614375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  20523614375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  20523614375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  20523614375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  20523614375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  20523614375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  20523614375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  20523614375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  20523614375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  20523614375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  20523614375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       199936                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1472                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       201408                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       199936                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       199936                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         3124                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           23                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         3147                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     11861738                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        87330                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       11949069                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     11861738                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     11861738                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     11861738                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        87330                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      11949069                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  20523614375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  20523614375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  20523614375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  20523614375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  20523614375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  20523614375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  20523614375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  20523614375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  20523614375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  20523614375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  20523614375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  20523614375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  20523614375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  20523614375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      8323072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          18944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            8359916                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        13120                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      3014656                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3289920                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       130048                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             296                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              130629                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          205                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        47104                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              51405                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        59328                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    493788529                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1002638                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1123904                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             495974398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         778379                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     11664296                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    178852538                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3888099                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            195183312                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         778379                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     11723624                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    672641068                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3888099                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1002638                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1123904                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            691157710                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       205.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      3092.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    176933.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       289.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006466927000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          209                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          209                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              239948                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              54269                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      130629                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      51405                       # Number of write requests accepted
system.mem_ctrls.readBursts                    130629                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    51405                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    226                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8094                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              8134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              8178                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              8181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              8138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              8169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             8134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             8137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3194                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3207                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3219                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3222                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3215                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3220                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3222                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3204                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3202                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3206                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3206                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.81                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.06                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4204984225                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  652015000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7628062975                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32246.07                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58496.07                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        64                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   121582                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   47806                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                130628                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                51405                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     407                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     214                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     359                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     607                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  114518                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    4694                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    4543                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    4523                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     175                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     114                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    102                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     69                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    128                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        12433                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    935.914421                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   853.618329                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   241.173019                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          339      2.73%      2.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          351      2.82%      5.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          203      1.63%      7.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          165      1.33%      8.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          184      1.48%      9.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          178      1.43%     11.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          255      2.05%     13.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          171      1.38%     14.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        10587     85.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        12433                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          209                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     624.019139                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1404.236440                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           159     76.08%     76.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.48%     76.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           19      9.09%     85.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            3      1.44%     87.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            4      1.91%     89.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.48%     89.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            6      2.87%     92.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            6      2.87%     95.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.48%     95.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            2      0.96%     96.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            1      0.48%     97.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            6      2.87%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           209                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          209                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     246.004785                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     66.864454                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    399.372771                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            127     60.77%     60.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            14      6.70%     67.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            12      5.74%     73.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            3      1.44%     74.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.48%     75.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            3      1.44%     76.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      0.96%     77.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.48%     77.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            3      1.44%     79.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.48%     79.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            1      0.48%     80.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           41     19.62%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           209                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                8345792                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   14464                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3290560                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 8359916                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3289920                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       495.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       195.22                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    495.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    195.18                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.39                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.87                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.53                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   16855316875                       # Total gap between requests
system.mem_ctrls.avgGap                      92594.33                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      8309056                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        18496                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        14848                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      3013568                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 59327.677255062627                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 492956992.662241637707                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1002637.745610558428                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1097324.718509638449                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 880897.351883169962                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 11664295.969763353467                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 178787989.690184563398                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3888098.656587784644                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       130048                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          296                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          205                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        47104                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      1098415                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   7596084015                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     17496010                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     13384535                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  23443830690                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   4261981500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 335669523250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   4528304875                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     54920.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58409.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     66022.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     45218.02                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 114360149.71                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1387363.77                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   7126136.28                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   4422172.73                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  13591425390                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    911820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2355530395                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  20523614375                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 648                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           324                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     42666734.567901                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    221451722.774516                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          324    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1134125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545319375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             324                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6699592375                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  13824022000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  20523614375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       726471                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           726471                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       726471                       # number of overall hits
system.cpu.icache.overall_hits::total          726471                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3124                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3124                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3124                       # number of overall misses
system.cpu.icache.overall_misses::total          3124                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    136336250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    136336250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    136336250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    136336250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       729595                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       729595                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       729595                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       729595                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004282                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004282                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004282                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004282                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43641.565301                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43641.565301                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43641.565301                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43641.565301                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         3124                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3124                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3124                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3124                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    131478750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    131478750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    131478750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    131478750                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004282                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004282                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004282                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004282                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42086.667734                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42086.667734                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42086.667734                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42086.667734                       # average overall mshr miss latency
system.cpu.icache.replacements                   2917                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       726471                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          726471                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3124                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3124                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    136336250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    136336250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       729595                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       729595                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004282                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004282                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43641.565301                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43641.565301                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3124                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3124                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    131478750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    131478750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004282                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004282                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42086.667734                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42086.667734                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  20523614375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           399.980627                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              878547                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2917                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            301.181694                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   399.980627                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.781212                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.781212                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          403                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          378                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.787109                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1462313                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1462313                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  20523614375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  20523614375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  20523614375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       126889                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           126889                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       126889                       # number of overall hits
system.cpu.dcache.overall_hits::total          126889                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          432                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            432                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          432                       # number of overall misses
system.cpu.dcache.overall_misses::total           432                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     33684500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     33684500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     33684500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     33684500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       127321                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       127321                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       127321                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       127321                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003393                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003393                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003393                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003393                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 77973.379630                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 77973.379630                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 77973.379630                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 77973.379630                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          173                       # number of writebacks
system.cpu.dcache.writebacks::total               173                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          113                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          113                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          113                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          113                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          319                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          319                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          319                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          319                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3549                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3549                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     23946125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     23946125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     23946125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     23946125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      7587250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      7587250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002505                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002505                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002505                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002505                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75066.222571                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75066.222571                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75066.222571                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75066.222571                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2137.855734                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2137.855734                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    310                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        78555                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           78555                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          202                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           202                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     15065250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     15065250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        78757                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        78757                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002565                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002565                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74580.445545                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74580.445545                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           11                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          191                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          191                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          348                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          348                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     13743875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     13743875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      7587250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      7587250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002425                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002425                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 71957.460733                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71957.460733                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21802.442529                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21802.442529                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        48334                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          48334                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          230                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          230                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     18619250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     18619250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        48564                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        48564                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004736                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004736                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 80953.260870                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 80953.260870                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          102                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          102                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          128                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          128                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3201                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3201                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     10202250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     10202250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002636                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002636                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 79705.078125                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79705.078125                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       181533                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       181533                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   1890546875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   1890546875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10414.342709                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10414.342709                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        42574                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        42574                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       138959                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       138959                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   1832726812                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   1832726812                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13188.975252                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13188.975252                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  20523614375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           492.634931                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                5499                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               342                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             16.078947                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   492.634931                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.962178                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.962178                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          489                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           30                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          456                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.955078                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1961867                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1961867                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  20523614375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  20523614375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                20523807500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    310                       # Simulator instruction rate (inst/s)
host_mem_usage                                8308604                       # Number of bytes of host memory used
host_op_rate                                      319                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 23015.81                       # Real time elapsed on the host
host_tick_rate                                 732355                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7139487                       # Number of instructions simulated
sim_ops                                       7337125                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.016856                       # Number of seconds simulated
sim_ticks                                 16855732500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.326469                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  213680                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               224156                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                425                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3939                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            224262                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3432                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4120                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              688                       # Number of indirect misses.
system.cpu.branchPred.lookups                  252575                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   10426                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          613                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1531697                       # Number of instructions committed
system.cpu.committedOps                       1564069                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.167042                       # CPI: cycles per instruction
system.cpu.discardedOps                          9638                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             861578                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             72965                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           400209                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1609153                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.315752                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      324                       # number of quiesce instructions executed
system.cpu.numCycles                          4850949                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       324                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1071218     68.49%     68.49% # Class of committed instruction
system.cpu.op_class_0::IntMult                    769      0.05%     68.54% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.54% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.54% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.54% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.54% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.54% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.54% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.54% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.54% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.54% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.54% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.54% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.54% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.54% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.54% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.54% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.54% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.54% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.54% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.54% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.54% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.54% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.54% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.54% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.54% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.54% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.54% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.54% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.54% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.54% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.54% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.54% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.54% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.54% # Class of committed instruction
system.cpu.op_class_0::MemRead                  77058      4.93%     73.47% # Class of committed instruction
system.cpu.op_class_0::MemWrite                415023     26.53%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1564069                       # Class of committed instruction
system.cpu.quiesceCycles                     22118223                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3241796                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          614                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3279                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        369749                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  20523807500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  20523807500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  20523807500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  20523807500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              130681                       # Transaction distribution
system.membus.trans_dist::ReadResp             133998                       # Transaction distribution
system.membus.trans_dist::WriteReq              54401                       # Transaction distribution
system.membus.trans_dist::WriteResp             54401                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          175                       # Transaction distribution
system.membus.trans_dist::WriteClean               32                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3055                       # Transaction distribution
system.membus.trans_dist::ReadExReq               128                       # Transaction distribution
system.membus.trans_dist::ReadExResp              128                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           3124                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           193                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       181533                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        181533                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         9166                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         9166                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           54                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1392                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       363998                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         5706                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       371150                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       363066                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       363066                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 743382                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       199936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       199936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        32320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7698                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        44274                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     11617772                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     11617772                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                11861982                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            551665                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001144                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.033801                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  551034     99.89%     99.89% # Request fanout histogram
system.membus.snoop_fanout::1                     631      0.11%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              551665                       # Request fanout histogram
system.membus.reqLayer6.occupancy           885577437                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               5.3                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             7253749                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             8826140                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1405750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  20523807500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            5717465                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy          773610520                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              4.6                       # Layer utilization (%)
system.membus.respLayer3.occupancy           16079750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  20523807500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  20523807500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  20523807500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  20523807500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       138752                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       138752                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       299870                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       299870                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          322                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2520                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         5706                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        53328                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        94288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       737280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       765952                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       877244                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          506                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2860                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3960                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         7698                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       852968                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1508328                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     11796480                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     12255232                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     13951998                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1443690375                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              8.6                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1211247337                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          7.2                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    716894000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          4.3                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  20523807500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  20523807500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  20523807500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3888054                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2916041                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3888054                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     10692149                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3888054                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2916041                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6804095                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3888054                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6804095                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6804095                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     17496243                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  20523807500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  20523807500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  20523807500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  20523807500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  20523807500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  20523807500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  20523807500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2916041                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6804095                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9720135                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2916041                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1002626                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3918667                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2916041                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9720135                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1002626                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      13638802                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  20523807500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       130333                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       130333                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        51200                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        51200                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         6184                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       354304                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       363066                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       197608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     11337728                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     11617772                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       213173                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       213173    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       213173                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    466874625                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          2.8                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    702852000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          4.2                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  20523807500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       458752                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     32811840                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8059600                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1907747409                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     11664162                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     27216379                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1946627950                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     38880541                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     38939868                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     77820409                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1946627950                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     50604030                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     27216379                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2024448359                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  20523807500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  20523807500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  20523807500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  20523807500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     15466496                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      3014656                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     19070976                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      8519680                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      8781824                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     17301504                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3866624                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        94208                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      3979264                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2129920                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       274432                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2404352                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     34992487                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    917580770                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    178850489                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1131423746                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    505447034                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    520999251                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1026446285                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     34992487                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1423027804                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    699849740                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   2157870030                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  20523807500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  20523807500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  20523807500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  20523807500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  20523807500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  20523807500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  20523807500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  20523807500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  20523807500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  20523807500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  20523807500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  20523807500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  20523807500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  20523807500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  20523807500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  20523807500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  20523807500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  20523807500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  20523807500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       199936                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1472                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       201408                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       199936                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       199936                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         3124                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           23                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         3147                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     11861603                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        87329                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       11948932                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     11861603                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     11861603                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     11861603                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        87329                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      11948932                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  20523807500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  20523807500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  20523807500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  20523807500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  20523807500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  20523807500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  20523807500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  20523807500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  20523807500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  20523807500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  20523807500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  20523807500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  20523807500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  20523807500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      8323072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          19072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            8360044                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        13248                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      3014656                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3290048                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       130048                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             298                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              130631                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          207                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        47104                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              51407                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        59327                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    493782872                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1002626                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1131484                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             495976310                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         785964                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     11664162                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    178850489                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3888054                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            195188669                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         785964                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     11723489                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    672633361                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3888054                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1002626                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1131484                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            691164979                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       207.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      3092.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    176933.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       291.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006466927000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          209                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          209                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              239954                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              54269                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      130631                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      51407                       # Number of write requests accepted
system.mem_ctrls.readBursts                    130631                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    51407                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    226                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8094                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              8134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              8178                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              8181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              8138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              8169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             8134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             8137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3194                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3207                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3219                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3222                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3215                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3220                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3222                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3204                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3202                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3206                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3206                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.81                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.06                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4204984225                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  652025000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7628115475                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32245.58                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58495.58                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        64                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   121584                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   47806                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                130630                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                51407                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     409                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     214                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     359                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     607                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  114518                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    4694                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    4543                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    4523                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     175                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     114                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    102                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     69                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    128                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        12433                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    935.914421                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   853.618329                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   241.173019                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          339      2.73%      2.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          351      2.82%      5.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          203      1.63%      7.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          165      1.33%      8.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          184      1.48%      9.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          178      1.43%     11.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          255      2.05%     13.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          171      1.38%     14.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        10587     85.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        12433                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          209                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     624.019139                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1404.236440                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           159     76.08%     76.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.48%     76.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           19      9.09%     85.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            3      1.44%     87.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            4      1.91%     89.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.48%     89.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            6      2.87%     92.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            6      2.87%     95.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.48%     95.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            2      0.96%     96.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            1      0.48%     97.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            6      2.87%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           209                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          209                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     246.004785                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     66.864454                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    399.372771                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            127     60.77%     60.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            14      6.70%     67.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            12      5.74%     73.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            3      1.44%     74.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.48%     75.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            3      1.44%     76.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      0.96%     77.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.48%     77.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            3      1.44%     79.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.48%     79.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            1      0.48%     80.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           41     19.62%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           209                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                8345920                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   14464                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3290560                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 8360044                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3290048                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       495.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       195.22                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    495.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    195.19                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.39                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.87                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.53                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   16855761250                       # Total gap between requests
system.mem_ctrls.avgGap                      92594.74                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      8309056                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        18624                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        14848                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      3013568                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 59326.997506634609                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 492951344.594487309456                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1002626.257862124825                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1104906.001563563012                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 880887.258978510625                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 11664162.325784416869                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 178785941.222073853016                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3888054.108594805468                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       130048                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          298                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          207                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        47104                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      1098415                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   7596084015                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     17496010                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     13437035                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  23443830690                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   4261981500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 335669523250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   4528304875                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     54920.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58409.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     66022.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     45090.72                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 113255220.72                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1387363.77                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   7126136.28                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   4422172.73                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  13591425390                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    911820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2355723520                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  20523807500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 648                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           324                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     42666734.567901                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    221451722.774516                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          324    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1134125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545319375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             324                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6699785500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  13824022000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  20523807500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       726486                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           726486                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       726486                       # number of overall hits
system.cpu.icache.overall_hits::total          726486                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3124                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3124                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3124                       # number of overall misses
system.cpu.icache.overall_misses::total          3124                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    136380000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    136380000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    136380000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    136380000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       729610                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       729610                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       729610                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       729610                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004282                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004282                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004282                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004282                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43655.569782                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43655.569782                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43655.569782                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43655.569782                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         3124                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3124                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3124                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3124                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    131520875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    131520875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    131520875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    131520875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004282                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004282                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004282                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004282                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42100.152049                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42100.152049                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42100.152049                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42100.152049                       # average overall mshr miss latency
system.cpu.icache.replacements                   2918                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       726486                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          726486                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3124                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3124                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    136380000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    136380000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       729610                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       729610                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004282                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004282                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43655.569782                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43655.569782                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3124                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3124                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    131520875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    131520875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004282                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004282                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42100.152049                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42100.152049                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  20523807500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           399.980662                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2342421                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3321                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            705.336043                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   399.980662                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.781212                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.781212                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          403                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          377                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.787109                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1462344                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1462344                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  20523807500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  20523807500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  20523807500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       126893                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           126893                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       126893                       # number of overall hits
system.cpu.dcache.overall_hits::total          126893                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          434                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            434                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          434                       # number of overall misses
system.cpu.dcache.overall_misses::total           434                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     33804500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     33804500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     33804500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     33804500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       127327                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       127327                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       127327                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       127327                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003409                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003409                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003409                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003409                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 77890.552995                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 77890.552995                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 77890.552995                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 77890.552995                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          175                       # number of writebacks
system.cpu.dcache.writebacks::total               175                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          113                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          113                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          113                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          113                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          321                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          321                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          321                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          321                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3549                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3549                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     24063375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     24063375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     24063375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     24063375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      7587250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      7587250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002521                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002521                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002521                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002521                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74963.785047                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74963.785047                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74963.785047                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74963.785047                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2137.855734                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2137.855734                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    312                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        78559                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           78559                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          204                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           204                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     15185250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     15185250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        78763                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        78763                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002590                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002590                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74437.500000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74437.500000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           11                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          193                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          193                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          348                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          348                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     13861125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     13861125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      7587250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      7587250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002450                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002450                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 71819.300518                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71819.300518                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21802.442529                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21802.442529                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        48334                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          48334                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          230                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          230                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     18619250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     18619250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        48564                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        48564                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004736                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004736                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 80953.260870                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 80953.260870                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          102                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          102                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          128                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          128                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3201                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3201                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     10202250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     10202250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002636                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002636                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 79705.078125                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79705.078125                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       181533                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       181533                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   1890546875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   1890546875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10414.342709                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10414.342709                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        42574                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        42574                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       138959                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       138959                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   1832726812                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   1832726812                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13188.975252                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13188.975252                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  20523807500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           492.634889                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              131158                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               833                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            157.452581                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   492.634889                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.962178                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.962178                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          489                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           30                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          454                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.955078                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1961893                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1961893                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  20523807500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  20523807500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
