Line 442: HCLP_EQ_INIT, hclp_eq_init_release = 0x%x, hic_on_flag= 0x%x
Line 461: HCLP_DC_DIV, p_hclp_dc_div->hclp_dc_div_config = 0x%x, p_hclp_dc_div->hclp_4c_div_config= 0x%x
Line 648: HCLP_DC_DIV, num_of_fa = %d, num_of_txdiv = %d, num_of_rxdiv = %d, num_of_hiciter[0] = %d, num_of_hiciter[1] = %d
Line 650: HCLP_DC_DIV, num_ce_clusters = %d, num_lms_clusters = %d, num_hic_clusters = %d, max_othercell= %d
Line 655: HCLP_DC_DIV, i = %d, config_ce_clusters = 0x%x, config_lms_clusters = 0x%x, config_hic_clusters = 0x%x
Line 660: HCLP_DC_DIV, i = %d, config_lms_clusters = 0x%x
Line 701: HCLP_SERVING_PN, hclp_serving_pn_pack[0] = 0x%x, hclp_serving_pn_pack[2] = 0x%x
Line 712: HCLP_SERVING_POSITION, i= %d, hclp_serving_finger_info_pack[i]= 0x%x, hclp_serving_finger_energy_pack[i]= 0x%x
Line 737: HCLP_FA1_CELL01_POSITION, hclp_fa1_cell0_finger_info = 0x%x
Line 743: HCLP_FA1_CELL01_POSITION, i= %d, hclp_fa1_cell0_mpOffset[i]= 0x%x, hclp_fa1_cell0_mpEng[i]= 0x%x
Line 760: HCLP_FA2_CELL01_POSITION, hclp_fa2_cell0_finger_info = 0x%x
Line 766: HCLP_FA2_CELL01_POSITION, i= %d, hclp_fa2_cell0_mpOffset[i]= 0x%x, hclp_fa2_cell0_mpEng[i]= 0x%x
Line 783: HCLP_FA3_CELL01_POSITION, hclp_fa3_cell0_finger_info = 0x%x
Line 789: HCLP_FA3_CELL01_POSITION, i= %d, hclp_fa3_cell0_mpOffset[i]= 0x%x, hclp_fa3_cell0_mpEng[i]= 0x%x
Line 802: HCLP_SCHIC, hclp_schic_config = 0x%x
Line 809: HCLP_OTHER_INFORMATION, cqi_offset_gamma = %d, flag_RbTestMode = %d
Line 841: hCLP_Aux_IPC_Get_Ref_Position, idx = %d, config_ce_clusters = 0x%x, sce_eq_ref_pos_slot= %d, sce_eq_ref_pos_chipx8 = %d, eq_position.reg = 0x%x
Line 1129: hCLP_Aux_IPC_HWRegisterGen_HCLPCOMMON_DC4RxSel: rssi0 %d, rssi4 %d, slot_idx %d
Line 1130: hCLP_Aux_IPC_HWRegisterGen_HCLPCOMMON_DC4RxSel: rssi1 %d, rssi2 %d, rssi3 %d, rssi5 %d, rssi6 %d, rssi7 %d, maxIdx0|maxIdx1 0x%02X
Line 1663: hCLP_Aux_IPC_HWRegisterGen, lms_idx= %d, lms_map_info.lms_errcal_rxd_ind= 0x%x, lms_map_info.lms_d_est_bitsel= 0x%x, lms_map_info= 0x%x
Line 1757: hCLP_Aux_IPC_HWRegisterGen, lms_idx = %d, o_LMS_MAP_INFO[lms_idx] = 0x%x, o_LMS_MTG_INFO[lms_idx] = 0x%x
Line 1915: hCLP_Aux_IPC_HWRegisterGen, ce_idx = %d, o_HIC_CE_SCHIC_CON[ce_idx] = 0x%x
Line 2432: hCLP_Aux_IPC_HWRegisterGen, hic_idx = %d, o_HIC_P_CONFIG[hic_idx] = 0x%x, o_HIC_P_MAP[hic_idx] = 0x%x, o_HIC_P_SCR_PN_STATE[hic_idx] = 0x%x, o_HIC_P_4RX_MAP[hic_idx] = 0x%x, o_HIC_P_WGT_MAP[hic_idx] = 0x%x, o_HIC_P_CPI_DM_ADDR[hic_idx] = 0x%x
Line 2457: hCLP_Aux_IPC_HWRegisterGen_HICProcess_HicProcessLast, i = %d, o_HIC_P_CONFIG[i] = 0x%x
Line 2550: hCLP_Aux_IPC_HWRegisterGen, lms_idx = %d, o_LMS_WGT_ADJ_LAMBDA_SEL[lms_idx] = 0x%x
Line 2575: hCLP_Aux_IPC_HWRegisterGen, o_FRT_POS_INIT_EN= 0x%x, o_FRT_CE_COM_CTRL0= 0x%x, o_FRT_PATH_SEL= 0x%x, o_FRT_MEM_PATH_CTRL= 0x%x
Line 2726: hCLP_Aux_IPC_VariableGen, ec_on_flag= 0x%x, rx_sel_pack= 0x%x, ant_sel= 0x%x, fb_sel= 0x%x, carrier_mode= 0x%x, rx_div_mode= 0x%x
Line 2774: hCLP_Aux_IPC_HWEquInitEnable, equ_init_enable= 0x%x, eq_init_cnt= %d, hic_on_flag= %d
Line 2837: hCLP_Aux_IPC_TtEqInitSet, eq_init_flag= 0x%x, p_hspa_control->eq_init_cnt= %d
Line 2873: hCLP_Aux_IPC_Release, o_HCLP_SW_RESETn= 0x%x
Line 2968: hspa_EqualizerSCCHConfig, o_HIC_SCCH_CH_EN = 0x%x, o_HIC_SCCH_FA_SEL = 0x%x, o_HIC_SCCH_CH0123_OVSF_ID = 0x%x, o_HIC_SCCH_CH4567_OVSF_ID = 0x%x, o_HIC_SCCH_CH891011_OVSF_ID = 0x%x
