  Setting attribute of root '/': 'stdout_log' = genus.log.23-01-26_23-01
  Setting attribute of root '/': 'command_log' = genus.cmd.23-01-26_23-01
WARNING: This version of the tool is 1150 days old.
@genus:root: 1> set top_design fifo1_sramb
fifo1_sramb
@genus:root: 2> source ../scripts/genus.tcl
Sourcing '../scripts/genus.tcl' (Thu Jan 26 23:55:29 PST 2023)...
#@ Begin verbose source scripts/genus.tcl
@file(genus.tcl) 1: history keep 100
@file(genus.tcl) 2: set_db timing_report_fields "delay arrival transition fanout load cell timing_point"
  Setting attribute of root '/': 'timing_report_fields' = delay arrival transition fanout load cell timing_point
@file(genus.tcl) 4: source -echo -verbose ../../$top_design.design_config.tcl
Sourcing '../../fifo1_sramb.design_config.tcl' (Thu Jan 26 23:55:29 PST 2023)...
#@ Begin verbose source fifo1_sramb.design_config.tcl
@file(fifo1_sramb.design_config.tcl) 1: set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
@file(fifo1_sramb.design_config.tcl) 24: set add_ios 1
set add_ios 1
@file(fifo1_sramb.design_config.tcl) 25: set pad_design 1
set pad_design 1
@file(fifo1_sramb.design_config.tcl) 26: set design_size { 580 580  } 
set design_size { 580 580  } 
@file(fifo1_sramb.design_config.tcl) 27: set design_io_border 310
set design_io_border 310
@file(fifo1_sramb.design_config.tcl) 28: set dc_floorplanning 1
set dc_floorplanning 1
@file(fifo1_sramb.design_config.tcl) 29: set enable_dft 0
set enable_dft 0
@file(fifo1_sramb.design_config.tcl) 30: set innovus_enable_manual_macro_placement 0
set innovus_enable_manual_macro_placement 0
@file(fifo1_sramb.design_config.tcl) 32: set rtl_list [list ../rtl/$top_design.sv ]
set rtl_list [list ../rtl/$top_design.sv ]
@file(fifo1_sramb.design_config.tcl) 33: set slow_corner "ss0p95v125c_2p25v ss0p95v125c"
set slow_corner "ss0p95v125c_2p25v ss0p95v125c"
@file(fifo1_sramb.design_config.tcl) 34: set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
@file(fifo1_sramb.design_config.tcl) 35: set synth_corners $slow_corner
set synth_corners $slow_corner
@file(fifo1_sramb.design_config.tcl) 36: set synth_corners_target "ss0p95v125c" 
set synth_corners_target "ss0p95v125c" 
@file(fifo1_sramb.design_config.tcl) 38: set synth_corners_slow $slow_corner
set synth_corners_slow $slow_corner
@file(fifo1_sramb.design_config.tcl) 39: set synth_corners_fast $fast_corner
set synth_corners_fast $fast_corner
@file(fifo1_sramb.design_config.tcl) 40: set slow_metal Cmax_125
set slow_metal Cmax_125
@file(fifo1_sramb.design_config.tcl) 41: set fast_metal Cmax_125
set fast_metal Cmax_125
@file(fifo1_sramb.design_config.tcl) 42: set lib_types "$lib_dir/io_std/db_nldm $lib_dir/sram/db_nldm $lib_dir/pll/db_nldm"
set lib_types "$lib_dir/io_std/db_nldm $lib_dir/sram/db_nldm $lib_dir/pll/db_nldm"
@file(fifo1_sramb.design_config.tcl) 43: set ndm_types "$lib_dir/stdcell_rvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
set ndm_types "$lib_dir/stdcell_rvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
@file(fifo1_sramb.design_config.tcl) 44: set lib_types_target "$lib_dir/stdcell_rvt/db_nldm"
set lib_types_target "$lib_dir/stdcell_rvt/db_nldm"
@file(fifo1_sramb.design_config.tcl) 46: set sub_lib_type "saed32?vt_ saed32sram_ saed32io_wb_ saed32pll_"
set sub_lib_type "saed32?vt_ saed32sram_ saed32io_wb_ saed32pll_"
@file(fifo1_sramb.design_config.tcl) 47: set sub_lib_type_target "saed32rvt_"
set sub_lib_type_target "saed32rvt_"
@file(fifo1_sramb.design_config.tcl) 49: set lef_types [list $lib_dir/stdcell_hvt/lef  \
$lib_dir/stdcell_rvt/lef \
$lib_dir/stdcell_lvt/lef \
$lib_dir/sram/lef/ \
$lib_dir/io_std/lef \
$lib_dir/pll/lef \
]
set lef_types [list $lib_dir/stdcell_hvt/lef  \
$lib_dir/stdcell_rvt/lef \
$lib_dir/stdcell_lvt/lef \
$lib_dir/sram/lef/ \
$lib_dir/io_std/lef \
$lib_dir/pll/lef \
]
@file(fifo1_sramb.design_config.tcl) 57: set sub_lef_type "saed32nm_?vt_*.lef saed32_sram_*.lef saed32io_std_wb saed32_PLL.lef"
set sub_lef_type "saed32nm_?vt_*.lef saed32_sram_*.lef saed32io_std_wb saed32_PLL.lef"
@file(fifo1_sramb.design_config.tcl) 58: set mwlib_types [list $lib_dir/stdcell_hvt/milkyway \
$lib_dir/stdcell_rvt/milkyway \
$lib_dir/stdcell_lvt/milkyway  \
$lib_dir/io_std/milkyway \
$lib_dir/sram/milkyway $lib_dir/pll/milkyway \
 ]
set mwlib_types [list $lib_dir/stdcell_hvt/milkyway \
$lib_dir/stdcell_rvt/milkyway \
$lib_dir/stdcell_lvt/milkyway  \
$lib_dir/io_std/milkyway \
$lib_dir/sram/milkyway $lib_dir/pll/milkyway \
 ]
@file(fifo1_sramb.design_config.tcl) 64: set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
@file(fifo1_sramb.design_config.tcl) 67: set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
@file(fifo1_sramb.design_config.tcl) 68: set FCL 0
set FCL 0
@file(fifo1_sramb.design_config.tcl) 69: set split_constraints 0
set split_constraints 0
#@ End verbose source fifo1_sramb.design_config.tcl
@file(genus.tcl) 6: set designs [get_db designs * ]
@file(genus.tcl) 7: if { $designs != "" } {
  delete_obj $designs
}
@file(genus.tcl) 11: source ../scripts/genus-get-timlibslefs.tcl
Sourcing '../scripts/genus-get-timlibslefs.tcl' (Thu Jan 26 23:55:29 PST 2023)...
#@ Begin verbose source scripts/genus-get-timlibslefs.tcl
@file(genus-get-timlibslefs.tcl) 9: set search_path ""
@file(genus-get-timlibslefs.tcl) 10: foreach i $lib_types { lappend search_path $i }
@file(genus-get-timlibslefs.tcl) 20: set link_library ""
@file(genus-get-timlibslefs.tcl) 21: foreach i $search_path {
  foreach k $synth_corners {
      foreach m $sub_lib_type {
        foreach j [glob -nocomplain $i/$m$k.lib ] {
          lappend link_library [file tail $j ]
        }
      }
  }
}
@file(genus-get-timlibslefs.tcl) 32: foreach i $lib_types_target { 
   lappend search_path_target $i 
   lappend search_path $i 
}
@file(genus-get-timlibslefs.tcl) 45: set target_library ""
@file(genus-get-timlibslefs.tcl) 46: foreach i $search_path_target {
  foreach k $synth_corners_target {
      foreach m $sub_lib_type_target {
        foreach j [glob -nocomplain $i/$m$k.lib ] {
          lappend target_library [file tail $j ]
          lappend link_library [file tail $j ]
        }
      }
  }
}
@file(genus-get-timlibslefs.tcl) 58: set lef_path ""
@file(genus-get-timlibslefs.tcl) 59: foreach k $lef_types {
  foreach m $sub_lef_type {
    foreach j [glob -nocomplain $k/$m ] {
      lappend lef_path  $j 
    }
  }
}
@file(genus-get-timlibslefs.tcl) 69: lappend search_path .
#@ End verbose source scripts/genus-get-timlibslefs.tcl
@file(genus.tcl) 13: set_db init_lib_search_path $search_path
  Setting attribute of root '/': 'init_lib_search_path' = /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm .
@file(genus.tcl) 15: set_db library $link_library

Threads Configured:8
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load on line 15913 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_operating_conditions on line 15914 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load_selection on line 15915 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAM1RW1024x8' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib, Line 1441)
        : Sequential timing checks, such as 'setup_rising' or 'hold_rising', on flop and latch cells require a clock pin. Verify that the 'clock' attribute of the clock pin is set to 'true' or that the clock pin has a 'clocked_on' attribute.
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW1024x8'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAM1RW128x46' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib, Line 1881)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW128x46'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAM1RW128x48' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib, Line 2321)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW128x48'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAM1RW128x8' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib, Line 2761)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW128x8'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAM1RW256x128' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib, Line 3201)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW256x128'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAM1RW256x32' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib, Line 3641)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW256x32'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAM1RW256x46' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib, Line 4081)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW256x46'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_operating_conditions on line 24401 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load on line 24402 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load_selection on line 24403 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAM1RW256x48' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib, Line 4521)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW256x48'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAM1RW256x8' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib, Line 4961)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW256x8'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAM1RW32x50' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib, Line 5401)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW32x50'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAM1RW512x32' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib, Line 6281)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW512x32'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAM1RW512x8' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib, Line 6721)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW512x8'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAM1RW512x128' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib, Line 5841)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW512x128'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAM1RW64x32' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib, Line 7601)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW64x32'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAM1RW64x128' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib, Line 7161)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW64x128'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAM1RW64x34' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib, Line 8041)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAM1RW64x8' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib, Line 8481)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW64x8'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW64x34'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAM2RW128x16' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib, Line 8921)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM2RW128x16'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAM2RW128x4' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib, Line 10641)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM2RW128x4'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAM2RW128x32' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib, Line 9781)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM2RW128x32'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_operating_conditions on line 1766 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load on line 1767 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load_selection on line 1768 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_operating_conditions on line 226626 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load on line 226627 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load_selection on line 226628 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib)

  Message Summary for Library all 4 libraries:
  ********************************************
  Missing sequential block in the sequential cell. [LBR-526]: 36
  Missing clock pin in the sequential cell. [LBR-525]: 38
  Missing a function attribute in the output pin definition. [LBR-518]: 76
  An attribute is used before it is defined. [LBR-511]: 12
  An unsupported construct was detected in this library. [LBR-40]: 54
  ********************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.950000, 125.000000) in library 'saed32io_wb_ss0p95v125c_2p25v.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.950000, 125.000000) in library 'saed32sram_ss0p95v125c.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.950000, 125.000000) in library 'saed32pll_ss0p95v125c_2p25v.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.950000, 125.000000) in library 'saed32rvt_ss0p95v125c.lib'.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER01' must have an output pin.
        : Add the missing output pin(s), then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER01' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER15' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER15' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER20' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER20' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER35' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER35' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER40' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER40' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER50' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER50' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER' must have an output pin.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRARX1_RVT'.  Ignoring the test_cell.
        : Review the definition of the test_cell's function or its parent library-cell's function.  An inconsistency between the two may exist.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRARX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRASX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRASX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRARX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRARX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRASX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRASX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRSSRX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRSSRX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'SDFFSSRX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'SDFFSSRX2_RVT'.  Ignoring the test_cell.
  Setting attribute of root '/': 'library' = saed32io_wb_ss0p95v125c_2p25v.lib saed32sram_ss0p95v125c.lib saed32pll_ss0p95v125c_2p25v.lib saed32rvt_ss0p95v125c.lib
@file(genus.tcl) 17: set_db dft_opcg_domain_blocking true
  Setting attribute of root '/': 'dft_opcg_domain_blocking' = true
@file(genus.tcl) 19: set_db auto_ungroup none
  Setting attribute of root '/': 'auto_ungroup' = none
@file(genus.tcl) 22: read_hdl -language sv ../rtl/${top_design}.sv
@file(genus.tcl) 34: elaborate $top_design
Warning : Found a combinational arc in a sequential cell. [LBR-126]
        : The arc is named 'REF_CLK_CLK_1X_n91' between pins 'REF_CLK' and 'CLK_1X' in libcell 'PLL'.
        : The timing arc connects two pins that are already connected by a sequential arc. It is not recommended to mix combinational arcs with sequential arcs in a sequential cell.
Warning : Found a combinational arc in a sequential cell. [LBR-126]
        : The arc is named 'REF_CLK_CLK_2X_n93' between pins 'REF_CLK' and 'CLK_2X' in libcell 'PLL'.
Warning : Found a combinational arc in a sequential cell. [LBR-126]
        : The arc is named 'REF_CLK_CLK_4X_n95' between pins 'REF_CLK' and 'CLK_4X' in libcell 'PLL'.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_SE_H53' between pins 'CLK' and 'SE' in libcell 'CGLNPRX2_RVT' is a sequential timing arc.
        : The library cell will be treated as a timing-model. Make sure that the timing arcs and output function are defined correctly. Even if the cell intends to have dual-functionality, it cannot be unmapped or automatically inferred.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_SE_H53' between pins 'CLK' and 'SE' in libcell 'CGLNPRX8_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_H50' between pins 'CLK' and 'EN' in libcell 'CGLNPSX16_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_H50' between pins 'CLK' and 'EN' in libcell 'CGLNPSX2_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_H50' between pins 'CLK' and 'EN' in libcell 'CGLNPSX4_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_H50' between pins 'CLK' and 'EN' in libcell 'CGLNPSX8_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_SE_Ha3' between pins 'CLK' and 'SE' in libcell 'CGLPPRX2_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_SE_Ha3' between pins 'CLK' and 'SE' in libcell 'CGLPPRX8_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_Ha0' between pins 'CLK' and 'EN' in libcell 'CGLPPSX16_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_Ha0' between pins 'CLK' and 'EN' in libcell 'CGLPPSX2_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_Ha0' between pins 'CLK' and 'EN' in libcell 'CGLPPSX4_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_Ha0' between pins 'CLK' and 'EN' in libcell 'CGLPPSX8_RVT' is a sequential timing arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFNX1_RVT/D' has no incoming setup arc.
        : Pin used in a next_state function must have an incoming setup timing arc. Otherwise, the library cell will be treated as a timing model.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFNX2_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFX1_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFX2_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX1_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX1_RVT/SE' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX1_RVT/SI' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX2_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX2_RVT/SE' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX2_RVT/SI' has no incoming setup arc.
  Libraries have 130 usable logic and 108 usable sequential lib-cells.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'fifo1_sramb' from file '../rtl/fifo1_sramb.sv'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'fifo1_sramb' with default parameters value.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'fifomem_DATASIZE8_ADDRSIZE10' in file '../rtl/fifo1_sramb.sv' on line 71.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'fifomem_DATASIZE8_ADDRSIZE10' in file '../rtl/fifo1_sramb.sv' on line 86.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[0]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
        : This may cause simulation mismatches between the original and synthesized designs.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[1]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[2]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[3]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[4]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[5]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[6]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[7]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'fifo1_sramb'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
UM:   timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      elaborate
@file(genus.tcl) 38: if { [info exists enable_dft] &&  $enable_dft  } {

   if { [file exists ../../${top_design}.dft_eco.tcl] == 1 } {
      # Make eco changes like instantiating a PLL.
      source -echo -verbose ../../${top_design}.dft_eco.tcl
   } 
   # Setup DFT/OPCG dependencies.
   source -echo -verbose ../../${top_design}.dft_config.tcl
}
@file(genus.tcl) 48: if { [ info exists add_ios ] && $add_ios } {
   source -echo -verbose ../scripts/genus-add_ios.tcl
   # Source the design dependent code that will put IOs on different sides
   source ../../$top_design.add_ios.tcl
}
Sourcing '../scripts/genus-add_ios.tcl' (Thu Jan 26 23:55:30 PST 2023)...
#@ Begin verbose source scripts/genus-add_ios.tcl
@file(genus-add_ios.tcl) 2: proc insert_io ...
proc insert_io { port side} {
global top_design
  set this_io io_${side}_${port}
  if {  $side == "t"   } {
   if { [get_db [get_port $port ] .direction ] == "in" } {
    create_inst -name $this_io I1025_NS $top_design 
   } else {
    create_inst -name $this_io D8I1025_NS $top_design
   }
  }
  if { $side == "b"  } {
   if { [get_db [get_port $port ] .direction ] == "in" } {
    create_inst -name $this_io I1025_NS $top_design
   } else {
    create_inst -name $this_io D8I1025_NS $top_design
   }
  }
  if {  $side == "r"  } {
   if { [get_db [get_port $port ] .direction ] == "in" } {
    create_inst -name $this_io I1025_NS $top_design
   } else {
    create_inst -name $this_io D8I1025_NS $top_design
   }
  }
  if { $side == "l"  } {
   if { [get_db [get_port $port ] .direction ] == "in" } {
    create_inst -name $this_io I1025_NS $top_design
   } else {
    create_inst -name $this_io D8I1025_NS $top_design 
   }
  }



  #DIN is input to IO_PAD
  #DOUT is output of IO_PAD
  #EN is the IO_PAD enable to output
  if { [get_db [get_port $port ] .direction ] == "in" } {
     # Disconnect all pins related to the old port and make a new net name and connect them up to that new net.
     
     # Find all the hpins or real pins connected at the top level to the port net.
     # this is a little tricky since Genus indicates leaf pins which might cross hierarchy boundaries except for the all_connected command
     set pins [get_db [ all_connected $port ] -if ".obj_type==*pin"] 
     # disconnect seems to be working better with the get_db object instead of the text name.
     foreach_in i $pins { disconnect $i  }
     foreach_in i $pins { 
        # Connect arguments must have the driver pin/port followed by a load.  net name is optional, but needed if a new net.
        connect -net ${this_io}_net ${this_io}/DOUT [get_db $i .name ]
     }

     # connect up the PADIO to the original port net and connect other important PAD pins.
     connect -net $port $port $this_io/PADIO
     #connect_net [get_nets  *Logic0* ] ${this_io}/EN 
     connect 1 ${this_io}/R_EN
  } else {
     # Find all the hpins or real pins connected at the top level to the port net.
     # this is a little tricky since Genus indicates leaf pins which might cross hierarchy boundaries except for the all_connected command
     set pins [get_db [ all_connected $port ] -if ".obj_type==*pin"] 
     # disconnect seems to be working better with the get_db object instead of the text name.
     foreach_in i $pins { disconnect $i  }
     # Connect arguments must have the driver pin/port followed by a load.  net name is optional, but needed if a new net.
     connect -net ${this_io}_net [get_db $pins -if ".direction==out" ] $this_io/DIN
     # This internal driver might drive to other loads other than the port.  It might drive back into other spots in the design.
     set other_receivers [get_db $pins -if ".direction==in" ]
     if {$other_receivers!=""} { 
        connect -net ${this_io}_net [get_db $pins -if ".direction==out" ] $other_receivers
     }

     # connect up the PADIO to the original port net and connect other important PAD pins.
     connect -net $port $this_io/PADIO $port
     connect 1 $this_io/EN 
     #connect_net [get_nets  *Logic0* ] $this_io/R_EN 
  }
}
#@ End verbose source scripts/genus-add_ios.tcl
Sourcing '../../fifo1_sramb.add_ios.tcl' (Thu Jan 26 23:55:30 PST 2023)...
#@ Begin verbose source fifo1_sramb.add_ios.tcl
@file(fifo1_sramb.add_ios.tcl) 2: proc get_port_names ...
@file(fifo1_sramb.add_ios.tcl) 11: foreach i [get_port_names [ get_ports rdata* ] ]  {
  insert_io  $i l 
}
@file(fifo1_sramb.add_ios.tcl) 14: foreach i [ get_port_names [ get_ports wdata* ] ] {
  insert_io  $i r 
}
@file(fifo1_sramb.add_ios.tcl) 17: foreach i { rempty wfull }  {
  insert_io  $i t 
}
@file(fifo1_sramb.add_ios.tcl) 20: foreach i { rrst_n rclk rinc wrst_n wclk2x wclk winc }  {
  insert_io  $i b 
}
#@ End verbose source fifo1_sramb.add_ios.tcl
@file(genus.tcl) 55: update_names -map { {"." "_" }} -inst -force
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
        : If user is setting write_sv_port_wrapper = true then the port names affected by usage of change_name need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 56: update_names -map {{"[" "_"} {"]" "_"}} -inst -force
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 57: update_names -map {{"[" "_"} {"]" "_"}} -port_bus
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 58: update_names -map {{"[" "_"} {"]" "_"}} -hport_bus
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 59: update_names -inst -hnet -restricted {[} -convert_string "_"
Warning : Option 'convert_string' is obsolete. [CHNM-107] [update_names]
        : Option 'convert_string' has been replaced by 'replace_str'.
        : The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use new option.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_0__U'.
        : Add 'set_attribute ui_respects_preserve false' (legacy_ui) or 'set_db ui_respects_preserve false'(common_ui) to allow name changes on preserved objects.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_1__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_2__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_3__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_4__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_5__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_6__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_7__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_7_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_6_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_5_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_4_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_3_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_2_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_1_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_0_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_7_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_6_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_5_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_4_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_3_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_2_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_1_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_0_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_t_rempty'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_t_wfull'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rrst_n'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rclk'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rinc'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wrst_n'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wclk2x'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wclk'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_winc'.
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 60: update_names -inst -hnet -restricted {]} -convert_string "_"
Warning : Option 'convert_string' is obsolete. [CHNM-107] [update_names]
        : Option 'convert_string' has been replaced by 'replace_str'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_0__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_1__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_2__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_3__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_4__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_5__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_6__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_7__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_7_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_6_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_5_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_4_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_3_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_2_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_1_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_0_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_7_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_6_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_5_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_4_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_3_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_2_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_1_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_0_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_t_rempty'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_t_wfull'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rrst_n'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rclk'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rinc'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wrst_n'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wclk2x'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wclk'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_winc'.
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 64: source -echo -verbose ../../constraints/${top_design}.sdc
Sourcing '../../constraints/fifo1_sramb.sdc' (Thu Jan 26 23:55:30 PST 2023)...
#@ Begin verbose source constraints/fifo1_sramb.sdc
@file(fifo1_sramb.sdc) 1: if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
@file(fifo1_sramb.sdc) 18: set wclk_period 0.8
set wclk_period 0.8
@file(fifo1_sramb.sdc) 19: set rclk_period 0.8
set rclk_period 0.8
@file(fifo1_sramb.sdc) 20: set wclk2x_period [ expr $wclk_period / 2 ]
set wclk2x_period [ expr $wclk_period / 2 ]
@file(fifo1_sramb.sdc) 22: create_clock -name "wclk" -period $wclk_period  wclk 
create_clock -name "wclk" -period $wclk_period  wclk 
@file(fifo1_sramb.sdc) 25: create_clock -name "rclk" -period $rclk_period rclk 
create_clock -name "rclk" -period $rclk_period rclk 
@file(fifo1_sramb.sdc) 28: create_clock -name "wclk2x" -period $wclk2x_period wclk2x 
create_clock -name "wclk2x" -period $wclk2x_period wclk2x 
@file(fifo1_sramb.sdc) 30: set_false_path -from [get_clocks wclk] -to [get_clocks rclk]
set_false_path -from [get_clocks wclk] -to [get_clocks rclk]
@file(fifo1_sramb.sdc) 31: set_false_path -from [get_clocks rclk] -to [ get_clocks wclk]
set_false_path -from [get_clocks rclk] -to [ get_clocks wclk]
@file(fifo1_sramb.sdc) 32: set_false_path -from [get_clocks rclk] -to [ get_clocks wclk2x]
set_false_path -from [get_clocks rclk] -to [ get_clocks wclk2x]
@file(fifo1_sramb.sdc) 33: set_false_path -from [get_clocks wclk2x] -to [ get_clocks rclk]
set_false_path -from [get_clocks wclk2x] -to [ get_clocks rclk]
@file(fifo1_sramb.sdc) 36: set_input_delay -max -clock wclk -0.4 [get_ports "winc"]
set_input_delay -max -clock wclk -0.4 [get_ports "winc"]
@file(fifo1_sramb.sdc) 37: set_input_delay -max -clock rclk -0.5 [get_ports "rinc"]
set_input_delay -max -clock rclk -0.5 [get_ports "rinc"]
@file(fifo1_sramb.sdc) 38: set_input_delay -max -clock wclk2x -0.5 [get_ports "wdata_in*"]
set_input_delay -max -clock wclk2x -0.5 [get_ports "wdata_in*"]
@file(fifo1_sramb.sdc) 40: set_input_delay -min -clock wclk -0.4 [get_ports "winc"]
set_input_delay -min -clock wclk -0.4 [get_ports "winc"]
@file(fifo1_sramb.sdc) 41: set_input_delay -min -clock rclk -0.5 [get_ports "rinc"]
set_input_delay -min -clock rclk -0.5 [get_ports "rinc"]
@file(fifo1_sramb.sdc) 42: set_input_delay -min -clock wclk2x -0.5 [get_ports "wdata_in*"]
set_input_delay -min -clock wclk2x -0.5 [get_ports "wdata_in*"]
@file(fifo1_sramb.sdc) 43: set_driving_cell -lib_cell  NBUFFX2_RVT [remove_from_collection [get_ports -filter "direction==in"] [get_ports "rclk wclk wclk2x"]]
set_driving_cell -lib_cell  NBUFFX2_RVT [remove_from_collection [get_ports -filter "direction==in"] [get_ports "rclk wclk wclk2x"]]
@file(fifo1_sramb.sdc) 45: set_output_delay -max -clock wclk -1.2 [get_ports "wfull"]
set_output_delay -max -clock wclk -1.2 [get_ports "wfull"]
@file(fifo1_sramb.sdc) 46: set_output_delay -max -clock rclk -1.2  [get_ports "rempty"] 
set_output_delay -max -clock rclk -1.2  [get_ports "rempty"] 
@file(fifo1_sramb.sdc) 47: set_output_delay -max -clock wclk2x -1.0 [get_ports "rdata*"]
set_output_delay -max -clock wclk2x -1.0 [get_ports "rdata*"]
@file(fifo1_sramb.sdc) 49: set_output_delay -min -clock wclk -1.2 [get_ports "wfull"]
set_output_delay -min -clock wclk -1.2 [get_ports "wfull"]
@file(fifo1_sramb.sdc) 50: set_output_delay -min -clock rclk -1.2  [get_ports "rempty"] 
set_output_delay -min -clock rclk -1.2  [get_ports "rempty"] 
@file(fifo1_sramb.sdc) 51: set_output_delay -min -clock wclk2x -1.0 [get_ports "rdata*"]
set_output_delay -min -clock wclk2x -1.0 [get_ports "rdata*"]
@file(fifo1_sramb.sdc) 54: set_load 0.02 [get_ports -filter "direction==out"]
set_load 0.02 [get_ports -filter "direction==out"]
@file(fifo1_sramb.sdc) 56: set_clock_latency 0.4 [get_ports "rclk wclk wclk2x"]
set_clock_latency 0.4 [get_ports "rclk wclk wclk2x"]
@file(fifo1_sramb.sdc) 57: set_clock_transition 0.2 [get_clocks "rclk wclk wclk2x"]
set_clock_transition 0.2 [get_clocks "rclk wclk wclk2x"]
@file(fifo1_sramb.sdc) 58: set_clock_uncertainty -setup 0.04 [get_ports "rclk wclk wclk2x"]
set_clock_uncertainty -setup 0.04 [get_ports "rclk wclk wclk2x"]
@file(fifo1_sramb.sdc) 59: set_input_transition -min 0.2 [get_ports "rclk wclk wclk2x"]
set_input_transition -min 0.2 [get_ports "rclk wclk wclk2x"]
@file(fifo1_sramb.sdc) 60: set_input_transition -max 0.2 [get_ports "rclk wclk wclk2x"]
set_input_transition -max 0.2 [get_ports "rclk wclk wclk2x"]
@file(fifo1_sramb.sdc) 61: set_clock_uncertainty -hold 0.04 [get_ports "rclk wclk wclk2x"]
set_clock_uncertainty -hold 0.04 [get_ports "rclk wclk wclk2x"]
@file(fifo1_sramb.sdc) 72: group_path -name INTERNAL -from [all_clocks] -to [all_clocks ]
group_path -name INTERNAL -from [all_clocks] -to [all_clocks ]
@file(fifo1_sramb.sdc) 73: group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
@file(fifo1_sramb.sdc) 74: group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
#@ End verbose source constraints/fifo1_sramb.sdc
@file(genus.tcl) 66: set_dont_use [get_lib_cells */DELLN* ]
@file(genus.tcl) 68: syn_gen
  Libraries have 127 usable logic and 108 usable sequential lib-cells.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 11 hierarchical instances.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'fifo1_sramb' to generic gates using 'medium' effort.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:33) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:55:31 (Jan26) |  291.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
TNS Restructuring config:  at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: fifo1_sramb, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: fifo1_sramb, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: fifo1_sramb, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 2 sequential instances.
Info    : Pre-processed datapath logic. [DPOPT-6]
        : Pre-processing optimizations applied to datapath logic in 'fifo1_sramb':
          sop(2) 
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'fifo1_sramb'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_16'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_16'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'fifo1_sramb'.
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: fifo1_sramb, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: fifo1_sramb, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.027s)
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
------------------------------------------------------------------------------------------------------------------------------
|     Id      |  Sev   |Count |                                        Message Text                                          |
------------------------------------------------------------------------------------------------------------------------------
| CDFG-362    |Info    |    2 |Assuming that the full range of indexed or sliced sensitivity signal is in the sensitivity    |
|             |        |      | list.                                                                                        |
| CDFG-372    |Info    |    5 |Bitwidth mismatch in assignment.                                                              |
|             |        |      |Review and make sure the mismatch is unintentional. Genus can possibly issue bitwidth         |
|             |        |      | mismatch warning for explicit assignments present in RTL as-well-as for implicit assignments |
|             |        |      | inferred by the tool. For example, in case of enum declaration without value, the tool will  |
|             |        |      | implicitly assign value to the enum variables. It also issues the warning for any bitwidth   |
|             |        |      | mismatch that appears in this implicit assignment.                                           |
| CDFG-472    |Warning |    2 |Unreachable statements for case item.                                                         |
| CDFG-500    |Info    |    1 |Unused module input port.                                                                     |
|             |        |      |In port definition within the module, the input port is not used in any assignment statements |
|             |        |      | or conditional expressions for decision statements.                                          |
| CDFG-769    |Info    |    2 |Identified sum-of-products logic to be optimized during syn_generic.                          |
| CDFG-818    |Warning |    1 |Using default parameter value for module elaboration.                                         |
| CDFG2G-622  |Warning |    8 |Signal or variable has multiple drivers.                                                      |
|             |        |      |This may cause simulation mismatches between the original and synthesized designs.            |
| CHNM-102    |Info    |  468 |Changed names successfully.                                                                   |
| CHNM-107    |Warning |    2 |Option 'convert_string' is obsolete.                                                          |
|             |        |      |The obsolete option still works in this release, but to avoid this warning and to ensure      |
|             |        |      | compatibility with future releases, update your script to use new option.                    |
| CHNM-108    |Warning |    6 |Port names affected by change_names do not automatically get updated in written out SV        |
|             |        |      | wrapper module.                                                                              |
|             |        |      |If user is setting write_sv_port_wrapper = true then the port names affected by usage of      |
|             |        |      | change_name need to be updated manually in the written out SV wrapper module.                |
| CHNM-110    |Warning |   66 |Failed to change names.                                                                       |
|             |        |      |Add 'set_attribute ui_respects_preserve false' (legacy_ui)                                    |
|             |        |      | or 'set_db ui_respects_preserve false'(common_ui)                                            |
|             |        |      | to allow name changes on preserved objects.                                                  |
| CWD-19      |Info    |   14 |An implementation was inferred.                                                               |
| DPOPT-1     |Info    |    1 |Optimizing datapath logic.                                                                    |
| DPOPT-2     |Info    |    1 |Done optimizing datapath logic.                                                               |
| DPOPT-3     |Info    |    2 |Implementing datapath configurations.                                                         |
| DPOPT-4     |Info    |    2 |Done implementing datapath configurations.                                                    |
| DPOPT-6     |Info    |    1 |Pre-processed datapath logic.                                                                 |
| ELAB-1      |Info    |    1 |Elaborating Design.                                                                           |
| ELAB-2      |Info    |    5 |Elaborating Subdesign.                                                                        |
| ELAB-3      |Info    |    1 |Done Elaborating Design.                                                                      |
| ELABUTL-132 |Info    |    8 |Unused instance port.                                                                         |
|             |        |      |Please check the reported scenario of unconnected instance port to ensure that it matches the |
|             |        |      | design intent.                                                                               |
| GLO-34      |Info    |    2 |Deleting instances not driving any primary outputs.                                           |
|             |        |      |Optimizations such as constant propagation or redundancy removal could change the connections |
|             |        |      | so a hierarchical instance does not drive any primary outputs anymore. To see the list of    |
|             |        |      | deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the  |
|             |        |      | message is truncated set the message attribute 'truncate' to false to see the complete list. |
|             |        |      | To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to    |
|             |        |      | 'false' or 'preserve' instance attribute to 'true'.                                          |
| GLO-42      |Info    |    2 |Equivalent sequential instances have been merged.                                             |
|             |        |      |To prevent merging of sequential instances, set the 'optimize_merge_flops' and                |
|             |        |      | 'optimize_merge_latches' root attributes to 'false' or the 'optimize_merge_seq' instance     |
|             |        |      | attribute to 'false'.                                                                        |
| LBR-126     |Warning |    3 |Found a combinational arc in a sequential cell.                                               |
|             |        |      |The timing arc connects two pins that are already connected by a sequential arc. It is not    |
|             |        |      | recommended to mix combinational arcs with sequential arcs in a sequential cell.             |
| LBR-155     |Info    |   60 |Mismatch in unateness between 'timing_sense' attribute and the function.                      |
|             |        |      |The 'timing_sense' attribute will be respected.                                               |
| LBR-161     |Info    |    1 |Setting the maximum print count of this message to 10 if information_level is less than 9.    |
| LBR-162     |Info    |   30 |Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed.                       |
|             |        |      |Setting the 'timing_sense' to non_unate.                                                      |
| LBR-170     |Info    |    8 |Ignoring specified timing sense.                                                              |
|             |        |      |Timing sense should never be set with 'rising_edge' or 'falling_edge' timing type.            |
| LBR-30      |Info    |    2 |Promoting a setup arc to recovery.                                                            |
|             |        |      |Setup arcs to asynchronous input pins are not supported.                                      |
| LBR-31      |Info    |    2 |Promoting a hold arc to removal.                                                              |
|             |        |      |Hold arcs to asynchronous input pins are not supported.                                       |
| LBR-34      |Warning |   10 |Missing an incoming setup timing arc for next_state library pin.                              |
|             |        |      |Pin used in a next_state function must have an incoming setup timing arc. Otherwise, the      |
|             |        |      | library cell will be treated as a timing model.                                              |
| LBR-40      |Info    |   54 |An unsupported construct was detected in this library.                                        |
|             |        |      |Check to see if this construct is really needed for synthesis. Many liberty constructs are    |
|             |        |      | not actually required.                                                                       |
| LBR-41      |Info    | 1424 |An output library pin lacks a function attribute.                                             |
|             |        |      |If the remainder of this library cell's semantic checks are successful, it will be considered |
|             |        |      | as a timing-model (because one of its outputs does not have a valid function.                |
| LBR-412     |Info    |    4 |Created nominal operating condition.                                                          |
|             |        |      |The nominal operating condition is represented, either by the nominal PVT values specified in |
|             |        |      | the library source (via nom_process,nom_voltage and nom_temperature respectively)            |
|             |        |      | , or by the default PVT values (1.0,1.0,1.0).                                                |
| LBR-511     |Warning |   12 |An attribute is used before it is defined.                                                    |
| LBR-518     |Info    |   76 |Missing a function attribute in the output pin definition.                                    |
| LBR-525     |Warning |   38 |Missing clock pin in the sequential cell.                                                     |
|             |        |      |Sequential timing checks, such as 'setup_rising' or 'hold_rising', on flop and latch cells    |
|             |        |      | require a clock pin. Verify that the 'clock' attribute of the clock pin is set to 'true' or  |
|             |        |      | that the clock pin has a 'clocked_on' attribute.                                             |
| LBR-526     |Warning |   36 |Missing sequential block in the sequential cell.                                              |
| LBR-64      |Warning |   16 |Malformed test_cell.                                                                          |
|             |        |      |Review the definition of the test_cell's function or its parent library-cell's function.  An  |
|             |        |      | inconsistency between the two may exist.                                                     |
| LBR-76      |Warning |   12 |Detected both combinational and sequential timing arcs in a library cell. This might prevent  |
|             |        |      | the tool from using this cell for technology mapping. The tool will treat it as unusable.    |
|             |        |      |The library cell will be treated as a timing-model. Make sure that the timing arcs and output |
|             |        |      | function are defined correctly. Even if the cell intends to have dual-functionality, it      |
|             |        |      | cannot be unmapped or automatically inferred.                                                |
| LBR-9       |Warning |   82 |Library cell has no output pins defined.                                                      |
|             |        |      |Add the missing output pin(s)                                                                 |
|             |        |      | , then reload the library. Else the library cell will be marked as timing model i.e.         |
|             |        |      | unusable. Timing_model means that the cell does not have any defined function. If there is   |
|             |        |      | no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be  |
|             |        |      | marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will    |
|             |        |      | not be picked up from the library for synthesis. If you query the attribute                  |
|             |        |      | 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note:    |
|             |        |      | The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will |
|             |        |      | depend upon the output function defined in the pin group (output pin)                        |
|             |        |      | of the cell, to use it for mapping. The pg_pin will not have any function defined.           |
| PHYS-752    |Info    |    1 |Partition Based Synthesis execution skipped.                                                  |
| SYNTH-1     |Info    |    1 |Synthesizing.                                                                                 |
| TUI-31      |Warning |    2 |Obsolete command.                                                                             |
|             |        |      |This command is no longer supported.                                                          |
------------------------------------------------------------------------------------------------------------------------------
Mapper: Libraries have:
	domain _default_: 127 combo usable cells and 108 sequential usable cells
Multi-threaded constant propagation [1|0] ...
Multi-threaded Virtual Mapping    (8 threads, 8 of 60 CPUs usable)
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
---------------------------------------------------------------
|  Id  |Sev  |Count |              Message Text               |
---------------------------------------------------------------
| GB-6 |Info |    2 |A datapath component has been ungrouped. |
---------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'OUTPUTS' target slack:   -65 ps
Target path end-point (Port: fifo1_sramb/rempty)

Cost Group 'INPUTS' target slack: -8032 ps
Target path end-point (Pin: wdata_reg_7_/d)

Cost Group 'INTERNAL' target slack:  -154 ps
Target path end-point (Pin: wptr_full/wfull_reg/d)

PBS_Generic_Opt-Post - Elapsed_Time 2, CPU_Time 2.386241
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:33) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:55:31 (Jan26) |  291.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:36) |  00:00:02(00:00:03) | 100.0(100.0) |   23:55:33 (Jan26) |  291.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:33) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:55:31 (Jan26) |  291.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:36) |  00:00:02(00:00:03) | 100.0(100.0) |   23:55:33 (Jan26) |  291.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:36) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:55:33 (Jan26) |  291.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            1         -         -       462    371412       291
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -       706    371820       291
##>G:Misc                               2
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        3
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'fifo1_sramb' to generic gates.
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      syn_gen
@file(genus.tcl) 73: uniquify $top_design
Info    : The given (sub)design is already uniquified. [TUI-296]
        : design:fifo1_sramb.
        : Try running the 'edit_netlist uniquify' command on the parent hierarchy of this (sub)design, if there exists any.
@file(genus.tcl) 75: if { [info exists enable_dft] &&  $enable_dft  } {

   check_dft_rules
   # Need to have test_mode port defined to run this command. 
   fix_dft_violations -clock -async_set -async_reset -test_control test_mode  
   report dft_registers

}
@file(genus.tcl) 85: syn_map
Info    : Mapping. [SYNTH-4]
        : Mapping 'fifo1_sramb' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 127 combo usable cells and 108 sequential usable cells
Configuring mapper costing (none)
TNS Restructuring config:  at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:33) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:55:31 (Jan26) |  291.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:36) |  00:00:02(00:00:03) | 100.0(100.0) |   23:55:33 (Jan26) |  291.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:36) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:55:33 (Jan26) |  291.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:36) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:55:33 (Jan26) |  291.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 1, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:33) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:55:31 (Jan26) |  291.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:36) |  00:00:02(00:00:03) | 100.0( 75.0) |   23:55:33 (Jan26) |  291.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:36) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:55:33 (Jan26) |  291.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:36) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:55:33 (Jan26) |  291.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:37) |  00:00:00(00:00:01) |   0.0( 25.0) |   23:55:34 (Jan26) |  291.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Mapper: Libraries have:
	domain _default_: 127 combo usable cells and 108 sequential usable cells
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 60 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'OUTPUTS' target slack:   -65 ps
Target path end-point (Port: fifo1_sramb/rempty)

Cost Group 'INTERNAL' target slack:  -112 ps
Target path end-point (Pin: wptr_full/wfull_reg/d)

Cost Group 'INPUTS' target slack: -8032 ps
Target path end-point (Pin: wdata_reg_7_/d)

Multi-threaded Technology Mapping (8 threads per ST process, 8 of 60 CPUs usable)
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map               371022    -8387 
            Worst cost_group: INPUTS, WNS: -8085.1
            Path: winc --> wptr_full/wptr_reg_6_/SE

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
        INPUTS             -8032    -8085      -1%      800     (launch clock period: 400)
      INTERNAL              -112     -236     -14%      800 
       OUTPUTS               -65      -66      +0%      800 

 
Global incremental target info
==============================
Cost Group 'OUTPUTS' target slack:   -44 ps
Target path end-point (Port: fifo1_sramb/rempty)

Cost Group 'INPUTS' target slack: -8085 ps
Target path end-point (Pin: wptr_full/wptr_reg_6_/SE (SDFFARX1_RVT/SE))

Cost Group 'INTERNAL' target slack:  -220 ps
Target path end-point (Pin: rptr_empty/rempty_reg/D (DFFASX2_RVT/D))

==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
------------------------------------------------------------------------------------------------------------------------------
|    Id    |Sev  |Count |                                           Message Text                                             |
------------------------------------------------------------------------------------------------------------------------------
| PA-7     |Info |   16 |Resetting power analysis results.                                                                   |
|          |     |      |All computed switching activities are removed.                                                      |
| PHYS-752 |Info |    1 |Partition Based Synthesis execution skipped.                                                        |
| SYNTH-2  |Info |    1 |Done synthesizing.                                                                                  |
| SYNTH-4  |Info |    1 |Mapping.                                                                                            |
| TUI-296  |Info |    1 |The given (sub)design is already uniquified.                                                        |
|          |     |      |Try running the 'edit_netlist uniquify' command on the parent hierarchy of this (sub)               |
|          |     |      | design, if there exists any.                                                                       |
------------------------------------------------------------------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_incr              371004    -8327 
            Worst cost_group: INPUTS, WNS: -8070.3
            Path: winc --> wptr_full/wptr_reg_5_/SI

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
        INPUTS             -8085    -8070      +0%      800 
      INTERNAL              -220     -196      +2%      800 
       OUTPUTS               -44      -60      -2%      800 

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 5, CPU_Time 5.781597
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:33) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:55:31 (Jan26) |  291.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:36) |  00:00:02(00:00:03) |  29.2( 33.3) |   23:55:33 (Jan26) |  291.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:36) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:55:33 (Jan26) |  291.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:36) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:55:33 (Jan26) |  291.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:37) |  00:00:00(00:00:01) |   0.0( 11.1) |   23:55:34 (Jan26) |  291.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:42) |  00:00:05(00:00:05) |  70.8( 55.6) |   23:55:39 (Jan26) |  314.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/fifo1_sramb/fv_map.fv.json' for netlist 'fv/fifo1_sramb/fv_map.v.gz'.
Info    : Existing dofile found. Copied as fv/fifo1_sramb/rtl_to_fv_map.do~.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/fifo1_sramb/rtl_to_fv_map.do'.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 1, CPU_Time 1.0
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:33) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:55:31 (Jan26) |  291.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:36) |  00:00:02(00:00:03) |  26.0( 30.0) |   23:55:33 (Jan26) |  291.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:36) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:55:33 (Jan26) |  291.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:36) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:55:33 (Jan26) |  291.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:37) |  00:00:00(00:00:01) |   0.0( 10.0) |   23:55:34 (Jan26) |  291.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:42) |  00:00:05(00:00:05) |  63.1( 50.0) |   23:55:39 (Jan26) |  314.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:43) |  00:00:01(00:00:01) |  10.9( 10.0) |   23:55:40 (Jan26) |  314.0 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time -0.013403999999997751
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:33) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:55:31 (Jan26) |  291.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:36) |  00:00:02(00:00:03) |  26.1( 30.0) |   23:55:33 (Jan26) |  291.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:36) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:55:33 (Jan26) |  291.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:36) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:55:33 (Jan26) |  291.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:37) |  00:00:00(00:00:01) |   0.0( 10.0) |   23:55:34 (Jan26) |  291.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:42) |  00:00:05(00:00:05) |  63.2( 50.0) |   23:55:39 (Jan26) |  314.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:43) |  00:00:01(00:00:01) |  10.9( 10.0) |   23:55:40 (Jan26) |  314.0 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:43) |  00:00:00(00:00:00) |  -0.1(  0.0) |   23:55:40 (Jan26) |  314.0 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:fifo1_sramb ... 

PBS_TechMap-Postmap Clock Gating - Elapsed_Time 1, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:33) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:55:31 (Jan26) |  291.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:36) |  00:00:02(00:00:03) |  26.1( 27.3) |   23:55:33 (Jan26) |  291.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:36) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:55:33 (Jan26) |  291.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:36) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:55:33 (Jan26) |  291.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:37) |  00:00:00(00:00:01) |   0.0(  9.1) |   23:55:34 (Jan26) |  291.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:42) |  00:00:05(00:00:05) |  63.2( 45.5) |   23:55:39 (Jan26) |  314.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:43) |  00:00:01(00:00:01) |  10.9(  9.1) |   23:55:40 (Jan26) |  314.0 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:43) |  00:00:00(00:00:00) |  -0.1(  0.0) |   23:55:40 (Jan26) |  314.0 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:44) |  00:00:00(00:00:01) |   0.0(  9.1) |   23:55:41 (Jan26) |  314.0 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                371004    -8327   -734744    232128    30697
            Worst cost_group: INPUTS, WNS: -8070.3
            Path: winc --> wptr_full/wptr_reg_5_/SI

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay               371004    -8327   -734744    232128    30697
            Worst cost_group: INPUTS, WNS: -8070.3
            Path: winc --> wptr_full/wptr_reg_5_/SI
 incr_delay               371005    -8321   -734707    232128    30697
            Worst cost_group: INPUTS, WNS: -8064.9
            Path: winc --> wptr_full/wptr_reg_5_/SI
 incr_delay               371007    -8303   -734683    232128    30697
            Worst cost_group: INPUTS, WNS: -8064.9
            Path: winc --> wptr_full/wptr_reg_5_/SI

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz        43  (        5 /        5 )  0.04
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        35  (        0 /        0 )  0.00
    plc_st_fence        35  (        0 /        0 )  0.00
        plc_star        35  (        0 /        0 )  0.00
      plc_laf_st        35  (        0 /        0 )  0.00
 plc_laf_st_fence        35  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt        36  (        1 /        3 )  0.03
   plc_laf_lo_st        35  (        0 /        0 )  0.00
       plc_lo_st        35  (        0 /        0 )  0.00
        mb_split        35  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_tns                 371007    -8303   -734683    232128    30697
            Worst cost_group: INPUTS, WNS: -8064.9
            Path: winc --> wptr_full/wptr_reg_5_/SI
 incr_tns                 371006    -8295   -734782    232128    30697
            Worst cost_group: INPUTS, WNS: -8063.1
            Path: winc --> wptr_full/wptr_reg_9_/SI
 incr_tns                 371006    -8295   -734782    232128    30697
            Worst cost_group: INPUTS, WNS: -8063.1
            Path: winc --> wptr_full/wptr_reg_9_/SI

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz       142  (        7 /        9 )  0.15
   plc_laf_lo_st       135  (        0 /        0 )  0.00
       plc_lo_st       135  (        0 /        0 )  0.00
            fopt       135  (        0 /        0 )  0.00
       crit_dnsz       145  (       22 /       36 )  0.20
             dup       113  (        1 /        2 )  0.04
        setup_dn       112  (        0 /        1 )  0.01
        mb_split       112  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 0, CPU_Time -0.016510000000000247
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:33) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:55:31 (Jan26) |  291.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:36) |  00:00:02(00:00:03) |  23.5( 27.3) |   23:55:33 (Jan26) |  291.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:36) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:55:33 (Jan26) |  291.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:36) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:55:33 (Jan26) |  291.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:37) |  00:00:00(00:00:01) |   0.0(  9.1) |   23:55:34 (Jan26) |  291.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:42) |  00:00:05(00:00:05) |  57.0( 45.5) |   23:55:39 (Jan26) |  314.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:43) |  00:00:01(00:00:01) |   9.9(  9.1) |   23:55:40 (Jan26) |  314.0 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:43) |  00:00:00(00:00:00) |  -0.1(  0.0) |   23:55:40 (Jan26) |  314.0 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:44) |  00:00:00(00:00:01) |   0.0(  9.1) |   23:55:41 (Jan26) |  314.0 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:44) |  00:00:00(00:00:00) |   9.7(  0.0) |   23:55:41 (Jan26) |  314.0 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:33) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:55:31 (Jan26) |  291.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:36) |  00:00:02(00:00:03) |  23.5( 27.3) |   23:55:33 (Jan26) |  291.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:36) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:55:33 (Jan26) |  291.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:36) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:55:33 (Jan26) |  291.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:37) |  00:00:00(00:00:01) |   0.0(  9.1) |   23:55:34 (Jan26) |  291.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:42) |  00:00:05(00:00:05) |  57.0( 45.5) |   23:55:39 (Jan26) |  314.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:43) |  00:00:01(00:00:01) |   9.9(  9.1) |   23:55:40 (Jan26) |  314.0 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:43) |  00:00:00(00:00:00) |  -0.1(  0.0) |   23:55:40 (Jan26) |  314.0 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:44) |  00:00:00(00:00:01) |   0.0(  9.1) |   23:55:41 (Jan26) |  314.0 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:44) |  00:00:00(00:00:00) |   9.7(  0.0) |   23:55:41 (Jan26) |  314.0 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:55:41 (Jan26) |  314.0 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -       706    371820       291
##>M:Pre Cleanup                        0         -         -       706    371820       291
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      1         -         -       473    371003       314
##>M:Const Prop                         0     -8070    733249       473    371003       314
##>M:Cleanup                            0     -8063    733308       474    371005       314
##>M:MBCI                               0         -         -       474    371005       314
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                               7
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        8
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'fifo1_sramb'.
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      syn_map
@file(genus.tcl) 87: if { [info exists enable_dft] &&  $enable_dft  } {
   if { [file exists ../../${top_design}.reg_eco.tcl] == 1 } {
      # Make eco changes to registers.
      source -echo -verbose ../../${top_design}.reg_eco.tcl
   } 

   check_dft_rules
   # Connect the scan chain. 
   connect_scan_chains -auto_create_chains 
   report_scan_chains
}
@file(genus.tcl) 99: syn_opt
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'fifo1_sramb' using 'high' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_iopt                371006    -8295   -734782    232128    30697
            Worst cost_group: INPUTS, WNS: -8063.1
            Path: winc --> wptr_full/wptr_reg_9_/SI
-------------------------------------------------------------------------------
 const_prop               371006    -8295   -734782    232128    30697
            Worst cost_group: INPUTS, WNS: -8063.1
            Path: winc --> wptr_full/wptr_reg_9_/SI
 simp_cc_inputs           371002    -8295   -734771    232128    30697
            Worst cost_group: INPUTS, WNS: -8063.1
            Path: winc --> wptr_full/wptr_reg_9_/SI
-------------------------------------------------------------------------------
 hi_fo_buf                371002    -8295   -734771    232128    30697
            Worst cost_group: INPUTS, WNS: -8063.1
            Path: winc --> wptr_full/wptr_reg_9_/SI

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay               371002    -8295   -734771    232128    30697
            Worst cost_group: INPUTS, WNS: -8063.1
            Path: winc --> wptr_full/wptr_reg_9_/SI
 incr_delay               371026    -8257   -734088    232128    30697
            Worst cost_group: INPUTS, WNS: -8063.1
            Path: winc --> wptr_full/wptr_reg_9_/SI
 incr_delay               371044    -8249   -734734    232128    30697
            Worst cost_group: INPUTS, WNS: -8063.1
            Path: winc --> wptr_full/wptr_reg_9_/SI
 incr_delay               371045    -8237   -734724    232128    30697
            Worst cost_group: INPUTS, WNS: -8063.1
            Path: winc --> wptr_full/wptr_reg_9_/SI
 incr_delay               371051    -8229   -734635    232128    30697
            Worst cost_group: INPUTS, WNS: -8063.1
            Path: winc --> wptr_full/wptr_reg_9_/SI
 incr_delay               371053    -8226   -734573    232128    30697
            Worst cost_group: INPUTS, WNS: -8063.1
            Path: winc --> wptr_full/wptr_reg_9_/SI
 incr_delay               371059    -8220   -734500    232128    30697
            Worst cost_group: INPUTS, WNS: -8063.1
            Path: winc --> wptr_full/wptr_reg_9_/SI
 incr_delay               371062    -8216   -734459    232128    30697
            Worst cost_group: INPUTS, WNS: -8063.1
            Path: winc --> wptr_full/wptr_reg_9_/SI
 incr_delay               371070    -8213   -734585    232128    30697
            Worst cost_group: INPUTS, WNS: -8063.1
            Path: winc --> wptr_full/wptr_reg_9_/SI
 incr_delay               371074    -8210   -734582    232128    30697
            Worst cost_group: INPUTS, WNS: -8063.1
            Path: winc --> wptr_full/wptr_reg_9_/SI
 incr_delay               371093    -8206   -734460    232128    30697
            Worst cost_group: INPUTS, WNS: -8063.1
            Path: winc --> wptr_full/wptr_reg_9_/SI

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz       154  (       15 /       15 )  0.35
       crit_upsz       168  (       16 /       16 )  0.21
       crit_slew       128  (        5 /        9 )  0.13
        setup_dn       123  (        0 /        0 )  0.03
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st       123  (        0 /        0 )  0.00
    plc_st_fence       123  (        0 /        0 )  0.00
        plc_star       123  (        0 /        0 )  0.00
      plc_laf_st       123  (        0 /        0 )  0.00
 plc_laf_st_fence       123  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st       123  (        0 /        0 )  0.00
       plc_lo_st       123  (        0 /        0 )  0.00
            fopt       123  (        0 /        0 )  0.00
       crit_swap       133  (        2 /        2 )  0.15
       mux2_swap       126  (        0 /        0 )  0.01
       crit_dnsz       175  (        3 /        3 )  0.21
       load_swap       125  (        0 /        0 )  0.11
            fopt       146  (        8 /       13 )  0.12
        setup_dn       127  (        0 /        0 )  0.01
       load_isol       150  (       10 /       10 )  0.54
       load_isol       124  (        0 /        0 )  0.04
        move_for       124  (        0 /        0 )  0.03
        move_for       124  (        0 /        0 )  0.00
          rem_bi       124  (        0 /        0 )  0.00
         offload       124  (        0 /        0 )  0.00
          rem_bi       143  (        3 /       13 )  0.12
         offload       130  (        2 /        2 )  0.14
           phase       126  (        0 /        0 )  0.00
        in_phase       126  (        0 /        0 )  0.00
       merge_bit       125  (        1 /        1 )  0.00
     merge_idrvr       122  (        0 /        0 )  0.00
     merge_iload       122  (        0 /        0 )  0.00
    merge_idload       122  (        0 /        0 )  0.00
      merge_drvr       122  (        0 /        3 )  0.07
      merge_load       122  (        0 /        3 )  0.07
          decomp       122  (        0 /        0 )  0.24
        p_decomp       122  (        0 /        0 )  0.08
        levelize       130  (        1 /        8 )  0.07
        mb_split       124  (        0 /        0 )  0.00
             dup       148  (        8 /       10 )  0.22
      mux_retime       133  (        0 /        1 )  0.00
         buf2inv       133  (        0 /        0 )  0.00
             exp        63  (        4 /       16 )  0.02
       gate_deco        95  (        1 /        1 )  0.68
       gcomp_tim        65  (        7 /        8 )  0.25
  inv_pair_2_buf       122  (        0 /        0 )  0.00

 incr_delay               371119    -8175   -732571    232128    30697
            Worst cost_group: INPUTS, WNS: -8031.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               371119    -8175   -732571    232128    30697
            Worst cost_group: INPUTS, WNS: -8031.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               371126    -8171   -732548    232128    30697
            Worst cost_group: INPUTS, WNS: -8031.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               371166    -8154   -733331    232128    30697
            Worst cost_group: INPUTS, WNS: -8031.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               371168    -8149   -733275    232128    30697
            Worst cost_group: INPUTS, WNS: -8031.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               371182    -8146   -733264    232128    30697
            Worst cost_group: INPUTS, WNS: -8031.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               371196    -8142   -732273    232128    30697
            Worst cost_group: INPUTS, WNS: -8031.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               371208    -8139   -732163    232128    30697
            Worst cost_group: INPUTS, WNS: -8031.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               371218    -8135   -732154    232128    30697
            Worst cost_group: INPUTS, WNS: -8031.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               371221    -8133   -732147    232128    30697
            Worst cost_group: INPUTS, WNS: -8031.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               371221    -8133   -732147    232128    30697
            Worst cost_group: INPUTS, WNS: -8031.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               371245    -8127   -731719    232128    30697
            Worst cost_group: INPUTS, WNS: -8031.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               371245    -8127   -731719    232128    30697
            Worst cost_group: INPUTS, WNS: -8031.3
            Path: wdata_in[6] --> wdata_reg_6_/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220        36  (       15 /       28 )  3.74
        crr_glob        69  (       12 /       15 )  0.21
         crr_200        73  (       27 /       54 )  1.57
        crr_glob       128  (       27 /       27 )  0.15
         crr_300        22  (        1 /       14 )  0.45
        crr_glob        33  (        0 /        1 )  0.03
         crr_400        17  (        0 /       10 )  0.35
        crr_glob        33  (        0 /        0 )  0.02
         crr_111        47  (        6 /       35 )  2.10
        crr_glob        57  (        6 /        6 )  0.10
         crr_210        52  (       10 /       39 )  2.59
        crr_glob        79  (        9 /       10 )  0.12
         crr_110        42  (        9 /       31 )  1.50
        crr_glob        59  (        8 /        9 )  0.08
         crr_101        65  (       15 /       44 )  1.32
        crr_glob        93  (       14 /       15 )  0.10
         crr_201        19  (        0 /       12 )  0.45
        crr_glob        29  (        0 /        0 )  0.02
         crr_211        19  (        0 /       12 )  0.76
        crr_glob        29  (        0 /        0 )  0.04
        crit_msz        43  (        0 /        3 )  0.08
       crit_upsz        43  (        0 /        0 )  0.04
       crit_slew        43  (        0 /        3 )  0.04
        setup_dn        86  (        0 /        0 )  0.01
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        43  (        0 /        0 )  0.00
    plc_st_fence        43  (        0 /        0 )  0.00
        plc_star        43  (        0 /        0 )  0.00
      plc_laf_st        43  (        0 /        0 )  0.00
 plc_laf_st_fence        43  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st        43  (        0 /        0 )  0.00
            fopt        91  (        3 /        4 )  0.04
       crit_swap        43  (        0 /        0 )  0.07
       mux2_swap        43  (        0 /        0 )  0.00
       crit_dnsz        38  (        0 /        0 )  0.05
       load_swap        43  (        0 /        0 )  0.04
            fopt        91  (        3 /        4 )  0.04
        setup_dn        86  (        0 /        0 )  0.01
       load_isol        86  (        0 /        0 )  0.14
       load_isol        86  (        0 /        0 )  0.14
        move_for        86  (        0 /        0 )  0.02
        move_for        86  (        0 /        0 )  0.02
          rem_bi        86  (        0 /        1 )  0.01
         offload        86  (        0 /        0 )  0.02
          rem_bi        86  (        0 /        1 )  0.01
         offload        86  (        0 /        0 )  0.02
       merge_bit        45  (        1 /        1 )  0.01
     merge_idrvr        43  (        0 /        0 )  0.00
     merge_iload        43  (        0 /        0 )  0.00
    merge_idload        43  (        0 /        0 )  0.00
      merge_drvr        43  (        0 /        3 )  0.06
      merge_load        43  (        0 /        3 )  0.05
           phase        43  (        0 /        0 )  0.00
          decomp        43  (        0 /        0 )  0.05
        p_decomp        43  (        0 /        0 )  0.00
        levelize        43  (        0 /        3 )  0.03
        mb_split        43  (        0 /        0 )  0.00
        in_phase        43  (        0 /        0 )  0.00
             dup        43  (        0 /        0 )  0.03
      mux_retime        43  (        0 /        0 )  0.00
         buf2inv        43  (        0 /        0 )  0.00
             exp        11  (        0 /        3 )  0.01
       gate_deco        24  (        0 /        0 )  0.17
       gcomp_tim         3  (        0 /        0 )  0.02
  inv_pair_2_buf        43  (        0 /        0 )  0.00
 init_drc                 371245    -8127   -731719    232128    30697
            Worst cost_group: INPUTS, WNS: -8031.3
            Path: wdata_in[6] --> wdata_reg_6_/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        12  (        0 /        0 )  0.00
        plc_star        12  (        0 /        0 )  0.00
        drc_bufs        12  (        0 /        0 )  0.00
        drc_fopt        12  (        0 /        0 )  0.00
        drc_bufb        12  (        0 /        0 )  0.00
      simple_buf        12  (        0 /        0 )  0.00
             dup        12  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz        12  (        0 /        0 )  0.00
       crit_slew        12  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        12  (        0 /        0 )  0.00
        plc_star        12  (        0 /        0 )  0.00
      drc_buf_sp        12  (        0 /        0 )  0.00
        drc_bufs        12  (        0 /        0 )  0.00
        drc_fopt        12  (        0 /        0 )  0.00
        drc_bufb        12  (        0 /        0 )  0.00
      simple_buf        12  (        0 /        0 )  0.00
             dup        12  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz        12  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                 371245    -8127   -731719    232128    30697
            Worst cost_group: INPUTS, WNS: -8031.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_tns                 371219    -8126   -729810    232128    30697
            Worst cost_group: INPUTS, WNS: -8031.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_tns                 371219    -8126   -729810    232128    30697
            Worst cost_group: INPUTS, WNS: -8031.3
            Path: wdata_in[6] --> wdata_reg_6_/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt       198  (        0 /        3 )  0.04
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz       198  (       12 /       37 )  0.55
       crit_upsz       186  (        8 /       18 )  0.26
   plc_laf_lo_st       178  (        0 /        0 )  0.00
       plc_lo_st       178  (        0 /        0 )  0.00
       crit_swap       178  (        2 /        7 )  0.18
       mux2_swap       176  (        0 /        0 )  0.00
       crit_dnsz       213  (       13 /       28 )  0.28
       load_swap       163  (        0 /        8 )  0.12
            fopt       163  (        3 /       13 )  0.13
        setup_dn       160  (        0 /        0 )  0.00
       load_isol       160  (        0 /        0 )  0.57
       load_isol       160  (        0 /        0 )  0.06
        move_for       160  (        1 /        1 )  0.01
        move_for       159  (        0 /        0 )  0.00
          rem_bi       159  (        0 /        0 )  0.00
         offload       159  (        0 /        0 )  0.00
          rem_bi       159  (        3 /        3 )  0.05
         offload       156  (        0 /        1 )  0.04
       merge_bit       158  (        1 /        1 )  0.01
     merge_idrvr       155  (        0 /        0 )  0.00
     merge_iload       155  (        0 /        0 )  0.00
    merge_idload       155  (        0 /        0 )  0.00
      merge_drvr       155  (        1 /        2 )  0.05
      merge_load       154  (        0 /        2 )  0.05
           phase       154  (        0 /        0 )  0.00
          decomp       154  (        0 /        0 )  0.33
        p_decomp       154  (        0 /        0 )  0.12
        levelize       154  (        0 /        0 )  0.02
        mb_split       154  (        0 /        0 )  0.00
             dup       154  (        0 /        0 )  0.18
      mux_retime       154  (        0 /        0 )  0.00
       crr_local       154  (       20 /       37 )  3.62
         buf2inv       134  (        0 /        0 )  0.00

 init_area                371219    -8126   -729810    232128    30697
            Worst cost_group: INPUTS, WNS: -8031.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 undup                    371217    -8126   -729810    232128    30697
            Worst cost_group: INPUTS, WNS: -8031.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 rem_buf                  371193    -8126   -729820    232128    30697
            Worst cost_group: INPUTS, WNS: -8031.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 rem_inv                  371171    -8126   -729838    232128    30697
            Worst cost_group: INPUTS, WNS: -8031.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 merge_bi                 371156    -8126   -729836    232128    30697
            Worst cost_group: INPUTS, WNS: -8031.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 rem_inv_qb               371139    -8126   -729846    232128    30697
            Worst cost_group: INPUTS, WNS: -8031.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 io_phase                 371130    -8126   -729872    232128    30697
            Worst cost_group: INPUTS, WNS: -8031.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 gate_comp                371122    -8126   -730271    232128    30697
            Worst cost_group: INPUTS, WNS: -8031.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 glob_area                371119    -8126   -730265    232128    30697
            Worst cost_group: INPUTS, WNS: -8031.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 area_down                371110    -8126   -730336    232128    30697
            Worst cost_group: INPUTS, WNS: -8031.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 rem_buf                  371109    -8126   -730336    232128    30697
            Worst cost_group: INPUTS, WNS: -8031.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 rem_inv                  371106    -8126   -730337    232128    30697
            Worst cost_group: INPUTS, WNS: -8031.3
            Path: wdata_in[6] --> wdata_reg_6_/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         3  (        1 /        1 )  0.01
         rem_buf        24  (       12 /       13 )  0.06
         rem_inv        30  (       19 /       21 )  0.08
        merge_bi        14  (       12 /       12 )  0.04
      rem_inv_qb        27  (        2 /        2 )  0.05
    seq_res_area        10  (        0 /        2 )  0.63
        io_phase        30  (        8 /       12 )  0.08
       gate_comp        57  (        7 /       13 )  0.22
       gcomp_mog         0  (        0 /        0 )  0.02
       glob_area        18  (        8 /       18 )  0.08
       area_down        26  (        9 /       13 )  0.15
      size_n_buf         2  (        0 /        0 )  0.01
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf        12  (        1 /        3 )  0.03
         rem_inv         8  (        2 /        2 )  0.02
        merge_bi         4  (        0 /        0 )  0.01
      rem_inv_qb        22  (        0 /        1 )  0.04

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay               371106    -8126   -730337    232128    30697
            Worst cost_group: INPUTS, WNS: -8031.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               371119    -8124   -730333    232128    30697
            Worst cost_group: INPUTS, WNS: -8031.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               371122    -8124   -730333    232128    30697
            Worst cost_group: INPUTS, WNS: -8031.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               371123    -8124   -730338    232128    30697
            Worst cost_group: INPUTS, WNS: -8031.3
            Path: wdata_in[6] --> wdata_reg_6_/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220        17  (        1 /       10 )  1.24
        crr_glob        24  (        0 /        1 )  0.05
         crr_200        17  (        0 /       10 )  0.25
        crr_glob        24  (        0 /        0 )  0.01
         crr_300        16  (        0 /       10 )  0.31
        crr_glob        24  (        0 /        0 )  0.01
         crr_400        14  (        0 /        8 )  0.26
        crr_glob        24  (        0 /        0 )  0.02
         crr_111        23  (        0 /       16 )  0.66
        crr_glob        24  (        0 /        0 )  0.04
         crr_210        17  (        0 /       10 )  0.54
        crr_glob        24  (        0 /        0 )  0.03
         crr_110        45  (        6 /       32 )  1.42
        crr_glob        62  (        5 /        6 )  0.07
         crr_101        28  (        3 /       16 )  0.40
        crr_glob        35  (        3 /        3 )  0.03
         crr_201        16  (        0 /        8 )  0.17
        crr_glob        23  (        0 /        0 )  0.01
         crr_211        16  (        0 /        8 )  0.44
        crr_glob        23  (        0 /        0 )  0.02
        crit_msz        39  (        2 /        2 )  0.06
       crit_upsz        37  (        0 /        0 )  0.03
       crit_slew        37  (        0 /        0 )  0.02
        setup_dn        74  (        0 /        0 )  0.01
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        37  (        0 /        0 )  0.00
    plc_st_fence        37  (        0 /        0 )  0.00
        plc_star        37  (        0 /        0 )  0.00
      plc_laf_st        37  (        0 /        0 )  0.00
 plc_laf_st_fence        37  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st        37  (        0 /        0 )  0.00
            fopt        74  (        0 /        1 )  0.01
       crit_swap        37  (        0 /        0 )  0.02
       mux2_swap        37  (        0 /        0 )  0.00
       crit_dnsz        36  (        0 /        0 )  0.04
       load_swap        37  (        0 /        0 )  0.02
            fopt        74  (        0 /        1 )  0.01
        setup_dn        74  (        0 /        0 )  0.01
       load_isol        74  (        0 /        0 )  0.16
       load_isol        74  (        0 /        0 )  0.16
        move_for        74  (        0 /        0 )  0.01
        move_for        74  (        0 /        0 )  0.01
          rem_bi        74  (        0 /        2 )  0.03
         offload        74  (        0 /        0 )  0.04
          rem_bi        74  (        0 /        2 )  0.03
         offload        74  (        0 /        0 )  0.04
       merge_bit        37  (        0 /        0 )  0.00
     merge_idrvr        37  (        0 /        0 )  0.00
     merge_iload        37  (        0 /        0 )  0.00
    merge_idload        37  (        0 /        0 )  0.00
      merge_drvr        37  (        0 /        2 )  0.02
      merge_load        37  (        0 /        2 )  0.03
           phase        37  (        0 /        0 )  0.00
          decomp        37  (        0 /        0 )  0.02
        p_decomp        37  (        0 /        0 )  0.00
        levelize        37  (        0 /        2 )  0.02
        mb_split        37  (        0 /        0 )  0.00
        in_phase        37  (        0 /        0 )  0.00
             dup        37  (        0 /        0 )  0.01
      mux_retime        37  (        0 /        0 )  0.00
         buf2inv        37  (        0 /        0 )  0.00
             exp         6  (        0 /        1 )  0.00
       gate_deco        12  (        0 /        0 )  0.09
       gcomp_tim         8  (        0 /        0 )  0.03
  inv_pair_2_buf        37  (        0 /        0 )  0.00
 init_drc                 371123    -8124   -730338    232128    30697
            Worst cost_group: INPUTS, WNS: -8031.3
            Path: wdata_in[6] --> wdata_reg_6_/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        12  (        0 /        0 )  0.00
        plc_star        12  (        0 /        0 )  0.00
        drc_bufs        12  (        0 /        0 )  0.00
        drc_fopt        12  (        0 /        0 )  0.00
        drc_bufb        12  (        0 /        0 )  0.00
      simple_buf        12  (        0 /        0 )  0.00
             dup        12  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz        12  (        0 /        0 )  0.00
       crit_slew        12  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        12  (        0 /        0 )  0.00
        plc_star        12  (        0 /        0 )  0.00
        drc_bufs        12  (        0 /        0 )  0.00
        drc_fopt        12  (        0 /        0 )  0.00
        drc_bufb        12  (        0 /        0 )  0.00
      simple_buf        12  (        0 /        0 )  0.00
             dup        12  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz        12  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                 371123    -8124   -730338    232128    30697
            Worst cost_group: INPUTS, WNS: -8031.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_tns                 371121    -8124   -730329    232128    30697
            Worst cost_group: INPUTS, WNS: -8031.3
            Path: wdata_in[6] --> wdata_reg_6_/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt        34  (        0 /        1 )  0.01
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz        34  (        0 /        4 )  0.10
       crit_upsz        34  (        4 /        4 )  0.05
   plc_laf_lo_st        30  (        0 /        0 )  0.00
       plc_lo_st        30  (        0 /        0 )  0.00
       crit_swap        30  (        0 /        1 )  0.04
       mux2_swap        30  (        0 /        0 )  0.01
       crit_dnsz        37  (        1 /        2 )  0.05
       load_swap        29  (        0 /        1 )  0.02
            fopt        29  (        0 /        1 )  0.02
        setup_dn        29  (        0 /        0 )  0.00
       load_isol        29  (        0 /        0 )  0.13
       load_isol        29  (        0 /        0 )  0.05
        move_for        29  (        0 /        0 )  0.01
        move_for        29  (        0 /        0 )  0.01
          rem_bi        29  (        0 /        0 )  0.00
         offload        29  (        1 /        1 )  0.01
          rem_bi        28  (        0 /        0 )  0.01
         offload        28  (        0 /        0 )  0.03
       merge_bit        28  (        0 /        0 )  0.00
     merge_idrvr        28  (        0 /        0 )  0.00
     merge_iload        28  (        0 /        0 )  0.00
    merge_idload        28  (        0 /        0 )  0.00
      merge_drvr        28  (        0 /        0 )  0.01
      merge_load        28  (        0 /        0 )  0.01
           phase        28  (        0 /        0 )  0.00
          decomp        28  (        0 /        0 )  0.09
        p_decomp        28  (        0 /        0 )  0.01
        levelize        28  (        0 /        0 )  0.00
        mb_split        28  (        0 /        0 )  0.00
             dup        28  (        0 /        0 )  0.04
      mux_retime        28  (        0 /        0 )  0.00
       crr_local        28  (        1 /        3 )  0.86
         buf2inv        27  (        0 /        0 )  0.00

 init_area                371121    -8124   -730329    232128    30697
            Worst cost_group: INPUTS, WNS: -8031.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 rem_buf                  371115    -8124   -730331    232128    30697
            Worst cost_group: INPUTS, WNS: -8031.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 rem_inv                  371114    -8124   -730331    232128    30697
            Worst cost_group: INPUTS, WNS: -8031.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 merge_bi                 371113    -8124   -730331    232128    30697
            Worst cost_group: INPUTS, WNS: -8031.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 rem_inv_qb               371111    -8124   -730331    232128    30697
            Worst cost_group: INPUTS, WNS: -8031.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 io_phase                 371111    -8124   -730331    232128    30697
            Worst cost_group: INPUTS, WNS: -8031.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 area_down                371110    -8124   -730331    232128    30697
            Worst cost_group: INPUTS, WNS: -8031.3
            Path: wdata_in[6] --> wdata_reg_6_/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         3  (        0 /        0 )  0.01
         rem_buf        12  (        3 /        4 )  0.03
         rem_inv         7  (        1 /        1 )  0.01
        merge_bi         5  (        1 /        1 )  0.01
      rem_inv_qb        23  (        1 /        1 )  0.04
        io_phase        18  (        1 /        4 )  0.04
       gate_comp        48  (        0 /        5 )  0.17
       gcomp_mog         0  (        0 /        0 )  0.01
       glob_area        14  (        0 /       14 )  0.07
       area_down        21  (        1 /        3 )  0.11
      size_n_buf         1  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay               371110    -8124   -730331    232128    30697
            Worst cost_group: INPUTS, WNS: -8031.3
            Path: wdata_in[6] --> wdata_reg_6_/D
 incr_delay               371110    -8124   -730331    232128    30697
            Worst cost_group: INPUTS, WNS: -8031.3
            Path: wdata_in[6] --> wdata_reg_6_/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz        38  (        1 /        1 )  0.05
       crit_upsz        37  (        0 /        0 )  0.03
       crit_slew        37  (        0 /        0 )  0.02
        setup_dn        37  (        0 /        0 )  0.01
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        37  (        0 /        0 )  0.00
    plc_st_fence        37  (        0 /        0 )  0.00
        plc_star        37  (        0 /        0 )  0.00
      plc_laf_st        37  (        0 /        0 )  0.00
 plc_laf_st_fence        37  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st        37  (        0 /        0 )  0.00
       plc_lo_st        37  (        0 /        0 )  0.00
            fopt        37  (        0 /        0 )  0.00
       crit_swap        37  (        0 /        0 )  0.02
       mux2_swap        37  (        0 /        0 )  0.00
       crit_dnsz        36  (        0 /        0 )  0.04
       load_swap        37  (        0 /        0 )  0.02
            fopt        37  (        0 /        1 )  0.01
        setup_dn        37  (        0 /        0 )  0.00
       load_isol        37  (        0 /        0 )  0.11
       load_isol        37  (        0 /        0 )  0.05
        move_for        37  (        0 /        0 )  0.01
        move_for        37  (        0 /        0 )  0.00
          rem_bi        37  (        0 /        0 )  0.00
         offload        37  (        0 /        0 )  0.00
          rem_bi        37  (        0 /        2 )  0.03
         offload        37  (        0 /        0 )  0.05
           phase        37  (        0 /        0 )  0.00
        in_phase        37  (        0 /        0 )  0.00
       merge_bit        37  (        0 /        0 )  0.00
     merge_idrvr        37  (        0 /        0 )  0.00
     merge_iload        37  (        0 /        0 )  0.00
    merge_idload        37  (        0 /        0 )  0.00
      merge_drvr        37  (        0 /        2 )  0.03
      merge_load        37  (        0 /        2 )  0.03
          decomp        37  (        0 /        0 )  0.02
        p_decomp        37  (        0 /        0 )  0.00
        levelize        37  (        0 /        2 )  0.02
        mb_split        37  (        0 /        0 )  0.00
             dup        37  (        0 /        0 )  0.01
      mux_retime        37  (        0 /        0 )  0.00
         buf2inv        37  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco        12  (        0 /        0 )  0.09
       gcomp_tim         8  (        0 /        0 )  0.03
  inv_pair_2_buf        37  (        0 /        0 )  0.00

 init_drc                 371110    -8124   -730331    232128    30697
            Worst cost_group: INPUTS, WNS: -8031.3
            Path: wdata_in[6] --> wdata_reg_6_/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        12  (        0 /        0 )  0.00
        plc_star        12  (        0 /        0 )  0.00
        drc_bufs        12  (        0 /        0 )  0.00
        drc_fopt        12  (        0 /        0 )  0.00
        drc_bufb        12  (        0 /        0 )  0.00
      simple_buf        12  (        0 /        0 )  0.00
             dup        12  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz        12  (        0 /        0 )  0.00
       crit_slew        12  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        12  (        0 /        0 )  0.00
        plc_star        12  (        0 /        0 )  0.00
        drc_bufs        12  (        0 /        0 )  0.00
        drc_fopt        12  (        0 /        0 )  0.00
        drc_bufb        12  (        0 /        0 )  0.00
      simple_buf        12  (        0 /        0 )  0.00
             dup        12  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz        12  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
------------------------------------------------------------------------
|   Id    |Sev  |Count |                 Message Text                  |
------------------------------------------------------------------------
| CFM-1   |Info |    1 |Wrote dofile.                                  |
| CFM-5   |Info |    1 |Wrote formal verification information.         |
| PA-7    |Info |    4 |Resetting power analysis results.              |
|         |     |      |All computed switching activities are removed. |
| SYNTH-5 |Info |    1 |Done mapping.                                  |
| SYNTH-7 |Info |    1 |Incrementally optimizing.                      |
------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'fifo1_sramb'.
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      syn_opt
@file(genus.tcl) 102: set stage genus
@file(genus.tcl) 103: report_qor > ../reports/${top_design}.$stage.qor.rpt
@file(genus.tcl) 105: report_timing -max_path 1000 > ../reports/${top_design}.$stage.timing.max.rpt
Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 'fifo1_sramb'.
        : Use 'check_timing_intent' or 'report timing -lint' to report more information.
@file(genus.tcl) 106: check_timing_intent -verbose  > ../reports/${top_design}.$stage.check_timing.rpt
@file(genus.tcl) 107: check_design  > ../reports/${top_design}.$stage.check_design.rpt


 No LEF file read in.
@file(genus.tcl) 111: write_hdl $top_design > ../outputs/${top_design}.$stage.vg
@file(genus.tcl) 112: if { [info exists enable_dft] &&  $enable_dft  } {
   # output scan def. 
   write_scandef $top_design > ../outputs/${top_design}.$stage.scan.def
   write_sdc $top_design > ../outputs/${top_design}.$stage.sdc
}
@file(genus.tcl) 118: write_db -all_root_attributes -verbose ../outputs/${top_design}.$stage.db
Finished exporting design database to file '../outputs/fifo1_sramb.genus.db' for 'fifo1_sramb' (command execution time mm:ss cpu = 00:00, real = 00:00).
#@ End verbose source scripts/genus.tcl
@genus:root: 3> exit
Normal exit.