

================================================================
== Vitis HLS Report for 'decision_function_111'
================================================================
* Date:           Thu Jan 23 13:47:37 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        conifer_jettag
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.645 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  35.000 ns|  35.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.11>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read19" [firmware/BDT.h:86]   --->   Operation 9 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_532 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read18" [firmware/BDT.h:86]   --->   Operation 10 'read' 'p_read_532' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_533 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read17" [firmware/BDT.h:86]   --->   Operation 11 'read' 'p_read_533' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read_534 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read16" [firmware/BDT.h:86]   --->   Operation 12 'read' 'p_read_534' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read1524 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read15" [firmware/BDT.h:86]   --->   Operation 13 'read' 'p_read1524' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read1423 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read14" [firmware/BDT.h:86]   --->   Operation 14 'read' 'p_read1423' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read1322 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read13" [firmware/BDT.h:86]   --->   Operation 15 'read' 'p_read1322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read1221 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read12" [firmware/BDT.h:86]   --->   Operation 16 'read' 'p_read1221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read1120 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read11" [firmware/BDT.h:86]   --->   Operation 17 'read' 'p_read1120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read1019 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read10" [firmware/BDT.h:86]   --->   Operation 18 'read' 'p_read1019' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read918 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read9" [firmware/BDT.h:86]   --->   Operation 19 'read' 'p_read918' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read817 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read8" [firmware/BDT.h:86]   --->   Operation 20 'read' 'p_read817' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read716 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read7" [firmware/BDT.h:86]   --->   Operation 21 'read' 'p_read716' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read615 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read6" [firmware/BDT.h:86]   --->   Operation 22 'read' 'p_read615' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read514 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read5" [firmware/BDT.h:86]   --->   Operation 23 'read' 'p_read514' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read413 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read4" [firmware/BDT.h:86]   --->   Operation 24 'read' 'p_read413' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read312 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read3" [firmware/BDT.h:86]   --->   Operation 25 'read' 'p_read312' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_read211 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read2" [firmware/BDT.h:86]   --->   Operation 26 'read' 'p_read211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_read110 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read1" [firmware/BDT.h:86]   --->   Operation 27 'read' 'p_read110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (2.13ns)   --->   "%icmp_ln86 = icmp_slt  i18 %p_read211, i18 1121" [firmware/BDT.h:86]   --->   Operation 28 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (2.13ns)   --->   "%icmp_ln86_1727 = icmp_slt  i18 %p_read211, i18 260983" [firmware/BDT.h:86]   --->   Operation 29 'icmp' 'icmp_ln86_1727' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (2.13ns)   --->   "%icmp_ln86_1728 = icmp_slt  i18 %p_read211, i18 1579" [firmware/BDT.h:86]   --->   Operation 30 'icmp' 'icmp_ln86_1728' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (2.13ns)   --->   "%icmp_ln86_1729 = icmp_slt  i18 %p_read211, i18 260489" [firmware/BDT.h:86]   --->   Operation 31 'icmp' 'icmp_ln86_1729' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (2.13ns)   --->   "%icmp_ln86_1730 = icmp_slt  i18 %p_read918, i18 5" [firmware/BDT.h:86]   --->   Operation 32 'icmp' 'icmp_ln86_1730' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (2.13ns)   --->   "%icmp_ln86_1731 = icmp_slt  i18 %p_read312, i18 106317" [firmware/BDT.h:86]   --->   Operation 33 'icmp' 'icmp_ln86_1731' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (2.13ns)   --->   "%icmp_ln86_1732 = icmp_slt  i18 %p_read_534, i18 95325" [firmware/BDT.h:86]   --->   Operation 34 'icmp' 'icmp_ln86_1732' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (2.13ns)   --->   "%icmp_ln86_1733 = icmp_slt  i18 %p_read817, i18 22" [firmware/BDT.h:86]   --->   Operation 35 'icmp' 'icmp_ln86_1733' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (2.13ns)   --->   "%icmp_ln86_1734 = icmp_slt  i18 %p_read615, i18 485" [firmware/BDT.h:86]   --->   Operation 36 'icmp' 'icmp_ln86_1734' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (2.13ns)   --->   "%icmp_ln86_1735 = icmp_slt  i18 %p_read413, i18 9599" [firmware/BDT.h:86]   --->   Operation 37 'icmp' 'icmp_ln86_1735' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (2.13ns)   --->   "%icmp_ln86_1736 = icmp_slt  i18 %p_read, i18 45569" [firmware/BDT.h:86]   --->   Operation 38 'icmp' 'icmp_ln86_1736' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (2.13ns)   --->   "%icmp_ln86_1737 = icmp_slt  i18 %p_read1120, i18 85" [firmware/BDT.h:86]   --->   Operation 39 'icmp' 'icmp_ln86_1737' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (2.13ns)   --->   "%icmp_ln86_1738 = icmp_slt  i18 %p_read514, i18 8003" [firmware/BDT.h:86]   --->   Operation 40 'icmp' 'icmp_ln86_1738' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (2.13ns)   --->   "%icmp_ln86_1739 = icmp_slt  i18 %p_read1423, i18 6" [firmware/BDT.h:86]   --->   Operation 41 'icmp' 'icmp_ln86_1739' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (2.13ns)   --->   "%icmp_ln86_1740 = icmp_slt  i18 %p_read716, i18 477" [firmware/BDT.h:86]   --->   Operation 42 'icmp' 'icmp_ln86_1740' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (2.13ns)   --->   "%icmp_ln86_1741 = icmp_slt  i18 %p_read413, i18 9293" [firmware/BDT.h:86]   --->   Operation 43 'icmp' 'icmp_ln86_1741' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (2.13ns)   --->   "%icmp_ln86_1742 = icmp_slt  i18 %p_read1019, i18 452" [firmware/BDT.h:86]   --->   Operation 44 'icmp' 'icmp_ln86_1742' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (2.13ns)   --->   "%icmp_ln86_1743 = icmp_slt  i18 %p_read312, i18 68176" [firmware/BDT.h:86]   --->   Operation 45 'icmp' 'icmp_ln86_1743' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (2.13ns)   --->   "%icmp_ln86_1744 = icmp_slt  i18 %p_read110, i18 258648" [firmware/BDT.h:86]   --->   Operation 46 'icmp' 'icmp_ln86_1744' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (2.13ns)   --->   "%icmp_ln86_1745 = icmp_slt  i18 %p_read_532, i18 165336" [firmware/BDT.h:86]   --->   Operation 47 'icmp' 'icmp_ln86_1745' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (2.13ns)   --->   "%icmp_ln86_1746 = icmp_slt  i18 %p_read716, i18 442" [firmware/BDT.h:86]   --->   Operation 48 'icmp' 'icmp_ln86_1746' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (2.13ns)   --->   "%icmp_ln86_1747 = icmp_slt  i18 %p_read1524, i18 46" [firmware/BDT.h:86]   --->   Operation 49 'icmp' 'icmp_ln86_1747' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (2.13ns)   --->   "%icmp_ln86_1748 = icmp_slt  i18 %p_read_533, i18 76259" [firmware/BDT.h:86]   --->   Operation 50 'icmp' 'icmp_ln86_1748' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (2.13ns)   --->   "%icmp_ln86_1749 = icmp_slt  i18 %p_read1322, i18 477" [firmware/BDT.h:86]   --->   Operation 51 'icmp' 'icmp_ln86_1749' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (2.13ns)   --->   "%icmp_ln86_1750 = icmp_slt  i18 %p_read1221, i18 912" [firmware/BDT.h:86]   --->   Operation 52 'icmp' 'icmp_ln86_1750' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (2.13ns)   --->   "%icmp_ln86_1751 = icmp_slt  i18 %p_read, i18 50689" [firmware/BDT.h:86]   --->   Operation 53 'icmp' 'icmp_ln86_1751' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (2.13ns)   --->   "%icmp_ln86_1752 = icmp_slt  i18 %p_read211, i18 1705" [firmware/BDT.h:86]   --->   Operation 54 'icmp' 'icmp_ln86_1752' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (2.13ns)   --->   "%icmp_ln86_1753 = icmp_slt  i18 %p_read_534, i18 122394" [firmware/BDT.h:86]   --->   Operation 55 'icmp' 'icmp_ln86_1753' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node and_ln104)   --->   "%xor_ln104_826 = xor i1 %icmp_ln86_1727, i1 1" [firmware/BDT.h:104]   --->   Operation 56 'xor' 'xor_ln104_826' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104 = and i1 %icmp_ln86, i1 %xor_ln104_826" [firmware/BDT.h:104]   --->   Operation 57 'and' 'and_ln104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_328)   --->   "%xor_ln104_828 = xor i1 %icmp_ln86_1729, i1 1" [firmware/BDT.h:104]   --->   Operation 58 'xor' 'xor_ln104_828' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_328 = and i1 %icmp_ln86_1727, i1 %xor_ln104_828" [firmware/BDT.h:104]   --->   Operation 59 'and' 'and_ln104_328' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.97ns)   --->   "%and_ln102_1929 = and i1 %icmp_ln86_1732, i1 %icmp_ln86_1729" [firmware/BDT.h:102]   --->   Operation 60 'and' 'and_ln102_1929' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.95>
ST_2 : Operation 61 [1/1] (0.97ns)   --->   "%and_ln102_1926 = and i1 %icmp_ln86_1730, i1 %and_ln104" [firmware/BDT.h:102]   --->   Operation 61 'and' 'and_ln102_1926' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.97ns)   --->   "%xor_ln104_829 = xor i1 %icmp_ln86_1730, i1 1" [firmware/BDT.h:104]   --->   Operation 62 'xor' 'xor_ln104_829' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%xor_ln104_831 = xor i1 %icmp_ln86_1732, i1 1" [firmware/BDT.h:104]   --->   Operation 63 'xor' 'xor_ln104_831' <Predicate = (icmp_ln86_1729)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.97ns)   --->   "%and_ln102_1930 = and i1 %icmp_ln86_1730, i1 %and_ln104_328" [firmware/BDT.h:102]   --->   Operation 64 'and' 'and_ln102_1930' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.97ns)   --->   "%and_ln102_1931 = and i1 %icmp_ln86_1733, i1 %and_ln102_1926" [firmware/BDT.h:102]   --->   Operation 65 'and' 'and_ln102_1931' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1675)   --->   "%and_ln102_1937 = and i1 %icmp_ln86_1739, i1 %and_ln102_1929" [firmware/BDT.h:102]   --->   Operation 66 'and' 'and_ln102_1937' <Predicate = (and_ln102_1929 & icmp_ln86_1729)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln102_1938 = and i1 %icmp_ln86_1740, i1 %xor_ln104_831" [firmware/BDT.h:102]   --->   Operation 67 'and' 'and_ln102_1938' <Predicate = (icmp_ln86_1729)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln102_1939 = and i1 %and_ln102_1938, i1 %icmp_ln86_1729" [firmware/BDT.h:102]   --->   Operation 68 'and' 'and_ln102_1939' <Predicate = (icmp_ln86_1729)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1677)   --->   "%and_ln102_1940 = and i1 %icmp_ln86_1741, i1 %and_ln102_1930" [firmware/BDT.h:102]   --->   Operation 69 'and' 'and_ln102_1940' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1675)   --->   "%xor_ln117 = xor i1 %and_ln102_1937, i1 1" [firmware/BDT.h:117]   --->   Operation 70 'xor' 'xor_ln117' <Predicate = (and_ln102_1929 & icmp_ln86_1729)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1675)   --->   "%zext_ln117 = zext i1 %xor_ln117" [firmware/BDT.h:117]   --->   Operation 71 'zext' 'zext_ln117' <Predicate = (and_ln102_1929 & icmp_ln86_1729)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln117 = or i1 %and_ln102_1929, i1 %and_ln102_1939" [firmware/BDT.h:117]   --->   Operation 72 'or' 'or_ln117' <Predicate = (icmp_ln86_1729)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1675)   --->   "%select_ln117 = select i1 %and_ln102_1929, i2 %zext_ln117, i2 2" [firmware/BDT.h:117]   --->   Operation 73 'select' 'select_ln117' <Predicate = (icmp_ln86_1729)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1675)   --->   "%select_ln117_1674 = select i1 %or_ln117, i2 %select_ln117, i2 3" [firmware/BDT.h:117]   --->   Operation 74 'select' 'select_ln117_1674' <Predicate = (icmp_ln86_1729)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1675)   --->   "%zext_ln117_186 = zext i2 %select_ln117_1674" [firmware/BDT.h:117]   --->   Operation 75 'zext' 'zext_ln117_186' <Predicate = (icmp_ln86_1729)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1677)   --->   "%or_ln117_1564 = or i1 %icmp_ln86_1729, i1 %and_ln102_1940" [firmware/BDT.h:117]   --->   Operation 76 'or' 'or_ln117_1564' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln117_1675 = select i1 %icmp_ln86_1729, i3 %zext_ln117_186, i3 4" [firmware/BDT.h:117]   --->   Operation 77 'select' 'select_ln117_1675' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.97ns)   --->   "%or_ln117_1565 = or i1 %icmp_ln86_1729, i1 %and_ln102_1930" [firmware/BDT.h:117]   --->   Operation 78 'or' 'or_ln117_1565' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1677)   --->   "%select_ln117_1676 = select i1 %or_ln117_1564, i3 %select_ln117_1675, i3 5" [firmware/BDT.h:117]   --->   Operation 79 'select' 'select_ln117_1676' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln117_1677 = select i1 %or_ln117_1565, i3 %select_ln117_1676, i3 6" [firmware/BDT.h:117]   --->   Operation 80 'select' 'select_ln117_1677' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.97ns)   --->   "%or_ln117_1567 = or i1 %icmp_ln86_1729, i1 %and_ln104_328" [firmware/BDT.h:117]   --->   Operation 81 'or' 'or_ln117_1567' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.07>
ST_3 : Operation 82 [1/1] (0.97ns)   --->   "%xor_ln104 = xor i1 %icmp_ln86, i1 1" [firmware/BDT.h:104]   --->   Operation 82 'xor' 'xor_ln104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.97ns)   --->   "%and_ln102 = and i1 %icmp_ln86_1728, i1 %xor_ln104" [firmware/BDT.h:102]   --->   Operation 83 'and' 'and_ln102' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.97ns)   --->   "%and_ln104_329 = and i1 %and_ln104, i1 %xor_ln104_829" [firmware/BDT.h:104]   --->   Operation 84 'and' 'and_ln104_329' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.97ns)   --->   "%and_ln102_1927 = and i1 %icmp_ln86_1730, i1 %and_ln102" [firmware/BDT.h:102]   --->   Operation 85 'and' 'and_ln102_1927' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1683)   --->   "%xor_ln104_832 = xor i1 %icmp_ln86_1733, i1 1" [firmware/BDT.h:104]   --->   Operation 86 'xor' 'xor_ln104_832' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.97ns)   --->   "%and_ln102_1932 = and i1 %icmp_ln86_1734, i1 %and_ln104_329" [firmware/BDT.h:102]   --->   Operation 87 'and' 'and_ln102_1932' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1679)   --->   "%and_ln102_1941 = and i1 %icmp_ln86_1742, i1 %xor_ln104_829" [firmware/BDT.h:102]   --->   Operation 88 'and' 'and_ln102_1941' <Predicate = (or_ln117_1567)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1679)   --->   "%and_ln102_1942 = and i1 %and_ln102_1941, i1 %and_ln104_328" [firmware/BDT.h:102]   --->   Operation 89 'and' 'and_ln102_1942' <Predicate = (or_ln117_1567)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1681)   --->   "%and_ln102_1943 = and i1 %icmp_ln86_1743, i1 %and_ln102_1931" [firmware/BDT.h:102]   --->   Operation 90 'and' 'and_ln102_1943' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1683)   --->   "%and_ln102_1944 = and i1 %icmp_ln86_1744, i1 %xor_ln104_832" [firmware/BDT.h:102]   --->   Operation 91 'and' 'and_ln102_1944' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1683)   --->   "%and_ln102_1945 = and i1 %and_ln102_1944, i1 %and_ln102_1926" [firmware/BDT.h:102]   --->   Operation 92 'and' 'and_ln102_1945' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1679)   --->   "%or_ln117_1566 = or i1 %or_ln117_1565, i1 %and_ln102_1942" [firmware/BDT.h:117]   --->   Operation 93 'or' 'or_ln117_1566' <Predicate = (or_ln117_1567)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1679)   --->   "%select_ln117_1678 = select i1 %or_ln117_1566, i3 %select_ln117_1677, i3 7" [firmware/BDT.h:117]   --->   Operation 94 'select' 'select_ln117_1678' <Predicate = (or_ln117_1567)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1679)   --->   "%zext_ln117_187 = zext i3 %select_ln117_1678" [firmware/BDT.h:117]   --->   Operation 95 'zext' 'zext_ln117_187' <Predicate = (or_ln117_1567)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1681)   --->   "%or_ln117_1568 = or i1 %or_ln117_1567, i1 %and_ln102_1943" [firmware/BDT.h:117]   --->   Operation 96 'or' 'or_ln117_1568' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1679 = select i1 %or_ln117_1567, i4 %zext_ln117_187, i4 8" [firmware/BDT.h:117]   --->   Operation 97 'select' 'select_ln117_1679' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.97ns)   --->   "%or_ln117_1569 = or i1 %or_ln117_1567, i1 %and_ln102_1931" [firmware/BDT.h:117]   --->   Operation 98 'or' 'or_ln117_1569' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1681)   --->   "%select_ln117_1680 = select i1 %or_ln117_1568, i4 %select_ln117_1679, i4 9" [firmware/BDT.h:117]   --->   Operation 99 'select' 'select_ln117_1680' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1683)   --->   "%or_ln117_1570 = or i1 %or_ln117_1569, i1 %and_ln102_1945" [firmware/BDT.h:117]   --->   Operation 100 'or' 'or_ln117_1570' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1681 = select i1 %or_ln117_1569, i4 %select_ln117_1680, i4 10" [firmware/BDT.h:117]   --->   Operation 101 'select' 'select_ln117_1681' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.97ns)   --->   "%or_ln117_1571 = or i1 %or_ln117_1567, i1 %and_ln102_1926" [firmware/BDT.h:117]   --->   Operation 102 'or' 'or_ln117_1571' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1683)   --->   "%select_ln117_1682 = select i1 %or_ln117_1570, i4 %select_ln117_1681, i4 11" [firmware/BDT.h:117]   --->   Operation 103 'select' 'select_ln117_1682' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1683 = select i1 %or_ln117_1571, i4 %select_ln117_1682, i4 12" [firmware/BDT.h:117]   --->   Operation 104 'select' 'select_ln117_1683' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.97ns)   --->   "%or_ln117_1573 = or i1 %or_ln117_1571, i1 %and_ln102_1932" [firmware/BDT.h:117]   --->   Operation 105 'or' 'or_ln117_1573' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.97ns)   --->   "%or_ln117_1575 = or i1 %or_ln117_1567, i1 %and_ln104" [firmware/BDT.h:117]   --->   Operation 106 'or' 'or_ln117_1575' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.45>
ST_4 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_327)   --->   "%xor_ln104_827 = xor i1 %icmp_ln86_1728, i1 1" [firmware/BDT.h:104]   --->   Operation 107 'xor' 'xor_ln104_827' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_327 = and i1 %xor_ln104_827, i1 %xor_ln104" [firmware/BDT.h:104]   --->   Operation 108 'and' 'and_ln104_327' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.97ns)   --->   "%and_ln104_330 = and i1 %and_ln102, i1 %xor_ln104_829" [firmware/BDT.h:104]   --->   Operation 109 'and' 'and_ln104_330' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1687)   --->   "%xor_ln104_833 = xor i1 %icmp_ln86_1734, i1 1" [firmware/BDT.h:104]   --->   Operation 110 'xor' 'xor_ln104_833' <Predicate = (or_ln117_1575)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.97ns)   --->   "%and_ln102_1933 = and i1 %icmp_ln86_1735, i1 %and_ln102_1927" [firmware/BDT.h:102]   --->   Operation 111 'and' 'and_ln102_1933' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.97ns)   --->   "%and_ln102_1934 = and i1 %icmp_ln86_1736, i1 %and_ln104_330" [firmware/BDT.h:102]   --->   Operation 112 'and' 'and_ln102_1934' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1685)   --->   "%and_ln102_1946 = and i1 %icmp_ln86_1745, i1 %and_ln102_1932" [firmware/BDT.h:102]   --->   Operation 113 'and' 'and_ln102_1946' <Predicate = (or_ln117_1573 & or_ln117_1575)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1687)   --->   "%and_ln102_1947 = and i1 %icmp_ln86_1746, i1 %xor_ln104_833" [firmware/BDT.h:102]   --->   Operation 114 'and' 'and_ln102_1947' <Predicate = (or_ln117_1575)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1687)   --->   "%and_ln102_1948 = and i1 %and_ln102_1947, i1 %and_ln104_329" [firmware/BDT.h:102]   --->   Operation 115 'and' 'and_ln102_1948' <Predicate = (or_ln117_1575)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1689)   --->   "%and_ln102_1949 = and i1 %icmp_ln86_1739, i1 %and_ln102_1933" [firmware/BDT.h:102]   --->   Operation 116 'and' 'and_ln102_1949' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1685)   --->   "%or_ln117_1572 = or i1 %or_ln117_1571, i1 %and_ln102_1946" [firmware/BDT.h:117]   --->   Operation 117 'or' 'or_ln117_1572' <Predicate = (or_ln117_1573 & or_ln117_1575)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1685)   --->   "%select_ln117_1684 = select i1 %or_ln117_1572, i4 %select_ln117_1683, i4 13" [firmware/BDT.h:117]   --->   Operation 118 'select' 'select_ln117_1684' <Predicate = (or_ln117_1573 & or_ln117_1575)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1687)   --->   "%or_ln117_1574 = or i1 %or_ln117_1573, i1 %and_ln102_1948" [firmware/BDT.h:117]   --->   Operation 119 'or' 'or_ln117_1574' <Predicate = (or_ln117_1575)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1685 = select i1 %or_ln117_1573, i4 %select_ln117_1684, i4 14" [firmware/BDT.h:117]   --->   Operation 120 'select' 'select_ln117_1685' <Predicate = (or_ln117_1575)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1687)   --->   "%select_ln117_1686 = select i1 %or_ln117_1574, i4 %select_ln117_1685, i4 15" [firmware/BDT.h:117]   --->   Operation 121 'select' 'select_ln117_1686' <Predicate = (or_ln117_1575)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1687)   --->   "%zext_ln117_188 = zext i4 %select_ln117_1686" [firmware/BDT.h:117]   --->   Operation 122 'zext' 'zext_ln117_188' <Predicate = (or_ln117_1575)> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1689)   --->   "%or_ln117_1576 = or i1 %or_ln117_1575, i1 %and_ln102_1949" [firmware/BDT.h:117]   --->   Operation 123 'or' 'or_ln117_1576' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 124 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1687 = select i1 %or_ln117_1575, i5 %zext_ln117_188, i5 16" [firmware/BDT.h:117]   --->   Operation 124 'select' 'select_ln117_1687' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (0.97ns)   --->   "%or_ln117_1577 = or i1 %or_ln117_1575, i1 %and_ln102_1933" [firmware/BDT.h:117]   --->   Operation 125 'or' 'or_ln117_1577' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1689)   --->   "%select_ln117_1688 = select i1 %or_ln117_1576, i5 %select_ln117_1687, i5 17" [firmware/BDT.h:117]   --->   Operation 126 'select' 'select_ln117_1688' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 127 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1689 = select i1 %or_ln117_1577, i5 %select_ln117_1688, i5 18" [firmware/BDT.h:117]   --->   Operation 127 'select' 'select_ln117_1689' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 128 [1/1] (0.97ns)   --->   "%or_ln117_1579 = or i1 %or_ln117_1575, i1 %and_ln102_1927" [firmware/BDT.h:117]   --->   Operation 128 'or' 'or_ln117_1579' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.64>
ST_5 : Operation 129 [1/1] (0.97ns)   --->   "%and_ln102_1928 = and i1 %icmp_ln86_1731, i1 %and_ln104_327" [firmware/BDT.h:102]   --->   Operation 129 'and' 'and_ln102_1928' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_331)   --->   "%xor_ln104_830 = xor i1 %icmp_ln86_1731, i1 1" [firmware/BDT.h:104]   --->   Operation 130 'xor' 'xor_ln104_830' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_331 = and i1 %and_ln104_327, i1 %xor_ln104_830" [firmware/BDT.h:104]   --->   Operation 131 'and' 'and_ln104_331' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1691)   --->   "%xor_ln104_834 = xor i1 %icmp_ln86_1735, i1 1" [firmware/BDT.h:104]   --->   Operation 132 'xor' 'xor_ln104_834' <Predicate = (or_ln117_1579)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1695)   --->   "%xor_ln104_835 = xor i1 %icmp_ln86_1736, i1 1" [firmware/BDT.h:104]   --->   Operation 133 'xor' 'xor_ln104_835' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (0.97ns)   --->   "%and_ln102_1935 = and i1 %icmp_ln86_1737, i1 %and_ln102_1928" [firmware/BDT.h:102]   --->   Operation 134 'and' 'and_ln102_1935' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1691)   --->   "%and_ln102_1950 = and i1 %icmp_ln86_1747, i1 %xor_ln104_834" [firmware/BDT.h:102]   --->   Operation 135 'and' 'and_ln102_1950' <Predicate = (or_ln117_1579)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1691)   --->   "%and_ln102_1951 = and i1 %and_ln102_1950, i1 %and_ln102_1927" [firmware/BDT.h:102]   --->   Operation 136 'and' 'and_ln102_1951' <Predicate = (or_ln117_1579)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1693)   --->   "%and_ln102_1952 = and i1 %icmp_ln86_1748, i1 %and_ln102_1934" [firmware/BDT.h:102]   --->   Operation 137 'and' 'and_ln102_1952' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1695)   --->   "%and_ln102_1953 = and i1 %icmp_ln86_1749, i1 %xor_ln104_835" [firmware/BDT.h:102]   --->   Operation 138 'and' 'and_ln102_1953' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1695)   --->   "%and_ln102_1954 = and i1 %and_ln102_1953, i1 %and_ln104_330" [firmware/BDT.h:102]   --->   Operation 139 'and' 'and_ln102_1954' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1691)   --->   "%or_ln117_1578 = or i1 %or_ln117_1577, i1 %and_ln102_1951" [firmware/BDT.h:117]   --->   Operation 140 'or' 'or_ln117_1578' <Predicate = (or_ln117_1579)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1691)   --->   "%select_ln117_1690 = select i1 %or_ln117_1578, i5 %select_ln117_1689, i5 19" [firmware/BDT.h:117]   --->   Operation 141 'select' 'select_ln117_1690' <Predicate = (or_ln117_1579)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1693)   --->   "%or_ln117_1580 = or i1 %or_ln117_1579, i1 %and_ln102_1952" [firmware/BDT.h:117]   --->   Operation 142 'or' 'or_ln117_1580' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 143 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1691 = select i1 %or_ln117_1579, i5 %select_ln117_1690, i5 20" [firmware/BDT.h:117]   --->   Operation 143 'select' 'select_ln117_1691' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 144 [1/1] (0.97ns)   --->   "%or_ln117_1581 = or i1 %or_ln117_1579, i1 %and_ln102_1934" [firmware/BDT.h:117]   --->   Operation 144 'or' 'or_ln117_1581' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1693)   --->   "%select_ln117_1692 = select i1 %or_ln117_1580, i5 %select_ln117_1691, i5 21" [firmware/BDT.h:117]   --->   Operation 145 'select' 'select_ln117_1692' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1695)   --->   "%or_ln117_1582 = or i1 %or_ln117_1581, i1 %and_ln102_1954" [firmware/BDT.h:117]   --->   Operation 146 'or' 'or_ln117_1582' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 147 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1693 = select i1 %or_ln117_1581, i5 %select_ln117_1692, i5 22" [firmware/BDT.h:117]   --->   Operation 147 'select' 'select_ln117_1693' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 148 [1/1] (0.97ns)   --->   "%or_ln117_1583 = or i1 %or_ln117_1575, i1 %and_ln102" [firmware/BDT.h:117]   --->   Operation 148 'or' 'or_ln117_1583' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1695)   --->   "%select_ln117_1694 = select i1 %or_ln117_1582, i5 %select_ln117_1693, i5 23" [firmware/BDT.h:117]   --->   Operation 149 'select' 'select_ln117_1694' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 150 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1695 = select i1 %or_ln117_1583, i5 %select_ln117_1694, i5 24" [firmware/BDT.h:117]   --->   Operation 150 'select' 'select_ln117_1695' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 151 [1/1] (0.97ns)   --->   "%or_ln117_1585 = or i1 %or_ln117_1583, i1 %and_ln102_1935" [firmware/BDT.h:117]   --->   Operation 151 'or' 'or_ln117_1585' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.64>
ST_6 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1699)   --->   "%xor_ln104_836 = xor i1 %icmp_ln86_1737, i1 1" [firmware/BDT.h:104]   --->   Operation 152 'xor' 'xor_ln104_836' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 153 [1/1] (0.97ns)   --->   "%and_ln102_1936 = and i1 %icmp_ln86_1738, i1 %and_ln104_331" [firmware/BDT.h:102]   --->   Operation 153 'and' 'and_ln102_1936' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1697)   --->   "%and_ln102_1955 = and i1 %icmp_ln86_1750, i1 %and_ln102_1935" [firmware/BDT.h:102]   --->   Operation 154 'and' 'and_ln102_1955' <Predicate = (or_ln117_1585)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1699)   --->   "%and_ln102_1956 = and i1 %icmp_ln86_1751, i1 %xor_ln104_836" [firmware/BDT.h:102]   --->   Operation 155 'and' 'and_ln102_1956' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1699)   --->   "%and_ln102_1957 = and i1 %and_ln102_1956, i1 %and_ln102_1928" [firmware/BDT.h:102]   --->   Operation 156 'and' 'and_ln102_1957' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1701)   --->   "%and_ln102_1958 = and i1 %icmp_ln86_1752, i1 %and_ln102_1936" [firmware/BDT.h:102]   --->   Operation 157 'and' 'and_ln102_1958' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1697)   --->   "%or_ln117_1584 = or i1 %or_ln117_1583, i1 %and_ln102_1955" [firmware/BDT.h:117]   --->   Operation 158 'or' 'or_ln117_1584' <Predicate = (or_ln117_1585)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1697)   --->   "%select_ln117_1696 = select i1 %or_ln117_1584, i5 %select_ln117_1695, i5 25" [firmware/BDT.h:117]   --->   Operation 159 'select' 'select_ln117_1696' <Predicate = (or_ln117_1585)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1699)   --->   "%or_ln117_1586 = or i1 %or_ln117_1585, i1 %and_ln102_1957" [firmware/BDT.h:117]   --->   Operation 160 'or' 'or_ln117_1586' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 161 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1697 = select i1 %or_ln117_1585, i5 %select_ln117_1696, i5 26" [firmware/BDT.h:117]   --->   Operation 161 'select' 'select_ln117_1697' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 162 [1/1] (0.97ns)   --->   "%or_ln117_1587 = or i1 %or_ln117_1583, i1 %and_ln102_1928" [firmware/BDT.h:117]   --->   Operation 162 'or' 'or_ln117_1587' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1699)   --->   "%select_ln117_1698 = select i1 %or_ln117_1586, i5 %select_ln117_1697, i5 27" [firmware/BDT.h:117]   --->   Operation 163 'select' 'select_ln117_1698' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1701)   --->   "%or_ln117_1588 = or i1 %or_ln117_1587, i1 %and_ln102_1958" [firmware/BDT.h:117]   --->   Operation 164 'or' 'or_ln117_1588' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 165 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1699 = select i1 %or_ln117_1587, i5 %select_ln117_1698, i5 28" [firmware/BDT.h:117]   --->   Operation 165 'select' 'select_ln117_1699' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 166 [1/1] (0.97ns)   --->   "%or_ln117_1589 = or i1 %or_ln117_1587, i1 %and_ln102_1936" [firmware/BDT.h:117]   --->   Operation 166 'or' 'or_ln117_1589' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1701)   --->   "%select_ln117_1700 = select i1 %or_ln117_1588, i5 %select_ln117_1699, i5 29" [firmware/BDT.h:117]   --->   Operation 167 'select' 'select_ln117_1700' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 168 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1701 = select i1 %or_ln117_1589, i5 %select_ln117_1700, i5 30" [firmware/BDT.h:117]   --->   Operation 168 'select' 'select_ln117_1701' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.20>
ST_7 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%xor_ln104_837 = xor i1 %icmp_ln86_1738, i1 1" [firmware/BDT.h:104]   --->   Operation 169 'xor' 'xor_ln104_837' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%and_ln102_1959 = and i1 %icmp_ln86_1753, i1 %xor_ln104_837" [firmware/BDT.h:102]   --->   Operation 170 'and' 'and_ln102_1959' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%and_ln102_1960 = and i1 %and_ln102_1959, i1 %and_ln104_331" [firmware/BDT.h:102]   --->   Operation 171 'and' 'and_ln102_1960' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%or_ln117_1590 = or i1 %or_ln117_1589, i1 %and_ln102_1960" [firmware/BDT.h:117]   --->   Operation 172 'or' 'or_ln117_1590' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%select_ln117_1702 = select i1 %or_ln117_1590, i5 %select_ln117_1701, i5 31" [firmware/BDT.h:117]   --->   Operation 173 'select' 'select_ln117_1702' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 174 [1/1] (3.20ns) (out node of the LUT)   --->   "%tmp = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.32i13.i13.i5, i5 0, i13 514, i5 1, i13 7932, i5 2, i13 1641, i5 3, i13 814, i5 4, i13 7735, i5 5, i13 572, i5 6, i13 903, i5 7, i13 217, i5 8, i13 266, i5 9, i13 7740, i5 10, i13 3042, i5 11, i13 323, i5 12, i13 8115, i5 13, i13 7894, i5 14, i13 79, i5 15, i13 8171, i5 16, i13 87, i5 17, i13 7710, i5 18, i13 1469, i5 19, i13 8002, i5 20, i13 210, i5 21, i13 8063, i5 22, i13 426, i5 23, i13 176, i5 24, i13 7802, i5 25, i13 746, i5 26, i13 409, i5 27, i13 790, i5 28, i13 1091, i5 29, i13 1931, i5 30, i13 1736, i5 31, i13 8184, i13 0, i5 %select_ln117_1702" [firmware/BDT.h:118]   --->   Operation 174 'sparsemux' 'tmp' <Predicate = true> <Delay = 3.20> <CoreInst = "SparseMux">   --->   Core 132 'SparseMux' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 0.97>
ST_8 : Operation 175 [1/1] (0.00ns)   --->   "%specpipeline_ln86 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [firmware/BDT.h:86]   --->   Operation 175 'specpipeline' 'specpipeline_ln86' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node agg_result_0)   --->   "%or_ln117_1591 = or i1 %or_ln117_1575, i1 %xor_ln104" [firmware/BDT.h:117]   --->   Operation 176 'or' 'or_ln117_1591' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 177 [1/1] (0.97ns) (out node of the LUT)   --->   "%agg_result_0 = select i1 %or_ln117_1591, i13 %tmp, i13 0" [firmware/BDT.h:117]   --->   Operation 177 'select' 'agg_result_0' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 178 [1/1] (0.00ns)   --->   "%ret_ln122 = ret i13 %agg_result_0" [firmware/BDT.h:122]   --->   Operation 178 'ret' 'ret_ln122' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.114ns
The critical path consists of the following:
	wire read operation ('p_read211', firmware/BDT.h:86) on port 'p_read2' (firmware/BDT.h:86) [38]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln86', firmware/BDT.h:86) [40]  (2.136 ns)
	'and' operation 1 bit ('and_ln104', firmware/BDT.h:104) [70]  (0.978 ns)

 <State 2>: 2.951ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_831', firmware/BDT.h:104) [85]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1938', firmware/BDT.h:102) [100]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1939', firmware/BDT.h:102) [101]  (0.000 ns)
	'or' operation 1 bit ('or_ln117', firmware/BDT.h:117) [125]  (0.978 ns)
	'select' operation 2 bit ('select_ln117_1674', firmware/BDT.h:117) [127]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_1675', firmware/BDT.h:117) [130]  (0.993 ns)
	'select' operation 3 bit ('select_ln117_1676', firmware/BDT.h:117) [132]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_1677', firmware/BDT.h:117) [134]  (0.980 ns)

 <State 3>: 3.072ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_1941', firmware/BDT.h:102) [103]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1942', firmware/BDT.h:102) [104]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1566', firmware/BDT.h:117) [133]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_1678', firmware/BDT.h:117) [136]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1679', firmware/BDT.h:117) [139]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_1680', firmware/BDT.h:117) [141]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1681', firmware/BDT.h:117) [143]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_1682', firmware/BDT.h:117) [145]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1683', firmware/BDT.h:117) [147]  (1.024 ns)

 <State 4>: 3.454ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_1946', firmware/BDT.h:102) [108]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1572', firmware/BDT.h:117) [146]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1684', firmware/BDT.h:117) [149]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1685', firmware/BDT.h:117) [151]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_1686', firmware/BDT.h:117) [153]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1687', firmware/BDT.h:117) [156]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1688', firmware/BDT.h:117) [158]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1689', firmware/BDT.h:117) [160]  (1.215 ns)

 <State 5>: 3.645ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_834', firmware/BDT.h:104) [92]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1950', firmware/BDT.h:102) [112]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1951', firmware/BDT.h:102) [113]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1578', firmware/BDT.h:117) [159]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1690', firmware/BDT.h:117) [162]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1691', firmware/BDT.h:117) [164]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1692', firmware/BDT.h:117) [166]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1693', firmware/BDT.h:117) [168]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1694', firmware/BDT.h:117) [170]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1695', firmware/BDT.h:117) [172]  (1.215 ns)

 <State 6>: 3.645ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_1955', firmware/BDT.h:102) [117]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1584', firmware/BDT.h:117) [171]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1696', firmware/BDT.h:117) [174]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1697', firmware/BDT.h:117) [176]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1698', firmware/BDT.h:117) [178]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1699', firmware/BDT.h:117) [180]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1700', firmware/BDT.h:117) [182]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1701', firmware/BDT.h:117) [184]  (1.215 ns)

 <State 7>: 3.205ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_837', firmware/BDT.h:104) [98]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1959', firmware/BDT.h:102) [121]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1960', firmware/BDT.h:102) [122]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1590', firmware/BDT.h:117) [183]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1702', firmware/BDT.h:117) [186]  (0.000 ns)
	'sparsemux' operation 13 bit ('tmp', firmware/BDT.h:118) [187]  (3.205 ns)

 <State 8>: 0.978ns
The critical path consists of the following:
	'or' operation 1 bit ('or_ln117_1591', firmware/BDT.h:117) [185]  (0.000 ns)
	'select' operation 13 bit ('agg_result_0', firmware/BDT.h:117) [188]  (0.978 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
