{"Source Block": ["hdl/library/axi_jesd_gt/axi_jesd_gt.v@255:265@HdlIdDef", "\n  // reset and clocks\n\n  wire                                          gt_pll_rst;\n  wire                                          gt_rx_rst;\n  wire                                          gt_tx_rst;\n  wire                                          qpll_clk_0;\n  wire                                          qpll_ref_clk_0;\n  wire                                          qpll_clk_1;\n  wire                                          qpll_ref_clk_1;\n  wire    [  7:0]                               qpll_clk;\n"], "Clone Blocks": [["hdl/library/axi_jesd_gt/axi_jesd_gt.v@254:264", "  output                                        m_axi_rready;\n\n  // reset and clocks\n\n  wire                                          gt_pll_rst;\n  wire                                          gt_rx_rst;\n  wire                                          gt_tx_rst;\n  wire                                          qpll_clk_0;\n  wire                                          qpll_ref_clk_0;\n  wire                                          qpll_clk_1;\n  wire                                          qpll_ref_clk_1;\n"], ["hdl/library/axi_jesd_gt/axi_jesd_gt.v@256:266", "  // reset and clocks\n\n  wire                                          gt_pll_rst;\n  wire                                          gt_rx_rst;\n  wire                                          gt_tx_rst;\n  wire                                          qpll_clk_0;\n  wire                                          qpll_ref_clk_0;\n  wire                                          qpll_clk_1;\n  wire                                          qpll_ref_clk_1;\n  wire    [  7:0]                               qpll_clk;\n  wire    [  7:0]                               qpll_ref_clk;\n"]], "Diff Content": {"Delete": [[260, "  wire                                          gt_tx_rst;\n"]], "Add": []}}