// Seed: 1403918299
module module_0 (
    output tri1 id_0,
    input supply1 id_1
);
  always begin : LABEL_0
    if (-1'h0) id_0 = id_1;
    else id_0 = -1;
  end
  assign id_0 = id_1;
  assign module_1.id_17 = 0;
endmodule
module module_1 (
    inout wire id_0,
    output wand id_1,
    output tri0 id_2,
    output tri0 id_3,
    output supply1 id_4,
    input tri1 id_5,
    input uwire id_6,
    input tri id_7,
    output wor id_8,
    id_20,
    input wand id_9,
    input tri0 id_10,
    input uwire id_11,
    input tri id_12,
    output wor id_13,
    input supply1 id_14,
    output tri id_15,
    input supply1 id_16,
    output supply0 id_17,
    id_21,
    input tri0 id_18
);
  final disable id_22;
  module_0 modCall_1 (
      id_3,
      id_10
  );
  wire id_23;
endmodule
