`timescale 1ns/1ps

module signext 
  (
  input logic[31:0]a,
  output logic[63:0]y 
);

  always_comb begin
    casez (a[31:21])// 11 bits de OPCODE

      //LDUR
      11'b111_1100_0010:
        y = {{55{a[20]}}, {a[20:12]}}; 
        
      //STUR
      11'b111_1100_0000: 
        y = {{55{a[20]}}, {a[20:12]}}; 
      //CBZ
      11'b101_1010_0???: 
        y = {{45{a[23]}}, {a[23:5]}};

      default: y = 64'b0;
    endcase  
  end
endmodule
