### Hi there 👋

我是王語，一個交通大學研究生，我的專長是 Verilog 與 Python 。

目前開源了一些專案作為學習數位電路的借鏡，以下是我自豪的作品：

* ASIC: 
[single core CPU](https://github.com/kevin861222/NYCU-ICLAB-2024-Spring/tree/main/Mycode/Final_Project)

* SOC:
[FSIC Design](https://github.com/kevin861222/112_SOC_final_project)

* Memory controller:
[SDRAM controller](https://github.com/kevin861222/SOC-Lab-D-SDRAM)

* ML Accelerator:
[4x4TPU](https://github.com/kevin861222/general-purpose-4x4-TPU)

* FPGA: 
[AAML final proj](https://github.com/kevin861222/AAML-final-project)

<!--
**kevin861222/kevin861222** is a ✨ _special_ ✨ repository because its `README.md` (this file) appears on your GitHub profile.


- 🔭 I’m currently working on ...
- 🌱 I’m currently learning 
- 👯 I’m looking to collaborate on ...
- 🤔 I’m looking for help with ...
- 💬 Ask me about ...
- 📫 How to reach me: ...
- 😄 Pronouns: ...
- ⚡ Fun fact: ...
-->
