Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed May  2 12:55:56 2018
| Host         : DESKTOP-BDLHSME running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file topmodule_timing_summary_routed.rpt -rpx topmodule_timing_summary_routed.rpx -warn_on_violation
| Design       : topmodule
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: reset (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sw[0] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: sw[1] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: sw[2] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sw[3] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sw[4] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: sw[5] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: sw[6] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sw[7] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: a1/d0_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: a1/d0_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: a1/d0_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: a1/d1_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: a1/d1_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: a1/d1_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: a1/d2_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: a1/d2_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: a1/d2_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: a1/d3_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: a1/d3_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: a1/d3_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: a2/d0_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: a2/d0_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: a2/d0_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: a2/d1_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: a2/d1_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: a2/d1_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: a2/d2_reg[1]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: a2/d2_reg[1]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: a2/d2_reg[1]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: a2/d2_reg[2]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: a2/d2_reg[2]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: a2/d2_reg[2]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: a2/d2_reg[3]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: a2/d2_reg[3]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: a2/d2_reg[3]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: a2/d3_reg[1]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: a2/d3_reg[1]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: a2/d3_reg[1]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: a2/d3_reg[2]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: a2/d3_reg[2]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: a2/d3_reg[2]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: a2/d3_reg[3]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: a2/d3_reg[3]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: a2/d3_reg[3]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: a3/d0_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: a3/d0_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: a3/d0_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: a3/d1_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: a3/d1_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: a3/d1_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: a3/d2_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: a3/d2_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: a3/d2_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: a3/d3_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: a3/d3_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: a3/d3_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: a4/d0_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: a4/d0_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: a4/d0_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: a4/d1_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: a4/d1_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: a4/d1_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: a4/d2_reg[1]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: a4/d2_reg[1]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: a4/d2_reg[1]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: a4/d2_reg[2]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: a4/d2_reg[2]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: a4/d2_reg[2]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: a4/d2_reg[3]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: a4/d2_reg[3]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: a4/d2_reg[3]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: a4/d3_reg[1]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: a4/d3_reg[1]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: a4/d3_reg[1]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: a4/d3_reg[2]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: a4/d3_reg[2]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: a4/d3_reg[2]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: a4/d3_reg[3]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: a4/d3_reg[3]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: a4/d3_reg[3]_P/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 128 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.968        0.000                      0                  316        0.189        0.000                      0                  316        4.500        0.000                       0                   190  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.968        0.000                      0                  316        0.189        0.000                      0                  316        4.500        0.000                       0                   190  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.968ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.968ns  (required time - arrival time)
  Source:                 a1/COUNT_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a1/d2_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.763ns  (logic 0.966ns (20.281%)  route 3.797ns (79.719%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.550     5.071    a1/clk_IBUF_BUFG
    SLICE_X44Y22         FDCE                                         r  a1/COUNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y22         FDCE (Prop_fdce_C_Q)         0.419     5.490 f  a1/COUNT_reg[4]/Q
                         net (fo=2, routed)           1.147     6.638    a1/COUNT_reg_n_0_[4]
    SLICE_X44Y22         LUT4 (Prop_lut4_I0_O)        0.299     6.937 f  a1/d0[3]_i_7/O
                         net (fo=1, routed)           0.647     7.584    a1/d0[3]_i_7_n_0
    SLICE_X43Y23         LUT5 (Prop_lut5_I3_O)        0.124     7.708 r  a1/d0[3]_i_3/O
                         net (fo=26, routed)          1.415     9.123    a1/max
    SLICE_X53Y30         LUT3 (Prop_lut3_I2_O)        0.124     9.247 r  a1/d2[3]_i_1/O
                         net (fo=4, routed)           0.587     9.834    a1/d2[3]_i_1_n_0
    SLICE_X53Y30         FDCE                                         r  a1/d2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.441    14.782    a1/clk_IBUF_BUFG
    SLICE_X53Y30         FDCE                                         r  a1/d2_reg[0]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X53Y30         FDCE (Setup_fdce_C_CE)      -0.205    14.802    a1/d2_reg[0]
  -------------------------------------------------------------------
                         required time                         14.802    
                         arrival time                          -9.834    
  -------------------------------------------------------------------
                         slack                                  4.968    

Slack (MET) :             4.968ns  (required time - arrival time)
  Source:                 a1/COUNT_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a1/d2_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.763ns  (logic 0.966ns (20.281%)  route 3.797ns (79.719%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.550     5.071    a1/clk_IBUF_BUFG
    SLICE_X44Y22         FDCE                                         r  a1/COUNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y22         FDCE (Prop_fdce_C_Q)         0.419     5.490 f  a1/COUNT_reg[4]/Q
                         net (fo=2, routed)           1.147     6.638    a1/COUNT_reg_n_0_[4]
    SLICE_X44Y22         LUT4 (Prop_lut4_I0_O)        0.299     6.937 f  a1/d0[3]_i_7/O
                         net (fo=1, routed)           0.647     7.584    a1/d0[3]_i_7_n_0
    SLICE_X43Y23         LUT5 (Prop_lut5_I3_O)        0.124     7.708 r  a1/d0[3]_i_3/O
                         net (fo=26, routed)          1.415     9.123    a1/max
    SLICE_X53Y30         LUT3 (Prop_lut3_I2_O)        0.124     9.247 r  a1/d2[3]_i_1/O
                         net (fo=4, routed)           0.587     9.834    a1/d2[3]_i_1_n_0
    SLICE_X53Y30         FDCE                                         r  a1/d2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.441    14.782    a1/clk_IBUF_BUFG
    SLICE_X53Y30         FDCE                                         r  a1/d2_reg[1]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X53Y30         FDCE (Setup_fdce_C_CE)      -0.205    14.802    a1/d2_reg[1]
  -------------------------------------------------------------------
                         required time                         14.802    
                         arrival time                          -9.834    
  -------------------------------------------------------------------
                         slack                                  4.968    

Slack (MET) :             4.968ns  (required time - arrival time)
  Source:                 a1/COUNT_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a1/d2_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.763ns  (logic 0.966ns (20.281%)  route 3.797ns (79.719%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.550     5.071    a1/clk_IBUF_BUFG
    SLICE_X44Y22         FDCE                                         r  a1/COUNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y22         FDCE (Prop_fdce_C_Q)         0.419     5.490 f  a1/COUNT_reg[4]/Q
                         net (fo=2, routed)           1.147     6.638    a1/COUNT_reg_n_0_[4]
    SLICE_X44Y22         LUT4 (Prop_lut4_I0_O)        0.299     6.937 f  a1/d0[3]_i_7/O
                         net (fo=1, routed)           0.647     7.584    a1/d0[3]_i_7_n_0
    SLICE_X43Y23         LUT5 (Prop_lut5_I3_O)        0.124     7.708 r  a1/d0[3]_i_3/O
                         net (fo=26, routed)          1.415     9.123    a1/max
    SLICE_X53Y30         LUT3 (Prop_lut3_I2_O)        0.124     9.247 r  a1/d2[3]_i_1/O
                         net (fo=4, routed)           0.587     9.834    a1/d2[3]_i_1_n_0
    SLICE_X53Y30         FDCE                                         r  a1/d2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.441    14.782    a1/clk_IBUF_BUFG
    SLICE_X53Y30         FDCE                                         r  a1/d2_reg[2]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X53Y30         FDCE (Setup_fdce_C_CE)      -0.205    14.802    a1/d2_reg[2]
  -------------------------------------------------------------------
                         required time                         14.802    
                         arrival time                          -9.834    
  -------------------------------------------------------------------
                         slack                                  4.968    

Slack (MET) :             4.968ns  (required time - arrival time)
  Source:                 a1/COUNT_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a1/d2_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.763ns  (logic 0.966ns (20.281%)  route 3.797ns (79.719%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.550     5.071    a1/clk_IBUF_BUFG
    SLICE_X44Y22         FDCE                                         r  a1/COUNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y22         FDCE (Prop_fdce_C_Q)         0.419     5.490 f  a1/COUNT_reg[4]/Q
                         net (fo=2, routed)           1.147     6.638    a1/COUNT_reg_n_0_[4]
    SLICE_X44Y22         LUT4 (Prop_lut4_I0_O)        0.299     6.937 f  a1/d0[3]_i_7/O
                         net (fo=1, routed)           0.647     7.584    a1/d0[3]_i_7_n_0
    SLICE_X43Y23         LUT5 (Prop_lut5_I3_O)        0.124     7.708 r  a1/d0[3]_i_3/O
                         net (fo=26, routed)          1.415     9.123    a1/max
    SLICE_X53Y30         LUT3 (Prop_lut3_I2_O)        0.124     9.247 r  a1/d2[3]_i_1/O
                         net (fo=4, routed)           0.587     9.834    a1/d2[3]_i_1_n_0
    SLICE_X53Y30         FDCE                                         r  a1/d2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.441    14.782    a1/clk_IBUF_BUFG
    SLICE_X53Y30         FDCE                                         r  a1/d2_reg[3]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X53Y30         FDCE (Setup_fdce_C_CE)      -0.205    14.802    a1/d2_reg[3]
  -------------------------------------------------------------------
                         required time                         14.802    
                         arrival time                          -9.834    
  -------------------------------------------------------------------
                         slack                                  4.968    

Slack (MET) :             5.101ns  (required time - arrival time)
  Source:                 a1/COUNT_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a1/d3_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 0.966ns (20.691%)  route 3.703ns (79.309%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.550     5.071    a1/clk_IBUF_BUFG
    SLICE_X44Y22         FDCE                                         r  a1/COUNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y22         FDCE (Prop_fdce_C_Q)         0.419     5.490 f  a1/COUNT_reg[4]/Q
                         net (fo=2, routed)           1.147     6.638    a1/COUNT_reg_n_0_[4]
    SLICE_X44Y22         LUT4 (Prop_lut4_I0_O)        0.299     6.937 f  a1/d0[3]_i_7/O
                         net (fo=1, routed)           0.647     7.584    a1/d0[3]_i_7_n_0
    SLICE_X43Y23         LUT5 (Prop_lut5_I3_O)        0.124     7.708 r  a1/d0[3]_i_3/O
                         net (fo=26, routed)          1.577     9.285    a1/max
    SLICE_X52Y31         LUT5 (Prop_lut5_I0_O)        0.124     9.409 r  a1/d3[3]_i_1/O
                         net (fo=4, routed)           0.331     9.740    a1/d3[3]_i_1_n_0
    SLICE_X52Y32         FDCE                                         r  a1/d3_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.444    14.785    a1/clk_IBUF_BUFG
    SLICE_X52Y32         FDCE                                         r  a1/d3_reg[0]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X52Y32         FDCE (Setup_fdce_C_CE)      -0.169    14.841    a1/d3_reg[0]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                          -9.740    
  -------------------------------------------------------------------
                         slack                                  5.101    

Slack (MET) :             5.101ns  (required time - arrival time)
  Source:                 a1/COUNT_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a1/d3_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 0.966ns (20.691%)  route 3.703ns (79.309%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.550     5.071    a1/clk_IBUF_BUFG
    SLICE_X44Y22         FDCE                                         r  a1/COUNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y22         FDCE (Prop_fdce_C_Q)         0.419     5.490 f  a1/COUNT_reg[4]/Q
                         net (fo=2, routed)           1.147     6.638    a1/COUNT_reg_n_0_[4]
    SLICE_X44Y22         LUT4 (Prop_lut4_I0_O)        0.299     6.937 f  a1/d0[3]_i_7/O
                         net (fo=1, routed)           0.647     7.584    a1/d0[3]_i_7_n_0
    SLICE_X43Y23         LUT5 (Prop_lut5_I3_O)        0.124     7.708 r  a1/d0[3]_i_3/O
                         net (fo=26, routed)          1.577     9.285    a1/max
    SLICE_X52Y31         LUT5 (Prop_lut5_I0_O)        0.124     9.409 r  a1/d3[3]_i_1/O
                         net (fo=4, routed)           0.331     9.740    a1/d3[3]_i_1_n_0
    SLICE_X52Y32         FDCE                                         r  a1/d3_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.444    14.785    a1/clk_IBUF_BUFG
    SLICE_X52Y32         FDCE                                         r  a1/d3_reg[1]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X52Y32         FDCE (Setup_fdce_C_CE)      -0.169    14.841    a1/d3_reg[1]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                          -9.740    
  -------------------------------------------------------------------
                         slack                                  5.101    

Slack (MET) :             5.101ns  (required time - arrival time)
  Source:                 a1/COUNT_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a1/d3_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 0.966ns (20.691%)  route 3.703ns (79.309%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.550     5.071    a1/clk_IBUF_BUFG
    SLICE_X44Y22         FDCE                                         r  a1/COUNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y22         FDCE (Prop_fdce_C_Q)         0.419     5.490 f  a1/COUNT_reg[4]/Q
                         net (fo=2, routed)           1.147     6.638    a1/COUNT_reg_n_0_[4]
    SLICE_X44Y22         LUT4 (Prop_lut4_I0_O)        0.299     6.937 f  a1/d0[3]_i_7/O
                         net (fo=1, routed)           0.647     7.584    a1/d0[3]_i_7_n_0
    SLICE_X43Y23         LUT5 (Prop_lut5_I3_O)        0.124     7.708 r  a1/d0[3]_i_3/O
                         net (fo=26, routed)          1.577     9.285    a1/max
    SLICE_X52Y31         LUT5 (Prop_lut5_I0_O)        0.124     9.409 r  a1/d3[3]_i_1/O
                         net (fo=4, routed)           0.331     9.740    a1/d3[3]_i_1_n_0
    SLICE_X52Y32         FDCE                                         r  a1/d3_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.444    14.785    a1/clk_IBUF_BUFG
    SLICE_X52Y32         FDCE                                         r  a1/d3_reg[2]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X52Y32         FDCE (Setup_fdce_C_CE)      -0.169    14.841    a1/d3_reg[2]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                          -9.740    
  -------------------------------------------------------------------
                         slack                                  5.101    

Slack (MET) :             5.101ns  (required time - arrival time)
  Source:                 a1/COUNT_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a1/d3_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 0.966ns (20.691%)  route 3.703ns (79.309%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.550     5.071    a1/clk_IBUF_BUFG
    SLICE_X44Y22         FDCE                                         r  a1/COUNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y22         FDCE (Prop_fdce_C_Q)         0.419     5.490 f  a1/COUNT_reg[4]/Q
                         net (fo=2, routed)           1.147     6.638    a1/COUNT_reg_n_0_[4]
    SLICE_X44Y22         LUT4 (Prop_lut4_I0_O)        0.299     6.937 f  a1/d0[3]_i_7/O
                         net (fo=1, routed)           0.647     7.584    a1/d0[3]_i_7_n_0
    SLICE_X43Y23         LUT5 (Prop_lut5_I3_O)        0.124     7.708 r  a1/d0[3]_i_3/O
                         net (fo=26, routed)          1.577     9.285    a1/max
    SLICE_X52Y31         LUT5 (Prop_lut5_I0_O)        0.124     9.409 r  a1/d3[3]_i_1/O
                         net (fo=4, routed)           0.331     9.740    a1/d3[3]_i_1_n_0
    SLICE_X52Y32         FDCE                                         r  a1/d3_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.444    14.785    a1/clk_IBUF_BUFG
    SLICE_X52Y32         FDCE                                         r  a1/d3_reg[3]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X52Y32         FDCE (Setup_fdce_C_CE)      -0.169    14.841    a1/d3_reg[3]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                          -9.740    
  -------------------------------------------------------------------
                         slack                                  5.101    

Slack (MET) :             5.128ns  (required time - arrival time)
  Source:                 a1/COUNT_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a1/d0_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.603ns  (logic 0.966ns (20.986%)  route 3.637ns (79.014%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.550     5.071    a1/clk_IBUF_BUFG
    SLICE_X44Y22         FDCE                                         r  a1/COUNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y22         FDCE (Prop_fdce_C_Q)         0.419     5.490 f  a1/COUNT_reg[4]/Q
                         net (fo=2, routed)           1.147     6.638    a1/COUNT_reg_n_0_[4]
    SLICE_X44Y22         LUT4 (Prop_lut4_I0_O)        0.299     6.937 f  a1/d0[3]_i_7/O
                         net (fo=1, routed)           0.647     7.584    a1/d0[3]_i_7_n_0
    SLICE_X43Y23         LUT5 (Prop_lut5_I3_O)        0.124     7.708 r  a1/d0[3]_i_3/O
                         net (fo=26, routed)          1.463     9.171    a1/max
    SLICE_X50Y29         LUT2 (Prop_lut2_I1_O)        0.124     9.295 r  a1/d0[3]_i_1/O
                         net (fo=4, routed)           0.379     9.674    a1/d0[3]_i_1_n_0
    SLICE_X51Y29         FDCE                                         r  a1/d0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.441    14.782    a1/clk_IBUF_BUFG
    SLICE_X51Y29         FDCE                                         r  a1/d0_reg[0]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X51Y29         FDCE (Setup_fdce_C_CE)      -0.205    14.802    a1/d0_reg[0]
  -------------------------------------------------------------------
                         required time                         14.802    
                         arrival time                          -9.674    
  -------------------------------------------------------------------
                         slack                                  5.128    

Slack (MET) :             5.128ns  (required time - arrival time)
  Source:                 a1/COUNT_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a1/d0_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.603ns  (logic 0.966ns (20.986%)  route 3.637ns (79.014%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.550     5.071    a1/clk_IBUF_BUFG
    SLICE_X44Y22         FDCE                                         r  a1/COUNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y22         FDCE (Prop_fdce_C_Q)         0.419     5.490 f  a1/COUNT_reg[4]/Q
                         net (fo=2, routed)           1.147     6.638    a1/COUNT_reg_n_0_[4]
    SLICE_X44Y22         LUT4 (Prop_lut4_I0_O)        0.299     6.937 f  a1/d0[3]_i_7/O
                         net (fo=1, routed)           0.647     7.584    a1/d0[3]_i_7_n_0
    SLICE_X43Y23         LUT5 (Prop_lut5_I3_O)        0.124     7.708 r  a1/d0[3]_i_3/O
                         net (fo=26, routed)          1.463     9.171    a1/max
    SLICE_X50Y29         LUT2 (Prop_lut2_I1_O)        0.124     9.295 r  a1/d0[3]_i_1/O
                         net (fo=4, routed)           0.379     9.674    a1/d0[3]_i_1_n_0
    SLICE_X51Y29         FDCE                                         r  a1/d0_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.441    14.782    a1/clk_IBUF_BUFG
    SLICE_X51Y29         FDCE                                         r  a1/d0_reg[1]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X51Y29         FDCE (Setup_fdce_C_CE)      -0.205    14.802    a1/d0_reg[1]
  -------------------------------------------------------------------
                         required time                         14.802    
                         arrival time                          -9.674    
  -------------------------------------------------------------------
                         slack                                  5.128    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 a3/d1_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a3/d1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.148%)  route 0.120ns (38.852%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.558     1.441    a3/clk_IBUF_BUFG
    SLICE_X44Y32         FDPE                                         r  a3/d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y32         FDPE (Prop_fdpe_C_Q)         0.141     1.582 r  a3/d1_reg[0]/Q
                         net (fo=12, routed)          0.120     1.702    a3/d1_reg_n_0_[0]
    SLICE_X45Y32         LUT5 (Prop_lut5_I1_O)        0.048     1.750 r  a3/d1[2]_i_1/O
                         net (fo=1, routed)           0.000     1.750    a3/d1[2]_i_1_n_0
    SLICE_X45Y32         FDCE                                         r  a3/d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.826     1.953    a3/clk_IBUF_BUFG
    SLICE_X45Y32         FDCE                                         r  a3/d1_reg[2]/C
                         clock pessimism             -0.499     1.454    
    SLICE_X45Y32         FDCE (Hold_fdce_C_D)         0.107     1.561    a3/d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 a3/d1_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a3/d1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.767%)  route 0.120ns (39.233%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.558     1.441    a3/clk_IBUF_BUFG
    SLICE_X44Y32         FDPE                                         r  a3/d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y32         FDPE (Prop_fdpe_C_Q)         0.141     1.582 r  a3/d1_reg[0]/Q
                         net (fo=12, routed)          0.120     1.702    a3/d1_reg_n_0_[0]
    SLICE_X45Y32         LUT5 (Prop_lut5_I1_O)        0.045     1.747 r  a3/d1[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.747    a3/d1[1]_i_1__1_n_0
    SLICE_X45Y32         FDCE                                         r  a3/d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.826     1.953    a3/clk_IBUF_BUFG
    SLICE_X45Y32         FDCE                                         r  a3/d1_reg[1]/C
                         clock pessimism             -0.499     1.454    
    SLICE_X45Y32         FDCE (Hold_fdce_C_D)         0.091     1.545    a3/d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 a3/d1_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a3/d1_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.569%)  route 0.121ns (39.431%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.558     1.441    a3/clk_IBUF_BUFG
    SLICE_X44Y32         FDPE                                         r  a3/d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y32         FDPE (Prop_fdpe_C_Q)         0.141     1.582 r  a3/d1_reg[0]/Q
                         net (fo=12, routed)          0.121     1.703    a3/d1_reg_n_0_[0]
    SLICE_X45Y32         LUT5 (Prop_lut5_I3_O)        0.045     1.748 r  a3/d1[3]_i_2__1/O
                         net (fo=1, routed)           0.000     1.748    a3/d1[3]_i_2__1_n_0
    SLICE_X45Y32         FDPE                                         r  a3/d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.826     1.953    a3/clk_IBUF_BUFG
    SLICE_X45Y32         FDPE                                         r  a3/d1_reg[3]/C
                         clock pessimism             -0.499     1.454    
    SLICE_X45Y32         FDPE (Hold_fdpe_C_D)         0.092     1.546    a3/d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 a4/d2_reg[2]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a4/d2_reg[1]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.231ns (40.367%)  route 0.341ns (59.633%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.555     1.438    a4/clk_IBUF_BUFG
    SLICE_X35Y31         FDPE                                         r  a4/d2_reg[2]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDPE (Prop_fdpe_C_Q)         0.141     1.579 r  a4/d2_reg[2]_P/Q
                         net (fo=4, routed)           0.211     1.790    a4/d2_reg[2]_P_n_0
    SLICE_X37Y31         LUT5 (Prop_lut5_I1_O)        0.045     1.835 f  a4/flag_i_3__0/O
                         net (fo=3, routed)           0.130     1.965    a4/flag_i_3__0_n_0
    SLICE_X37Y30         LUT6 (Prop_lut6_I1_O)        0.045     2.010 r  a4/d2[1]_P_i_1__0/O
                         net (fo=1, routed)           0.000     2.010    a4/d2[1]_P_i_1__0_n_0
    SLICE_X37Y30         FDPE                                         r  a4/d2_reg[1]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.822     1.949    a4/clk_IBUF_BUFG
    SLICE_X37Y30         FDPE                                         r  a4/d2_reg[1]_P/C
                         clock pessimism             -0.249     1.700    
    SLICE_X37Y30         FDPE (Hold_fdpe_C_D)         0.091     1.791    a4/d2_reg[1]_P
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 a2/flag_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a2/d1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.212ns (62.435%)  route 0.128ns (37.565%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.559     1.442    a2/clk_IBUF_BUFG
    SLICE_X38Y34         FDCE                                         r  a2/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDCE (Prop_fdce_C_Q)         0.164     1.606 r  a2/flag_reg/Q
                         net (fo=31, routed)          0.128     1.734    a2/flag_reg_n_0
    SLICE_X39Y34         LUT5 (Prop_lut5_I0_O)        0.048     1.782 r  a2/d1[3]_i_2__0/O
                         net (fo=1, routed)           0.000     1.782    a2/d1[3]_i_2__0_n_0
    SLICE_X39Y34         FDCE                                         r  a2/d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.826     1.953    a2/clk_IBUF_BUFG
    SLICE_X39Y34         FDCE                                         r  a2/d1_reg[3]/C
                         clock pessimism             -0.498     1.455    
    SLICE_X39Y34         FDCE (Hold_fdce_C_D)         0.107     1.562    a2/d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 a2/flag_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a2/d1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.209ns (61.917%)  route 0.129ns (38.083%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.559     1.442    a2/clk_IBUF_BUFG
    SLICE_X38Y34         FDCE                                         r  a2/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDCE (Prop_fdce_C_Q)         0.164     1.606 r  a2/flag_reg/Q
                         net (fo=31, routed)          0.129     1.735    a2/flag_reg_n_0
    SLICE_X39Y34         LUT2 (Prop_lut2_I0_O)        0.045     1.780 r  a2/d1[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.780    a2/d1[0]_i_1__0_n_0
    SLICE_X39Y34         FDCE                                         r  a2/d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.826     1.953    a2/clk_IBUF_BUFG
    SLICE_X39Y34         FDCE                                         r  a2/d1_reg[0]/C
                         clock pessimism             -0.498     1.455    
    SLICE_X39Y34         FDCE (Hold_fdce_C_D)         0.092     1.547    a2/d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 a2/flag_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a2/d1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (62.101%)  route 0.128ns (37.899%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.559     1.442    a2/clk_IBUF_BUFG
    SLICE_X38Y34         FDCE                                         r  a2/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDCE (Prop_fdce_C_Q)         0.164     1.606 f  a2/flag_reg/Q
                         net (fo=31, routed)          0.128     1.734    a2/flag_reg_n_0
    SLICE_X39Y34         LUT5 (Prop_lut5_I4_O)        0.045     1.779 r  a2/d1[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.779    a2/d1[1]_i_1__0_n_0
    SLICE_X39Y34         FDCE                                         r  a2/d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.826     1.953    a2/clk_IBUF_BUFG
    SLICE_X39Y34         FDCE                                         r  a2/d1_reg[1]/C
                         clock pessimism             -0.498     1.455    
    SLICE_X39Y34         FDCE (Hold_fdce_C_D)         0.091     1.546    a2/d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 a2/d2_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a2/d2_reg[2]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.231ns (38.488%)  route 0.369ns (61.512%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.556     1.439    a2/clk_IBUF_BUFG
    SLICE_X35Y32         FDPE                                         r  a2/d2_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDPE (Prop_fdpe_C_Q)         0.141     1.580 f  a2/d2_reg[1]_P/Q
                         net (fo=4, routed)           0.248     1.828    a2/d2_reg[1]_P_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I5_O)        0.045     1.873 r  a2/d2[2]_C_i_2/O
                         net (fo=2, routed)           0.121     1.994    a2/d2[2]_C_i_2_n_0
    SLICE_X37Y34         LUT6 (Prop_lut6_I0_O)        0.045     2.039 r  a2/d2[2]_P_i_1/O
                         net (fo=1, routed)           0.000     2.039    a2/d2[2]_P_i_1_n_0
    SLICE_X37Y34         FDPE                                         r  a2/d2_reg[2]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.826     1.953    a2/clk_IBUF_BUFG
    SLICE_X37Y34         FDPE                                         r  a2/d2_reg[2]_P/C
                         clock pessimism             -0.249     1.704    
    SLICE_X37Y34         FDPE (Hold_fdpe_C_D)         0.091     1.795    a2/d2_reg[2]_P
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 a4/d2_reg[2]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a4/d2_reg[1]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.231ns (38.229%)  route 0.373ns (61.771%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.555     1.438    a4/clk_IBUF_BUFG
    SLICE_X35Y31         FDPE                                         r  a4/d2_reg[2]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDPE (Prop_fdpe_C_Q)         0.141     1.579 r  a4/d2_reg[2]_P/Q
                         net (fo=4, routed)           0.211     1.790    a4/d2_reg[2]_P_n_0
    SLICE_X37Y31         LUT5 (Prop_lut5_I1_O)        0.045     1.835 f  a4/flag_i_3__0/O
                         net (fo=3, routed)           0.162     1.997    a4/flag_i_3__0_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.045     2.042 r  a4/d2[1]_C_i_1__0/O
                         net (fo=1, routed)           0.000     2.042    a4/d2[1]_C_i_1__0_n_0
    SLICE_X37Y32         FDCE                                         r  a4/d2_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.824     1.951    a4/clk_IBUF_BUFG
    SLICE_X37Y32         FDCE                                         r  a4/d2_reg[1]_C/C
                         clock pessimism             -0.249     1.702    
    SLICE_X37Y32         FDCE (Hold_fdce_C_D)         0.092     1.794    a4/d2_reg[1]_C
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 a1/flag_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a1/d3_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.189ns (47.772%)  route 0.207ns (52.228%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.559     1.442    a1/clk_IBUF_BUFG
    SLICE_X53Y31         FDCE                                         r  a1/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y31         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  a1/flag_reg/Q
                         net (fo=21, routed)          0.207     1.790    a1/flag_reg_n_0
    SLICE_X52Y32         LUT5 (Prop_lut5_I0_O)        0.048     1.838 r  a1/d3[3]_i_2/O
                         net (fo=1, routed)           0.000     1.838    a1/p_0_in__0[3]
    SLICE_X52Y32         FDCE                                         r  a1/d3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.829     1.956    a1/clk_IBUF_BUFG
    SLICE_X52Y32         FDCE                                         r  a1/d3_reg[3]/C
                         clock pessimism             -0.499     1.457    
    SLICE_X52Y32         FDCE (Hold_fdce_C_D)         0.131     1.588    a1/d3_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X46Y27   a1/COUNT2_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X46Y27   a1/COUNT2_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X46Y27   a1/COUNT2_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X46Y28   a1/COUNT2_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X46Y28   a1/COUNT2_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X46Y28   a1/COUNT2_reg[18]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X46Y28   a1/COUNT2_reg[19]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X46Y24   a1/COUNT2_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X46Y24   a1/COUNT2_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y24   a1/COUNT2_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y24   a1/COUNT2_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y24   a1/COUNT2_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y25   a1/COUNT2_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y23   a1/COUNT_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y24   a1/COUNT_reg[18]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y23   a1/COUNT_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y23   a1/COUNT_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y23   a1/COUNT_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y24   a1/COUNT_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y27   a1/COUNT2_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y27   a1/COUNT2_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y27   a1/COUNT2_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y24   a1/COUNT2_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y24   a1/COUNT2_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y24   a1/COUNT2_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y25   a1/COUNT2_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y23   a1/COUNT_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y23   a1/COUNT_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y23   a1/COUNT_reg[16]/C



