
Amadioha.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ae60  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000049c  0800aff0  0800aff0  0000bff0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b48c  0800b48c  0000d1e8  2**0
                  CONTENTS
  4 .ARM          00000008  0800b48c  0800b48c  0000c48c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b494  0800b494  0000d1e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b494  0800b494  0000c494  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b498  0800b498  0000c498  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e8  20000000  0800b49c  0000d000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002dc  200001e8  0800b684  0000d1e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200004c4  0800b684  0000d4c4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d1e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015131  00000000  00000000  0000d218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002e36  00000000  00000000  00022349  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012b0  00000000  00000000  00025180  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e78  00000000  00000000  00026430  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023e69  00000000  00000000  000272a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001600d  00000000  00000000  0004b111  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000dc6f4  00000000  00000000  0006111e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0013d812  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000063c4  00000000  00000000  0013d858  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  00143c1c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e8 	.word	0x200001e8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800afd8 	.word	0x0800afd8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001ec 	.word	0x200001ec
 80001cc:	0800afd8 	.word	0x0800afd8

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000c9c:	f000 b9a0 	b.w	8000fe0 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	@ (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	@ (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	460c      	mov	r4, r1
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	d14e      	bne.n	8000dce <__udivmoddi4+0xaa>
 8000d30:	4694      	mov	ip, r2
 8000d32:	458c      	cmp	ip, r1
 8000d34:	4686      	mov	lr, r0
 8000d36:	fab2 f282 	clz	r2, r2
 8000d3a:	d962      	bls.n	8000e02 <__udivmoddi4+0xde>
 8000d3c:	b14a      	cbz	r2, 8000d52 <__udivmoddi4+0x2e>
 8000d3e:	f1c2 0320 	rsb	r3, r2, #32
 8000d42:	4091      	lsls	r1, r2
 8000d44:	fa20 f303 	lsr.w	r3, r0, r3
 8000d48:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d4c:	4319      	orrs	r1, r3
 8000d4e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d52:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d56:	fa1f f68c 	uxth.w	r6, ip
 8000d5a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d5e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d62:	fb07 1114 	mls	r1, r7, r4, r1
 8000d66:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d6a:	fb04 f106 	mul.w	r1, r4, r6
 8000d6e:	4299      	cmp	r1, r3
 8000d70:	d90a      	bls.n	8000d88 <__udivmoddi4+0x64>
 8000d72:	eb1c 0303 	adds.w	r3, ip, r3
 8000d76:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000d7a:	f080 8112 	bcs.w	8000fa2 <__udivmoddi4+0x27e>
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	f240 810f 	bls.w	8000fa2 <__udivmoddi4+0x27e>
 8000d84:	3c02      	subs	r4, #2
 8000d86:	4463      	add	r3, ip
 8000d88:	1a59      	subs	r1, r3, r1
 8000d8a:	fa1f f38e 	uxth.w	r3, lr
 8000d8e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d92:	fb07 1110 	mls	r1, r7, r0, r1
 8000d96:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d9a:	fb00 f606 	mul.w	r6, r0, r6
 8000d9e:	429e      	cmp	r6, r3
 8000da0:	d90a      	bls.n	8000db8 <__udivmoddi4+0x94>
 8000da2:	eb1c 0303 	adds.w	r3, ip, r3
 8000da6:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000daa:	f080 80fc 	bcs.w	8000fa6 <__udivmoddi4+0x282>
 8000dae:	429e      	cmp	r6, r3
 8000db0:	f240 80f9 	bls.w	8000fa6 <__udivmoddi4+0x282>
 8000db4:	4463      	add	r3, ip
 8000db6:	3802      	subs	r0, #2
 8000db8:	1b9b      	subs	r3, r3, r6
 8000dba:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000dbe:	2100      	movs	r1, #0
 8000dc0:	b11d      	cbz	r5, 8000dca <__udivmoddi4+0xa6>
 8000dc2:	40d3      	lsrs	r3, r2
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	e9c5 3200 	strd	r3, r2, [r5]
 8000dca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dce:	428b      	cmp	r3, r1
 8000dd0:	d905      	bls.n	8000dde <__udivmoddi4+0xba>
 8000dd2:	b10d      	cbz	r5, 8000dd8 <__udivmoddi4+0xb4>
 8000dd4:	e9c5 0100 	strd	r0, r1, [r5]
 8000dd8:	2100      	movs	r1, #0
 8000dda:	4608      	mov	r0, r1
 8000ddc:	e7f5      	b.n	8000dca <__udivmoddi4+0xa6>
 8000dde:	fab3 f183 	clz	r1, r3
 8000de2:	2900      	cmp	r1, #0
 8000de4:	d146      	bne.n	8000e74 <__udivmoddi4+0x150>
 8000de6:	42a3      	cmp	r3, r4
 8000de8:	d302      	bcc.n	8000df0 <__udivmoddi4+0xcc>
 8000dea:	4290      	cmp	r0, r2
 8000dec:	f0c0 80f0 	bcc.w	8000fd0 <__udivmoddi4+0x2ac>
 8000df0:	1a86      	subs	r6, r0, r2
 8000df2:	eb64 0303 	sbc.w	r3, r4, r3
 8000df6:	2001      	movs	r0, #1
 8000df8:	2d00      	cmp	r5, #0
 8000dfa:	d0e6      	beq.n	8000dca <__udivmoddi4+0xa6>
 8000dfc:	e9c5 6300 	strd	r6, r3, [r5]
 8000e00:	e7e3      	b.n	8000dca <__udivmoddi4+0xa6>
 8000e02:	2a00      	cmp	r2, #0
 8000e04:	f040 8090 	bne.w	8000f28 <__udivmoddi4+0x204>
 8000e08:	eba1 040c 	sub.w	r4, r1, ip
 8000e0c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e10:	fa1f f78c 	uxth.w	r7, ip
 8000e14:	2101      	movs	r1, #1
 8000e16:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e1a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e1e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e22:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e26:	fb07 f006 	mul.w	r0, r7, r6
 8000e2a:	4298      	cmp	r0, r3
 8000e2c:	d908      	bls.n	8000e40 <__udivmoddi4+0x11c>
 8000e2e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e32:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000e36:	d202      	bcs.n	8000e3e <__udivmoddi4+0x11a>
 8000e38:	4298      	cmp	r0, r3
 8000e3a:	f200 80cd 	bhi.w	8000fd8 <__udivmoddi4+0x2b4>
 8000e3e:	4626      	mov	r6, r4
 8000e40:	1a1c      	subs	r4, r3, r0
 8000e42:	fa1f f38e 	uxth.w	r3, lr
 8000e46:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e4a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e4e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e52:	fb00 f707 	mul.w	r7, r0, r7
 8000e56:	429f      	cmp	r7, r3
 8000e58:	d908      	bls.n	8000e6c <__udivmoddi4+0x148>
 8000e5a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e5e:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 8000e62:	d202      	bcs.n	8000e6a <__udivmoddi4+0x146>
 8000e64:	429f      	cmp	r7, r3
 8000e66:	f200 80b0 	bhi.w	8000fca <__udivmoddi4+0x2a6>
 8000e6a:	4620      	mov	r0, r4
 8000e6c:	1bdb      	subs	r3, r3, r7
 8000e6e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e72:	e7a5      	b.n	8000dc0 <__udivmoddi4+0x9c>
 8000e74:	f1c1 0620 	rsb	r6, r1, #32
 8000e78:	408b      	lsls	r3, r1
 8000e7a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e7e:	431f      	orrs	r7, r3
 8000e80:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e84:	fa04 f301 	lsl.w	r3, r4, r1
 8000e88:	ea43 030c 	orr.w	r3, r3, ip
 8000e8c:	40f4      	lsrs	r4, r6
 8000e8e:	fa00 f801 	lsl.w	r8, r0, r1
 8000e92:	0c38      	lsrs	r0, r7, #16
 8000e94:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e98:	fbb4 fef0 	udiv	lr, r4, r0
 8000e9c:	fa1f fc87 	uxth.w	ip, r7
 8000ea0:	fb00 441e 	mls	r4, r0, lr, r4
 8000ea4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ea8:	fb0e f90c 	mul.w	r9, lr, ip
 8000eac:	45a1      	cmp	r9, r4
 8000eae:	fa02 f201 	lsl.w	r2, r2, r1
 8000eb2:	d90a      	bls.n	8000eca <__udivmoddi4+0x1a6>
 8000eb4:	193c      	adds	r4, r7, r4
 8000eb6:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000eba:	f080 8084 	bcs.w	8000fc6 <__udivmoddi4+0x2a2>
 8000ebe:	45a1      	cmp	r9, r4
 8000ec0:	f240 8081 	bls.w	8000fc6 <__udivmoddi4+0x2a2>
 8000ec4:	f1ae 0e02 	sub.w	lr, lr, #2
 8000ec8:	443c      	add	r4, r7
 8000eca:	eba4 0409 	sub.w	r4, r4, r9
 8000ece:	fa1f f983 	uxth.w	r9, r3
 8000ed2:	fbb4 f3f0 	udiv	r3, r4, r0
 8000ed6:	fb00 4413 	mls	r4, r0, r3, r4
 8000eda:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ede:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ee2:	45a4      	cmp	ip, r4
 8000ee4:	d907      	bls.n	8000ef6 <__udivmoddi4+0x1d2>
 8000ee6:	193c      	adds	r4, r7, r4
 8000ee8:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000eec:	d267      	bcs.n	8000fbe <__udivmoddi4+0x29a>
 8000eee:	45a4      	cmp	ip, r4
 8000ef0:	d965      	bls.n	8000fbe <__udivmoddi4+0x29a>
 8000ef2:	3b02      	subs	r3, #2
 8000ef4:	443c      	add	r4, r7
 8000ef6:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000efa:	fba0 9302 	umull	r9, r3, r0, r2
 8000efe:	eba4 040c 	sub.w	r4, r4, ip
 8000f02:	429c      	cmp	r4, r3
 8000f04:	46ce      	mov	lr, r9
 8000f06:	469c      	mov	ip, r3
 8000f08:	d351      	bcc.n	8000fae <__udivmoddi4+0x28a>
 8000f0a:	d04e      	beq.n	8000faa <__udivmoddi4+0x286>
 8000f0c:	b155      	cbz	r5, 8000f24 <__udivmoddi4+0x200>
 8000f0e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f12:	eb64 040c 	sbc.w	r4, r4, ip
 8000f16:	fa04 f606 	lsl.w	r6, r4, r6
 8000f1a:	40cb      	lsrs	r3, r1
 8000f1c:	431e      	orrs	r6, r3
 8000f1e:	40cc      	lsrs	r4, r1
 8000f20:	e9c5 6400 	strd	r6, r4, [r5]
 8000f24:	2100      	movs	r1, #0
 8000f26:	e750      	b.n	8000dca <__udivmoddi4+0xa6>
 8000f28:	f1c2 0320 	rsb	r3, r2, #32
 8000f2c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f30:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f34:	fa24 f303 	lsr.w	r3, r4, r3
 8000f38:	4094      	lsls	r4, r2
 8000f3a:	430c      	orrs	r4, r1
 8000f3c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f40:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f44:	fa1f f78c 	uxth.w	r7, ip
 8000f48:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f4c:	fb08 3110 	mls	r1, r8, r0, r3
 8000f50:	0c23      	lsrs	r3, r4, #16
 8000f52:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f56:	fb00 f107 	mul.w	r1, r0, r7
 8000f5a:	4299      	cmp	r1, r3
 8000f5c:	d908      	bls.n	8000f70 <__udivmoddi4+0x24c>
 8000f5e:	eb1c 0303 	adds.w	r3, ip, r3
 8000f62:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000f66:	d22c      	bcs.n	8000fc2 <__udivmoddi4+0x29e>
 8000f68:	4299      	cmp	r1, r3
 8000f6a:	d92a      	bls.n	8000fc2 <__udivmoddi4+0x29e>
 8000f6c:	3802      	subs	r0, #2
 8000f6e:	4463      	add	r3, ip
 8000f70:	1a5b      	subs	r3, r3, r1
 8000f72:	b2a4      	uxth	r4, r4
 8000f74:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f78:	fb08 3311 	mls	r3, r8, r1, r3
 8000f7c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f80:	fb01 f307 	mul.w	r3, r1, r7
 8000f84:	42a3      	cmp	r3, r4
 8000f86:	d908      	bls.n	8000f9a <__udivmoddi4+0x276>
 8000f88:	eb1c 0404 	adds.w	r4, ip, r4
 8000f8c:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 8000f90:	d213      	bcs.n	8000fba <__udivmoddi4+0x296>
 8000f92:	42a3      	cmp	r3, r4
 8000f94:	d911      	bls.n	8000fba <__udivmoddi4+0x296>
 8000f96:	3902      	subs	r1, #2
 8000f98:	4464      	add	r4, ip
 8000f9a:	1ae4      	subs	r4, r4, r3
 8000f9c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000fa0:	e739      	b.n	8000e16 <__udivmoddi4+0xf2>
 8000fa2:	4604      	mov	r4, r0
 8000fa4:	e6f0      	b.n	8000d88 <__udivmoddi4+0x64>
 8000fa6:	4608      	mov	r0, r1
 8000fa8:	e706      	b.n	8000db8 <__udivmoddi4+0x94>
 8000faa:	45c8      	cmp	r8, r9
 8000fac:	d2ae      	bcs.n	8000f0c <__udivmoddi4+0x1e8>
 8000fae:	ebb9 0e02 	subs.w	lr, r9, r2
 8000fb2:	eb63 0c07 	sbc.w	ip, r3, r7
 8000fb6:	3801      	subs	r0, #1
 8000fb8:	e7a8      	b.n	8000f0c <__udivmoddi4+0x1e8>
 8000fba:	4631      	mov	r1, r6
 8000fbc:	e7ed      	b.n	8000f9a <__udivmoddi4+0x276>
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	e799      	b.n	8000ef6 <__udivmoddi4+0x1d2>
 8000fc2:	4630      	mov	r0, r6
 8000fc4:	e7d4      	b.n	8000f70 <__udivmoddi4+0x24c>
 8000fc6:	46d6      	mov	lr, sl
 8000fc8:	e77f      	b.n	8000eca <__udivmoddi4+0x1a6>
 8000fca:	4463      	add	r3, ip
 8000fcc:	3802      	subs	r0, #2
 8000fce:	e74d      	b.n	8000e6c <__udivmoddi4+0x148>
 8000fd0:	4606      	mov	r6, r0
 8000fd2:	4623      	mov	r3, r4
 8000fd4:	4608      	mov	r0, r1
 8000fd6:	e70f      	b.n	8000df8 <__udivmoddi4+0xd4>
 8000fd8:	3e02      	subs	r6, #2
 8000fda:	4463      	add	r3, ip
 8000fdc:	e730      	b.n	8000e40 <__udivmoddi4+0x11c>
 8000fde:	bf00      	nop

08000fe0 <__aeabi_idiv0>:
 8000fe0:	4770      	bx	lr
 8000fe2:	bf00      	nop

08000fe4 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b086      	sub	sp, #24
 8000fe8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000fea:	463b      	mov	r3, r7
 8000fec:	2200      	movs	r2, #0
 8000fee:	601a      	str	r2, [r3, #0]
 8000ff0:	605a      	str	r2, [r3, #4]
 8000ff2:	609a      	str	r2, [r3, #8]
 8000ff4:	60da      	str	r2, [r3, #12]
 8000ff6:	611a      	str	r2, [r3, #16]
 8000ff8:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000ffa:	4b29      	ldr	r3, [pc, #164]	@ (80010a0 <MX_ADC1_Init+0xbc>)
 8000ffc:	4a29      	ldr	r2, [pc, #164]	@ (80010a4 <MX_ADC1_Init+0xc0>)
 8000ffe:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 8001000:	4b27      	ldr	r3, [pc, #156]	@ (80010a0 <MX_ADC1_Init+0xbc>)
 8001002:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8001006:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001008:	4b25      	ldr	r3, [pc, #148]	@ (80010a0 <MX_ADC1_Init+0xbc>)
 800100a:	2200      	movs	r2, #0
 800100c:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800100e:	4b24      	ldr	r3, [pc, #144]	@ (80010a0 <MX_ADC1_Init+0xbc>)
 8001010:	2200      	movs	r2, #0
 8001012:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001014:	4b22      	ldr	r3, [pc, #136]	@ (80010a0 <MX_ADC1_Init+0xbc>)
 8001016:	2200      	movs	r2, #0
 8001018:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800101a:	4b21      	ldr	r3, [pc, #132]	@ (80010a0 <MX_ADC1_Init+0xbc>)
 800101c:	2204      	movs	r2, #4
 800101e:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001020:	4b1f      	ldr	r3, [pc, #124]	@ (80010a0 <MX_ADC1_Init+0xbc>)
 8001022:	2200      	movs	r2, #0
 8001024:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001026:	4b1e      	ldr	r3, [pc, #120]	@ (80010a0 <MX_ADC1_Init+0xbc>)
 8001028:	2200      	movs	r2, #0
 800102a:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 800102c:	4b1c      	ldr	r3, [pc, #112]	@ (80010a0 <MX_ADC1_Init+0xbc>)
 800102e:	2201      	movs	r2, #1
 8001030:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001032:	4b1b      	ldr	r3, [pc, #108]	@ (80010a0 <MX_ADC1_Init+0xbc>)
 8001034:	2200      	movs	r2, #0
 8001036:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800103a:	4b19      	ldr	r3, [pc, #100]	@ (80010a0 <MX_ADC1_Init+0xbc>)
 800103c:	2200      	movs	r2, #0
 800103e:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001040:	4b17      	ldr	r3, [pc, #92]	@ (80010a0 <MX_ADC1_Init+0xbc>)
 8001042:	2200      	movs	r2, #0
 8001044:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001046:	4b16      	ldr	r3, [pc, #88]	@ (80010a0 <MX_ADC1_Init+0xbc>)
 8001048:	2200      	movs	r2, #0
 800104a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800104e:	4b14      	ldr	r3, [pc, #80]	@ (80010a0 <MX_ADC1_Init+0xbc>)
 8001050:	2200      	movs	r2, #0
 8001052:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8001054:	4b12      	ldr	r3, [pc, #72]	@ (80010a0 <MX_ADC1_Init+0xbc>)
 8001056:	2200      	movs	r2, #0
 8001058:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800105c:	4810      	ldr	r0, [pc, #64]	@ (80010a0 <MX_ADC1_Init+0xbc>)
 800105e:	f001 f865 	bl	800212c <HAL_ADC_Init>
 8001062:	4603      	mov	r3, r0
 8001064:	2b00      	cmp	r3, #0
 8001066:	d001      	beq.n	800106c <MX_ADC1_Init+0x88>
  {
    Error_Handler();
 8001068:	f000 fb88 	bl	800177c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 800106c:	4b0e      	ldr	r3, [pc, #56]	@ (80010a8 <MX_ADC1_Init+0xc4>)
 800106e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001070:	2306      	movs	r3, #6
 8001072:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001074:	2300      	movs	r3, #0
 8001076:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001078:	237f      	movs	r3, #127	@ 0x7f
 800107a:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800107c:	2304      	movs	r3, #4
 800107e:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8001080:	2300      	movs	r3, #0
 8001082:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001084:	463b      	mov	r3, r7
 8001086:	4619      	mov	r1, r3
 8001088:	4805      	ldr	r0, [pc, #20]	@ (80010a0 <MX_ADC1_Init+0xbc>)
 800108a:	f001 fa91 	bl	80025b0 <HAL_ADC_ConfigChannel>
 800108e:	4603      	mov	r3, r0
 8001090:	2b00      	cmp	r3, #0
 8001092:	d001      	beq.n	8001098 <MX_ADC1_Init+0xb4>
  {
    Error_Handler();
 8001094:	f000 fb72 	bl	800177c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001098:	bf00      	nop
 800109a:	3718      	adds	r7, #24
 800109c:	46bd      	mov	sp, r7
 800109e:	bd80      	pop	{r7, pc}
 80010a0:	20000204 	.word	0x20000204
 80010a4:	50040000 	.word	0x50040000
 80010a8:	1d500080 	.word	0x1d500080

080010ac <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b09e      	sub	sp, #120	@ 0x78
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010b4:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80010b8:	2200      	movs	r2, #0
 80010ba:	601a      	str	r2, [r3, #0]
 80010bc:	605a      	str	r2, [r3, #4]
 80010be:	609a      	str	r2, [r3, #8]
 80010c0:	60da      	str	r2, [r3, #12]
 80010c2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80010c4:	f107 0310 	add.w	r3, r7, #16
 80010c8:	2254      	movs	r2, #84	@ 0x54
 80010ca:	2100      	movs	r1, #0
 80010cc:	4618      	mov	r0, r3
 80010ce:	f007 f8f9 	bl	80082c4 <memset>
  if(adcHandle->Instance==ADC1)
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	4a25      	ldr	r2, [pc, #148]	@ (800116c <HAL_ADC_MspInit+0xc0>)
 80010d8:	4293      	cmp	r3, r2
 80010da:	d143      	bne.n	8001164 <HAL_ADC_MspInit+0xb8>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80010dc:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80010e0:	613b      	str	r3, [r7, #16]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 80010e2:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80010e6:	65bb      	str	r3, [r7, #88]	@ 0x58
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 80010e8:	2301      	movs	r3, #1
 80010ea:	617b      	str	r3, [r7, #20]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 80010ec:	2301      	movs	r3, #1
 80010ee:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
 80010f0:	2310      	movs	r3, #16
 80010f2:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 80010f4:	2307      	movs	r3, #7
 80010f6:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 80010f8:	2302      	movs	r3, #2
 80010fa:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 80010fc:	2302      	movs	r3, #2
 80010fe:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8001100:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001104:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001106:	f107 0310 	add.w	r3, r7, #16
 800110a:	4618      	mov	r0, r3
 800110c:	f003 f87e 	bl	800420c <HAL_RCCEx_PeriphCLKConfig>
 8001110:	4603      	mov	r3, r0
 8001112:	2b00      	cmp	r3, #0
 8001114:	d001      	beq.n	800111a <HAL_ADC_MspInit+0x6e>
    {
      Error_Handler();
 8001116:	f000 fb31 	bl	800177c <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 800111a:	4b15      	ldr	r3, [pc, #84]	@ (8001170 <HAL_ADC_MspInit+0xc4>)
 800111c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800111e:	4a14      	ldr	r2, [pc, #80]	@ (8001170 <HAL_ADC_MspInit+0xc4>)
 8001120:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001124:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001126:	4b12      	ldr	r3, [pc, #72]	@ (8001170 <HAL_ADC_MspInit+0xc4>)
 8001128:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800112a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800112e:	60fb      	str	r3, [r7, #12]
 8001130:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001132:	4b0f      	ldr	r3, [pc, #60]	@ (8001170 <HAL_ADC_MspInit+0xc4>)
 8001134:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001136:	4a0e      	ldr	r2, [pc, #56]	@ (8001170 <HAL_ADC_MspInit+0xc4>)
 8001138:	f043 0301 	orr.w	r3, r3, #1
 800113c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800113e:	4b0c      	ldr	r3, [pc, #48]	@ (8001170 <HAL_ADC_MspInit+0xc4>)
 8001140:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001142:	f003 0301 	and.w	r3, r3, #1
 8001146:	60bb      	str	r3, [r7, #8]
 8001148:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA2     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800114a:	2304      	movs	r3, #4
 800114c:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800114e:	230b      	movs	r3, #11
 8001150:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001152:	2300      	movs	r3, #0
 8001154:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001156:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800115a:	4619      	mov	r1, r3
 800115c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001160:	f002 f81e 	bl	80031a0 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001164:	bf00      	nop
 8001166:	3778      	adds	r7, #120	@ 0x78
 8001168:	46bd      	mov	sp, r7
 800116a:	bd80      	pop	{r7, pc}
 800116c:	50040000 	.word	0x50040000
 8001170:	40021000 	.word	0x40021000

08001174 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	b088      	sub	sp, #32
 8001178:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800117a:	f107 030c 	add.w	r3, r7, #12
 800117e:	2200      	movs	r2, #0
 8001180:	601a      	str	r2, [r3, #0]
 8001182:	605a      	str	r2, [r3, #4]
 8001184:	609a      	str	r2, [r3, #8]
 8001186:	60da      	str	r2, [r3, #12]
 8001188:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800118a:	4b2c      	ldr	r3, [pc, #176]	@ (800123c <MX_GPIO_Init+0xc8>)
 800118c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800118e:	4a2b      	ldr	r2, [pc, #172]	@ (800123c <MX_GPIO_Init+0xc8>)
 8001190:	f043 0301 	orr.w	r3, r3, #1
 8001194:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001196:	4b29      	ldr	r3, [pc, #164]	@ (800123c <MX_GPIO_Init+0xc8>)
 8001198:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800119a:	f003 0301 	and.w	r3, r3, #1
 800119e:	60bb      	str	r3, [r7, #8]
 80011a0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011a2:	4b26      	ldr	r3, [pc, #152]	@ (800123c <MX_GPIO_Init+0xc8>)
 80011a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011a6:	4a25      	ldr	r2, [pc, #148]	@ (800123c <MX_GPIO_Init+0xc8>)
 80011a8:	f043 0302 	orr.w	r3, r3, #2
 80011ac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011ae:	4b23      	ldr	r3, [pc, #140]	@ (800123c <MX_GPIO_Init+0xc8>)
 80011b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011b2:	f003 0302 	and.w	r3, r3, #2
 80011b6:	607b      	str	r3, [r7, #4]
 80011b8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, VBase_Pin|Sense_CuttOff_Pin, GPIO_PIN_RESET);
 80011ba:	2200      	movs	r2, #0
 80011bc:	2118      	movs	r1, #24
 80011be:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80011c2:	f002 f957 	bl	8003474 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80011c6:	2200      	movs	r2, #0
 80011c8:	2102      	movs	r1, #2
 80011ca:	481d      	ldr	r0, [pc, #116]	@ (8001240 <MX_GPIO_Init+0xcc>)
 80011cc:	f002 f952 	bl	8003474 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = VBase_Pin|Sense_CuttOff_Pin;
 80011d0:	2318      	movs	r3, #24
 80011d2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011d4:	2301      	movs	r3, #1
 80011d6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011d8:	2300      	movs	r3, #0
 80011da:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011dc:	2300      	movs	r3, #0
 80011de:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011e0:	f107 030c 	add.w	r3, r7, #12
 80011e4:	4619      	mov	r1, r3
 80011e6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80011ea:	f001 ffd9 	bl	80031a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Switch_Pin;
 80011ee:	2301      	movs	r3, #1
 80011f0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80011f2:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80011f6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011f8:	2300      	movs	r3, #0
 80011fa:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(Switch_GPIO_Port, &GPIO_InitStruct);
 80011fc:	f107 030c 	add.w	r3, r7, #12
 8001200:	4619      	mov	r1, r3
 8001202:	480f      	ldr	r0, [pc, #60]	@ (8001240 <MX_GPIO_Init+0xcc>)
 8001204:	f001 ffcc 	bl	80031a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_Pin;
 8001208:	2302      	movs	r3, #2
 800120a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800120c:	2301      	movs	r3, #1
 800120e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001210:	2300      	movs	r3, #0
 8001212:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001214:	2300      	movs	r3, #0
 8001216:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001218:	f107 030c 	add.w	r3, r7, #12
 800121c:	4619      	mov	r1, r3
 800121e:	4808      	ldr	r0, [pc, #32]	@ (8001240 <MX_GPIO_Init+0xcc>)
 8001220:	f001 ffbe 	bl	80031a0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8001224:	2200      	movs	r2, #0
 8001226:	2100      	movs	r1, #0
 8001228:	2006      	movs	r0, #6
 800122a:	f001 ff04 	bl	8003036 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 800122e:	2006      	movs	r0, #6
 8001230:	f001 ff1d 	bl	800306e <HAL_NVIC_EnableIRQ>

}
 8001234:	bf00      	nop
 8001236:	3720      	adds	r7, #32
 8001238:	46bd      	mov	sp, r7
 800123a:	bd80      	pop	{r7, pc}
 800123c:	40021000 	.word	0x40021000
 8001240:	48000400 	.word	0x48000400

08001244 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001244:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001248:	b084      	sub	sp, #16
 800124a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800124c:	f000 fd0d 	bl	8001c6a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001250:	f000 f8ce 	bl	80013f0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001254:	f7ff ff8e 	bl	8001174 <MX_GPIO_Init>
  MX_ADC1_Init();
 8001258:	f7ff fec4 	bl	8000fe4 <MX_ADC1_Init>
  MX_USART1_UART_Init();
 800125c:	f000 fc4c 	bl	8001af8 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 8001260:	f000 fbd8 	bl	8001a14 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start_IT(&htim2);
 8001264:	4856      	ldr	r0, [pc, #344]	@ (80013c0 <main+0x17c>)
 8001266:	f003 fb11 	bl	800488c <HAL_TIM_Base_Start_IT>
  HAL_UART_Receive_IT(&huart1, (uint8_t*)rx_buffer, sizeof(rx_buffer));
 800126a:	2206      	movs	r2, #6
 800126c:	4955      	ldr	r1, [pc, #340]	@ (80013c4 <main+0x180>)
 800126e:	4856      	ldr	r0, [pc, #344]	@ (80013c8 <main+0x184>)
 8001270:	f003 ffbe 	bl	80051f0 <HAL_UART_Receive_IT>
 // requestSerialNumberLow();

  // Exit command mode
 // exitCommandMode();

  const int SAMPLE_COUNT = 250; // Number of samples to take for RMS
 8001274:	23fa      	movs	r3, #250	@ 0xfa
 8001276:	60bb      	str	r3, [r7, #8]
  float samples[SAMPLE_COUNT];
 8001278:	68bb      	ldr	r3, [r7, #8]
 800127a:	3b01      	subs	r3, #1
 800127c:	607b      	str	r3, [r7, #4]
 800127e:	68bb      	ldr	r3, [r7, #8]
 8001280:	2200      	movs	r2, #0
 8001282:	4698      	mov	r8, r3
 8001284:	4691      	mov	r9, r2
 8001286:	f04f 0200 	mov.w	r2, #0
 800128a:	f04f 0300 	mov.w	r3, #0
 800128e:	ea4f 1349 	mov.w	r3, r9, lsl #5
 8001292:	ea43 63d8 	orr.w	r3, r3, r8, lsr #27
 8001296:	ea4f 1248 	mov.w	r2, r8, lsl #5
 800129a:	68bb      	ldr	r3, [r7, #8]
 800129c:	2200      	movs	r2, #0
 800129e:	461c      	mov	r4, r3
 80012a0:	4615      	mov	r5, r2
 80012a2:	f04f 0200 	mov.w	r2, #0
 80012a6:	f04f 0300 	mov.w	r3, #0
 80012aa:	016b      	lsls	r3, r5, #5
 80012ac:	ea43 63d4 	orr.w	r3, r3, r4, lsr #27
 80012b0:	0162      	lsls	r2, r4, #5
 80012b2:	68bb      	ldr	r3, [r7, #8]
 80012b4:	009b      	lsls	r3, r3, #2
 80012b6:	3307      	adds	r3, #7
 80012b8:	08db      	lsrs	r3, r3, #3
 80012ba:	00db      	lsls	r3, r3, #3
 80012bc:	ebad 0d03 	sub.w	sp, sp, r3
 80012c0:	466b      	mov	r3, sp
 80012c2:	3303      	adds	r3, #3
 80012c4:	089b      	lsrs	r3, r3, #2
 80012c6:	009b      	lsls	r3, r3, #2
 80012c8:	603b      	str	r3, [r7, #0]
  HAL_GPIO_WritePin(GPIOA, Sense_CuttOff_Pin, GPIO_PIN_SET);
 80012ca:	2201      	movs	r2, #1
 80012cc:	2110      	movs	r1, #16
 80012ce:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80012d2:	f002 f8cf 	bl	8003474 <HAL_GPIO_WritePin>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

		if(data_received_flag)
 80012d6:	4b3d      	ldr	r3, [pc, #244]	@ (80013cc <main+0x188>)
 80012d8:	781b      	ldrb	r3, [r3, #0]
 80012da:	b2db      	uxtb	r3, r3
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d0fa      	beq.n	80012d6 <main+0x92>
		{
			// called parse received data
			slAddress = Parse_RxSLData((uint8_t*)RxData);
 80012e0:	483b      	ldr	r0, [pc, #236]	@ (80013d0 <main+0x18c>)
 80012e2:	f000 f9af 	bl	8001644 <Parse_RxSLData>
 80012e6:	4603      	mov	r3, r0
 80012e8:	4a3a      	ldr	r2, [pc, #232]	@ (80013d4 <main+0x190>)
 80012ea:	6013      	str	r3, [r2, #0]
			Control = RxData[4];   // extract command information
 80012ec:	4b38      	ldr	r3, [pc, #224]	@ (80013d0 <main+0x18c>)
 80012ee:	791a      	ldrb	r2, [r3, #4]
 80012f0:	4b39      	ldr	r3, [pc, #228]	@ (80013d8 <main+0x194>)
 80012f2:	701a      	strb	r2, [r3, #0]
			Data = RxData[5];
 80012f4:	4b36      	ldr	r3, [pc, #216]	@ (80013d0 <main+0x18c>)
 80012f6:	795a      	ldrb	r2, [r3, #5]
 80012f8:	4b38      	ldr	r3, [pc, #224]	@ (80013dc <main+0x198>)
 80012fa:	701a      	strb	r2, [r3, #0]
			if(Control == 0xC0){
 80012fc:	4b36      	ldr	r3, [pc, #216]	@ (80013d8 <main+0x194>)
 80012fe:	781b      	ldrb	r3, [r3, #0]
 8001300:	2bc0      	cmp	r3, #192	@ 0xc0
 8001302:	d115      	bne.n	8001330 <main+0xec>
				if(Data == 0x0F){
 8001304:	4b35      	ldr	r3, [pc, #212]	@ (80013dc <main+0x198>)
 8001306:	781b      	ldrb	r3, [r3, #0]
 8001308:	2b0f      	cmp	r3, #15
 800130a:	d106      	bne.n	800131a <main+0xd6>
					  if(loadActive){
 800130c:	4b34      	ldr	r3, [pc, #208]	@ (80013e0 <main+0x19c>)
 800130e:	781b      	ldrb	r3, [r3, #0]
 8001310:	2b00      	cmp	r3, #0
 8001312:	d14b      	bne.n	80013ac <main+0x168>
						  ;
					  }else{
						  Enable_Load();
 8001314:	f000 f96a 	bl	80015ec <Enable_Load>
 8001318:	e048      	b.n	80013ac <main+0x168>
					  }
				}else if(Data == 0x0A){
 800131a:	4b30      	ldr	r3, [pc, #192]	@ (80013dc <main+0x198>)
 800131c:	781b      	ldrb	r3, [r3, #0]
 800131e:	2b0a      	cmp	r3, #10
 8001320:	d144      	bne.n	80013ac <main+0x168>
					  if(loadActive){
 8001322:	4b2f      	ldr	r3, [pc, #188]	@ (80013e0 <main+0x19c>)
 8001324:	781b      	ldrb	r3, [r3, #0]
 8001326:	2b00      	cmp	r3, #0
 8001328:	d040      	beq.n	80013ac <main+0x168>
						  Disable_Load();
 800132a:	f000 f975 	bl	8001618 <Disable_Load>
 800132e:	e03d      	b.n	80013ac <main+0x168>
					  }else{
						  ;
					  }
				}
			}
			else if(Control == 0xFF){
 8001330:	4b29      	ldr	r3, [pc, #164]	@ (80013d8 <main+0x194>)
 8001332:	781b      	ldrb	r3, [r3, #0]
 8001334:	2bff      	cmp	r3, #255	@ 0xff
 8001336:	d139      	bne.n	80013ac <main+0x168>
				if(Data == 0x01){
 8001338:	4b28      	ldr	r3, [pc, #160]	@ (80013dc <main+0x198>)
 800133a:	781b      	ldrb	r3, [r3, #0]
 800133c:	2b01      	cmp	r3, #1
 800133e:	d135      	bne.n	80013ac <main+0x168>
					//Take sample of 500 current readings
					for (int i = 0; i < SAMPLE_COUNT; i++) {
 8001340:	2300      	movs	r3, #0
 8001342:	60fb      	str	r3, [r7, #12]
 8001344:	e00f      	b.n	8001366 <main+0x122>
							samples[i] = Read_ADC();
 8001346:	f000 f8a7 	bl	8001498 <Read_ADC>
 800134a:	eef0 7a40 	vmov.f32	s15, s0
 800134e:	683a      	ldr	r2, [r7, #0]
 8001350:	68fb      	ldr	r3, [r7, #12]
 8001352:	009b      	lsls	r3, r3, #2
 8001354:	4413      	add	r3, r2
 8001356:	edc3 7a00 	vstr	s15, [r3]
							HAL_Delay(1);
 800135a:	2001      	movs	r0, #1
 800135c:	f000 fcfa 	bl	8001d54 <HAL_Delay>
					for (int i = 0; i < SAMPLE_COUNT; i++) {
 8001360:	68fb      	ldr	r3, [r7, #12]
 8001362:	3301      	adds	r3, #1
 8001364:	60fb      	str	r3, [r7, #12]
 8001366:	68fa      	ldr	r2, [r7, #12]
 8001368:	68bb      	ldr	r3, [r7, #8]
 800136a:	429a      	cmp	r2, r3
 800136c:	dbeb      	blt.n	8001346 <main+0x102>
					}
					currentRMS = Calculate_RMS(samples, SAMPLE_COUNT); // Calculate the RMS value
 800136e:	68b9      	ldr	r1, [r7, #8]
 8001370:	6838      	ldr	r0, [r7, #0]
 8001372:	f000 f8f3 	bl	800155c <Calculate_RMS>
 8001376:	eef0 7a40 	vmov.f32	s15, s0
 800137a:	4b1a      	ldr	r3, [pc, #104]	@ (80013e4 <main+0x1a0>)
 800137c:	edc3 7a00 	vstr	s15, [r3]

				    sprintf(buffer, "%.2f", currentRMS);  // Format float to a string
 8001380:	4b18      	ldr	r3, [pc, #96]	@ (80013e4 <main+0x1a0>)
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	4618      	mov	r0, r3
 8001386:	f7ff f8df 	bl	8000548 <__aeabi_f2d>
 800138a:	4602      	mov	r2, r0
 800138c:	460b      	mov	r3, r1
 800138e:	4916      	ldr	r1, [pc, #88]	@ (80013e8 <main+0x1a4>)
 8001390:	4816      	ldr	r0, [pc, #88]	@ (80013ec <main+0x1a8>)
 8001392:	f006 f81f 	bl	80073d4 <siprintf>
				    HAL_UART_Transmit(&huart1, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
 8001396:	4815      	ldr	r0, [pc, #84]	@ (80013ec <main+0x1a8>)
 8001398:	f7fe ff6a 	bl	8000270 <strlen>
 800139c:	4603      	mov	r3, r0
 800139e:	b29a      	uxth	r2, r3
 80013a0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80013a4:	4911      	ldr	r1, [pc, #68]	@ (80013ec <main+0x1a8>)
 80013a6:	4808      	ldr	r0, [pc, #32]	@ (80013c8 <main+0x184>)
 80013a8:	f003 fe98 	bl	80050dc <HAL_UART_Transmit>
				}
			}
			// Debug: Log the data to confirm reception
			data_received_flag = 0;  // resets received status to expect new data
 80013ac:	4b07      	ldr	r3, [pc, #28]	@ (80013cc <main+0x188>)
 80013ae:	2200      	movs	r2, #0
 80013b0:	701a      	strb	r2, [r3, #0]
			HAL_UART_Receive_IT(&huart1, rx_buffer, Data_BUFFER_SIZE);
 80013b2:	2206      	movs	r2, #6
 80013b4:	4903      	ldr	r1, [pc, #12]	@ (80013c4 <main+0x180>)
 80013b6:	4804      	ldr	r0, [pc, #16]	@ (80013c8 <main+0x184>)
 80013b8:	f003 ff1a 	bl	80051f0 <HAL_UART_Receive_IT>
		if(data_received_flag)
 80013bc:	e78b      	b.n	80012d6 <main+0x92>
 80013be:	bf00      	nop
 80013c0:	200002a0 	.word	0x200002a0
 80013c4:	2000026c 	.word	0x2000026c
 80013c8:	200002ec 	.word	0x200002ec
 80013cc:	20000269 	.word	0x20000269
 80013d0:	20000274 	.word	0x20000274
 80013d4:	2000027c 	.word	0x2000027c
 80013d8:	20000280 	.word	0x20000280
 80013dc:	20000281 	.word	0x20000281
 80013e0:	20000268 	.word	0x20000268
 80013e4:	20000284 	.word	0x20000284
 80013e8:	0800aff0 	.word	0x0800aff0
 80013ec:	20000290 	.word	0x20000290

080013f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b096      	sub	sp, #88	@ 0x58
 80013f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013f6:	f107 0314 	add.w	r3, r7, #20
 80013fa:	2244      	movs	r2, #68	@ 0x44
 80013fc:	2100      	movs	r1, #0
 80013fe:	4618      	mov	r0, r3
 8001400:	f006 ff60 	bl	80082c4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001404:	463b      	mov	r3, r7
 8001406:	2200      	movs	r2, #0
 8001408:	601a      	str	r2, [r3, #0]
 800140a:	605a      	str	r2, [r3, #4]
 800140c:	609a      	str	r2, [r3, #8]
 800140e:	60da      	str	r2, [r3, #12]
 8001410:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001412:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001416:	f002 f86b 	bl	80034f0 <HAL_PWREx_ControlVoltageScaling>
 800141a:	4603      	mov	r3, r0
 800141c:	2b00      	cmp	r3, #0
 800141e:	d001      	beq.n	8001424 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001420:	f000 f9ac 	bl	800177c <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8001424:	2310      	movs	r3, #16
 8001426:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001428:	2301      	movs	r3, #1
 800142a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800142c:	2300      	movs	r3, #0
 800142e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001430:	2360      	movs	r3, #96	@ 0x60
 8001432:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001434:	2302      	movs	r3, #2
 8001436:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001438:	2301      	movs	r3, #1
 800143a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800143c:	2301      	movs	r3, #1
 800143e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 36;
 8001440:	2324      	movs	r3, #36	@ 0x24
 8001442:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001444:	2307      	movs	r3, #7
 8001446:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001448:	2302      	movs	r3, #2
 800144a:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800144c:	2302      	movs	r3, #2
 800144e:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001450:	f107 0314 	add.w	r3, r7, #20
 8001454:	4618      	mov	r0, r3
 8001456:	f002 f8a1 	bl	800359c <HAL_RCC_OscConfig>
 800145a:	4603      	mov	r3, r0
 800145c:	2b00      	cmp	r3, #0
 800145e:	d001      	beq.n	8001464 <SystemClock_Config+0x74>
  {
    Error_Handler();
 8001460:	f000 f98c 	bl	800177c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001464:	230f      	movs	r3, #15
 8001466:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001468:	2303      	movs	r3, #3
 800146a:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800146c:	2300      	movs	r3, #0
 800146e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001470:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001474:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001476:	2300      	movs	r3, #0
 8001478:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800147a:	463b      	mov	r3, r7
 800147c:	2104      	movs	r1, #4
 800147e:	4618      	mov	r0, r3
 8001480:	f002 fca0 	bl	8003dc4 <HAL_RCC_ClockConfig>
 8001484:	4603      	mov	r3, r0
 8001486:	2b00      	cmp	r3, #0
 8001488:	d001      	beq.n	800148e <SystemClock_Config+0x9e>
  {
    Error_Handler();
 800148a:	f000 f977 	bl	800177c <Error_Handler>
  }
}
 800148e:	bf00      	nop
 8001490:	3758      	adds	r7, #88	@ 0x58
 8001492:	46bd      	mov	sp, r7
 8001494:	bd80      	pop	{r7, pc}
	...

08001498 <Read_ADC>:

/* USER CODE BEGIN 4 */

// Function to read ADC value
float Read_ADC(void)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	b084      	sub	sp, #16
 800149c:	af00      	add	r7, sp, #0
    HAL_ADC_Start(&hadc1);  // Start ADC conversion
 800149e:	482c      	ldr	r0, [pc, #176]	@ (8001550 <Read_ADC+0xb8>)
 80014a0:	f000 ff86 	bl	80023b0 <HAL_ADC_Start>
    HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);  // Wait for conversion to finish
 80014a4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80014a8:	4829      	ldr	r0, [pc, #164]	@ (8001550 <Read_ADC+0xb8>)
 80014aa:	f000 ffe4 	bl	8002476 <HAL_ADC_PollForConversion>
     adcValue = HAL_ADC_GetValue(&hadc1);  // Get the ADC value
 80014ae:	4828      	ldr	r0, [pc, #160]	@ (8001550 <Read_ADC+0xb8>)
 80014b0:	f001 f870 	bl	8002594 <HAL_ADC_GetValue>
 80014b4:	4603      	mov	r3, r0
 80014b6:	b29a      	uxth	r2, r3
 80014b8:	4b26      	ldr	r3, [pc, #152]	@ (8001554 <Read_ADC+0xbc>)
 80014ba:	801a      	strh	r2, [r3, #0]

    volatile float voltage = (adcValue / ADC_RESOLUTION) * 3.3;  // Convert ADC value to voltage
 80014bc:	4b25      	ldr	r3, [pc, #148]	@ (8001554 <Read_ADC+0xbc>)
 80014be:	881b      	ldrh	r3, [r3, #0]
 80014c0:	b29b      	uxth	r3, r3
 80014c2:	4618      	mov	r0, r3
 80014c4:	f7ff f82e 	bl	8000524 <__aeabi_i2d>
 80014c8:	a31b      	add	r3, pc, #108	@ (adr r3, 8001538 <Read_ADC+0xa0>)
 80014ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014ce:	f7ff f9bd 	bl	800084c <__aeabi_ddiv>
 80014d2:	4602      	mov	r2, r0
 80014d4:	460b      	mov	r3, r1
 80014d6:	4610      	mov	r0, r2
 80014d8:	4619      	mov	r1, r3
 80014da:	a319      	add	r3, pc, #100	@ (adr r3, 8001540 <Read_ADC+0xa8>)
 80014dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014e0:	f7ff f88a 	bl	80005f8 <__aeabi_dmul>
 80014e4:	4602      	mov	r2, r0
 80014e6:	460b      	mov	r3, r1
 80014e8:	4610      	mov	r0, r2
 80014ea:	4619      	mov	r1, r3
 80014ec:	f7ff fb7c 	bl	8000be8 <__aeabi_d2f>
 80014f0:	4603      	mov	r3, r0
 80014f2:	607b      	str	r3, [r7, #4]
    float zeroCurrentVoltage = V_REF / 2.0;      // Sensor outputs 0.5 * Vcc at zero current
 80014f4:	4b18      	ldr	r3, [pc, #96]	@ (8001558 <Read_ADC+0xc0>)
 80014f6:	60fb      	str	r3, [r7, #12]
    // Calculate current using sensor sensitivity (mV/A)
    float current = (voltage - zeroCurrentVoltage) / SENSITIVITY;  // in Amps
 80014f8:	ed97 7a01 	vldr	s14, [r7, #4]
 80014fc:	edd7 7a03 	vldr	s15, [r7, #12]
 8001500:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001504:	ee17 0a90 	vmov	r0, s15
 8001508:	f7ff f81e 	bl	8000548 <__aeabi_f2d>
 800150c:	a30e      	add	r3, pc, #56	@ (adr r3, 8001548 <Read_ADC+0xb0>)
 800150e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001512:	f7ff f99b 	bl	800084c <__aeabi_ddiv>
 8001516:	4602      	mov	r2, r0
 8001518:	460b      	mov	r3, r1
 800151a:	4610      	mov	r0, r2
 800151c:	4619      	mov	r1, r3
 800151e:	f7ff fb63 	bl	8000be8 <__aeabi_d2f>
 8001522:	4603      	mov	r3, r0
 8001524:	60bb      	str	r3, [r7, #8]


    return current;
 8001526:	68bb      	ldr	r3, [r7, #8]
 8001528:	ee07 3a90 	vmov	s15, r3
}
 800152c:	eeb0 0a67 	vmov.f32	s0, s15
 8001530:	3710      	adds	r7, #16
 8001532:	46bd      	mov	sp, r7
 8001534:	bd80      	pop	{r7, pc}
 8001536:	bf00      	nop
 8001538:	00000000 	.word	0x00000000
 800153c:	40affe00 	.word	0x40affe00
 8001540:	66666666 	.word	0x66666666
 8001544:	400a6666 	.word	0x400a6666
 8001548:	9999999a 	.word	0x9999999a
 800154c:	3fb99999 	.word	0x3fb99999
 8001550:	20000204 	.word	0x20000204
 8001554:	20000288 	.word	0x20000288
 8001558:	3fd33333 	.word	0x3fd33333

0800155c <Calculate_RMS>:
// Function to calculate the RMS value of the sampled current
float Calculate_RMS(float samples[], int sampleCount) {
 800155c:	b580      	push	{r7, lr}
 800155e:	b084      	sub	sp, #16
 8001560:	af00      	add	r7, sp, #0
 8001562:	6078      	str	r0, [r7, #4]
 8001564:	6039      	str	r1, [r7, #0]
    float sumSquares = 0;
 8001566:	f04f 0300 	mov.w	r3, #0
 800156a:	60fb      	str	r3, [r7, #12]

    for (int i = 0; i < sampleCount; i++) {
 800156c:	2300      	movs	r3, #0
 800156e:	60bb      	str	r3, [r7, #8]
 8001570:	e016      	b.n	80015a0 <Calculate_RMS+0x44>
        sumSquares += samples[i] * samples[i];
 8001572:	68bb      	ldr	r3, [r7, #8]
 8001574:	009b      	lsls	r3, r3, #2
 8001576:	687a      	ldr	r2, [r7, #4]
 8001578:	4413      	add	r3, r2
 800157a:	ed93 7a00 	vldr	s14, [r3]
 800157e:	68bb      	ldr	r3, [r7, #8]
 8001580:	009b      	lsls	r3, r3, #2
 8001582:	687a      	ldr	r2, [r7, #4]
 8001584:	4413      	add	r3, r2
 8001586:	edd3 7a00 	vldr	s15, [r3]
 800158a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800158e:	ed97 7a03 	vldr	s14, [r7, #12]
 8001592:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001596:	edc7 7a03 	vstr	s15, [r7, #12]
    for (int i = 0; i < sampleCount; i++) {
 800159a:	68bb      	ldr	r3, [r7, #8]
 800159c:	3301      	adds	r3, #1
 800159e:	60bb      	str	r3, [r7, #8]
 80015a0:	68ba      	ldr	r2, [r7, #8]
 80015a2:	683b      	ldr	r3, [r7, #0]
 80015a4:	429a      	cmp	r2, r3
 80015a6:	dbe4      	blt.n	8001572 <Calculate_RMS+0x16>
    }

    // Return the square root of the mean of the squares (RMS value)
    return sqrt(sumSquares / sampleCount);
 80015a8:	683b      	ldr	r3, [r7, #0]
 80015aa:	ee07 3a90 	vmov	s15, r3
 80015ae:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80015b2:	ed97 7a03 	vldr	s14, [r7, #12]
 80015b6:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80015ba:	ee16 0a90 	vmov	r0, s13
 80015be:	f7fe ffc3 	bl	8000548 <__aeabi_f2d>
 80015c2:	4602      	mov	r2, r0
 80015c4:	460b      	mov	r3, r1
 80015c6:	ec43 2b10 	vmov	d0, r2, r3
 80015ca:	f009 fbff 	bl	800adcc <sqrt>
 80015ce:	ec53 2b10 	vmov	r2, r3, d0
 80015d2:	4610      	mov	r0, r2
 80015d4:	4619      	mov	r1, r3
 80015d6:	f7ff fb07 	bl	8000be8 <__aeabi_d2f>
 80015da:	4603      	mov	r3, r0
 80015dc:	ee07 3a90 	vmov	s15, r3
}
 80015e0:	eeb0 0a67 	vmov.f32	s0, s15
 80015e4:	3710      	adds	r7, #16
 80015e6:	46bd      	mov	sp, r7
 80015e8:	bd80      	pop	{r7, pc}
	...

080015ec <Enable_Load>:
/*
 * Enable Load when Load is disabled
 * Turn on Onboard LED
 */
void Enable_Load(void)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	af00      	add	r7, sp, #0
	loadActive = 1;
 80015f0:	4b07      	ldr	r3, [pc, #28]	@ (8001610 <Enable_Load+0x24>)
 80015f2:	2201      	movs	r2, #1
 80015f4:	701a      	strb	r2, [r3, #0]

	HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, SET); //engage relay
 80015f6:	2201      	movs	r2, #1
 80015f8:	2102      	movs	r1, #2
 80015fa:	4806      	ldr	r0, [pc, #24]	@ (8001614 <Enable_Load+0x28>)
 80015fc:	f001 ff3a 	bl	8003474 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, VBase_Pin, SET); // turn on LEDs
 8001600:	2201      	movs	r2, #1
 8001602:	2108      	movs	r1, #8
 8001604:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001608:	f001 ff34 	bl	8003474 <HAL_GPIO_WritePin>
}
 800160c:	bf00      	nop
 800160e:	bd80      	pop	{r7, pc}
 8001610:	20000268 	.word	0x20000268
 8001614:	48000400 	.word	0x48000400

08001618 <Disable_Load>:
/*
 * Disable Load when Load is active
 * Turn off Onboard LED
 */
void Disable_Load(void)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	af00      	add	r7, sp, #0
	loadActive = 0;
 800161c:	4b07      	ldr	r3, [pc, #28]	@ (800163c <Disable_Load+0x24>)
 800161e:	2200      	movs	r2, #0
 8001620:	701a      	strb	r2, [r3, #0]

	HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, RESET); // disengage relay
 8001622:	2200      	movs	r2, #0
 8001624:	2102      	movs	r1, #2
 8001626:	4806      	ldr	r0, [pc, #24]	@ (8001640 <Disable_Load+0x28>)
 8001628:	f001 ff24 	bl	8003474 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, VBase_Pin, RESET); // turn off LEDs
 800162c:	2200      	movs	r2, #0
 800162e:	2108      	movs	r1, #8
 8001630:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001634:	f001 ff1e 	bl	8003474 <HAL_GPIO_WritePin>
}
 8001638:	bf00      	nop
 800163a:	bd80      	pop	{r7, pc}
 800163c:	20000268 	.word	0x20000268
 8001640:	48000400 	.word	0x48000400

08001644 <Parse_RxSLData>:
/*
 * Parse Received Data for ATSL
 *
 */
uint32_t Parse_RxSLData(uint8_t data[])
{
 8001644:	b480      	push	{r7}
 8001646:	b085      	sub	sp, #20
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]
	uint32_t address = 0;
 800164c:	2300      	movs	r3, #0
 800164e:	60fb      	str	r3, [r7, #12]
    // Shift and merge the 4 bytes into a 32-bit integer
    address |= ((uint32_t)data[0] << 24);  // Most significant byte
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	781b      	ldrb	r3, [r3, #0]
 8001654:	061b      	lsls	r3, r3, #24
 8001656:	68fa      	ldr	r2, [r7, #12]
 8001658:	4313      	orrs	r3, r2
 800165a:	60fb      	str	r3, [r7, #12]
    address |= ((uint32_t)data[1] << 16);
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	3301      	adds	r3, #1
 8001660:	781b      	ldrb	r3, [r3, #0]
 8001662:	041b      	lsls	r3, r3, #16
 8001664:	68fa      	ldr	r2, [r7, #12]
 8001666:	4313      	orrs	r3, r2
 8001668:	60fb      	str	r3, [r7, #12]
    address |= ((uint32_t)data[2] << 8);
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	3302      	adds	r3, #2
 800166e:	781b      	ldrb	r3, [r3, #0]
 8001670:	021b      	lsls	r3, r3, #8
 8001672:	68fa      	ldr	r2, [r7, #12]
 8001674:	4313      	orrs	r3, r2
 8001676:	60fb      	str	r3, [r7, #12]
    address |= ((uint32_t)data[3] << 0);   // Least significant byte
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	3303      	adds	r3, #3
 800167c:	781b      	ldrb	r3, [r3, #0]
 800167e:	461a      	mov	r2, r3
 8001680:	68fb      	ldr	r3, [r7, #12]
 8001682:	4313      	orrs	r3, r2
 8001684:	60fb      	str	r3, [r7, #12]

    return address;
 8001686:	68fb      	ldr	r3, [r7, #12]
}
 8001688:	4618      	mov	r0, r3
 800168a:	3714      	adds	r7, #20
 800168c:	46bd      	mov	sp, r7
 800168e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001692:	4770      	bx	lr

08001694 <HAL_GPIO_EXTI_Callback>:

 void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	b084      	sub	sp, #16
 8001698:	af00      	add	r7, sp, #0
 800169a:	4603      	mov	r3, r0
 800169c:	80fb      	strh	r3, [r7, #6]
  /* Check if the power on button is pushed
   * if pushed when the load is active, it turns off the load and vice-versa
  */
	 if(GPIO_Pin == Switch_Pin)
 800169e:	88fb      	ldrh	r3, [r7, #6]
 80016a0:	2b01      	cmp	r3, #1
 80016a2:	d114      	bne.n	80016ce <HAL_GPIO_EXTI_Callback+0x3a>
	     {
	         /* Get the current time (in milliseconds) */
	         uint32_t currentTime = HAL_GetTick(); // HAL_GetTick() returns the system time in ms
 80016a4:	f000 fb4a 	bl	8001d3c <HAL_GetTick>
 80016a8:	60f8      	str	r0, [r7, #12]
	         /* Check if enough time has passed since the last press to consider this a valid press */
	         if((currentTime - lastDebounceTime) >= DEBOUNCE_DELAY_MS)
 80016aa:	4b0b      	ldr	r3, [pc, #44]	@ (80016d8 <HAL_GPIO_EXTI_Callback+0x44>)
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	68fa      	ldr	r2, [r7, #12]
 80016b0:	1ad3      	subs	r3, r2, r3
 80016b2:	2b31      	cmp	r3, #49	@ 0x31
 80016b4:	d90b      	bls.n	80016ce <HAL_GPIO_EXTI_Callback+0x3a>
	         {
	             /* Toggle the load state */
	             if(loadActive)
 80016b6:	4b09      	ldr	r3, [pc, #36]	@ (80016dc <HAL_GPIO_EXTI_Callback+0x48>)
 80016b8:	781b      	ldrb	r3, [r3, #0]
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d002      	beq.n	80016c4 <HAL_GPIO_EXTI_Callback+0x30>
	             {
	                 Disable_Load();
 80016be:	f7ff ffab 	bl	8001618 <Disable_Load>
 80016c2:	e001      	b.n	80016c8 <HAL_GPIO_EXTI_Callback+0x34>
	             }
	             else
	             {
	                 Enable_Load();
 80016c4:	f7ff ff92 	bl	80015ec <Enable_Load>
	             }
	             /* Update the last debounce time */
	             lastDebounceTime = currentTime;
 80016c8:	4a03      	ldr	r2, [pc, #12]	@ (80016d8 <HAL_GPIO_EXTI_Callback+0x44>)
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	6013      	str	r3, [r2, #0]
	         }
	     }
}
 80016ce:	bf00      	nop
 80016d0:	3710      	adds	r7, #16
 80016d2:	46bd      	mov	sp, r7
 80016d4:	bd80      	pop	{r7, pc}
 80016d6:	bf00      	nop
 80016d8:	2000028c 	.word	0x2000028c
 80016dc:	20000268 	.word	0x20000268

080016e0 <HAL_UART_RxCpltCallback>:
 /*
  * Receive interrupt callback function
  */

 void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
 {
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b082      	sub	sp, #8
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
     if (huart->Instance == USART1)  // Ensure it's USART1
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	4a18      	ldr	r2, [pc, #96]	@ (8001750 <HAL_UART_RxCpltCallback+0x70>)
 80016ee:	4293      	cmp	r3, r2
 80016f0:	d11a      	bne.n	8001728 <HAL_UART_RxCpltCallback+0x48>
     {
    	 data_received_flag = 1;    // Indicate data has been received
 80016f2:	4b18      	ldr	r3, [pc, #96]	@ (8001754 <HAL_UART_RxCpltCallback+0x74>)
 80016f4:	2201      	movs	r2, #1
 80016f6:	701a      	strb	r2, [r3, #0]

    	 memcpy(RxData, rx_buffer, Data_BUFFER_SIZE);  // Move the received data to the transmission buffer
 80016f8:	4b17      	ldr	r3, [pc, #92]	@ (8001758 <HAL_UART_RxCpltCallback+0x78>)
 80016fa:	4a18      	ldr	r2, [pc, #96]	@ (800175c <HAL_UART_RxCpltCallback+0x7c>)
 80016fc:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001700:	6018      	str	r0, [r3, #0]
 8001702:	3304      	adds	r3, #4
 8001704:	8019      	strh	r1, [r3, #0]
    	 memset(rx_buffer, 0, Data_BUFFER_SIZE); // Optionally clear the rx_buffer
 8001706:	2206      	movs	r2, #6
 8001708:	2100      	movs	r1, #0
 800170a:	4814      	ldr	r0, [pc, #80]	@ (800175c <HAL_UART_RxCpltCallback+0x7c>)
 800170c:	f006 fdda 	bl	80082c4 <memset>

    	 HAL_UART_Transmit(&huart1, "Data Received\n", 14, HAL_MAX_DELAY);
 8001710:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001714:	220e      	movs	r2, #14
 8001716:	4912      	ldr	r1, [pc, #72]	@ (8001760 <HAL_UART_RxCpltCallback+0x80>)
 8001718:	4812      	ldr	r0, [pc, #72]	@ (8001764 <HAL_UART_RxCpltCallback+0x84>)
 800171a:	f003 fcdf 	bl	80050dc <HAL_UART_Transmit>
         HAL_UART_Receive_IT(&huart1, rx_buffer, Data_BUFFER_SIZE);   // Re-enable receiving more data
 800171e:	2206      	movs	r2, #6
 8001720:	490e      	ldr	r1, [pc, #56]	@ (800175c <HAL_UART_RxCpltCallback+0x7c>)
 8001722:	4810      	ldr	r0, [pc, #64]	@ (8001764 <HAL_UART_RxCpltCallback+0x84>)
 8001724:	f003 fd64 	bl	80051f0 <HAL_UART_Receive_IT>
     }

     // Handle Overrun Error
     if (USART1->ISR & USART_ISR_ORE)
 8001728:	4b09      	ldr	r3, [pc, #36]	@ (8001750 <HAL_UART_RxCpltCallback+0x70>)
 800172a:	69db      	ldr	r3, [r3, #28]
 800172c:	f003 0308 	and.w	r3, r3, #8
 8001730:	2b00      	cmp	r3, #0
 8001732:	d008      	beq.n	8001746 <HAL_UART_RxCpltCallback+0x66>
     {
         // Read status register to clear ORE flag
         (void)USART1->ISR;  // Read status register
 8001734:	4b06      	ldr	r3, [pc, #24]	@ (8001750 <HAL_UART_RxCpltCallback+0x70>)
 8001736:	69db      	ldr	r3, [r3, #28]

         // Read data register to clear the ORE flag
         (void)USART1->RDR;
 8001738:	4b05      	ldr	r3, [pc, #20]	@ (8001750 <HAL_UART_RxCpltCallback+0x70>)
 800173a:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
         // Re-enable UART receive interrupt
         HAL_UART_Receive_IT(&huart1, rx_buffer, Data_BUFFER_SIZE);
 800173c:	2206      	movs	r2, #6
 800173e:	4907      	ldr	r1, [pc, #28]	@ (800175c <HAL_UART_RxCpltCallback+0x7c>)
 8001740:	4808      	ldr	r0, [pc, #32]	@ (8001764 <HAL_UART_RxCpltCallback+0x84>)
 8001742:	f003 fd55 	bl	80051f0 <HAL_UART_Receive_IT>

     }
 }
 8001746:	bf00      	nop
 8001748:	3708      	adds	r7, #8
 800174a:	46bd      	mov	sp, r7
 800174c:	bd80      	pop	{r7, pc}
 800174e:	bf00      	nop
 8001750:	40013800 	.word	0x40013800
 8001754:	20000269 	.word	0x20000269
 8001758:	20000274 	.word	0x20000274
 800175c:	2000026c 	.word	0x2000026c
 8001760:	0800b00c 	.word	0x0800b00c
 8001764:	200002ec 	.word	0x200002ec

08001768 <HAL_TIM_PeriodElapsedCallback>:

 void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 {
 8001768:	b480      	push	{r7}
 800176a:	b083      	sub	sp, #12
 800176c:	af00      	add	r7, sp, #0
 800176e:	6078      	str	r0, [r7, #4]
   {
     /* Transmit current value after .1 sec */

	   //HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
   }
 }
 8001770:	bf00      	nop
 8001772:	370c      	adds	r7, #12
 8001774:	46bd      	mov	sp, r7
 8001776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177a:	4770      	bx	lr

0800177c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800177c:	b480      	push	{r7}
 800177e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001780:	b672      	cpsid	i
}
 8001782:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001784:	bf00      	nop
 8001786:	e7fd      	b.n	8001784 <Error_Handler+0x8>

08001788 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001788:	b480      	push	{r7}
 800178a:	b083      	sub	sp, #12
 800178c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800178e:	4b0f      	ldr	r3, [pc, #60]	@ (80017cc <HAL_MspInit+0x44>)
 8001790:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001792:	4a0e      	ldr	r2, [pc, #56]	@ (80017cc <HAL_MspInit+0x44>)
 8001794:	f043 0301 	orr.w	r3, r3, #1
 8001798:	6613      	str	r3, [r2, #96]	@ 0x60
 800179a:	4b0c      	ldr	r3, [pc, #48]	@ (80017cc <HAL_MspInit+0x44>)
 800179c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800179e:	f003 0301 	and.w	r3, r3, #1
 80017a2:	607b      	str	r3, [r7, #4]
 80017a4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80017a6:	4b09      	ldr	r3, [pc, #36]	@ (80017cc <HAL_MspInit+0x44>)
 80017a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017aa:	4a08      	ldr	r2, [pc, #32]	@ (80017cc <HAL_MspInit+0x44>)
 80017ac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80017b0:	6593      	str	r3, [r2, #88]	@ 0x58
 80017b2:	4b06      	ldr	r3, [pc, #24]	@ (80017cc <HAL_MspInit+0x44>)
 80017b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017ba:	603b      	str	r3, [r7, #0]
 80017bc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80017be:	bf00      	nop
 80017c0:	370c      	adds	r7, #12
 80017c2:	46bd      	mov	sp, r7
 80017c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c8:	4770      	bx	lr
 80017ca:	bf00      	nop
 80017cc:	40021000 	.word	0x40021000

080017d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80017d0:	b480      	push	{r7}
 80017d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80017d4:	bf00      	nop
 80017d6:	e7fd      	b.n	80017d4 <NMI_Handler+0x4>

080017d8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80017d8:	b480      	push	{r7}
 80017da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80017dc:	bf00      	nop
 80017de:	e7fd      	b.n	80017dc <HardFault_Handler+0x4>

080017e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80017e0:	b480      	push	{r7}
 80017e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80017e4:	bf00      	nop
 80017e6:	e7fd      	b.n	80017e4 <MemManage_Handler+0x4>

080017e8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80017e8:	b480      	push	{r7}
 80017ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80017ec:	bf00      	nop
 80017ee:	e7fd      	b.n	80017ec <BusFault_Handler+0x4>

080017f0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80017f0:	b480      	push	{r7}
 80017f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80017f4:	bf00      	nop
 80017f6:	e7fd      	b.n	80017f4 <UsageFault_Handler+0x4>

080017f8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80017f8:	b480      	push	{r7}
 80017fa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80017fc:	bf00      	nop
 80017fe:	46bd      	mov	sp, r7
 8001800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001804:	4770      	bx	lr

08001806 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001806:	b480      	push	{r7}
 8001808:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800180a:	bf00      	nop
 800180c:	46bd      	mov	sp, r7
 800180e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001812:	4770      	bx	lr

08001814 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001814:	b480      	push	{r7}
 8001816:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001818:	bf00      	nop
 800181a:	46bd      	mov	sp, r7
 800181c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001820:	4770      	bx	lr

08001822 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001822:	b580      	push	{r7, lr}
 8001824:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001826:	f000 fa75 	bl	8001d14 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800182a:	bf00      	nop
 800182c:	bd80      	pop	{r7, pc}

0800182e <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 800182e:	b580      	push	{r7, lr}
 8001830:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Switch_Pin);
 8001832:	2001      	movs	r0, #1
 8001834:	f001 fe36 	bl	80034a4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8001838:	bf00      	nop
 800183a:	bd80      	pop	{r7, pc}

0800183c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001840:	4802      	ldr	r0, [pc, #8]	@ (800184c <TIM2_IRQHandler+0x10>)
 8001842:	f003 f877 	bl	8004934 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001846:	bf00      	nop
 8001848:	bd80      	pop	{r7, pc}
 800184a:	bf00      	nop
 800184c:	200002a0 	.word	0x200002a0

08001850 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001854:	4802      	ldr	r0, [pc, #8]	@ (8001860 <USART1_IRQHandler+0x10>)
 8001856:	f003 fd17 	bl	8005288 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800185a:	bf00      	nop
 800185c:	bd80      	pop	{r7, pc}
 800185e:	bf00      	nop
 8001860:	200002ec 	.word	0x200002ec

08001864 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001864:	b480      	push	{r7}
 8001866:	af00      	add	r7, sp, #0
  return 1;
 8001868:	2301      	movs	r3, #1
}
 800186a:	4618      	mov	r0, r3
 800186c:	46bd      	mov	sp, r7
 800186e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001872:	4770      	bx	lr

08001874 <_kill>:

int _kill(int pid, int sig)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	b082      	sub	sp, #8
 8001878:	af00      	add	r7, sp, #0
 800187a:	6078      	str	r0, [r7, #4]
 800187c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800187e:	f006 fd2d 	bl	80082dc <__errno>
 8001882:	4603      	mov	r3, r0
 8001884:	2216      	movs	r2, #22
 8001886:	601a      	str	r2, [r3, #0]
  return -1;
 8001888:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800188c:	4618      	mov	r0, r3
 800188e:	3708      	adds	r7, #8
 8001890:	46bd      	mov	sp, r7
 8001892:	bd80      	pop	{r7, pc}

08001894 <_exit>:

void _exit (int status)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	b082      	sub	sp, #8
 8001898:	af00      	add	r7, sp, #0
 800189a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800189c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80018a0:	6878      	ldr	r0, [r7, #4]
 80018a2:	f7ff ffe7 	bl	8001874 <_kill>
  while (1) {}    /* Make sure we hang here */
 80018a6:	bf00      	nop
 80018a8:	e7fd      	b.n	80018a6 <_exit+0x12>

080018aa <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80018aa:	b580      	push	{r7, lr}
 80018ac:	b086      	sub	sp, #24
 80018ae:	af00      	add	r7, sp, #0
 80018b0:	60f8      	str	r0, [r7, #12]
 80018b2:	60b9      	str	r1, [r7, #8]
 80018b4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018b6:	2300      	movs	r3, #0
 80018b8:	617b      	str	r3, [r7, #20]
 80018ba:	e00a      	b.n	80018d2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80018bc:	f3af 8000 	nop.w
 80018c0:	4601      	mov	r1, r0
 80018c2:	68bb      	ldr	r3, [r7, #8]
 80018c4:	1c5a      	adds	r2, r3, #1
 80018c6:	60ba      	str	r2, [r7, #8]
 80018c8:	b2ca      	uxtb	r2, r1
 80018ca:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018cc:	697b      	ldr	r3, [r7, #20]
 80018ce:	3301      	adds	r3, #1
 80018d0:	617b      	str	r3, [r7, #20]
 80018d2:	697a      	ldr	r2, [r7, #20]
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	429a      	cmp	r2, r3
 80018d8:	dbf0      	blt.n	80018bc <_read+0x12>
  }

  return len;
 80018da:	687b      	ldr	r3, [r7, #4]
}
 80018dc:	4618      	mov	r0, r3
 80018de:	3718      	adds	r7, #24
 80018e0:	46bd      	mov	sp, r7
 80018e2:	bd80      	pop	{r7, pc}

080018e4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	b086      	sub	sp, #24
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	60f8      	str	r0, [r7, #12]
 80018ec:	60b9      	str	r1, [r7, #8]
 80018ee:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018f0:	2300      	movs	r3, #0
 80018f2:	617b      	str	r3, [r7, #20]
 80018f4:	e009      	b.n	800190a <_write+0x26>
  {
    __io_putchar(*ptr++);
 80018f6:	68bb      	ldr	r3, [r7, #8]
 80018f8:	1c5a      	adds	r2, r3, #1
 80018fa:	60ba      	str	r2, [r7, #8]
 80018fc:	781b      	ldrb	r3, [r3, #0]
 80018fe:	4618      	mov	r0, r3
 8001900:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001904:	697b      	ldr	r3, [r7, #20]
 8001906:	3301      	adds	r3, #1
 8001908:	617b      	str	r3, [r7, #20]
 800190a:	697a      	ldr	r2, [r7, #20]
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	429a      	cmp	r2, r3
 8001910:	dbf1      	blt.n	80018f6 <_write+0x12>
  }
  return len;
 8001912:	687b      	ldr	r3, [r7, #4]
}
 8001914:	4618      	mov	r0, r3
 8001916:	3718      	adds	r7, #24
 8001918:	46bd      	mov	sp, r7
 800191a:	bd80      	pop	{r7, pc}

0800191c <_close>:

int _close(int file)
{
 800191c:	b480      	push	{r7}
 800191e:	b083      	sub	sp, #12
 8001920:	af00      	add	r7, sp, #0
 8001922:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001924:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001928:	4618      	mov	r0, r3
 800192a:	370c      	adds	r7, #12
 800192c:	46bd      	mov	sp, r7
 800192e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001932:	4770      	bx	lr

08001934 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001934:	b480      	push	{r7}
 8001936:	b083      	sub	sp, #12
 8001938:	af00      	add	r7, sp, #0
 800193a:	6078      	str	r0, [r7, #4]
 800193c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800193e:	683b      	ldr	r3, [r7, #0]
 8001940:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001944:	605a      	str	r2, [r3, #4]
  return 0;
 8001946:	2300      	movs	r3, #0
}
 8001948:	4618      	mov	r0, r3
 800194a:	370c      	adds	r7, #12
 800194c:	46bd      	mov	sp, r7
 800194e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001952:	4770      	bx	lr

08001954 <_isatty>:

int _isatty(int file)
{
 8001954:	b480      	push	{r7}
 8001956:	b083      	sub	sp, #12
 8001958:	af00      	add	r7, sp, #0
 800195a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800195c:	2301      	movs	r3, #1
}
 800195e:	4618      	mov	r0, r3
 8001960:	370c      	adds	r7, #12
 8001962:	46bd      	mov	sp, r7
 8001964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001968:	4770      	bx	lr

0800196a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800196a:	b480      	push	{r7}
 800196c:	b085      	sub	sp, #20
 800196e:	af00      	add	r7, sp, #0
 8001970:	60f8      	str	r0, [r7, #12]
 8001972:	60b9      	str	r1, [r7, #8]
 8001974:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001976:	2300      	movs	r3, #0
}
 8001978:	4618      	mov	r0, r3
 800197a:	3714      	adds	r7, #20
 800197c:	46bd      	mov	sp, r7
 800197e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001982:	4770      	bx	lr

08001984 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001984:	b580      	push	{r7, lr}
 8001986:	b086      	sub	sp, #24
 8001988:	af00      	add	r7, sp, #0
 800198a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800198c:	4a14      	ldr	r2, [pc, #80]	@ (80019e0 <_sbrk+0x5c>)
 800198e:	4b15      	ldr	r3, [pc, #84]	@ (80019e4 <_sbrk+0x60>)
 8001990:	1ad3      	subs	r3, r2, r3
 8001992:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001994:	697b      	ldr	r3, [r7, #20]
 8001996:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001998:	4b13      	ldr	r3, [pc, #76]	@ (80019e8 <_sbrk+0x64>)
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	2b00      	cmp	r3, #0
 800199e:	d102      	bne.n	80019a6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80019a0:	4b11      	ldr	r3, [pc, #68]	@ (80019e8 <_sbrk+0x64>)
 80019a2:	4a12      	ldr	r2, [pc, #72]	@ (80019ec <_sbrk+0x68>)
 80019a4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80019a6:	4b10      	ldr	r3, [pc, #64]	@ (80019e8 <_sbrk+0x64>)
 80019a8:	681a      	ldr	r2, [r3, #0]
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	4413      	add	r3, r2
 80019ae:	693a      	ldr	r2, [r7, #16]
 80019b0:	429a      	cmp	r2, r3
 80019b2:	d207      	bcs.n	80019c4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80019b4:	f006 fc92 	bl	80082dc <__errno>
 80019b8:	4603      	mov	r3, r0
 80019ba:	220c      	movs	r2, #12
 80019bc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80019be:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80019c2:	e009      	b.n	80019d8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80019c4:	4b08      	ldr	r3, [pc, #32]	@ (80019e8 <_sbrk+0x64>)
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80019ca:	4b07      	ldr	r3, [pc, #28]	@ (80019e8 <_sbrk+0x64>)
 80019cc:	681a      	ldr	r2, [r3, #0]
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	4413      	add	r3, r2
 80019d2:	4a05      	ldr	r2, [pc, #20]	@ (80019e8 <_sbrk+0x64>)
 80019d4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80019d6:	68fb      	ldr	r3, [r7, #12]
}
 80019d8:	4618      	mov	r0, r3
 80019da:	3718      	adds	r7, #24
 80019dc:	46bd      	mov	sp, r7
 80019de:	bd80      	pop	{r7, pc}
 80019e0:	20010000 	.word	0x20010000
 80019e4:	00000400 	.word	0x00000400
 80019e8:	2000029c 	.word	0x2000029c
 80019ec:	200004c8 	.word	0x200004c8

080019f0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80019f0:	b480      	push	{r7}
 80019f2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80019f4:	4b06      	ldr	r3, [pc, #24]	@ (8001a10 <SystemInit+0x20>)
 80019f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80019fa:	4a05      	ldr	r2, [pc, #20]	@ (8001a10 <SystemInit+0x20>)
 80019fc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001a00:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001a04:	bf00      	nop
 8001a06:	46bd      	mov	sp, r7
 8001a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0c:	4770      	bx	lr
 8001a0e:	bf00      	nop
 8001a10:	e000ed00 	.word	0xe000ed00

08001a14 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b088      	sub	sp, #32
 8001a18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a1a:	f107 0310 	add.w	r3, r7, #16
 8001a1e:	2200      	movs	r2, #0
 8001a20:	601a      	str	r2, [r3, #0]
 8001a22:	605a      	str	r2, [r3, #4]
 8001a24:	609a      	str	r2, [r3, #8]
 8001a26:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a28:	1d3b      	adds	r3, r7, #4
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	601a      	str	r2, [r3, #0]
 8001a2e:	605a      	str	r2, [r3, #4]
 8001a30:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001a32:	4b1e      	ldr	r3, [pc, #120]	@ (8001aac <MX_TIM2_Init+0x98>)
 8001a34:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001a38:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 999;
 8001a3a:	4b1c      	ldr	r3, [pc, #112]	@ (8001aac <MX_TIM2_Init+0x98>)
 8001a3c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001a40:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a42:	4b1a      	ldr	r3, [pc, #104]	@ (8001aac <MX_TIM2_Init+0x98>)
 8001a44:	2200      	movs	r2, #0
 8001a46:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 7199;
 8001a48:	4b18      	ldr	r3, [pc, #96]	@ (8001aac <MX_TIM2_Init+0x98>)
 8001a4a:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 8001a4e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a50:	4b16      	ldr	r3, [pc, #88]	@ (8001aac <MX_TIM2_Init+0x98>)
 8001a52:	2200      	movs	r2, #0
 8001a54:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a56:	4b15      	ldr	r3, [pc, #84]	@ (8001aac <MX_TIM2_Init+0x98>)
 8001a58:	2200      	movs	r2, #0
 8001a5a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001a5c:	4813      	ldr	r0, [pc, #76]	@ (8001aac <MX_TIM2_Init+0x98>)
 8001a5e:	f002 febd 	bl	80047dc <HAL_TIM_Base_Init>
 8001a62:	4603      	mov	r3, r0
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d001      	beq.n	8001a6c <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 8001a68:	f7ff fe88 	bl	800177c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001a6c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001a70:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001a72:	f107 0310 	add.w	r3, r7, #16
 8001a76:	4619      	mov	r1, r3
 8001a78:	480c      	ldr	r0, [pc, #48]	@ (8001aac <MX_TIM2_Init+0x98>)
 8001a7a:	f003 f862 	bl	8004b42 <HAL_TIM_ConfigClockSource>
 8001a7e:	4603      	mov	r3, r0
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d001      	beq.n	8001a88 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8001a84:	f7ff fe7a 	bl	800177c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a88:	2300      	movs	r3, #0
 8001a8a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001a90:	1d3b      	adds	r3, r7, #4
 8001a92:	4619      	mov	r1, r3
 8001a94:	4805      	ldr	r0, [pc, #20]	@ (8001aac <MX_TIM2_Init+0x98>)
 8001a96:	f003 fa4f 	bl	8004f38 <HAL_TIMEx_MasterConfigSynchronization>
 8001a9a:	4603      	mov	r3, r0
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d001      	beq.n	8001aa4 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 8001aa0:	f7ff fe6c 	bl	800177c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001aa4:	bf00      	nop
 8001aa6:	3720      	adds	r7, #32
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	bd80      	pop	{r7, pc}
 8001aac:	200002a0 	.word	0x200002a0

08001ab0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b084      	sub	sp, #16
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001ac0:	d113      	bne.n	8001aea <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001ac2:	4b0c      	ldr	r3, [pc, #48]	@ (8001af4 <HAL_TIM_Base_MspInit+0x44>)
 8001ac4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ac6:	4a0b      	ldr	r2, [pc, #44]	@ (8001af4 <HAL_TIM_Base_MspInit+0x44>)
 8001ac8:	f043 0301 	orr.w	r3, r3, #1
 8001acc:	6593      	str	r3, [r2, #88]	@ 0x58
 8001ace:	4b09      	ldr	r3, [pc, #36]	@ (8001af4 <HAL_TIM_Base_MspInit+0x44>)
 8001ad0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ad2:	f003 0301 	and.w	r3, r3, #1
 8001ad6:	60fb      	str	r3, [r7, #12]
 8001ad8:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001ada:	2200      	movs	r2, #0
 8001adc:	2100      	movs	r1, #0
 8001ade:	201c      	movs	r0, #28
 8001ae0:	f001 faa9 	bl	8003036 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001ae4:	201c      	movs	r0, #28
 8001ae6:	f001 fac2 	bl	800306e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8001aea:	bf00      	nop
 8001aec:	3710      	adds	r7, #16
 8001aee:	46bd      	mov	sp, r7
 8001af0:	bd80      	pop	{r7, pc}
 8001af2:	bf00      	nop
 8001af4:	40021000 	.word	0x40021000

08001af8 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001afc:	4b14      	ldr	r3, [pc, #80]	@ (8001b50 <MX_USART1_UART_Init+0x58>)
 8001afe:	4a15      	ldr	r2, [pc, #84]	@ (8001b54 <MX_USART1_UART_Init+0x5c>)
 8001b00:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8001b02:	4b13      	ldr	r3, [pc, #76]	@ (8001b50 <MX_USART1_UART_Init+0x58>)
 8001b04:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001b08:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001b0a:	4b11      	ldr	r3, [pc, #68]	@ (8001b50 <MX_USART1_UART_Init+0x58>)
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001b10:	4b0f      	ldr	r3, [pc, #60]	@ (8001b50 <MX_USART1_UART_Init+0x58>)
 8001b12:	2200      	movs	r2, #0
 8001b14:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001b16:	4b0e      	ldr	r3, [pc, #56]	@ (8001b50 <MX_USART1_UART_Init+0x58>)
 8001b18:	2200      	movs	r2, #0
 8001b1a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001b1c:	4b0c      	ldr	r3, [pc, #48]	@ (8001b50 <MX_USART1_UART_Init+0x58>)
 8001b1e:	220c      	movs	r2, #12
 8001b20:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b22:	4b0b      	ldr	r3, [pc, #44]	@ (8001b50 <MX_USART1_UART_Init+0x58>)
 8001b24:	2200      	movs	r2, #0
 8001b26:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b28:	4b09      	ldr	r3, [pc, #36]	@ (8001b50 <MX_USART1_UART_Init+0x58>)
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001b2e:	4b08      	ldr	r3, [pc, #32]	@ (8001b50 <MX_USART1_UART_Init+0x58>)
 8001b30:	2200      	movs	r2, #0
 8001b32:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001b34:	4b06      	ldr	r3, [pc, #24]	@ (8001b50 <MX_USART1_UART_Init+0x58>)
 8001b36:	2200      	movs	r2, #0
 8001b38:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001b3a:	4805      	ldr	r0, [pc, #20]	@ (8001b50 <MX_USART1_UART_Init+0x58>)
 8001b3c:	f003 fa80 	bl	8005040 <HAL_UART_Init>
 8001b40:	4603      	mov	r3, r0
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d001      	beq.n	8001b4a <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8001b46:	f7ff fe19 	bl	800177c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001b4a:	bf00      	nop
 8001b4c:	bd80      	pop	{r7, pc}
 8001b4e:	bf00      	nop
 8001b50:	200002ec 	.word	0x200002ec
 8001b54:	40013800 	.word	0x40013800

08001b58 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b09e      	sub	sp, #120	@ 0x78
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b60:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001b64:	2200      	movs	r2, #0
 8001b66:	601a      	str	r2, [r3, #0]
 8001b68:	605a      	str	r2, [r3, #4]
 8001b6a:	609a      	str	r2, [r3, #8]
 8001b6c:	60da      	str	r2, [r3, #12]
 8001b6e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001b70:	f107 0310 	add.w	r3, r7, #16
 8001b74:	2254      	movs	r2, #84	@ 0x54
 8001b76:	2100      	movs	r1, #0
 8001b78:	4618      	mov	r0, r3
 8001b7a:	f006 fba3 	bl	80082c4 <memset>
  if(uartHandle->Instance==USART1)
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	4a23      	ldr	r2, [pc, #140]	@ (8001c10 <HAL_UART_MspInit+0xb8>)
 8001b84:	4293      	cmp	r3, r2
 8001b86:	d13f      	bne.n	8001c08 <HAL_UART_MspInit+0xb0>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001b88:	2301      	movs	r3, #1
 8001b8a:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001b90:	f107 0310 	add.w	r3, r7, #16
 8001b94:	4618      	mov	r0, r3
 8001b96:	f002 fb39 	bl	800420c <HAL_RCCEx_PeriphCLKConfig>
 8001b9a:	4603      	mov	r3, r0
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d001      	beq.n	8001ba4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001ba0:	f7ff fdec 	bl	800177c <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001ba4:	4b1b      	ldr	r3, [pc, #108]	@ (8001c14 <HAL_UART_MspInit+0xbc>)
 8001ba6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ba8:	4a1a      	ldr	r2, [pc, #104]	@ (8001c14 <HAL_UART_MspInit+0xbc>)
 8001baa:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001bae:	6613      	str	r3, [r2, #96]	@ 0x60
 8001bb0:	4b18      	ldr	r3, [pc, #96]	@ (8001c14 <HAL_UART_MspInit+0xbc>)
 8001bb2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001bb4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001bb8:	60fb      	str	r3, [r7, #12]
 8001bba:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bbc:	4b15      	ldr	r3, [pc, #84]	@ (8001c14 <HAL_UART_MspInit+0xbc>)
 8001bbe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bc0:	4a14      	ldr	r2, [pc, #80]	@ (8001c14 <HAL_UART_MspInit+0xbc>)
 8001bc2:	f043 0301 	orr.w	r3, r3, #1
 8001bc6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001bc8:	4b12      	ldr	r3, [pc, #72]	@ (8001c14 <HAL_UART_MspInit+0xbc>)
 8001bca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bcc:	f003 0301 	and.w	r3, r3, #1
 8001bd0:	60bb      	str	r3, [r7, #8]
 8001bd2:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001bd4:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001bd8:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bda:	2302      	movs	r3, #2
 8001bdc:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bde:	2300      	movs	r3, #0
 8001be0:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001be2:	2303      	movs	r3, #3
 8001be4:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001be6:	2307      	movs	r3, #7
 8001be8:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bea:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001bee:	4619      	mov	r1, r3
 8001bf0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001bf4:	f001 fad4 	bl	80031a0 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	2100      	movs	r1, #0
 8001bfc:	2025      	movs	r0, #37	@ 0x25
 8001bfe:	f001 fa1a 	bl	8003036 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001c02:	2025      	movs	r0, #37	@ 0x25
 8001c04:	f001 fa33 	bl	800306e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001c08:	bf00      	nop
 8001c0a:	3778      	adds	r7, #120	@ 0x78
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	bd80      	pop	{r7, pc}
 8001c10:	40013800 	.word	0x40013800
 8001c14:	40021000 	.word	0x40021000

08001c18 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001c18:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001c50 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001c1c:	f7ff fee8 	bl	80019f0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001c20:	480c      	ldr	r0, [pc, #48]	@ (8001c54 <LoopForever+0x6>)
  ldr r1, =_edata
 8001c22:	490d      	ldr	r1, [pc, #52]	@ (8001c58 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001c24:	4a0d      	ldr	r2, [pc, #52]	@ (8001c5c <LoopForever+0xe>)
  movs r3, #0
 8001c26:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c28:	e002      	b.n	8001c30 <LoopCopyDataInit>

08001c2a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c2a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c2c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c2e:	3304      	adds	r3, #4

08001c30 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c30:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c32:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c34:	d3f9      	bcc.n	8001c2a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c36:	4a0a      	ldr	r2, [pc, #40]	@ (8001c60 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001c38:	4c0a      	ldr	r4, [pc, #40]	@ (8001c64 <LoopForever+0x16>)
  movs r3, #0
 8001c3a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c3c:	e001      	b.n	8001c42 <LoopFillZerobss>

08001c3e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c3e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c40:	3204      	adds	r2, #4

08001c42 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c42:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c44:	d3fb      	bcc.n	8001c3e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001c46:	f006 fb4f 	bl	80082e8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001c4a:	f7ff fafb 	bl	8001244 <main>

08001c4e <LoopForever>:

LoopForever:
    b LoopForever
 8001c4e:	e7fe      	b.n	8001c4e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001c50:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8001c54:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c58:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 8001c5c:	0800b49c 	.word	0x0800b49c
  ldr r2, =_sbss
 8001c60:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 8001c64:	200004c4 	.word	0x200004c4

08001c68 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001c68:	e7fe      	b.n	8001c68 <ADC1_IRQHandler>

08001c6a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c6a:	b580      	push	{r7, lr}
 8001c6c:	b082      	sub	sp, #8
 8001c6e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001c70:	2300      	movs	r3, #0
 8001c72:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c74:	2003      	movs	r0, #3
 8001c76:	f001 f9d3 	bl	8003020 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001c7a:	200f      	movs	r0, #15
 8001c7c:	f000 f80e 	bl	8001c9c <HAL_InitTick>
 8001c80:	4603      	mov	r3, r0
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d002      	beq.n	8001c8c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001c86:	2301      	movs	r3, #1
 8001c88:	71fb      	strb	r3, [r7, #7]
 8001c8a:	e001      	b.n	8001c90 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001c8c:	f7ff fd7c 	bl	8001788 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001c90:	79fb      	ldrb	r3, [r7, #7]
}
 8001c92:	4618      	mov	r0, r3
 8001c94:	3708      	adds	r7, #8
 8001c96:	46bd      	mov	sp, r7
 8001c98:	bd80      	pop	{r7, pc}
	...

08001c9c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	b084      	sub	sp, #16
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001ca4:	2300      	movs	r3, #0
 8001ca6:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001ca8:	4b17      	ldr	r3, [pc, #92]	@ (8001d08 <HAL_InitTick+0x6c>)
 8001caa:	781b      	ldrb	r3, [r3, #0]
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d023      	beq.n	8001cf8 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001cb0:	4b16      	ldr	r3, [pc, #88]	@ (8001d0c <HAL_InitTick+0x70>)
 8001cb2:	681a      	ldr	r2, [r3, #0]
 8001cb4:	4b14      	ldr	r3, [pc, #80]	@ (8001d08 <HAL_InitTick+0x6c>)
 8001cb6:	781b      	ldrb	r3, [r3, #0]
 8001cb8:	4619      	mov	r1, r3
 8001cba:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001cbe:	fbb3 f3f1 	udiv	r3, r3, r1
 8001cc2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	f001 f9df 	bl	800308a <HAL_SYSTICK_Config>
 8001ccc:	4603      	mov	r3, r0
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d10f      	bne.n	8001cf2 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	2b0f      	cmp	r3, #15
 8001cd6:	d809      	bhi.n	8001cec <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001cd8:	2200      	movs	r2, #0
 8001cda:	6879      	ldr	r1, [r7, #4]
 8001cdc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001ce0:	f001 f9a9 	bl	8003036 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001ce4:	4a0a      	ldr	r2, [pc, #40]	@ (8001d10 <HAL_InitTick+0x74>)
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	6013      	str	r3, [r2, #0]
 8001cea:	e007      	b.n	8001cfc <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001cec:	2301      	movs	r3, #1
 8001cee:	73fb      	strb	r3, [r7, #15]
 8001cf0:	e004      	b.n	8001cfc <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001cf2:	2301      	movs	r3, #1
 8001cf4:	73fb      	strb	r3, [r7, #15]
 8001cf6:	e001      	b.n	8001cfc <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001cf8:	2301      	movs	r3, #1
 8001cfa:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001cfc:	7bfb      	ldrb	r3, [r7, #15]
}
 8001cfe:	4618      	mov	r0, r3
 8001d00:	3710      	adds	r7, #16
 8001d02:	46bd      	mov	sp, r7
 8001d04:	bd80      	pop	{r7, pc}
 8001d06:	bf00      	nop
 8001d08:	20000008 	.word	0x20000008
 8001d0c:	20000000 	.word	0x20000000
 8001d10:	20000004 	.word	0x20000004

08001d14 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d14:	b480      	push	{r7}
 8001d16:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001d18:	4b06      	ldr	r3, [pc, #24]	@ (8001d34 <HAL_IncTick+0x20>)
 8001d1a:	781b      	ldrb	r3, [r3, #0]
 8001d1c:	461a      	mov	r2, r3
 8001d1e:	4b06      	ldr	r3, [pc, #24]	@ (8001d38 <HAL_IncTick+0x24>)
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	4413      	add	r3, r2
 8001d24:	4a04      	ldr	r2, [pc, #16]	@ (8001d38 <HAL_IncTick+0x24>)
 8001d26:	6013      	str	r3, [r2, #0]
}
 8001d28:	bf00      	nop
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d30:	4770      	bx	lr
 8001d32:	bf00      	nop
 8001d34:	20000008 	.word	0x20000008
 8001d38:	20000374 	.word	0x20000374

08001d3c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d3c:	b480      	push	{r7}
 8001d3e:	af00      	add	r7, sp, #0
  return uwTick;
 8001d40:	4b03      	ldr	r3, [pc, #12]	@ (8001d50 <HAL_GetTick+0x14>)
 8001d42:	681b      	ldr	r3, [r3, #0]
}
 8001d44:	4618      	mov	r0, r3
 8001d46:	46bd      	mov	sp, r7
 8001d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4c:	4770      	bx	lr
 8001d4e:	bf00      	nop
 8001d50:	20000374 	.word	0x20000374

08001d54 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	b084      	sub	sp, #16
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001d5c:	f7ff ffee 	bl	8001d3c <HAL_GetTick>
 8001d60:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001d6c:	d005      	beq.n	8001d7a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001d6e:	4b0a      	ldr	r3, [pc, #40]	@ (8001d98 <HAL_Delay+0x44>)
 8001d70:	781b      	ldrb	r3, [r3, #0]
 8001d72:	461a      	mov	r2, r3
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	4413      	add	r3, r2
 8001d78:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001d7a:	bf00      	nop
 8001d7c:	f7ff ffde 	bl	8001d3c <HAL_GetTick>
 8001d80:	4602      	mov	r2, r0
 8001d82:	68bb      	ldr	r3, [r7, #8]
 8001d84:	1ad3      	subs	r3, r2, r3
 8001d86:	68fa      	ldr	r2, [r7, #12]
 8001d88:	429a      	cmp	r2, r3
 8001d8a:	d8f7      	bhi.n	8001d7c <HAL_Delay+0x28>
  {
  }
}
 8001d8c:	bf00      	nop
 8001d8e:	bf00      	nop
 8001d90:	3710      	adds	r7, #16
 8001d92:	46bd      	mov	sp, r7
 8001d94:	bd80      	pop	{r7, pc}
 8001d96:	bf00      	nop
 8001d98:	20000008 	.word	0x20000008

08001d9c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001d9c:	b480      	push	{r7}
 8001d9e:	b083      	sub	sp, #12
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	6078      	str	r0, [r7, #4]
 8001da4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	689b      	ldr	r3, [r3, #8]
 8001daa:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8001dae:	683b      	ldr	r3, [r7, #0]
 8001db0:	431a      	orrs	r2, r3
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	609a      	str	r2, [r3, #8]
}
 8001db6:	bf00      	nop
 8001db8:	370c      	adds	r7, #12
 8001dba:	46bd      	mov	sp, r7
 8001dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc0:	4770      	bx	lr

08001dc2 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001dc2:	b480      	push	{r7}
 8001dc4:	b083      	sub	sp, #12
 8001dc6:	af00      	add	r7, sp, #0
 8001dc8:	6078      	str	r0, [r7, #4]
 8001dca:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	689b      	ldr	r3, [r3, #8]
 8001dd0:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001dd4:	683b      	ldr	r3, [r7, #0]
 8001dd6:	431a      	orrs	r2, r3
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	609a      	str	r2, [r3, #8]
}
 8001ddc:	bf00      	nop
 8001dde:	370c      	adds	r7, #12
 8001de0:	46bd      	mov	sp, r7
 8001de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de6:	4770      	bx	lr

08001de8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001de8:	b480      	push	{r7}
 8001dea:	b083      	sub	sp, #12
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	689b      	ldr	r3, [r3, #8]
 8001df4:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8001df8:	4618      	mov	r0, r3
 8001dfa:	370c      	adds	r7, #12
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e02:	4770      	bx	lr

08001e04 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001e04:	b480      	push	{r7}
 8001e06:	b087      	sub	sp, #28
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	60f8      	str	r0, [r7, #12]
 8001e0c:	60b9      	str	r1, [r7, #8]
 8001e0e:	607a      	str	r2, [r7, #4]
 8001e10:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	3360      	adds	r3, #96	@ 0x60
 8001e16:	461a      	mov	r2, r3
 8001e18:	68bb      	ldr	r3, [r7, #8]
 8001e1a:	009b      	lsls	r3, r3, #2
 8001e1c:	4413      	add	r3, r2
 8001e1e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001e20:	697b      	ldr	r3, [r7, #20]
 8001e22:	681a      	ldr	r2, [r3, #0]
 8001e24:	4b08      	ldr	r3, [pc, #32]	@ (8001e48 <LL_ADC_SetOffset+0x44>)
 8001e26:	4013      	ands	r3, r2
 8001e28:	687a      	ldr	r2, [r7, #4]
 8001e2a:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8001e2e:	683a      	ldr	r2, [r7, #0]
 8001e30:	430a      	orrs	r2, r1
 8001e32:	4313      	orrs	r3, r2
 8001e34:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8001e38:	697b      	ldr	r3, [r7, #20]
 8001e3a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001e3c:	bf00      	nop
 8001e3e:	371c      	adds	r7, #28
 8001e40:	46bd      	mov	sp, r7
 8001e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e46:	4770      	bx	lr
 8001e48:	03fff000 	.word	0x03fff000

08001e4c <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001e4c:	b480      	push	{r7}
 8001e4e:	b085      	sub	sp, #20
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	6078      	str	r0, [r7, #4]
 8001e54:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	3360      	adds	r3, #96	@ 0x60
 8001e5a:	461a      	mov	r2, r3
 8001e5c:	683b      	ldr	r3, [r7, #0]
 8001e5e:	009b      	lsls	r3, r3, #2
 8001e60:	4413      	add	r3, r2
 8001e62:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8001e6c:	4618      	mov	r0, r3
 8001e6e:	3714      	adds	r7, #20
 8001e70:	46bd      	mov	sp, r7
 8001e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e76:	4770      	bx	lr

08001e78 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001e78:	b480      	push	{r7}
 8001e7a:	b087      	sub	sp, #28
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	60f8      	str	r0, [r7, #12]
 8001e80:	60b9      	str	r1, [r7, #8]
 8001e82:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	3360      	adds	r3, #96	@ 0x60
 8001e88:	461a      	mov	r2, r3
 8001e8a:	68bb      	ldr	r3, [r7, #8]
 8001e8c:	009b      	lsls	r3, r3, #2
 8001e8e:	4413      	add	r3, r2
 8001e90:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001e92:	697b      	ldr	r3, [r7, #20]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	431a      	orrs	r2, r3
 8001e9e:	697b      	ldr	r3, [r7, #20]
 8001ea0:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001ea2:	bf00      	nop
 8001ea4:	371c      	adds	r7, #28
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eac:	4770      	bx	lr

08001eae <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001eae:	b480      	push	{r7}
 8001eb0:	b083      	sub	sp, #12
 8001eb2:	af00      	add	r7, sp, #0
 8001eb4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	68db      	ldr	r3, [r3, #12]
 8001eba:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d101      	bne.n	8001ec6 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001ec2:	2301      	movs	r3, #1
 8001ec4:	e000      	b.n	8001ec8 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001ec6:	2300      	movs	r3, #0
}
 8001ec8:	4618      	mov	r0, r3
 8001eca:	370c      	adds	r7, #12
 8001ecc:	46bd      	mov	sp, r7
 8001ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed2:	4770      	bx	lr

08001ed4 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001ed4:	b480      	push	{r7}
 8001ed6:	b087      	sub	sp, #28
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	60f8      	str	r0, [r7, #12]
 8001edc:	60b9      	str	r1, [r7, #8]
 8001ede:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	3330      	adds	r3, #48	@ 0x30
 8001ee4:	461a      	mov	r2, r3
 8001ee6:	68bb      	ldr	r3, [r7, #8]
 8001ee8:	0a1b      	lsrs	r3, r3, #8
 8001eea:	009b      	lsls	r3, r3, #2
 8001eec:	f003 030c 	and.w	r3, r3, #12
 8001ef0:	4413      	add	r3, r2
 8001ef2:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001ef4:	697b      	ldr	r3, [r7, #20]
 8001ef6:	681a      	ldr	r2, [r3, #0]
 8001ef8:	68bb      	ldr	r3, [r7, #8]
 8001efa:	f003 031f 	and.w	r3, r3, #31
 8001efe:	211f      	movs	r1, #31
 8001f00:	fa01 f303 	lsl.w	r3, r1, r3
 8001f04:	43db      	mvns	r3, r3
 8001f06:	401a      	ands	r2, r3
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	0e9b      	lsrs	r3, r3, #26
 8001f0c:	f003 011f 	and.w	r1, r3, #31
 8001f10:	68bb      	ldr	r3, [r7, #8]
 8001f12:	f003 031f 	and.w	r3, r3, #31
 8001f16:	fa01 f303 	lsl.w	r3, r1, r3
 8001f1a:	431a      	orrs	r2, r3
 8001f1c:	697b      	ldr	r3, [r7, #20]
 8001f1e:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001f20:	bf00      	nop
 8001f22:	371c      	adds	r7, #28
 8001f24:	46bd      	mov	sp, r7
 8001f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f2a:	4770      	bx	lr

08001f2c <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001f2c:	b480      	push	{r7}
 8001f2e:	b087      	sub	sp, #28
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	60f8      	str	r0, [r7, #12]
 8001f34:	60b9      	str	r1, [r7, #8]
 8001f36:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	3314      	adds	r3, #20
 8001f3c:	461a      	mov	r2, r3
 8001f3e:	68bb      	ldr	r3, [r7, #8]
 8001f40:	0e5b      	lsrs	r3, r3, #25
 8001f42:	009b      	lsls	r3, r3, #2
 8001f44:	f003 0304 	and.w	r3, r3, #4
 8001f48:	4413      	add	r3, r2
 8001f4a:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001f4c:	697b      	ldr	r3, [r7, #20]
 8001f4e:	681a      	ldr	r2, [r3, #0]
 8001f50:	68bb      	ldr	r3, [r7, #8]
 8001f52:	0d1b      	lsrs	r3, r3, #20
 8001f54:	f003 031f 	and.w	r3, r3, #31
 8001f58:	2107      	movs	r1, #7
 8001f5a:	fa01 f303 	lsl.w	r3, r1, r3
 8001f5e:	43db      	mvns	r3, r3
 8001f60:	401a      	ands	r2, r3
 8001f62:	68bb      	ldr	r3, [r7, #8]
 8001f64:	0d1b      	lsrs	r3, r3, #20
 8001f66:	f003 031f 	and.w	r3, r3, #31
 8001f6a:	6879      	ldr	r1, [r7, #4]
 8001f6c:	fa01 f303 	lsl.w	r3, r1, r3
 8001f70:	431a      	orrs	r2, r3
 8001f72:	697b      	ldr	r3, [r7, #20]
 8001f74:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001f76:	bf00      	nop
 8001f78:	371c      	adds	r7, #28
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f80:	4770      	bx	lr
	...

08001f84 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001f84:	b480      	push	{r7}
 8001f86:	b085      	sub	sp, #20
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	60f8      	str	r0, [r7, #12]
 8001f8c:	60b9      	str	r1, [r7, #8]
 8001f8e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8001f96:	68bb      	ldr	r3, [r7, #8]
 8001f98:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001f9c:	43db      	mvns	r3, r3
 8001f9e:	401a      	ands	r2, r3
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	f003 0318 	and.w	r3, r3, #24
 8001fa6:	4908      	ldr	r1, [pc, #32]	@ (8001fc8 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001fa8:	40d9      	lsrs	r1, r3
 8001faa:	68bb      	ldr	r3, [r7, #8]
 8001fac:	400b      	ands	r3, r1
 8001fae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001fb2:	431a      	orrs	r2, r3
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8001fba:	bf00      	nop
 8001fbc:	3714      	adds	r7, #20
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc4:	4770      	bx	lr
 8001fc6:	bf00      	nop
 8001fc8:	0007ffff 	.word	0x0007ffff

08001fcc <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001fcc:	b480      	push	{r7}
 8001fce:	b083      	sub	sp, #12
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	689b      	ldr	r3, [r3, #8]
 8001fd8:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8001fdc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001fe0:	687a      	ldr	r2, [r7, #4]
 8001fe2:	6093      	str	r3, [r2, #8]
}
 8001fe4:	bf00      	nop
 8001fe6:	370c      	adds	r7, #12
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fee:	4770      	bx	lr

08001ff0 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8001ff0:	b480      	push	{r7}
 8001ff2:	b083      	sub	sp, #12
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	689b      	ldr	r3, [r3, #8]
 8001ffc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002000:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002004:	d101      	bne.n	800200a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002006:	2301      	movs	r3, #1
 8002008:	e000      	b.n	800200c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800200a:	2300      	movs	r3, #0
}
 800200c:	4618      	mov	r0, r3
 800200e:	370c      	adds	r7, #12
 8002010:	46bd      	mov	sp, r7
 8002012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002016:	4770      	bx	lr

08002018 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002018:	b480      	push	{r7}
 800201a:	b083      	sub	sp, #12
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	689b      	ldr	r3, [r3, #8]
 8002024:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8002028:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800202c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002034:	bf00      	nop
 8002036:	370c      	adds	r7, #12
 8002038:	46bd      	mov	sp, r7
 800203a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203e:	4770      	bx	lr

08002040 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002040:	b480      	push	{r7}
 8002042:	b083      	sub	sp, #12
 8002044:	af00      	add	r7, sp, #0
 8002046:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	689b      	ldr	r3, [r3, #8]
 800204c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002050:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002054:	d101      	bne.n	800205a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002056:	2301      	movs	r3, #1
 8002058:	e000      	b.n	800205c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800205a:	2300      	movs	r3, #0
}
 800205c:	4618      	mov	r0, r3
 800205e:	370c      	adds	r7, #12
 8002060:	46bd      	mov	sp, r7
 8002062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002066:	4770      	bx	lr

08002068 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002068:	b480      	push	{r7}
 800206a:	b083      	sub	sp, #12
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	689b      	ldr	r3, [r3, #8]
 8002074:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002078:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800207c:	f043 0201 	orr.w	r2, r3, #1
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002084:	bf00      	nop
 8002086:	370c      	adds	r7, #12
 8002088:	46bd      	mov	sp, r7
 800208a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208e:	4770      	bx	lr

08002090 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002090:	b480      	push	{r7}
 8002092:	b083      	sub	sp, #12
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	689b      	ldr	r3, [r3, #8]
 800209c:	f003 0301 	and.w	r3, r3, #1
 80020a0:	2b01      	cmp	r3, #1
 80020a2:	d101      	bne.n	80020a8 <LL_ADC_IsEnabled+0x18>
 80020a4:	2301      	movs	r3, #1
 80020a6:	e000      	b.n	80020aa <LL_ADC_IsEnabled+0x1a>
 80020a8:	2300      	movs	r3, #0
}
 80020aa:	4618      	mov	r0, r3
 80020ac:	370c      	adds	r7, #12
 80020ae:	46bd      	mov	sp, r7
 80020b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b4:	4770      	bx	lr

080020b6 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80020b6:	b480      	push	{r7}
 80020b8:	b083      	sub	sp, #12
 80020ba:	af00      	add	r7, sp, #0
 80020bc:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	689b      	ldr	r3, [r3, #8]
 80020c2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80020c6:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80020ca:	f043 0204 	orr.w	r2, r3, #4
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80020d2:	bf00      	nop
 80020d4:	370c      	adds	r7, #12
 80020d6:	46bd      	mov	sp, r7
 80020d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020dc:	4770      	bx	lr

080020de <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80020de:	b480      	push	{r7}
 80020e0:	b083      	sub	sp, #12
 80020e2:	af00      	add	r7, sp, #0
 80020e4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	689b      	ldr	r3, [r3, #8]
 80020ea:	f003 0304 	and.w	r3, r3, #4
 80020ee:	2b04      	cmp	r3, #4
 80020f0:	d101      	bne.n	80020f6 <LL_ADC_REG_IsConversionOngoing+0x18>
 80020f2:	2301      	movs	r3, #1
 80020f4:	e000      	b.n	80020f8 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80020f6:	2300      	movs	r3, #0
}
 80020f8:	4618      	mov	r0, r3
 80020fa:	370c      	adds	r7, #12
 80020fc:	46bd      	mov	sp, r7
 80020fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002102:	4770      	bx	lr

08002104 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002104:	b480      	push	{r7}
 8002106:	b083      	sub	sp, #12
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	689b      	ldr	r3, [r3, #8]
 8002110:	f003 0308 	and.w	r3, r3, #8
 8002114:	2b08      	cmp	r3, #8
 8002116:	d101      	bne.n	800211c <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002118:	2301      	movs	r3, #1
 800211a:	e000      	b.n	800211e <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800211c:	2300      	movs	r3, #0
}
 800211e:	4618      	mov	r0, r3
 8002120:	370c      	adds	r7, #12
 8002122:	46bd      	mov	sp, r7
 8002124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002128:	4770      	bx	lr
	...

0800212c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800212c:	b580      	push	{r7, lr}
 800212e:	b088      	sub	sp, #32
 8002130:	af00      	add	r7, sp, #0
 8002132:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002134:	2300      	movs	r3, #0
 8002136:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8002138:	2300      	movs	r3, #0
 800213a:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	2b00      	cmp	r3, #0
 8002140:	d101      	bne.n	8002146 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002142:	2301      	movs	r3, #1
 8002144:	e126      	b.n	8002394 <HAL_ADC_Init+0x268>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	691b      	ldr	r3, [r3, #16]
 800214a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002150:	2b00      	cmp	r3, #0
 8002152:	d109      	bne.n	8002168 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002154:	6878      	ldr	r0, [r7, #4]
 8002156:	f7fe ffa9 	bl	80010ac <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	2200      	movs	r2, #0
 800215e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	2200      	movs	r2, #0
 8002164:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	4618      	mov	r0, r3
 800216e:	f7ff ff3f 	bl	8001ff0 <LL_ADC_IsDeepPowerDownEnabled>
 8002172:	4603      	mov	r3, r0
 8002174:	2b00      	cmp	r3, #0
 8002176:	d004      	beq.n	8002182 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	4618      	mov	r0, r3
 800217e:	f7ff ff25 	bl	8001fcc <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	4618      	mov	r0, r3
 8002188:	f7ff ff5a 	bl	8002040 <LL_ADC_IsInternalRegulatorEnabled>
 800218c:	4603      	mov	r3, r0
 800218e:	2b00      	cmp	r3, #0
 8002190:	d115      	bne.n	80021be <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	4618      	mov	r0, r3
 8002198:	f7ff ff3e 	bl	8002018 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800219c:	4b7f      	ldr	r3, [pc, #508]	@ (800239c <HAL_ADC_Init+0x270>)
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	099b      	lsrs	r3, r3, #6
 80021a2:	4a7f      	ldr	r2, [pc, #508]	@ (80023a0 <HAL_ADC_Init+0x274>)
 80021a4:	fba2 2303 	umull	r2, r3, r2, r3
 80021a8:	099b      	lsrs	r3, r3, #6
 80021aa:	3301      	adds	r3, #1
 80021ac:	005b      	lsls	r3, r3, #1
 80021ae:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80021b0:	e002      	b.n	80021b8 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	3b01      	subs	r3, #1
 80021b6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d1f9      	bne.n	80021b2 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	4618      	mov	r0, r3
 80021c4:	f7ff ff3c 	bl	8002040 <LL_ADC_IsInternalRegulatorEnabled>
 80021c8:	4603      	mov	r3, r0
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d10d      	bne.n	80021ea <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80021d2:	f043 0210 	orr.w	r2, r3, #16
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021de:	f043 0201 	orr.w	r2, r3, #1
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80021e6:	2301      	movs	r3, #1
 80021e8:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	4618      	mov	r0, r3
 80021f0:	f7ff ff75 	bl	80020de <LL_ADC_REG_IsConversionOngoing>
 80021f4:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80021fa:	f003 0310 	and.w	r3, r3, #16
 80021fe:	2b00      	cmp	r3, #0
 8002200:	f040 80bf 	bne.w	8002382 <HAL_ADC_Init+0x256>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8002204:	697b      	ldr	r3, [r7, #20]
 8002206:	2b00      	cmp	r3, #0
 8002208:	f040 80bb 	bne.w	8002382 <HAL_ADC_Init+0x256>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002210:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002214:	f043 0202 	orr.w	r2, r3, #2
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	4618      	mov	r0, r3
 8002222:	f7ff ff35 	bl	8002090 <LL_ADC_IsEnabled>
 8002226:	4603      	mov	r3, r0
 8002228:	2b00      	cmp	r3, #0
 800222a:	d10b      	bne.n	8002244 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800222c:	485d      	ldr	r0, [pc, #372]	@ (80023a4 <HAL_ADC_Init+0x278>)
 800222e:	f7ff ff2f 	bl	8002090 <LL_ADC_IsEnabled>
 8002232:	4603      	mov	r3, r0
 8002234:	2b00      	cmp	r3, #0
 8002236:	d105      	bne.n	8002244 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	685b      	ldr	r3, [r3, #4]
 800223c:	4619      	mov	r1, r3
 800223e:	485a      	ldr	r0, [pc, #360]	@ (80023a8 <HAL_ADC_Init+0x27c>)
 8002240:	f7ff fdac 	bl	8001d9c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	7e5b      	ldrb	r3, [r3, #25]
 8002248:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800224e:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8002254:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 800225a:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002262:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002264:	4313      	orrs	r3, r2
 8002266:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800226e:	2b01      	cmp	r3, #1
 8002270:	d106      	bne.n	8002280 <HAL_ADC_Init+0x154>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002276:	3b01      	subs	r3, #1
 8002278:	045b      	lsls	r3, r3, #17
 800227a:	69ba      	ldr	r2, [r7, #24]
 800227c:	4313      	orrs	r3, r2
 800227e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002284:	2b00      	cmp	r3, #0
 8002286:	d009      	beq.n	800229c <HAL_ADC_Init+0x170>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800228c:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002294:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002296:	69ba      	ldr	r2, [r7, #24]
 8002298:	4313      	orrs	r3, r2
 800229a:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	68da      	ldr	r2, [r3, #12]
 80022a2:	4b42      	ldr	r3, [pc, #264]	@ (80023ac <HAL_ADC_Init+0x280>)
 80022a4:	4013      	ands	r3, r2
 80022a6:	687a      	ldr	r2, [r7, #4]
 80022a8:	6812      	ldr	r2, [r2, #0]
 80022aa:	69b9      	ldr	r1, [r7, #24]
 80022ac:	430b      	orrs	r3, r1
 80022ae:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	4618      	mov	r0, r3
 80022b6:	f7ff ff25 	bl	8002104 <LL_ADC_INJ_IsConversionOngoing>
 80022ba:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80022bc:	697b      	ldr	r3, [r7, #20]
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d13d      	bne.n	800233e <HAL_ADC_Init+0x212>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80022c2:	693b      	ldr	r3, [r7, #16]
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d13a      	bne.n	800233e <HAL_ADC_Init+0x212>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80022cc:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80022d4:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80022d6:	4313      	orrs	r3, r2
 80022d8:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	68db      	ldr	r3, [r3, #12]
 80022e0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80022e4:	f023 0302 	bic.w	r3, r3, #2
 80022e8:	687a      	ldr	r2, [r7, #4]
 80022ea:	6812      	ldr	r2, [r2, #0]
 80022ec:	69b9      	ldr	r1, [r7, #24]
 80022ee:	430b      	orrs	r3, r1
 80022f0:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80022f8:	2b01      	cmp	r3, #1
 80022fa:	d118      	bne.n	800232e <HAL_ADC_Init+0x202>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	691b      	ldr	r3, [r3, #16]
 8002302:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8002306:	f023 0304 	bic.w	r3, r3, #4
 800230a:	687a      	ldr	r2, [r7, #4]
 800230c:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 800230e:	687a      	ldr	r2, [r7, #4]
 8002310:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002312:	4311      	orrs	r1, r2
 8002314:	687a      	ldr	r2, [r7, #4]
 8002316:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8002318:	4311      	orrs	r1, r2
 800231a:	687a      	ldr	r2, [r7, #4]
 800231c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800231e:	430a      	orrs	r2, r1
 8002320:	431a      	orrs	r2, r3
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	f042 0201 	orr.w	r2, r2, #1
 800232a:	611a      	str	r2, [r3, #16]
 800232c:	e007      	b.n	800233e <HAL_ADC_Init+0x212>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	691a      	ldr	r2, [r3, #16]
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	f022 0201 	bic.w	r2, r2, #1
 800233c:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	691b      	ldr	r3, [r3, #16]
 8002342:	2b01      	cmp	r3, #1
 8002344:	d10c      	bne.n	8002360 <HAL_ADC_Init+0x234>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800234c:	f023 010f 	bic.w	r1, r3, #15
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	69db      	ldr	r3, [r3, #28]
 8002354:	1e5a      	subs	r2, r3, #1
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	430a      	orrs	r2, r1
 800235c:	631a      	str	r2, [r3, #48]	@ 0x30
 800235e:	e007      	b.n	8002370 <HAL_ADC_Init+0x244>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	f022 020f 	bic.w	r2, r2, #15
 800236e:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002374:	f023 0303 	bic.w	r3, r3, #3
 8002378:	f043 0201 	orr.w	r2, r3, #1
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	655a      	str	r2, [r3, #84]	@ 0x54
 8002380:	e007      	b.n	8002392 <HAL_ADC_Init+0x266>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002386:	f043 0210 	orr.w	r2, r3, #16
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 800238e:	2301      	movs	r3, #1
 8002390:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002392:	7ffb      	ldrb	r3, [r7, #31]
}
 8002394:	4618      	mov	r0, r3
 8002396:	3720      	adds	r7, #32
 8002398:	46bd      	mov	sp, r7
 800239a:	bd80      	pop	{r7, pc}
 800239c:	20000000 	.word	0x20000000
 80023a0:	053e2d63 	.word	0x053e2d63
 80023a4:	50040000 	.word	0x50040000
 80023a8:	50040300 	.word	0x50040300
 80023ac:	fff0c007 	.word	0xfff0c007

080023b0 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80023b0:	b580      	push	{r7, lr}
 80023b2:	b084      	sub	sp, #16
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	4618      	mov	r0, r3
 80023be:	f7ff fe8e 	bl	80020de <LL_ADC_REG_IsConversionOngoing>
 80023c2:	4603      	mov	r3, r0
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d14f      	bne.n	8002468 <HAL_ADC_Start+0xb8>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80023ce:	2b01      	cmp	r3, #1
 80023d0:	d101      	bne.n	80023d6 <HAL_ADC_Start+0x26>
 80023d2:	2302      	movs	r3, #2
 80023d4:	e04b      	b.n	800246e <HAL_ADC_Start+0xbe>
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	2201      	movs	r2, #1
 80023da:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80023de:	6878      	ldr	r0, [r7, #4]
 80023e0:	f000 fcc8 	bl	8002d74 <ADC_Enable>
 80023e4:	4603      	mov	r3, r0
 80023e6:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80023e8:	7bfb      	ldrb	r3, [r7, #15]
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d137      	bne.n	800245e <HAL_ADC_Start+0xae>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80023f2:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80023f6:	f023 0301 	bic.w	r3, r3, #1
 80023fa:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	655a      	str	r2, [r3, #84]	@ 0x54
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002406:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800240a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800240e:	d106      	bne.n	800241e <HAL_ADC_Start+0x6e>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002414:	f023 0206 	bic.w	r2, r3, #6
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	659a      	str	r2, [r3, #88]	@ 0x58
 800241c:	e002      	b.n	8002424 <HAL_ADC_Start+0x74>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	2200      	movs	r2, #0
 8002422:	659a      	str	r2, [r3, #88]	@ 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	221c      	movs	r2, #28
 800242a:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	2200      	movs	r2, #0
 8002430:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
        }

      }
#else
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	68db      	ldr	r3, [r3, #12]
 800243a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800243e:	2b00      	cmp	r3, #0
 8002440:	d007      	beq.n	8002452 <HAL_ADC_Start+0xa2>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002446:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800244a:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	655a      	str	r2, [r3, #84]	@ 0x54
      }

      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	4618      	mov	r0, r3
 8002458:	f7ff fe2d 	bl	80020b6 <LL_ADC_REG_StartConversion>
 800245c:	e006      	b.n	800246c <HAL_ADC_Start+0xbc>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	2200      	movs	r2, #0
 8002462:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 8002466:	e001      	b.n	800246c <HAL_ADC_Start+0xbc>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002468:	2302      	movs	r3, #2
 800246a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return tmp_hal_status;
 800246c:	7bfb      	ldrb	r3, [r7, #15]
}
 800246e:	4618      	mov	r0, r3
 8002470:	3710      	adds	r7, #16
 8002472:	46bd      	mov	sp, r7
 8002474:	bd80      	pop	{r7, pc}

08002476 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002476:	b580      	push	{r7, lr}
 8002478:	b086      	sub	sp, #24
 800247a:	af00      	add	r7, sp, #0
 800247c:	6078      	str	r0, [r7, #4]
 800247e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	695b      	ldr	r3, [r3, #20]
 8002484:	2b08      	cmp	r3, #8
 8002486:	d102      	bne.n	800248e <HAL_ADC_PollForConversion+0x18>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8002488:	2308      	movs	r3, #8
 800248a:	617b      	str	r3, [r7, #20]
 800248c:	e010      	b.n	80024b0 <HAL_ADC_PollForConversion+0x3a>
        tmp_Flag_End = (ADC_FLAG_EOC);
      }
    }
#else
    /* Check ADC DMA mode */
    if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	68db      	ldr	r3, [r3, #12]
 8002494:	f003 0301 	and.w	r3, r3, #1
 8002498:	2b00      	cmp	r3, #0
 800249a:	d007      	beq.n	80024ac <HAL_ADC_PollForConversion+0x36>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80024a0:	f043 0220 	orr.w	r2, r3, #32
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_ERROR;
 80024a8:	2301      	movs	r3, #1
 80024aa:	e06f      	b.n	800258c <HAL_ADC_PollForConversion+0x116>
    }
    else
    {
      tmp_Flag_End = (ADC_FLAG_EOC);
 80024ac:	2304      	movs	r3, #4
 80024ae:	617b      	str	r3, [r7, #20]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 80024b0:	f7ff fc44 	bl	8001d3c <HAL_GetTick>
 80024b4:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80024b6:	e021      	b.n	80024fc <HAL_ADC_PollForConversion+0x86>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80024b8:	683b      	ldr	r3, [r7, #0]
 80024ba:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80024be:	d01d      	beq.n	80024fc <HAL_ADC_PollForConversion+0x86>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 80024c0:	f7ff fc3c 	bl	8001d3c <HAL_GetTick>
 80024c4:	4602      	mov	r2, r0
 80024c6:	693b      	ldr	r3, [r7, #16]
 80024c8:	1ad3      	subs	r3, r2, r3
 80024ca:	683a      	ldr	r2, [r7, #0]
 80024cc:	429a      	cmp	r2, r3
 80024ce:	d302      	bcc.n	80024d6 <HAL_ADC_PollForConversion+0x60>
 80024d0:	683b      	ldr	r3, [r7, #0]
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d112      	bne.n	80024fc <HAL_ADC_PollForConversion+0x86>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	681a      	ldr	r2, [r3, #0]
 80024dc:	697b      	ldr	r3, [r7, #20]
 80024de:	4013      	ands	r3, r2
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d10b      	bne.n	80024fc <HAL_ADC_PollForConversion+0x86>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80024e8:	f043 0204 	orr.w	r2, r3, #4
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	2200      	movs	r2, #0
 80024f4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

          return HAL_TIMEOUT;
 80024f8:	2303      	movs	r3, #3
 80024fa:	e047      	b.n	800258c <HAL_ADC_PollForConversion+0x116>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	681a      	ldr	r2, [r3, #0]
 8002502:	697b      	ldr	r3, [r7, #20]
 8002504:	4013      	ands	r3, r2
 8002506:	2b00      	cmp	r3, #0
 8002508:	d0d6      	beq.n	80024b8 <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800250e:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	4618      	mov	r0, r3
 800251c:	f7ff fcc7 	bl	8001eae <LL_ADC_REG_IsTriggerSourceSWStart>
 8002520:	4603      	mov	r3, r0
 8002522:	2b00      	cmp	r3, #0
 8002524:	d01c      	beq.n	8002560 <HAL_ADC_PollForConversion+0xea>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	7e5b      	ldrb	r3, [r3, #25]
 800252a:	2b00      	cmp	r3, #0
 800252c:	d118      	bne.n	8002560 <HAL_ADC_PollForConversion+0xea>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	f003 0308 	and.w	r3, r3, #8
 8002538:	2b08      	cmp	r3, #8
 800253a:	d111      	bne.n	8002560 <HAL_ADC_PollForConversion+0xea>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002540:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	655a      	str	r2, [r3, #84]	@ 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800254c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002550:	2b00      	cmp	r3, #0
 8002552:	d105      	bne.n	8002560 <HAL_ADC_PollForConversion+0xea>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002558:	f043 0201 	orr.w	r2, r3, #1
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	655a      	str	r2, [r3, #84]	@ 0x54
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
  }
#else
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	68db      	ldr	r3, [r3, #12]
 8002566:	60fb      	str	r3, [r7, #12]
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8002568:	697b      	ldr	r3, [r7, #20]
 800256a:	2b08      	cmp	r3, #8
 800256c:	d104      	bne.n	8002578 <HAL_ADC_PollForConversion+0x102>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	2208      	movs	r2, #8
 8002574:	601a      	str	r2, [r3, #0]
 8002576:	e008      	b.n	800258a <HAL_ADC_PollForConversion+0x114>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800257e:	2b00      	cmp	r3, #0
 8002580:	d103      	bne.n	800258a <HAL_ADC_PollForConversion+0x114>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	220c      	movs	r2, #12
 8002588:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 800258a:	2300      	movs	r3, #0
}
 800258c:	4618      	mov	r0, r3
 800258e:	3718      	adds	r7, #24
 8002590:	46bd      	mov	sp, r7
 8002592:	bd80      	pop	{r7, pc}

08002594 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8002594:	b480      	push	{r7}
 8002596:	b083      	sub	sp, #12
 8002598:	af00      	add	r7, sp, #0
 800259a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 80025a2:	4618      	mov	r0, r3
 80025a4:	370c      	adds	r7, #12
 80025a6:	46bd      	mov	sp, r7
 80025a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ac:	4770      	bx	lr
	...

080025b0 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	b0b6      	sub	sp, #216	@ 0xd8
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	6078      	str	r0, [r7, #4]
 80025b8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80025ba:	2300      	movs	r3, #0
 80025bc:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80025c0:	2300      	movs	r3, #0
 80025c2:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80025ca:	2b01      	cmp	r3, #1
 80025cc:	d101      	bne.n	80025d2 <HAL_ADC_ConfigChannel+0x22>
 80025ce:	2302      	movs	r3, #2
 80025d0:	e3bb      	b.n	8002d4a <HAL_ADC_ConfigChannel+0x79a>
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	2201      	movs	r2, #1
 80025d6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	4618      	mov	r0, r3
 80025e0:	f7ff fd7d 	bl	80020de <LL_ADC_REG_IsConversionOngoing>
 80025e4:	4603      	mov	r3, r0
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	f040 83a0 	bne.w	8002d2c <HAL_ADC_ConfigChannel+0x77c>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 80025ec:	683b      	ldr	r3, [r7, #0]
 80025ee:	685b      	ldr	r3, [r3, #4]
 80025f0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 80025f4:	683b      	ldr	r3, [r7, #0]
 80025f6:	685b      	ldr	r3, [r3, #4]
 80025f8:	2b05      	cmp	r3, #5
 80025fa:	d824      	bhi.n	8002646 <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 80025fc:	683b      	ldr	r3, [r7, #0]
 80025fe:	685b      	ldr	r3, [r3, #4]
 8002600:	3b02      	subs	r3, #2
 8002602:	2b03      	cmp	r3, #3
 8002604:	d81b      	bhi.n	800263e <HAL_ADC_ConfigChannel+0x8e>
 8002606:	a201      	add	r2, pc, #4	@ (adr r2, 800260c <HAL_ADC_ConfigChannel+0x5c>)
 8002608:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800260c:	0800261d 	.word	0x0800261d
 8002610:	08002625 	.word	0x08002625
 8002614:	0800262d 	.word	0x0800262d
 8002618:	08002635 	.word	0x08002635
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 800261c:	230c      	movs	r3, #12
 800261e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002622:	e010      	b.n	8002646 <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8002624:	2312      	movs	r3, #18
 8002626:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800262a:	e00c      	b.n	8002646 <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 800262c:	2318      	movs	r3, #24
 800262e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002632:	e008      	b.n	8002646 <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8002634:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002638:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800263c:	e003      	b.n	8002646 <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 800263e:	2306      	movs	r3, #6
 8002640:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002644:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	6818      	ldr	r0, [r3, #0]
 800264a:	683b      	ldr	r3, [r7, #0]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	461a      	mov	r2, r3
 8002650:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8002654:	f7ff fc3e 	bl	8001ed4 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	4618      	mov	r0, r3
 800265e:	f7ff fd3e 	bl	80020de <LL_ADC_REG_IsConversionOngoing>
 8002662:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	4618      	mov	r0, r3
 800266c:	f7ff fd4a 	bl	8002104 <LL_ADC_INJ_IsConversionOngoing>
 8002670:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002674:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002678:	2b00      	cmp	r3, #0
 800267a:	f040 81a4 	bne.w	80029c6 <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800267e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002682:	2b00      	cmp	r3, #0
 8002684:	f040 819f 	bne.w	80029c6 <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	6818      	ldr	r0, [r3, #0]
 800268c:	683b      	ldr	r3, [r7, #0]
 800268e:	6819      	ldr	r1, [r3, #0]
 8002690:	683b      	ldr	r3, [r7, #0]
 8002692:	689b      	ldr	r3, [r3, #8]
 8002694:	461a      	mov	r2, r3
 8002696:	f7ff fc49 	bl	8001f2c <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 800269a:	683b      	ldr	r3, [r7, #0]
 800269c:	695a      	ldr	r2, [r3, #20]
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	68db      	ldr	r3, [r3, #12]
 80026a4:	08db      	lsrs	r3, r3, #3
 80026a6:	f003 0303 	and.w	r3, r3, #3
 80026aa:	005b      	lsls	r3, r3, #1
 80026ac:	fa02 f303 	lsl.w	r3, r2, r3
 80026b0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80026b4:	683b      	ldr	r3, [r7, #0]
 80026b6:	691b      	ldr	r3, [r3, #16]
 80026b8:	2b04      	cmp	r3, #4
 80026ba:	d00a      	beq.n	80026d2 <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	6818      	ldr	r0, [r3, #0]
 80026c0:	683b      	ldr	r3, [r7, #0]
 80026c2:	6919      	ldr	r1, [r3, #16]
 80026c4:	683b      	ldr	r3, [r7, #0]
 80026c6:	681a      	ldr	r2, [r3, #0]
 80026c8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80026cc:	f7ff fb9a 	bl	8001e04 <LL_ADC_SetOffset>
 80026d0:	e179      	b.n	80029c6 <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	2100      	movs	r1, #0
 80026d8:	4618      	mov	r0, r3
 80026da:	f7ff fbb7 	bl	8001e4c <LL_ADC_GetOffsetChannel>
 80026de:	4603      	mov	r3, r0
 80026e0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d10a      	bne.n	80026fe <HAL_ADC_ConfigChannel+0x14e>
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	2100      	movs	r1, #0
 80026ee:	4618      	mov	r0, r3
 80026f0:	f7ff fbac 	bl	8001e4c <LL_ADC_GetOffsetChannel>
 80026f4:	4603      	mov	r3, r0
 80026f6:	0e9b      	lsrs	r3, r3, #26
 80026f8:	f003 021f 	and.w	r2, r3, #31
 80026fc:	e01e      	b.n	800273c <HAL_ADC_ConfigChannel+0x18c>
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	2100      	movs	r1, #0
 8002704:	4618      	mov	r0, r3
 8002706:	f7ff fba1 	bl	8001e4c <LL_ADC_GetOffsetChannel>
 800270a:	4603      	mov	r3, r0
 800270c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002710:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002714:	fa93 f3a3 	rbit	r3, r3
 8002718:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800271c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002720:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002724:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002728:	2b00      	cmp	r3, #0
 800272a:	d101      	bne.n	8002730 <HAL_ADC_ConfigChannel+0x180>
  {
    return 32U;
 800272c:	2320      	movs	r3, #32
 800272e:	e004      	b.n	800273a <HAL_ADC_ConfigChannel+0x18a>
  }
  return __builtin_clz(value);
 8002730:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002734:	fab3 f383 	clz	r3, r3
 8002738:	b2db      	uxtb	r3, r3
 800273a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800273c:	683b      	ldr	r3, [r7, #0]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002744:	2b00      	cmp	r3, #0
 8002746:	d105      	bne.n	8002754 <HAL_ADC_ConfigChannel+0x1a4>
 8002748:	683b      	ldr	r3, [r7, #0]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	0e9b      	lsrs	r3, r3, #26
 800274e:	f003 031f 	and.w	r3, r3, #31
 8002752:	e018      	b.n	8002786 <HAL_ADC_ConfigChannel+0x1d6>
 8002754:	683b      	ldr	r3, [r7, #0]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800275c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002760:	fa93 f3a3 	rbit	r3, r3
 8002764:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8002768:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800276c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8002770:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002774:	2b00      	cmp	r3, #0
 8002776:	d101      	bne.n	800277c <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 8002778:	2320      	movs	r3, #32
 800277a:	e004      	b.n	8002786 <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 800277c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002780:	fab3 f383 	clz	r3, r3
 8002784:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002786:	429a      	cmp	r2, r3
 8002788:	d106      	bne.n	8002798 <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	2200      	movs	r2, #0
 8002790:	2100      	movs	r1, #0
 8002792:	4618      	mov	r0, r3
 8002794:	f7ff fb70 	bl	8001e78 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	2101      	movs	r1, #1
 800279e:	4618      	mov	r0, r3
 80027a0:	f7ff fb54 	bl	8001e4c <LL_ADC_GetOffsetChannel>
 80027a4:	4603      	mov	r3, r0
 80027a6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d10a      	bne.n	80027c4 <HAL_ADC_ConfigChannel+0x214>
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	2101      	movs	r1, #1
 80027b4:	4618      	mov	r0, r3
 80027b6:	f7ff fb49 	bl	8001e4c <LL_ADC_GetOffsetChannel>
 80027ba:	4603      	mov	r3, r0
 80027bc:	0e9b      	lsrs	r3, r3, #26
 80027be:	f003 021f 	and.w	r2, r3, #31
 80027c2:	e01e      	b.n	8002802 <HAL_ADC_ConfigChannel+0x252>
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	2101      	movs	r1, #1
 80027ca:	4618      	mov	r0, r3
 80027cc:	f7ff fb3e 	bl	8001e4c <LL_ADC_GetOffsetChannel>
 80027d0:	4603      	mov	r3, r0
 80027d2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027d6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80027da:	fa93 f3a3 	rbit	r3, r3
 80027de:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 80027e2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80027e6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 80027ea:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d101      	bne.n	80027f6 <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 80027f2:	2320      	movs	r3, #32
 80027f4:	e004      	b.n	8002800 <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 80027f6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80027fa:	fab3 f383 	clz	r3, r3
 80027fe:	b2db      	uxtb	r3, r3
 8002800:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002802:	683b      	ldr	r3, [r7, #0]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800280a:	2b00      	cmp	r3, #0
 800280c:	d105      	bne.n	800281a <HAL_ADC_ConfigChannel+0x26a>
 800280e:	683b      	ldr	r3, [r7, #0]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	0e9b      	lsrs	r3, r3, #26
 8002814:	f003 031f 	and.w	r3, r3, #31
 8002818:	e018      	b.n	800284c <HAL_ADC_ConfigChannel+0x29c>
 800281a:	683b      	ldr	r3, [r7, #0]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002822:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002826:	fa93 f3a3 	rbit	r3, r3
 800282a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 800282e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002832:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8002836:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800283a:	2b00      	cmp	r3, #0
 800283c:	d101      	bne.n	8002842 <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 800283e:	2320      	movs	r3, #32
 8002840:	e004      	b.n	800284c <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 8002842:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002846:	fab3 f383 	clz	r3, r3
 800284a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800284c:	429a      	cmp	r2, r3
 800284e:	d106      	bne.n	800285e <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	2200      	movs	r2, #0
 8002856:	2101      	movs	r1, #1
 8002858:	4618      	mov	r0, r3
 800285a:	f7ff fb0d 	bl	8001e78 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	2102      	movs	r1, #2
 8002864:	4618      	mov	r0, r3
 8002866:	f7ff faf1 	bl	8001e4c <LL_ADC_GetOffsetChannel>
 800286a:	4603      	mov	r3, r0
 800286c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002870:	2b00      	cmp	r3, #0
 8002872:	d10a      	bne.n	800288a <HAL_ADC_ConfigChannel+0x2da>
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	2102      	movs	r1, #2
 800287a:	4618      	mov	r0, r3
 800287c:	f7ff fae6 	bl	8001e4c <LL_ADC_GetOffsetChannel>
 8002880:	4603      	mov	r3, r0
 8002882:	0e9b      	lsrs	r3, r3, #26
 8002884:	f003 021f 	and.w	r2, r3, #31
 8002888:	e01e      	b.n	80028c8 <HAL_ADC_ConfigChannel+0x318>
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	2102      	movs	r1, #2
 8002890:	4618      	mov	r0, r3
 8002892:	f7ff fadb 	bl	8001e4c <LL_ADC_GetOffsetChannel>
 8002896:	4603      	mov	r3, r0
 8002898:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800289c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80028a0:	fa93 f3a3 	rbit	r3, r3
 80028a4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 80028a8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80028ac:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 80028b0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d101      	bne.n	80028bc <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 80028b8:	2320      	movs	r3, #32
 80028ba:	e004      	b.n	80028c6 <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 80028bc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80028c0:	fab3 f383 	clz	r3, r3
 80028c4:	b2db      	uxtb	r3, r3
 80028c6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80028c8:	683b      	ldr	r3, [r7, #0]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d105      	bne.n	80028e0 <HAL_ADC_ConfigChannel+0x330>
 80028d4:	683b      	ldr	r3, [r7, #0]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	0e9b      	lsrs	r3, r3, #26
 80028da:	f003 031f 	and.w	r3, r3, #31
 80028de:	e014      	b.n	800290a <HAL_ADC_ConfigChannel+0x35a>
 80028e0:	683b      	ldr	r3, [r7, #0]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028e6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80028e8:	fa93 f3a3 	rbit	r3, r3
 80028ec:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 80028ee:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80028f0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 80028f4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d101      	bne.n	8002900 <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 80028fc:	2320      	movs	r3, #32
 80028fe:	e004      	b.n	800290a <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 8002900:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002904:	fab3 f383 	clz	r3, r3
 8002908:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800290a:	429a      	cmp	r2, r3
 800290c:	d106      	bne.n	800291c <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	2200      	movs	r2, #0
 8002914:	2102      	movs	r1, #2
 8002916:	4618      	mov	r0, r3
 8002918:	f7ff faae 	bl	8001e78 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	2103      	movs	r1, #3
 8002922:	4618      	mov	r0, r3
 8002924:	f7ff fa92 	bl	8001e4c <LL_ADC_GetOffsetChannel>
 8002928:	4603      	mov	r3, r0
 800292a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800292e:	2b00      	cmp	r3, #0
 8002930:	d10a      	bne.n	8002948 <HAL_ADC_ConfigChannel+0x398>
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	2103      	movs	r1, #3
 8002938:	4618      	mov	r0, r3
 800293a:	f7ff fa87 	bl	8001e4c <LL_ADC_GetOffsetChannel>
 800293e:	4603      	mov	r3, r0
 8002940:	0e9b      	lsrs	r3, r3, #26
 8002942:	f003 021f 	and.w	r2, r3, #31
 8002946:	e017      	b.n	8002978 <HAL_ADC_ConfigChannel+0x3c8>
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	2103      	movs	r1, #3
 800294e:	4618      	mov	r0, r3
 8002950:	f7ff fa7c 	bl	8001e4c <LL_ADC_GetOffsetChannel>
 8002954:	4603      	mov	r3, r0
 8002956:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002958:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800295a:	fa93 f3a3 	rbit	r3, r3
 800295e:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8002960:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002962:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8002964:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002966:	2b00      	cmp	r3, #0
 8002968:	d101      	bne.n	800296e <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 800296a:	2320      	movs	r3, #32
 800296c:	e003      	b.n	8002976 <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 800296e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002970:	fab3 f383 	clz	r3, r3
 8002974:	b2db      	uxtb	r3, r3
 8002976:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002978:	683b      	ldr	r3, [r7, #0]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002980:	2b00      	cmp	r3, #0
 8002982:	d105      	bne.n	8002990 <HAL_ADC_ConfigChannel+0x3e0>
 8002984:	683b      	ldr	r3, [r7, #0]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	0e9b      	lsrs	r3, r3, #26
 800298a:	f003 031f 	and.w	r3, r3, #31
 800298e:	e011      	b.n	80029b4 <HAL_ADC_ConfigChannel+0x404>
 8002990:	683b      	ldr	r3, [r7, #0]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002996:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002998:	fa93 f3a3 	rbit	r3, r3
 800299c:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 800299e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80029a0:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 80029a2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d101      	bne.n	80029ac <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 80029a8:	2320      	movs	r3, #32
 80029aa:	e003      	b.n	80029b4 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 80029ac:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80029ae:	fab3 f383 	clz	r3, r3
 80029b2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80029b4:	429a      	cmp	r2, r3
 80029b6:	d106      	bne.n	80029c6 <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	2200      	movs	r2, #0
 80029be:	2103      	movs	r1, #3
 80029c0:	4618      	mov	r0, r3
 80029c2:	f7ff fa59 	bl	8001e78 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	4618      	mov	r0, r3
 80029cc:	f7ff fb60 	bl	8002090 <LL_ADC_IsEnabled>
 80029d0:	4603      	mov	r3, r0
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	f040 8140 	bne.w	8002c58 <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	6818      	ldr	r0, [r3, #0]
 80029dc:	683b      	ldr	r3, [r7, #0]
 80029de:	6819      	ldr	r1, [r3, #0]
 80029e0:	683b      	ldr	r3, [r7, #0]
 80029e2:	68db      	ldr	r3, [r3, #12]
 80029e4:	461a      	mov	r2, r3
 80029e6:	f7ff facd 	bl	8001f84 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80029ea:	683b      	ldr	r3, [r7, #0]
 80029ec:	68db      	ldr	r3, [r3, #12]
 80029ee:	4a8f      	ldr	r2, [pc, #572]	@ (8002c2c <HAL_ADC_ConfigChannel+0x67c>)
 80029f0:	4293      	cmp	r3, r2
 80029f2:	f040 8131 	bne.w	8002c58 <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80029fa:	683b      	ldr	r3, [r7, #0]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d10b      	bne.n	8002a1e <HAL_ADC_ConfigChannel+0x46e>
 8002a06:	683b      	ldr	r3, [r7, #0]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	0e9b      	lsrs	r3, r3, #26
 8002a0c:	3301      	adds	r3, #1
 8002a0e:	f003 031f 	and.w	r3, r3, #31
 8002a12:	2b09      	cmp	r3, #9
 8002a14:	bf94      	ite	ls
 8002a16:	2301      	movls	r3, #1
 8002a18:	2300      	movhi	r3, #0
 8002a1a:	b2db      	uxtb	r3, r3
 8002a1c:	e019      	b.n	8002a52 <HAL_ADC_ConfigChannel+0x4a2>
 8002a1e:	683b      	ldr	r3, [r7, #0]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a24:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002a26:	fa93 f3a3 	rbit	r3, r3
 8002a2a:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8002a2c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002a2e:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8002a30:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d101      	bne.n	8002a3a <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 8002a36:	2320      	movs	r3, #32
 8002a38:	e003      	b.n	8002a42 <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 8002a3a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002a3c:	fab3 f383 	clz	r3, r3
 8002a40:	b2db      	uxtb	r3, r3
 8002a42:	3301      	adds	r3, #1
 8002a44:	f003 031f 	and.w	r3, r3, #31
 8002a48:	2b09      	cmp	r3, #9
 8002a4a:	bf94      	ite	ls
 8002a4c:	2301      	movls	r3, #1
 8002a4e:	2300      	movhi	r3, #0
 8002a50:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d079      	beq.n	8002b4a <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002a56:	683b      	ldr	r3, [r7, #0]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d107      	bne.n	8002a72 <HAL_ADC_ConfigChannel+0x4c2>
 8002a62:	683b      	ldr	r3, [r7, #0]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	0e9b      	lsrs	r3, r3, #26
 8002a68:	3301      	adds	r3, #1
 8002a6a:	069b      	lsls	r3, r3, #26
 8002a6c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002a70:	e015      	b.n	8002a9e <HAL_ADC_ConfigChannel+0x4ee>
 8002a72:	683b      	ldr	r3, [r7, #0]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a78:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002a7a:	fa93 f3a3 	rbit	r3, r3
 8002a7e:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8002a80:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002a82:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8002a84:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d101      	bne.n	8002a8e <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 8002a8a:	2320      	movs	r3, #32
 8002a8c:	e003      	b.n	8002a96 <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 8002a8e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002a90:	fab3 f383 	clz	r3, r3
 8002a94:	b2db      	uxtb	r3, r3
 8002a96:	3301      	adds	r3, #1
 8002a98:	069b      	lsls	r3, r3, #26
 8002a9a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002a9e:	683b      	ldr	r3, [r7, #0]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d109      	bne.n	8002abe <HAL_ADC_ConfigChannel+0x50e>
 8002aaa:	683b      	ldr	r3, [r7, #0]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	0e9b      	lsrs	r3, r3, #26
 8002ab0:	3301      	adds	r3, #1
 8002ab2:	f003 031f 	and.w	r3, r3, #31
 8002ab6:	2101      	movs	r1, #1
 8002ab8:	fa01 f303 	lsl.w	r3, r1, r3
 8002abc:	e017      	b.n	8002aee <HAL_ADC_ConfigChannel+0x53e>
 8002abe:	683b      	ldr	r3, [r7, #0]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ac4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002ac6:	fa93 f3a3 	rbit	r3, r3
 8002aca:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8002acc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002ace:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8002ad0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d101      	bne.n	8002ada <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 8002ad6:	2320      	movs	r3, #32
 8002ad8:	e003      	b.n	8002ae2 <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 8002ada:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002adc:	fab3 f383 	clz	r3, r3
 8002ae0:	b2db      	uxtb	r3, r3
 8002ae2:	3301      	adds	r3, #1
 8002ae4:	f003 031f 	and.w	r3, r3, #31
 8002ae8:	2101      	movs	r1, #1
 8002aea:	fa01 f303 	lsl.w	r3, r1, r3
 8002aee:	ea42 0103 	orr.w	r1, r2, r3
 8002af2:	683b      	ldr	r3, [r7, #0]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d10a      	bne.n	8002b14 <HAL_ADC_ConfigChannel+0x564>
 8002afe:	683b      	ldr	r3, [r7, #0]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	0e9b      	lsrs	r3, r3, #26
 8002b04:	3301      	adds	r3, #1
 8002b06:	f003 021f 	and.w	r2, r3, #31
 8002b0a:	4613      	mov	r3, r2
 8002b0c:	005b      	lsls	r3, r3, #1
 8002b0e:	4413      	add	r3, r2
 8002b10:	051b      	lsls	r3, r3, #20
 8002b12:	e018      	b.n	8002b46 <HAL_ADC_ConfigChannel+0x596>
 8002b14:	683b      	ldr	r3, [r7, #0]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b1a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002b1c:	fa93 f3a3 	rbit	r3, r3
 8002b20:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8002b22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b24:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8002b26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d101      	bne.n	8002b30 <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 8002b2c:	2320      	movs	r3, #32
 8002b2e:	e003      	b.n	8002b38 <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 8002b30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002b32:	fab3 f383 	clz	r3, r3
 8002b36:	b2db      	uxtb	r3, r3
 8002b38:	3301      	adds	r3, #1
 8002b3a:	f003 021f 	and.w	r2, r3, #31
 8002b3e:	4613      	mov	r3, r2
 8002b40:	005b      	lsls	r3, r3, #1
 8002b42:	4413      	add	r3, r2
 8002b44:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002b46:	430b      	orrs	r3, r1
 8002b48:	e081      	b.n	8002c4e <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002b4a:	683b      	ldr	r3, [r7, #0]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d107      	bne.n	8002b66 <HAL_ADC_ConfigChannel+0x5b6>
 8002b56:	683b      	ldr	r3, [r7, #0]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	0e9b      	lsrs	r3, r3, #26
 8002b5c:	3301      	adds	r3, #1
 8002b5e:	069b      	lsls	r3, r3, #26
 8002b60:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002b64:	e015      	b.n	8002b92 <HAL_ADC_ConfigChannel+0x5e2>
 8002b66:	683b      	ldr	r3, [r7, #0]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b6e:	fa93 f3a3 	rbit	r3, r3
 8002b72:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8002b74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b76:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8002b78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d101      	bne.n	8002b82 <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 8002b7e:	2320      	movs	r3, #32
 8002b80:	e003      	b.n	8002b8a <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 8002b82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b84:	fab3 f383 	clz	r3, r3
 8002b88:	b2db      	uxtb	r3, r3
 8002b8a:	3301      	adds	r3, #1
 8002b8c:	069b      	lsls	r3, r3, #26
 8002b8e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002b92:	683b      	ldr	r3, [r7, #0]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d109      	bne.n	8002bb2 <HAL_ADC_ConfigChannel+0x602>
 8002b9e:	683b      	ldr	r3, [r7, #0]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	0e9b      	lsrs	r3, r3, #26
 8002ba4:	3301      	adds	r3, #1
 8002ba6:	f003 031f 	and.w	r3, r3, #31
 8002baa:	2101      	movs	r1, #1
 8002bac:	fa01 f303 	lsl.w	r3, r1, r3
 8002bb0:	e017      	b.n	8002be2 <HAL_ADC_ConfigChannel+0x632>
 8002bb2:	683b      	ldr	r3, [r7, #0]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bb8:	69fb      	ldr	r3, [r7, #28]
 8002bba:	fa93 f3a3 	rbit	r3, r3
 8002bbe:	61bb      	str	r3, [r7, #24]
  return result;
 8002bc0:	69bb      	ldr	r3, [r7, #24]
 8002bc2:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8002bc4:	6a3b      	ldr	r3, [r7, #32]
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d101      	bne.n	8002bce <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 8002bca:	2320      	movs	r3, #32
 8002bcc:	e003      	b.n	8002bd6 <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 8002bce:	6a3b      	ldr	r3, [r7, #32]
 8002bd0:	fab3 f383 	clz	r3, r3
 8002bd4:	b2db      	uxtb	r3, r3
 8002bd6:	3301      	adds	r3, #1
 8002bd8:	f003 031f 	and.w	r3, r3, #31
 8002bdc:	2101      	movs	r1, #1
 8002bde:	fa01 f303 	lsl.w	r3, r1, r3
 8002be2:	ea42 0103 	orr.w	r1, r2, r3
 8002be6:	683b      	ldr	r3, [r7, #0]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d10d      	bne.n	8002c0e <HAL_ADC_ConfigChannel+0x65e>
 8002bf2:	683b      	ldr	r3, [r7, #0]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	0e9b      	lsrs	r3, r3, #26
 8002bf8:	3301      	adds	r3, #1
 8002bfa:	f003 021f 	and.w	r2, r3, #31
 8002bfe:	4613      	mov	r3, r2
 8002c00:	005b      	lsls	r3, r3, #1
 8002c02:	4413      	add	r3, r2
 8002c04:	3b1e      	subs	r3, #30
 8002c06:	051b      	lsls	r3, r3, #20
 8002c08:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002c0c:	e01e      	b.n	8002c4c <HAL_ADC_ConfigChannel+0x69c>
 8002c0e:	683b      	ldr	r3, [r7, #0]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c14:	693b      	ldr	r3, [r7, #16]
 8002c16:	fa93 f3a3 	rbit	r3, r3
 8002c1a:	60fb      	str	r3, [r7, #12]
  return result;
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8002c20:	697b      	ldr	r3, [r7, #20]
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d104      	bne.n	8002c30 <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 8002c26:	2320      	movs	r3, #32
 8002c28:	e006      	b.n	8002c38 <HAL_ADC_ConfigChannel+0x688>
 8002c2a:	bf00      	nop
 8002c2c:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8002c30:	697b      	ldr	r3, [r7, #20]
 8002c32:	fab3 f383 	clz	r3, r3
 8002c36:	b2db      	uxtb	r3, r3
 8002c38:	3301      	adds	r3, #1
 8002c3a:	f003 021f 	and.w	r2, r3, #31
 8002c3e:	4613      	mov	r3, r2
 8002c40:	005b      	lsls	r3, r3, #1
 8002c42:	4413      	add	r3, r2
 8002c44:	3b1e      	subs	r3, #30
 8002c46:	051b      	lsls	r3, r3, #20
 8002c48:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002c4c:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8002c4e:	683a      	ldr	r2, [r7, #0]
 8002c50:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002c52:	4619      	mov	r1, r3
 8002c54:	f7ff f96a 	bl	8001f2c <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002c58:	683b      	ldr	r3, [r7, #0]
 8002c5a:	681a      	ldr	r2, [r3, #0]
 8002c5c:	4b3d      	ldr	r3, [pc, #244]	@ (8002d54 <HAL_ADC_ConfigChannel+0x7a4>)
 8002c5e:	4013      	ands	r3, r2
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d06c      	beq.n	8002d3e <HAL_ADC_ConfigChannel+0x78e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002c64:	483c      	ldr	r0, [pc, #240]	@ (8002d58 <HAL_ADC_ConfigChannel+0x7a8>)
 8002c66:	f7ff f8bf 	bl	8001de8 <LL_ADC_GetCommonPathInternalCh>
 8002c6a:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002c6e:	683b      	ldr	r3, [r7, #0]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	4a3a      	ldr	r2, [pc, #232]	@ (8002d5c <HAL_ADC_ConfigChannel+0x7ac>)
 8002c74:	4293      	cmp	r3, r2
 8002c76:	d127      	bne.n	8002cc8 <HAL_ADC_ConfigChannel+0x718>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002c78:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002c7c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d121      	bne.n	8002cc8 <HAL_ADC_ConfigChannel+0x718>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	4a35      	ldr	r2, [pc, #212]	@ (8002d60 <HAL_ADC_ConfigChannel+0x7b0>)
 8002c8a:	4293      	cmp	r3, r2
 8002c8c:	d157      	bne.n	8002d3e <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002c8e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002c92:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002c96:	4619      	mov	r1, r3
 8002c98:	482f      	ldr	r0, [pc, #188]	@ (8002d58 <HAL_ADC_ConfigChannel+0x7a8>)
 8002c9a:	f7ff f892 	bl	8001dc2 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002c9e:	4b31      	ldr	r3, [pc, #196]	@ (8002d64 <HAL_ADC_ConfigChannel+0x7b4>)
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	099b      	lsrs	r3, r3, #6
 8002ca4:	4a30      	ldr	r2, [pc, #192]	@ (8002d68 <HAL_ADC_ConfigChannel+0x7b8>)
 8002ca6:	fba2 2303 	umull	r2, r3, r2, r3
 8002caa:	099b      	lsrs	r3, r3, #6
 8002cac:	1c5a      	adds	r2, r3, #1
 8002cae:	4613      	mov	r3, r2
 8002cb0:	005b      	lsls	r3, r3, #1
 8002cb2:	4413      	add	r3, r2
 8002cb4:	009b      	lsls	r3, r3, #2
 8002cb6:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8002cb8:	e002      	b.n	8002cc0 <HAL_ADC_ConfigChannel+0x710>
          {
            wait_loop_index--;
 8002cba:	68bb      	ldr	r3, [r7, #8]
 8002cbc:	3b01      	subs	r3, #1
 8002cbe:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8002cc0:	68bb      	ldr	r3, [r7, #8]
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d1f9      	bne.n	8002cba <HAL_ADC_ConfigChannel+0x70a>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002cc6:	e03a      	b.n	8002d3e <HAL_ADC_ConfigChannel+0x78e>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8002cc8:	683b      	ldr	r3, [r7, #0]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	4a27      	ldr	r2, [pc, #156]	@ (8002d6c <HAL_ADC_ConfigChannel+0x7bc>)
 8002cce:	4293      	cmp	r3, r2
 8002cd0:	d113      	bne.n	8002cfa <HAL_ADC_ConfigChannel+0x74a>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002cd2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002cd6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d10d      	bne.n	8002cfa <HAL_ADC_ConfigChannel+0x74a>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	4a1f      	ldr	r2, [pc, #124]	@ (8002d60 <HAL_ADC_ConfigChannel+0x7b0>)
 8002ce4:	4293      	cmp	r3, r2
 8002ce6:	d12a      	bne.n	8002d3e <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002ce8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002cec:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002cf0:	4619      	mov	r1, r3
 8002cf2:	4819      	ldr	r0, [pc, #100]	@ (8002d58 <HAL_ADC_ConfigChannel+0x7a8>)
 8002cf4:	f7ff f865 	bl	8001dc2 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002cf8:	e021      	b.n	8002d3e <HAL_ADC_ConfigChannel+0x78e>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002cfa:	683b      	ldr	r3, [r7, #0]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	4a1c      	ldr	r2, [pc, #112]	@ (8002d70 <HAL_ADC_ConfigChannel+0x7c0>)
 8002d00:	4293      	cmp	r3, r2
 8002d02:	d11c      	bne.n	8002d3e <HAL_ADC_ConfigChannel+0x78e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002d04:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002d08:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d116      	bne.n	8002d3e <HAL_ADC_ConfigChannel+0x78e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	4a12      	ldr	r2, [pc, #72]	@ (8002d60 <HAL_ADC_ConfigChannel+0x7b0>)
 8002d16:	4293      	cmp	r3, r2
 8002d18:	d111      	bne.n	8002d3e <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002d1a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002d1e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002d22:	4619      	mov	r1, r3
 8002d24:	480c      	ldr	r0, [pc, #48]	@ (8002d58 <HAL_ADC_ConfigChannel+0x7a8>)
 8002d26:	f7ff f84c 	bl	8001dc2 <LL_ADC_SetCommonPathInternalCh>
 8002d2a:	e008      	b.n	8002d3e <HAL_ADC_ConfigChannel+0x78e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d30:	f043 0220 	orr.w	r2, r3, #32
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8002d38:	2301      	movs	r3, #1
 8002d3a:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	2200      	movs	r2, #0
 8002d42:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8002d46:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8002d4a:	4618      	mov	r0, r3
 8002d4c:	37d8      	adds	r7, #216	@ 0xd8
 8002d4e:	46bd      	mov	sp, r7
 8002d50:	bd80      	pop	{r7, pc}
 8002d52:	bf00      	nop
 8002d54:	80080000 	.word	0x80080000
 8002d58:	50040300 	.word	0x50040300
 8002d5c:	c7520000 	.word	0xc7520000
 8002d60:	50040000 	.word	0x50040000
 8002d64:	20000000 	.word	0x20000000
 8002d68:	053e2d63 	.word	0x053e2d63
 8002d6c:	cb840000 	.word	0xcb840000
 8002d70:	80000001 	.word	0x80000001

08002d74 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002d74:	b580      	push	{r7, lr}
 8002d76:	b084      	sub	sp, #16
 8002d78:	af00      	add	r7, sp, #0
 8002d7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8002d7c:	2300      	movs	r3, #0
 8002d7e:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	4618      	mov	r0, r3
 8002d86:	f7ff f983 	bl	8002090 <LL_ADC_IsEnabled>
 8002d8a:	4603      	mov	r3, r0
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d169      	bne.n	8002e64 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	689a      	ldr	r2, [r3, #8]
 8002d96:	4b36      	ldr	r3, [pc, #216]	@ (8002e70 <ADC_Enable+0xfc>)
 8002d98:	4013      	ands	r3, r2
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d00d      	beq.n	8002dba <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002da2:	f043 0210 	orr.w	r2, r3, #16
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002dae:	f043 0201 	orr.w	r2, r3, #1
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 8002db6:	2301      	movs	r3, #1
 8002db8:	e055      	b.n	8002e66 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	4618      	mov	r0, r3
 8002dc0:	f7ff f952 	bl	8002068 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002dc4:	482b      	ldr	r0, [pc, #172]	@ (8002e74 <ADC_Enable+0x100>)
 8002dc6:	f7ff f80f 	bl	8001de8 <LL_ADC_GetCommonPathInternalCh>
 8002dca:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8002dcc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d013      	beq.n	8002dfc <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002dd4:	4b28      	ldr	r3, [pc, #160]	@ (8002e78 <ADC_Enable+0x104>)
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	099b      	lsrs	r3, r3, #6
 8002dda:	4a28      	ldr	r2, [pc, #160]	@ (8002e7c <ADC_Enable+0x108>)
 8002ddc:	fba2 2303 	umull	r2, r3, r2, r3
 8002de0:	099b      	lsrs	r3, r3, #6
 8002de2:	1c5a      	adds	r2, r3, #1
 8002de4:	4613      	mov	r3, r2
 8002de6:	005b      	lsls	r3, r3, #1
 8002de8:	4413      	add	r3, r2
 8002dea:	009b      	lsls	r3, r3, #2
 8002dec:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002dee:	e002      	b.n	8002df6 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8002df0:	68bb      	ldr	r3, [r7, #8]
 8002df2:	3b01      	subs	r3, #1
 8002df4:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002df6:	68bb      	ldr	r3, [r7, #8]
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d1f9      	bne.n	8002df0 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002dfc:	f7fe ff9e 	bl	8001d3c <HAL_GetTick>
 8002e00:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002e02:	e028      	b.n	8002e56 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	4618      	mov	r0, r3
 8002e0a:	f7ff f941 	bl	8002090 <LL_ADC_IsEnabled>
 8002e0e:	4603      	mov	r3, r0
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d104      	bne.n	8002e1e <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	4618      	mov	r0, r3
 8002e1a:	f7ff f925 	bl	8002068 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002e1e:	f7fe ff8d 	bl	8001d3c <HAL_GetTick>
 8002e22:	4602      	mov	r2, r0
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	1ad3      	subs	r3, r2, r3
 8002e28:	2b02      	cmp	r3, #2
 8002e2a:	d914      	bls.n	8002e56 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	f003 0301 	and.w	r3, r3, #1
 8002e36:	2b01      	cmp	r3, #1
 8002e38:	d00d      	beq.n	8002e56 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e3e:	f043 0210 	orr.w	r2, r3, #16
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e4a:	f043 0201 	orr.w	r2, r3, #1
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8002e52:	2301      	movs	r3, #1
 8002e54:	e007      	b.n	8002e66 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f003 0301 	and.w	r3, r3, #1
 8002e60:	2b01      	cmp	r3, #1
 8002e62:	d1cf      	bne.n	8002e04 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002e64:	2300      	movs	r3, #0
}
 8002e66:	4618      	mov	r0, r3
 8002e68:	3710      	adds	r7, #16
 8002e6a:	46bd      	mov	sp, r7
 8002e6c:	bd80      	pop	{r7, pc}
 8002e6e:	bf00      	nop
 8002e70:	8000003f 	.word	0x8000003f
 8002e74:	50040300 	.word	0x50040300
 8002e78:	20000000 	.word	0x20000000
 8002e7c:	053e2d63 	.word	0x053e2d63

08002e80 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e80:	b480      	push	{r7}
 8002e82:	b085      	sub	sp, #20
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	f003 0307 	and.w	r3, r3, #7
 8002e8e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002e90:	4b0c      	ldr	r3, [pc, #48]	@ (8002ec4 <__NVIC_SetPriorityGrouping+0x44>)
 8002e92:	68db      	ldr	r3, [r3, #12]
 8002e94:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002e96:	68ba      	ldr	r2, [r7, #8]
 8002e98:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002e9c:	4013      	ands	r3, r2
 8002e9e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002ea4:	68bb      	ldr	r3, [r7, #8]
 8002ea6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002ea8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002eac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002eb0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002eb2:	4a04      	ldr	r2, [pc, #16]	@ (8002ec4 <__NVIC_SetPriorityGrouping+0x44>)
 8002eb4:	68bb      	ldr	r3, [r7, #8]
 8002eb6:	60d3      	str	r3, [r2, #12]
}
 8002eb8:	bf00      	nop
 8002eba:	3714      	adds	r7, #20
 8002ebc:	46bd      	mov	sp, r7
 8002ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec2:	4770      	bx	lr
 8002ec4:	e000ed00 	.word	0xe000ed00

08002ec8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002ec8:	b480      	push	{r7}
 8002eca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002ecc:	4b04      	ldr	r3, [pc, #16]	@ (8002ee0 <__NVIC_GetPriorityGrouping+0x18>)
 8002ece:	68db      	ldr	r3, [r3, #12]
 8002ed0:	0a1b      	lsrs	r3, r3, #8
 8002ed2:	f003 0307 	and.w	r3, r3, #7
}
 8002ed6:	4618      	mov	r0, r3
 8002ed8:	46bd      	mov	sp, r7
 8002eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ede:	4770      	bx	lr
 8002ee0:	e000ed00 	.word	0xe000ed00

08002ee4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ee4:	b480      	push	{r7}
 8002ee6:	b083      	sub	sp, #12
 8002ee8:	af00      	add	r7, sp, #0
 8002eea:	4603      	mov	r3, r0
 8002eec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002eee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	db0b      	blt.n	8002f0e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002ef6:	79fb      	ldrb	r3, [r7, #7]
 8002ef8:	f003 021f 	and.w	r2, r3, #31
 8002efc:	4907      	ldr	r1, [pc, #28]	@ (8002f1c <__NVIC_EnableIRQ+0x38>)
 8002efe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f02:	095b      	lsrs	r3, r3, #5
 8002f04:	2001      	movs	r0, #1
 8002f06:	fa00 f202 	lsl.w	r2, r0, r2
 8002f0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002f0e:	bf00      	nop
 8002f10:	370c      	adds	r7, #12
 8002f12:	46bd      	mov	sp, r7
 8002f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f18:	4770      	bx	lr
 8002f1a:	bf00      	nop
 8002f1c:	e000e100 	.word	0xe000e100

08002f20 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002f20:	b480      	push	{r7}
 8002f22:	b083      	sub	sp, #12
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	4603      	mov	r3, r0
 8002f28:	6039      	str	r1, [r7, #0]
 8002f2a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f2c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	db0a      	blt.n	8002f4a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f34:	683b      	ldr	r3, [r7, #0]
 8002f36:	b2da      	uxtb	r2, r3
 8002f38:	490c      	ldr	r1, [pc, #48]	@ (8002f6c <__NVIC_SetPriority+0x4c>)
 8002f3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f3e:	0112      	lsls	r2, r2, #4
 8002f40:	b2d2      	uxtb	r2, r2
 8002f42:	440b      	add	r3, r1
 8002f44:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002f48:	e00a      	b.n	8002f60 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f4a:	683b      	ldr	r3, [r7, #0]
 8002f4c:	b2da      	uxtb	r2, r3
 8002f4e:	4908      	ldr	r1, [pc, #32]	@ (8002f70 <__NVIC_SetPriority+0x50>)
 8002f50:	79fb      	ldrb	r3, [r7, #7]
 8002f52:	f003 030f 	and.w	r3, r3, #15
 8002f56:	3b04      	subs	r3, #4
 8002f58:	0112      	lsls	r2, r2, #4
 8002f5a:	b2d2      	uxtb	r2, r2
 8002f5c:	440b      	add	r3, r1
 8002f5e:	761a      	strb	r2, [r3, #24]
}
 8002f60:	bf00      	nop
 8002f62:	370c      	adds	r7, #12
 8002f64:	46bd      	mov	sp, r7
 8002f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f6a:	4770      	bx	lr
 8002f6c:	e000e100 	.word	0xe000e100
 8002f70:	e000ed00 	.word	0xe000ed00

08002f74 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002f74:	b480      	push	{r7}
 8002f76:	b089      	sub	sp, #36	@ 0x24
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	60f8      	str	r0, [r7, #12]
 8002f7c:	60b9      	str	r1, [r7, #8]
 8002f7e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	f003 0307 	and.w	r3, r3, #7
 8002f86:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002f88:	69fb      	ldr	r3, [r7, #28]
 8002f8a:	f1c3 0307 	rsb	r3, r3, #7
 8002f8e:	2b04      	cmp	r3, #4
 8002f90:	bf28      	it	cs
 8002f92:	2304      	movcs	r3, #4
 8002f94:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002f96:	69fb      	ldr	r3, [r7, #28]
 8002f98:	3304      	adds	r3, #4
 8002f9a:	2b06      	cmp	r3, #6
 8002f9c:	d902      	bls.n	8002fa4 <NVIC_EncodePriority+0x30>
 8002f9e:	69fb      	ldr	r3, [r7, #28]
 8002fa0:	3b03      	subs	r3, #3
 8002fa2:	e000      	b.n	8002fa6 <NVIC_EncodePriority+0x32>
 8002fa4:	2300      	movs	r3, #0
 8002fa6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002fa8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002fac:	69bb      	ldr	r3, [r7, #24]
 8002fae:	fa02 f303 	lsl.w	r3, r2, r3
 8002fb2:	43da      	mvns	r2, r3
 8002fb4:	68bb      	ldr	r3, [r7, #8]
 8002fb6:	401a      	ands	r2, r3
 8002fb8:	697b      	ldr	r3, [r7, #20]
 8002fba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002fbc:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002fc0:	697b      	ldr	r3, [r7, #20]
 8002fc2:	fa01 f303 	lsl.w	r3, r1, r3
 8002fc6:	43d9      	mvns	r1, r3
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002fcc:	4313      	orrs	r3, r2
         );
}
 8002fce:	4618      	mov	r0, r3
 8002fd0:	3724      	adds	r7, #36	@ 0x24
 8002fd2:	46bd      	mov	sp, r7
 8002fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd8:	4770      	bx	lr
	...

08002fdc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002fdc:	b580      	push	{r7, lr}
 8002fde:	b082      	sub	sp, #8
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	3b01      	subs	r3, #1
 8002fe8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002fec:	d301      	bcc.n	8002ff2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002fee:	2301      	movs	r3, #1
 8002ff0:	e00f      	b.n	8003012 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002ff2:	4a0a      	ldr	r2, [pc, #40]	@ (800301c <SysTick_Config+0x40>)
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	3b01      	subs	r3, #1
 8002ff8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002ffa:	210f      	movs	r1, #15
 8002ffc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003000:	f7ff ff8e 	bl	8002f20 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003004:	4b05      	ldr	r3, [pc, #20]	@ (800301c <SysTick_Config+0x40>)
 8003006:	2200      	movs	r2, #0
 8003008:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800300a:	4b04      	ldr	r3, [pc, #16]	@ (800301c <SysTick_Config+0x40>)
 800300c:	2207      	movs	r2, #7
 800300e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003010:	2300      	movs	r3, #0
}
 8003012:	4618      	mov	r0, r3
 8003014:	3708      	adds	r7, #8
 8003016:	46bd      	mov	sp, r7
 8003018:	bd80      	pop	{r7, pc}
 800301a:	bf00      	nop
 800301c:	e000e010 	.word	0xe000e010

08003020 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003020:	b580      	push	{r7, lr}
 8003022:	b082      	sub	sp, #8
 8003024:	af00      	add	r7, sp, #0
 8003026:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003028:	6878      	ldr	r0, [r7, #4]
 800302a:	f7ff ff29 	bl	8002e80 <__NVIC_SetPriorityGrouping>
}
 800302e:	bf00      	nop
 8003030:	3708      	adds	r7, #8
 8003032:	46bd      	mov	sp, r7
 8003034:	bd80      	pop	{r7, pc}

08003036 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003036:	b580      	push	{r7, lr}
 8003038:	b086      	sub	sp, #24
 800303a:	af00      	add	r7, sp, #0
 800303c:	4603      	mov	r3, r0
 800303e:	60b9      	str	r1, [r7, #8]
 8003040:	607a      	str	r2, [r7, #4]
 8003042:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003044:	2300      	movs	r3, #0
 8003046:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003048:	f7ff ff3e 	bl	8002ec8 <__NVIC_GetPriorityGrouping>
 800304c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800304e:	687a      	ldr	r2, [r7, #4]
 8003050:	68b9      	ldr	r1, [r7, #8]
 8003052:	6978      	ldr	r0, [r7, #20]
 8003054:	f7ff ff8e 	bl	8002f74 <NVIC_EncodePriority>
 8003058:	4602      	mov	r2, r0
 800305a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800305e:	4611      	mov	r1, r2
 8003060:	4618      	mov	r0, r3
 8003062:	f7ff ff5d 	bl	8002f20 <__NVIC_SetPriority>
}
 8003066:	bf00      	nop
 8003068:	3718      	adds	r7, #24
 800306a:	46bd      	mov	sp, r7
 800306c:	bd80      	pop	{r7, pc}

0800306e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800306e:	b580      	push	{r7, lr}
 8003070:	b082      	sub	sp, #8
 8003072:	af00      	add	r7, sp, #0
 8003074:	4603      	mov	r3, r0
 8003076:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003078:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800307c:	4618      	mov	r0, r3
 800307e:	f7ff ff31 	bl	8002ee4 <__NVIC_EnableIRQ>
}
 8003082:	bf00      	nop
 8003084:	3708      	adds	r7, #8
 8003086:	46bd      	mov	sp, r7
 8003088:	bd80      	pop	{r7, pc}

0800308a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800308a:	b580      	push	{r7, lr}
 800308c:	b082      	sub	sp, #8
 800308e:	af00      	add	r7, sp, #0
 8003090:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003092:	6878      	ldr	r0, [r7, #4]
 8003094:	f7ff ffa2 	bl	8002fdc <SysTick_Config>
 8003098:	4603      	mov	r3, r0
}
 800309a:	4618      	mov	r0, r3
 800309c:	3708      	adds	r7, #8
 800309e:	46bd      	mov	sp, r7
 80030a0:	bd80      	pop	{r7, pc}

080030a2 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80030a2:	b480      	push	{r7}
 80030a4:	b085      	sub	sp, #20
 80030a6:	af00      	add	r7, sp, #0
 80030a8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80030aa:	2300      	movs	r3, #0
 80030ac:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80030b4:	b2db      	uxtb	r3, r3
 80030b6:	2b02      	cmp	r3, #2
 80030b8:	d008      	beq.n	80030cc <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	2204      	movs	r2, #4
 80030be:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	2200      	movs	r2, #0
 80030c4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80030c8:	2301      	movs	r3, #1
 80030ca:	e022      	b.n	8003112 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	681a      	ldr	r2, [r3, #0]
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f022 020e 	bic.w	r2, r2, #14
 80030da:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	681a      	ldr	r2, [r3, #0]
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f022 0201 	bic.w	r2, r2, #1
 80030ea:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030f0:	f003 021c 	and.w	r2, r3, #28
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030f8:	2101      	movs	r1, #1
 80030fa:	fa01 f202 	lsl.w	r2, r1, r2
 80030fe:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	2201      	movs	r2, #1
 8003104:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	2200      	movs	r2, #0
 800310c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8003110:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8003112:	4618      	mov	r0, r3
 8003114:	3714      	adds	r7, #20
 8003116:	46bd      	mov	sp, r7
 8003118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800311c:	4770      	bx	lr

0800311e <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800311e:	b580      	push	{r7, lr}
 8003120:	b084      	sub	sp, #16
 8003122:	af00      	add	r7, sp, #0
 8003124:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003126:	2300      	movs	r3, #0
 8003128:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003130:	b2db      	uxtb	r3, r3
 8003132:	2b02      	cmp	r3, #2
 8003134:	d005      	beq.n	8003142 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	2204      	movs	r2, #4
 800313a:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800313c:	2301      	movs	r3, #1
 800313e:	73fb      	strb	r3, [r7, #15]
 8003140:	e029      	b.n	8003196 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	681a      	ldr	r2, [r3, #0]
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	f022 020e 	bic.w	r2, r2, #14
 8003150:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	681a      	ldr	r2, [r3, #0]
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	f022 0201 	bic.w	r2, r2, #1
 8003160:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003166:	f003 021c 	and.w	r2, r3, #28
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800316e:	2101      	movs	r1, #1
 8003170:	fa01 f202 	lsl.w	r2, r1, r2
 8003174:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	2201      	movs	r2, #1
 800317a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	2200      	movs	r2, #0
 8003182:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800318a:	2b00      	cmp	r3, #0
 800318c:	d003      	beq.n	8003196 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003192:	6878      	ldr	r0, [r7, #4]
 8003194:	4798      	blx	r3
    }
  }
  return status;
 8003196:	7bfb      	ldrb	r3, [r7, #15]
}
 8003198:	4618      	mov	r0, r3
 800319a:	3710      	adds	r7, #16
 800319c:	46bd      	mov	sp, r7
 800319e:	bd80      	pop	{r7, pc}

080031a0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80031a0:	b480      	push	{r7}
 80031a2:	b087      	sub	sp, #28
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	6078      	str	r0, [r7, #4]
 80031a8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80031aa:	2300      	movs	r3, #0
 80031ac:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80031ae:	e148      	b.n	8003442 <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80031b0:	683b      	ldr	r3, [r7, #0]
 80031b2:	681a      	ldr	r2, [r3, #0]
 80031b4:	2101      	movs	r1, #1
 80031b6:	697b      	ldr	r3, [r7, #20]
 80031b8:	fa01 f303 	lsl.w	r3, r1, r3
 80031bc:	4013      	ands	r3, r2
 80031be:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	f000 813a 	beq.w	800343c <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80031c8:	683b      	ldr	r3, [r7, #0]
 80031ca:	685b      	ldr	r3, [r3, #4]
 80031cc:	f003 0303 	and.w	r3, r3, #3
 80031d0:	2b01      	cmp	r3, #1
 80031d2:	d005      	beq.n	80031e0 <HAL_GPIO_Init+0x40>
 80031d4:	683b      	ldr	r3, [r7, #0]
 80031d6:	685b      	ldr	r3, [r3, #4]
 80031d8:	f003 0303 	and.w	r3, r3, #3
 80031dc:	2b02      	cmp	r3, #2
 80031de:	d130      	bne.n	8003242 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	689b      	ldr	r3, [r3, #8]
 80031e4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80031e6:	697b      	ldr	r3, [r7, #20]
 80031e8:	005b      	lsls	r3, r3, #1
 80031ea:	2203      	movs	r2, #3
 80031ec:	fa02 f303 	lsl.w	r3, r2, r3
 80031f0:	43db      	mvns	r3, r3
 80031f2:	693a      	ldr	r2, [r7, #16]
 80031f4:	4013      	ands	r3, r2
 80031f6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80031f8:	683b      	ldr	r3, [r7, #0]
 80031fa:	68da      	ldr	r2, [r3, #12]
 80031fc:	697b      	ldr	r3, [r7, #20]
 80031fe:	005b      	lsls	r3, r3, #1
 8003200:	fa02 f303 	lsl.w	r3, r2, r3
 8003204:	693a      	ldr	r2, [r7, #16]
 8003206:	4313      	orrs	r3, r2
 8003208:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	693a      	ldr	r2, [r7, #16]
 800320e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	685b      	ldr	r3, [r3, #4]
 8003214:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003216:	2201      	movs	r2, #1
 8003218:	697b      	ldr	r3, [r7, #20]
 800321a:	fa02 f303 	lsl.w	r3, r2, r3
 800321e:	43db      	mvns	r3, r3
 8003220:	693a      	ldr	r2, [r7, #16]
 8003222:	4013      	ands	r3, r2
 8003224:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003226:	683b      	ldr	r3, [r7, #0]
 8003228:	685b      	ldr	r3, [r3, #4]
 800322a:	091b      	lsrs	r3, r3, #4
 800322c:	f003 0201 	and.w	r2, r3, #1
 8003230:	697b      	ldr	r3, [r7, #20]
 8003232:	fa02 f303 	lsl.w	r3, r2, r3
 8003236:	693a      	ldr	r2, [r7, #16]
 8003238:	4313      	orrs	r3, r2
 800323a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	693a      	ldr	r2, [r7, #16]
 8003240:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003242:	683b      	ldr	r3, [r7, #0]
 8003244:	685b      	ldr	r3, [r3, #4]
 8003246:	f003 0303 	and.w	r3, r3, #3
 800324a:	2b03      	cmp	r3, #3
 800324c:	d017      	beq.n	800327e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	68db      	ldr	r3, [r3, #12]
 8003252:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003254:	697b      	ldr	r3, [r7, #20]
 8003256:	005b      	lsls	r3, r3, #1
 8003258:	2203      	movs	r2, #3
 800325a:	fa02 f303 	lsl.w	r3, r2, r3
 800325e:	43db      	mvns	r3, r3
 8003260:	693a      	ldr	r2, [r7, #16]
 8003262:	4013      	ands	r3, r2
 8003264:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003266:	683b      	ldr	r3, [r7, #0]
 8003268:	689a      	ldr	r2, [r3, #8]
 800326a:	697b      	ldr	r3, [r7, #20]
 800326c:	005b      	lsls	r3, r3, #1
 800326e:	fa02 f303 	lsl.w	r3, r2, r3
 8003272:	693a      	ldr	r2, [r7, #16]
 8003274:	4313      	orrs	r3, r2
 8003276:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	693a      	ldr	r2, [r7, #16]
 800327c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800327e:	683b      	ldr	r3, [r7, #0]
 8003280:	685b      	ldr	r3, [r3, #4]
 8003282:	f003 0303 	and.w	r3, r3, #3
 8003286:	2b02      	cmp	r3, #2
 8003288:	d123      	bne.n	80032d2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800328a:	697b      	ldr	r3, [r7, #20]
 800328c:	08da      	lsrs	r2, r3, #3
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	3208      	adds	r2, #8
 8003292:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003296:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003298:	697b      	ldr	r3, [r7, #20]
 800329a:	f003 0307 	and.w	r3, r3, #7
 800329e:	009b      	lsls	r3, r3, #2
 80032a0:	220f      	movs	r2, #15
 80032a2:	fa02 f303 	lsl.w	r3, r2, r3
 80032a6:	43db      	mvns	r3, r3
 80032a8:	693a      	ldr	r2, [r7, #16]
 80032aa:	4013      	ands	r3, r2
 80032ac:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80032ae:	683b      	ldr	r3, [r7, #0]
 80032b0:	691a      	ldr	r2, [r3, #16]
 80032b2:	697b      	ldr	r3, [r7, #20]
 80032b4:	f003 0307 	and.w	r3, r3, #7
 80032b8:	009b      	lsls	r3, r3, #2
 80032ba:	fa02 f303 	lsl.w	r3, r2, r3
 80032be:	693a      	ldr	r2, [r7, #16]
 80032c0:	4313      	orrs	r3, r2
 80032c2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80032c4:	697b      	ldr	r3, [r7, #20]
 80032c6:	08da      	lsrs	r2, r3, #3
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	3208      	adds	r2, #8
 80032cc:	6939      	ldr	r1, [r7, #16]
 80032ce:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80032d8:	697b      	ldr	r3, [r7, #20]
 80032da:	005b      	lsls	r3, r3, #1
 80032dc:	2203      	movs	r2, #3
 80032de:	fa02 f303 	lsl.w	r3, r2, r3
 80032e2:	43db      	mvns	r3, r3
 80032e4:	693a      	ldr	r2, [r7, #16]
 80032e6:	4013      	ands	r3, r2
 80032e8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80032ea:	683b      	ldr	r3, [r7, #0]
 80032ec:	685b      	ldr	r3, [r3, #4]
 80032ee:	f003 0203 	and.w	r2, r3, #3
 80032f2:	697b      	ldr	r3, [r7, #20]
 80032f4:	005b      	lsls	r3, r3, #1
 80032f6:	fa02 f303 	lsl.w	r3, r2, r3
 80032fa:	693a      	ldr	r2, [r7, #16]
 80032fc:	4313      	orrs	r3, r2
 80032fe:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	693a      	ldr	r2, [r7, #16]
 8003304:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003306:	683b      	ldr	r3, [r7, #0]
 8003308:	685b      	ldr	r3, [r3, #4]
 800330a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800330e:	2b00      	cmp	r3, #0
 8003310:	f000 8094 	beq.w	800343c <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003314:	4b52      	ldr	r3, [pc, #328]	@ (8003460 <HAL_GPIO_Init+0x2c0>)
 8003316:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003318:	4a51      	ldr	r2, [pc, #324]	@ (8003460 <HAL_GPIO_Init+0x2c0>)
 800331a:	f043 0301 	orr.w	r3, r3, #1
 800331e:	6613      	str	r3, [r2, #96]	@ 0x60
 8003320:	4b4f      	ldr	r3, [pc, #316]	@ (8003460 <HAL_GPIO_Init+0x2c0>)
 8003322:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003324:	f003 0301 	and.w	r3, r3, #1
 8003328:	60bb      	str	r3, [r7, #8]
 800332a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800332c:	4a4d      	ldr	r2, [pc, #308]	@ (8003464 <HAL_GPIO_Init+0x2c4>)
 800332e:	697b      	ldr	r3, [r7, #20]
 8003330:	089b      	lsrs	r3, r3, #2
 8003332:	3302      	adds	r3, #2
 8003334:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003338:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800333a:	697b      	ldr	r3, [r7, #20]
 800333c:	f003 0303 	and.w	r3, r3, #3
 8003340:	009b      	lsls	r3, r3, #2
 8003342:	220f      	movs	r2, #15
 8003344:	fa02 f303 	lsl.w	r3, r2, r3
 8003348:	43db      	mvns	r3, r3
 800334a:	693a      	ldr	r2, [r7, #16]
 800334c:	4013      	ands	r3, r2
 800334e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003356:	d00d      	beq.n	8003374 <HAL_GPIO_Init+0x1d4>
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	4a43      	ldr	r2, [pc, #268]	@ (8003468 <HAL_GPIO_Init+0x2c8>)
 800335c:	4293      	cmp	r3, r2
 800335e:	d007      	beq.n	8003370 <HAL_GPIO_Init+0x1d0>
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	4a42      	ldr	r2, [pc, #264]	@ (800346c <HAL_GPIO_Init+0x2cc>)
 8003364:	4293      	cmp	r3, r2
 8003366:	d101      	bne.n	800336c <HAL_GPIO_Init+0x1cc>
 8003368:	2302      	movs	r3, #2
 800336a:	e004      	b.n	8003376 <HAL_GPIO_Init+0x1d6>
 800336c:	2307      	movs	r3, #7
 800336e:	e002      	b.n	8003376 <HAL_GPIO_Init+0x1d6>
 8003370:	2301      	movs	r3, #1
 8003372:	e000      	b.n	8003376 <HAL_GPIO_Init+0x1d6>
 8003374:	2300      	movs	r3, #0
 8003376:	697a      	ldr	r2, [r7, #20]
 8003378:	f002 0203 	and.w	r2, r2, #3
 800337c:	0092      	lsls	r2, r2, #2
 800337e:	4093      	lsls	r3, r2
 8003380:	693a      	ldr	r2, [r7, #16]
 8003382:	4313      	orrs	r3, r2
 8003384:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003386:	4937      	ldr	r1, [pc, #220]	@ (8003464 <HAL_GPIO_Init+0x2c4>)
 8003388:	697b      	ldr	r3, [r7, #20]
 800338a:	089b      	lsrs	r3, r3, #2
 800338c:	3302      	adds	r3, #2
 800338e:	693a      	ldr	r2, [r7, #16]
 8003390:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003394:	4b36      	ldr	r3, [pc, #216]	@ (8003470 <HAL_GPIO_Init+0x2d0>)
 8003396:	689b      	ldr	r3, [r3, #8]
 8003398:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	43db      	mvns	r3, r3
 800339e:	693a      	ldr	r2, [r7, #16]
 80033a0:	4013      	ands	r3, r2
 80033a2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80033a4:	683b      	ldr	r3, [r7, #0]
 80033a6:	685b      	ldr	r3, [r3, #4]
 80033a8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d003      	beq.n	80033b8 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 80033b0:	693a      	ldr	r2, [r7, #16]
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	4313      	orrs	r3, r2
 80033b6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80033b8:	4a2d      	ldr	r2, [pc, #180]	@ (8003470 <HAL_GPIO_Init+0x2d0>)
 80033ba:	693b      	ldr	r3, [r7, #16]
 80033bc:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80033be:	4b2c      	ldr	r3, [pc, #176]	@ (8003470 <HAL_GPIO_Init+0x2d0>)
 80033c0:	68db      	ldr	r3, [r3, #12]
 80033c2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	43db      	mvns	r3, r3
 80033c8:	693a      	ldr	r2, [r7, #16]
 80033ca:	4013      	ands	r3, r2
 80033cc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80033ce:	683b      	ldr	r3, [r7, #0]
 80033d0:	685b      	ldr	r3, [r3, #4]
 80033d2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d003      	beq.n	80033e2 <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 80033da:	693a      	ldr	r2, [r7, #16]
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	4313      	orrs	r3, r2
 80033e0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80033e2:	4a23      	ldr	r2, [pc, #140]	@ (8003470 <HAL_GPIO_Init+0x2d0>)
 80033e4:	693b      	ldr	r3, [r7, #16]
 80033e6:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80033e8:	4b21      	ldr	r3, [pc, #132]	@ (8003470 <HAL_GPIO_Init+0x2d0>)
 80033ea:	685b      	ldr	r3, [r3, #4]
 80033ec:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	43db      	mvns	r3, r3
 80033f2:	693a      	ldr	r2, [r7, #16]
 80033f4:	4013      	ands	r3, r2
 80033f6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80033f8:	683b      	ldr	r3, [r7, #0]
 80033fa:	685b      	ldr	r3, [r3, #4]
 80033fc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003400:	2b00      	cmp	r3, #0
 8003402:	d003      	beq.n	800340c <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 8003404:	693a      	ldr	r2, [r7, #16]
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	4313      	orrs	r3, r2
 800340a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800340c:	4a18      	ldr	r2, [pc, #96]	@ (8003470 <HAL_GPIO_Init+0x2d0>)
 800340e:	693b      	ldr	r3, [r7, #16]
 8003410:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8003412:	4b17      	ldr	r3, [pc, #92]	@ (8003470 <HAL_GPIO_Init+0x2d0>)
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	43db      	mvns	r3, r3
 800341c:	693a      	ldr	r2, [r7, #16]
 800341e:	4013      	ands	r3, r2
 8003420:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003422:	683b      	ldr	r3, [r7, #0]
 8003424:	685b      	ldr	r3, [r3, #4]
 8003426:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800342a:	2b00      	cmp	r3, #0
 800342c:	d003      	beq.n	8003436 <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 800342e:	693a      	ldr	r2, [r7, #16]
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	4313      	orrs	r3, r2
 8003434:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003436:	4a0e      	ldr	r2, [pc, #56]	@ (8003470 <HAL_GPIO_Init+0x2d0>)
 8003438:	693b      	ldr	r3, [r7, #16]
 800343a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800343c:	697b      	ldr	r3, [r7, #20]
 800343e:	3301      	adds	r3, #1
 8003440:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003442:	683b      	ldr	r3, [r7, #0]
 8003444:	681a      	ldr	r2, [r3, #0]
 8003446:	697b      	ldr	r3, [r7, #20]
 8003448:	fa22 f303 	lsr.w	r3, r2, r3
 800344c:	2b00      	cmp	r3, #0
 800344e:	f47f aeaf 	bne.w	80031b0 <HAL_GPIO_Init+0x10>
  }
}
 8003452:	bf00      	nop
 8003454:	bf00      	nop
 8003456:	371c      	adds	r7, #28
 8003458:	46bd      	mov	sp, r7
 800345a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800345e:	4770      	bx	lr
 8003460:	40021000 	.word	0x40021000
 8003464:	40010000 	.word	0x40010000
 8003468:	48000400 	.word	0x48000400
 800346c:	48000800 	.word	0x48000800
 8003470:	40010400 	.word	0x40010400

08003474 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003474:	b480      	push	{r7}
 8003476:	b083      	sub	sp, #12
 8003478:	af00      	add	r7, sp, #0
 800347a:	6078      	str	r0, [r7, #4]
 800347c:	460b      	mov	r3, r1
 800347e:	807b      	strh	r3, [r7, #2]
 8003480:	4613      	mov	r3, r2
 8003482:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003484:	787b      	ldrb	r3, [r7, #1]
 8003486:	2b00      	cmp	r3, #0
 8003488:	d003      	beq.n	8003492 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800348a:	887a      	ldrh	r2, [r7, #2]
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003490:	e002      	b.n	8003498 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003492:	887a      	ldrh	r2, [r7, #2]
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003498:	bf00      	nop
 800349a:	370c      	adds	r7, #12
 800349c:	46bd      	mov	sp, r7
 800349e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a2:	4770      	bx	lr

080034a4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80034a4:	b580      	push	{r7, lr}
 80034a6:	b082      	sub	sp, #8
 80034a8:	af00      	add	r7, sp, #0
 80034aa:	4603      	mov	r3, r0
 80034ac:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80034ae:	4b08      	ldr	r3, [pc, #32]	@ (80034d0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80034b0:	695a      	ldr	r2, [r3, #20]
 80034b2:	88fb      	ldrh	r3, [r7, #6]
 80034b4:	4013      	ands	r3, r2
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d006      	beq.n	80034c8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80034ba:	4a05      	ldr	r2, [pc, #20]	@ (80034d0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80034bc:	88fb      	ldrh	r3, [r7, #6]
 80034be:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80034c0:	88fb      	ldrh	r3, [r7, #6]
 80034c2:	4618      	mov	r0, r3
 80034c4:	f7fe f8e6 	bl	8001694 <HAL_GPIO_EXTI_Callback>
  }
}
 80034c8:	bf00      	nop
 80034ca:	3708      	adds	r7, #8
 80034cc:	46bd      	mov	sp, r7
 80034ce:	bd80      	pop	{r7, pc}
 80034d0:	40010400 	.word	0x40010400

080034d4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80034d4:	b480      	push	{r7}
 80034d6:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80034d8:	4b04      	ldr	r3, [pc, #16]	@ (80034ec <HAL_PWREx_GetVoltageRange+0x18>)
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80034e0:	4618      	mov	r0, r3
 80034e2:	46bd      	mov	sp, r7
 80034e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e8:	4770      	bx	lr
 80034ea:	bf00      	nop
 80034ec:	40007000 	.word	0x40007000

080034f0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80034f0:	b480      	push	{r7}
 80034f2:	b085      	sub	sp, #20
 80034f4:	af00      	add	r7, sp, #0
 80034f6:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80034fe:	d130      	bne.n	8003562 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003500:	4b23      	ldr	r3, [pc, #140]	@ (8003590 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003508:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800350c:	d038      	beq.n	8003580 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800350e:	4b20      	ldr	r3, [pc, #128]	@ (8003590 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003516:	4a1e      	ldr	r2, [pc, #120]	@ (8003590 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003518:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800351c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800351e:	4b1d      	ldr	r3, [pc, #116]	@ (8003594 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	2232      	movs	r2, #50	@ 0x32
 8003524:	fb02 f303 	mul.w	r3, r2, r3
 8003528:	4a1b      	ldr	r2, [pc, #108]	@ (8003598 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800352a:	fba2 2303 	umull	r2, r3, r2, r3
 800352e:	0c9b      	lsrs	r3, r3, #18
 8003530:	3301      	adds	r3, #1
 8003532:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003534:	e002      	b.n	800353c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	3b01      	subs	r3, #1
 800353a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800353c:	4b14      	ldr	r3, [pc, #80]	@ (8003590 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800353e:	695b      	ldr	r3, [r3, #20]
 8003540:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003544:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003548:	d102      	bne.n	8003550 <HAL_PWREx_ControlVoltageScaling+0x60>
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	2b00      	cmp	r3, #0
 800354e:	d1f2      	bne.n	8003536 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003550:	4b0f      	ldr	r3, [pc, #60]	@ (8003590 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003552:	695b      	ldr	r3, [r3, #20]
 8003554:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003558:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800355c:	d110      	bne.n	8003580 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800355e:	2303      	movs	r3, #3
 8003560:	e00f      	b.n	8003582 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8003562:	4b0b      	ldr	r3, [pc, #44]	@ (8003590 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800356a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800356e:	d007      	beq.n	8003580 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003570:	4b07      	ldr	r3, [pc, #28]	@ (8003590 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003578:	4a05      	ldr	r2, [pc, #20]	@ (8003590 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800357a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800357e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003580:	2300      	movs	r3, #0
}
 8003582:	4618      	mov	r0, r3
 8003584:	3714      	adds	r7, #20
 8003586:	46bd      	mov	sp, r7
 8003588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800358c:	4770      	bx	lr
 800358e:	bf00      	nop
 8003590:	40007000 	.word	0x40007000
 8003594:	20000000 	.word	0x20000000
 8003598:	431bde83 	.word	0x431bde83

0800359c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800359c:	b580      	push	{r7, lr}
 800359e:	b088      	sub	sp, #32
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d102      	bne.n	80035b0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80035aa:	2301      	movs	r3, #1
 80035ac:	f000 bc02 	b.w	8003db4 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80035b0:	4b96      	ldr	r3, [pc, #600]	@ (800380c <HAL_RCC_OscConfig+0x270>)
 80035b2:	689b      	ldr	r3, [r3, #8]
 80035b4:	f003 030c 	and.w	r3, r3, #12
 80035b8:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80035ba:	4b94      	ldr	r3, [pc, #592]	@ (800380c <HAL_RCC_OscConfig+0x270>)
 80035bc:	68db      	ldr	r3, [r3, #12]
 80035be:	f003 0303 	and.w	r3, r3, #3
 80035c2:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	f003 0310 	and.w	r3, r3, #16
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	f000 80e4 	beq.w	800379a <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80035d2:	69bb      	ldr	r3, [r7, #24]
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d007      	beq.n	80035e8 <HAL_RCC_OscConfig+0x4c>
 80035d8:	69bb      	ldr	r3, [r7, #24]
 80035da:	2b0c      	cmp	r3, #12
 80035dc:	f040 808b 	bne.w	80036f6 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80035e0:	697b      	ldr	r3, [r7, #20]
 80035e2:	2b01      	cmp	r3, #1
 80035e4:	f040 8087 	bne.w	80036f6 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80035e8:	4b88      	ldr	r3, [pc, #544]	@ (800380c <HAL_RCC_OscConfig+0x270>)
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	f003 0302 	and.w	r3, r3, #2
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d005      	beq.n	8003600 <HAL_RCC_OscConfig+0x64>
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	699b      	ldr	r3, [r3, #24]
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d101      	bne.n	8003600 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80035fc:	2301      	movs	r3, #1
 80035fe:	e3d9      	b.n	8003db4 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	6a1a      	ldr	r2, [r3, #32]
 8003604:	4b81      	ldr	r3, [pc, #516]	@ (800380c <HAL_RCC_OscConfig+0x270>)
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	f003 0308 	and.w	r3, r3, #8
 800360c:	2b00      	cmp	r3, #0
 800360e:	d004      	beq.n	800361a <HAL_RCC_OscConfig+0x7e>
 8003610:	4b7e      	ldr	r3, [pc, #504]	@ (800380c <HAL_RCC_OscConfig+0x270>)
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003618:	e005      	b.n	8003626 <HAL_RCC_OscConfig+0x8a>
 800361a:	4b7c      	ldr	r3, [pc, #496]	@ (800380c <HAL_RCC_OscConfig+0x270>)
 800361c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003620:	091b      	lsrs	r3, r3, #4
 8003622:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003626:	4293      	cmp	r3, r2
 8003628:	d223      	bcs.n	8003672 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	6a1b      	ldr	r3, [r3, #32]
 800362e:	4618      	mov	r0, r3
 8003630:	f000 fd8c 	bl	800414c <RCC_SetFlashLatencyFromMSIRange>
 8003634:	4603      	mov	r3, r0
 8003636:	2b00      	cmp	r3, #0
 8003638:	d001      	beq.n	800363e <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800363a:	2301      	movs	r3, #1
 800363c:	e3ba      	b.n	8003db4 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800363e:	4b73      	ldr	r3, [pc, #460]	@ (800380c <HAL_RCC_OscConfig+0x270>)
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	4a72      	ldr	r2, [pc, #456]	@ (800380c <HAL_RCC_OscConfig+0x270>)
 8003644:	f043 0308 	orr.w	r3, r3, #8
 8003648:	6013      	str	r3, [r2, #0]
 800364a:	4b70      	ldr	r3, [pc, #448]	@ (800380c <HAL_RCC_OscConfig+0x270>)
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	6a1b      	ldr	r3, [r3, #32]
 8003656:	496d      	ldr	r1, [pc, #436]	@ (800380c <HAL_RCC_OscConfig+0x270>)
 8003658:	4313      	orrs	r3, r2
 800365a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800365c:	4b6b      	ldr	r3, [pc, #428]	@ (800380c <HAL_RCC_OscConfig+0x270>)
 800365e:	685b      	ldr	r3, [r3, #4]
 8003660:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	69db      	ldr	r3, [r3, #28]
 8003668:	021b      	lsls	r3, r3, #8
 800366a:	4968      	ldr	r1, [pc, #416]	@ (800380c <HAL_RCC_OscConfig+0x270>)
 800366c:	4313      	orrs	r3, r2
 800366e:	604b      	str	r3, [r1, #4]
 8003670:	e025      	b.n	80036be <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003672:	4b66      	ldr	r3, [pc, #408]	@ (800380c <HAL_RCC_OscConfig+0x270>)
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	4a65      	ldr	r2, [pc, #404]	@ (800380c <HAL_RCC_OscConfig+0x270>)
 8003678:	f043 0308 	orr.w	r3, r3, #8
 800367c:	6013      	str	r3, [r2, #0]
 800367e:	4b63      	ldr	r3, [pc, #396]	@ (800380c <HAL_RCC_OscConfig+0x270>)
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	6a1b      	ldr	r3, [r3, #32]
 800368a:	4960      	ldr	r1, [pc, #384]	@ (800380c <HAL_RCC_OscConfig+0x270>)
 800368c:	4313      	orrs	r3, r2
 800368e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003690:	4b5e      	ldr	r3, [pc, #376]	@ (800380c <HAL_RCC_OscConfig+0x270>)
 8003692:	685b      	ldr	r3, [r3, #4]
 8003694:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	69db      	ldr	r3, [r3, #28]
 800369c:	021b      	lsls	r3, r3, #8
 800369e:	495b      	ldr	r1, [pc, #364]	@ (800380c <HAL_RCC_OscConfig+0x270>)
 80036a0:	4313      	orrs	r3, r2
 80036a2:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80036a4:	69bb      	ldr	r3, [r7, #24]
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d109      	bne.n	80036be <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	6a1b      	ldr	r3, [r3, #32]
 80036ae:	4618      	mov	r0, r3
 80036b0:	f000 fd4c 	bl	800414c <RCC_SetFlashLatencyFromMSIRange>
 80036b4:	4603      	mov	r3, r0
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d001      	beq.n	80036be <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80036ba:	2301      	movs	r3, #1
 80036bc:	e37a      	b.n	8003db4 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80036be:	f000 fc81 	bl	8003fc4 <HAL_RCC_GetSysClockFreq>
 80036c2:	4602      	mov	r2, r0
 80036c4:	4b51      	ldr	r3, [pc, #324]	@ (800380c <HAL_RCC_OscConfig+0x270>)
 80036c6:	689b      	ldr	r3, [r3, #8]
 80036c8:	091b      	lsrs	r3, r3, #4
 80036ca:	f003 030f 	and.w	r3, r3, #15
 80036ce:	4950      	ldr	r1, [pc, #320]	@ (8003810 <HAL_RCC_OscConfig+0x274>)
 80036d0:	5ccb      	ldrb	r3, [r1, r3]
 80036d2:	f003 031f 	and.w	r3, r3, #31
 80036d6:	fa22 f303 	lsr.w	r3, r2, r3
 80036da:	4a4e      	ldr	r2, [pc, #312]	@ (8003814 <HAL_RCC_OscConfig+0x278>)
 80036dc:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80036de:	4b4e      	ldr	r3, [pc, #312]	@ (8003818 <HAL_RCC_OscConfig+0x27c>)
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	4618      	mov	r0, r3
 80036e4:	f7fe fada 	bl	8001c9c <HAL_InitTick>
 80036e8:	4603      	mov	r3, r0
 80036ea:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80036ec:	7bfb      	ldrb	r3, [r7, #15]
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d052      	beq.n	8003798 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80036f2:	7bfb      	ldrb	r3, [r7, #15]
 80036f4:	e35e      	b.n	8003db4 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	699b      	ldr	r3, [r3, #24]
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d032      	beq.n	8003764 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80036fe:	4b43      	ldr	r3, [pc, #268]	@ (800380c <HAL_RCC_OscConfig+0x270>)
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	4a42      	ldr	r2, [pc, #264]	@ (800380c <HAL_RCC_OscConfig+0x270>)
 8003704:	f043 0301 	orr.w	r3, r3, #1
 8003708:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800370a:	f7fe fb17 	bl	8001d3c <HAL_GetTick>
 800370e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003710:	e008      	b.n	8003724 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003712:	f7fe fb13 	bl	8001d3c <HAL_GetTick>
 8003716:	4602      	mov	r2, r0
 8003718:	693b      	ldr	r3, [r7, #16]
 800371a:	1ad3      	subs	r3, r2, r3
 800371c:	2b02      	cmp	r3, #2
 800371e:	d901      	bls.n	8003724 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8003720:	2303      	movs	r3, #3
 8003722:	e347      	b.n	8003db4 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003724:	4b39      	ldr	r3, [pc, #228]	@ (800380c <HAL_RCC_OscConfig+0x270>)
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	f003 0302 	and.w	r3, r3, #2
 800372c:	2b00      	cmp	r3, #0
 800372e:	d0f0      	beq.n	8003712 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003730:	4b36      	ldr	r3, [pc, #216]	@ (800380c <HAL_RCC_OscConfig+0x270>)
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	4a35      	ldr	r2, [pc, #212]	@ (800380c <HAL_RCC_OscConfig+0x270>)
 8003736:	f043 0308 	orr.w	r3, r3, #8
 800373a:	6013      	str	r3, [r2, #0]
 800373c:	4b33      	ldr	r3, [pc, #204]	@ (800380c <HAL_RCC_OscConfig+0x270>)
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	6a1b      	ldr	r3, [r3, #32]
 8003748:	4930      	ldr	r1, [pc, #192]	@ (800380c <HAL_RCC_OscConfig+0x270>)
 800374a:	4313      	orrs	r3, r2
 800374c:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800374e:	4b2f      	ldr	r3, [pc, #188]	@ (800380c <HAL_RCC_OscConfig+0x270>)
 8003750:	685b      	ldr	r3, [r3, #4]
 8003752:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	69db      	ldr	r3, [r3, #28]
 800375a:	021b      	lsls	r3, r3, #8
 800375c:	492b      	ldr	r1, [pc, #172]	@ (800380c <HAL_RCC_OscConfig+0x270>)
 800375e:	4313      	orrs	r3, r2
 8003760:	604b      	str	r3, [r1, #4]
 8003762:	e01a      	b.n	800379a <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003764:	4b29      	ldr	r3, [pc, #164]	@ (800380c <HAL_RCC_OscConfig+0x270>)
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	4a28      	ldr	r2, [pc, #160]	@ (800380c <HAL_RCC_OscConfig+0x270>)
 800376a:	f023 0301 	bic.w	r3, r3, #1
 800376e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003770:	f7fe fae4 	bl	8001d3c <HAL_GetTick>
 8003774:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003776:	e008      	b.n	800378a <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003778:	f7fe fae0 	bl	8001d3c <HAL_GetTick>
 800377c:	4602      	mov	r2, r0
 800377e:	693b      	ldr	r3, [r7, #16]
 8003780:	1ad3      	subs	r3, r2, r3
 8003782:	2b02      	cmp	r3, #2
 8003784:	d901      	bls.n	800378a <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8003786:	2303      	movs	r3, #3
 8003788:	e314      	b.n	8003db4 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800378a:	4b20      	ldr	r3, [pc, #128]	@ (800380c <HAL_RCC_OscConfig+0x270>)
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	f003 0302 	and.w	r3, r3, #2
 8003792:	2b00      	cmp	r3, #0
 8003794:	d1f0      	bne.n	8003778 <HAL_RCC_OscConfig+0x1dc>
 8003796:	e000      	b.n	800379a <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003798:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	f003 0301 	and.w	r3, r3, #1
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d073      	beq.n	800388e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80037a6:	69bb      	ldr	r3, [r7, #24]
 80037a8:	2b08      	cmp	r3, #8
 80037aa:	d005      	beq.n	80037b8 <HAL_RCC_OscConfig+0x21c>
 80037ac:	69bb      	ldr	r3, [r7, #24]
 80037ae:	2b0c      	cmp	r3, #12
 80037b0:	d10e      	bne.n	80037d0 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80037b2:	697b      	ldr	r3, [r7, #20]
 80037b4:	2b03      	cmp	r3, #3
 80037b6:	d10b      	bne.n	80037d0 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80037b8:	4b14      	ldr	r3, [pc, #80]	@ (800380c <HAL_RCC_OscConfig+0x270>)
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d063      	beq.n	800388c <HAL_RCC_OscConfig+0x2f0>
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	685b      	ldr	r3, [r3, #4]
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d15f      	bne.n	800388c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80037cc:	2301      	movs	r3, #1
 80037ce:	e2f1      	b.n	8003db4 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	685b      	ldr	r3, [r3, #4]
 80037d4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80037d8:	d106      	bne.n	80037e8 <HAL_RCC_OscConfig+0x24c>
 80037da:	4b0c      	ldr	r3, [pc, #48]	@ (800380c <HAL_RCC_OscConfig+0x270>)
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	4a0b      	ldr	r2, [pc, #44]	@ (800380c <HAL_RCC_OscConfig+0x270>)
 80037e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80037e4:	6013      	str	r3, [r2, #0]
 80037e6:	e025      	b.n	8003834 <HAL_RCC_OscConfig+0x298>
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	685b      	ldr	r3, [r3, #4]
 80037ec:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80037f0:	d114      	bne.n	800381c <HAL_RCC_OscConfig+0x280>
 80037f2:	4b06      	ldr	r3, [pc, #24]	@ (800380c <HAL_RCC_OscConfig+0x270>)
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	4a05      	ldr	r2, [pc, #20]	@ (800380c <HAL_RCC_OscConfig+0x270>)
 80037f8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80037fc:	6013      	str	r3, [r2, #0]
 80037fe:	4b03      	ldr	r3, [pc, #12]	@ (800380c <HAL_RCC_OscConfig+0x270>)
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	4a02      	ldr	r2, [pc, #8]	@ (800380c <HAL_RCC_OscConfig+0x270>)
 8003804:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003808:	6013      	str	r3, [r2, #0]
 800380a:	e013      	b.n	8003834 <HAL_RCC_OscConfig+0x298>
 800380c:	40021000 	.word	0x40021000
 8003810:	0800b01c 	.word	0x0800b01c
 8003814:	20000000 	.word	0x20000000
 8003818:	20000004 	.word	0x20000004
 800381c:	4ba0      	ldr	r3, [pc, #640]	@ (8003aa0 <HAL_RCC_OscConfig+0x504>)
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	4a9f      	ldr	r2, [pc, #636]	@ (8003aa0 <HAL_RCC_OscConfig+0x504>)
 8003822:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003826:	6013      	str	r3, [r2, #0]
 8003828:	4b9d      	ldr	r3, [pc, #628]	@ (8003aa0 <HAL_RCC_OscConfig+0x504>)
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	4a9c      	ldr	r2, [pc, #624]	@ (8003aa0 <HAL_RCC_OscConfig+0x504>)
 800382e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003832:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	685b      	ldr	r3, [r3, #4]
 8003838:	2b00      	cmp	r3, #0
 800383a:	d013      	beq.n	8003864 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800383c:	f7fe fa7e 	bl	8001d3c <HAL_GetTick>
 8003840:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003842:	e008      	b.n	8003856 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003844:	f7fe fa7a 	bl	8001d3c <HAL_GetTick>
 8003848:	4602      	mov	r2, r0
 800384a:	693b      	ldr	r3, [r7, #16]
 800384c:	1ad3      	subs	r3, r2, r3
 800384e:	2b64      	cmp	r3, #100	@ 0x64
 8003850:	d901      	bls.n	8003856 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003852:	2303      	movs	r3, #3
 8003854:	e2ae      	b.n	8003db4 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003856:	4b92      	ldr	r3, [pc, #584]	@ (8003aa0 <HAL_RCC_OscConfig+0x504>)
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800385e:	2b00      	cmp	r3, #0
 8003860:	d0f0      	beq.n	8003844 <HAL_RCC_OscConfig+0x2a8>
 8003862:	e014      	b.n	800388e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003864:	f7fe fa6a 	bl	8001d3c <HAL_GetTick>
 8003868:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800386a:	e008      	b.n	800387e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800386c:	f7fe fa66 	bl	8001d3c <HAL_GetTick>
 8003870:	4602      	mov	r2, r0
 8003872:	693b      	ldr	r3, [r7, #16]
 8003874:	1ad3      	subs	r3, r2, r3
 8003876:	2b64      	cmp	r3, #100	@ 0x64
 8003878:	d901      	bls.n	800387e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800387a:	2303      	movs	r3, #3
 800387c:	e29a      	b.n	8003db4 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800387e:	4b88      	ldr	r3, [pc, #544]	@ (8003aa0 <HAL_RCC_OscConfig+0x504>)
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003886:	2b00      	cmp	r3, #0
 8003888:	d1f0      	bne.n	800386c <HAL_RCC_OscConfig+0x2d0>
 800388a:	e000      	b.n	800388e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800388c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	f003 0302 	and.w	r3, r3, #2
 8003896:	2b00      	cmp	r3, #0
 8003898:	d060      	beq.n	800395c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800389a:	69bb      	ldr	r3, [r7, #24]
 800389c:	2b04      	cmp	r3, #4
 800389e:	d005      	beq.n	80038ac <HAL_RCC_OscConfig+0x310>
 80038a0:	69bb      	ldr	r3, [r7, #24]
 80038a2:	2b0c      	cmp	r3, #12
 80038a4:	d119      	bne.n	80038da <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80038a6:	697b      	ldr	r3, [r7, #20]
 80038a8:	2b02      	cmp	r3, #2
 80038aa:	d116      	bne.n	80038da <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80038ac:	4b7c      	ldr	r3, [pc, #496]	@ (8003aa0 <HAL_RCC_OscConfig+0x504>)
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d005      	beq.n	80038c4 <HAL_RCC_OscConfig+0x328>
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	68db      	ldr	r3, [r3, #12]
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d101      	bne.n	80038c4 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80038c0:	2301      	movs	r3, #1
 80038c2:	e277      	b.n	8003db4 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80038c4:	4b76      	ldr	r3, [pc, #472]	@ (8003aa0 <HAL_RCC_OscConfig+0x504>)
 80038c6:	685b      	ldr	r3, [r3, #4]
 80038c8:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	691b      	ldr	r3, [r3, #16]
 80038d0:	061b      	lsls	r3, r3, #24
 80038d2:	4973      	ldr	r1, [pc, #460]	@ (8003aa0 <HAL_RCC_OscConfig+0x504>)
 80038d4:	4313      	orrs	r3, r2
 80038d6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80038d8:	e040      	b.n	800395c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	68db      	ldr	r3, [r3, #12]
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d023      	beq.n	800392a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80038e2:	4b6f      	ldr	r3, [pc, #444]	@ (8003aa0 <HAL_RCC_OscConfig+0x504>)
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	4a6e      	ldr	r2, [pc, #440]	@ (8003aa0 <HAL_RCC_OscConfig+0x504>)
 80038e8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80038ec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038ee:	f7fe fa25 	bl	8001d3c <HAL_GetTick>
 80038f2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80038f4:	e008      	b.n	8003908 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80038f6:	f7fe fa21 	bl	8001d3c <HAL_GetTick>
 80038fa:	4602      	mov	r2, r0
 80038fc:	693b      	ldr	r3, [r7, #16]
 80038fe:	1ad3      	subs	r3, r2, r3
 8003900:	2b02      	cmp	r3, #2
 8003902:	d901      	bls.n	8003908 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003904:	2303      	movs	r3, #3
 8003906:	e255      	b.n	8003db4 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003908:	4b65      	ldr	r3, [pc, #404]	@ (8003aa0 <HAL_RCC_OscConfig+0x504>)
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003910:	2b00      	cmp	r3, #0
 8003912:	d0f0      	beq.n	80038f6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003914:	4b62      	ldr	r3, [pc, #392]	@ (8003aa0 <HAL_RCC_OscConfig+0x504>)
 8003916:	685b      	ldr	r3, [r3, #4]
 8003918:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	691b      	ldr	r3, [r3, #16]
 8003920:	061b      	lsls	r3, r3, #24
 8003922:	495f      	ldr	r1, [pc, #380]	@ (8003aa0 <HAL_RCC_OscConfig+0x504>)
 8003924:	4313      	orrs	r3, r2
 8003926:	604b      	str	r3, [r1, #4]
 8003928:	e018      	b.n	800395c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800392a:	4b5d      	ldr	r3, [pc, #372]	@ (8003aa0 <HAL_RCC_OscConfig+0x504>)
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	4a5c      	ldr	r2, [pc, #368]	@ (8003aa0 <HAL_RCC_OscConfig+0x504>)
 8003930:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003934:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003936:	f7fe fa01 	bl	8001d3c <HAL_GetTick>
 800393a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800393c:	e008      	b.n	8003950 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800393e:	f7fe f9fd 	bl	8001d3c <HAL_GetTick>
 8003942:	4602      	mov	r2, r0
 8003944:	693b      	ldr	r3, [r7, #16]
 8003946:	1ad3      	subs	r3, r2, r3
 8003948:	2b02      	cmp	r3, #2
 800394a:	d901      	bls.n	8003950 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800394c:	2303      	movs	r3, #3
 800394e:	e231      	b.n	8003db4 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003950:	4b53      	ldr	r3, [pc, #332]	@ (8003aa0 <HAL_RCC_OscConfig+0x504>)
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003958:	2b00      	cmp	r3, #0
 800395a:	d1f0      	bne.n	800393e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	f003 0308 	and.w	r3, r3, #8
 8003964:	2b00      	cmp	r3, #0
 8003966:	d03c      	beq.n	80039e2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	695b      	ldr	r3, [r3, #20]
 800396c:	2b00      	cmp	r3, #0
 800396e:	d01c      	beq.n	80039aa <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003970:	4b4b      	ldr	r3, [pc, #300]	@ (8003aa0 <HAL_RCC_OscConfig+0x504>)
 8003972:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003976:	4a4a      	ldr	r2, [pc, #296]	@ (8003aa0 <HAL_RCC_OscConfig+0x504>)
 8003978:	f043 0301 	orr.w	r3, r3, #1
 800397c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003980:	f7fe f9dc 	bl	8001d3c <HAL_GetTick>
 8003984:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003986:	e008      	b.n	800399a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003988:	f7fe f9d8 	bl	8001d3c <HAL_GetTick>
 800398c:	4602      	mov	r2, r0
 800398e:	693b      	ldr	r3, [r7, #16]
 8003990:	1ad3      	subs	r3, r2, r3
 8003992:	2b02      	cmp	r3, #2
 8003994:	d901      	bls.n	800399a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003996:	2303      	movs	r3, #3
 8003998:	e20c      	b.n	8003db4 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800399a:	4b41      	ldr	r3, [pc, #260]	@ (8003aa0 <HAL_RCC_OscConfig+0x504>)
 800399c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80039a0:	f003 0302 	and.w	r3, r3, #2
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d0ef      	beq.n	8003988 <HAL_RCC_OscConfig+0x3ec>
 80039a8:	e01b      	b.n	80039e2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80039aa:	4b3d      	ldr	r3, [pc, #244]	@ (8003aa0 <HAL_RCC_OscConfig+0x504>)
 80039ac:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80039b0:	4a3b      	ldr	r2, [pc, #236]	@ (8003aa0 <HAL_RCC_OscConfig+0x504>)
 80039b2:	f023 0301 	bic.w	r3, r3, #1
 80039b6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80039ba:	f7fe f9bf 	bl	8001d3c <HAL_GetTick>
 80039be:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80039c0:	e008      	b.n	80039d4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80039c2:	f7fe f9bb 	bl	8001d3c <HAL_GetTick>
 80039c6:	4602      	mov	r2, r0
 80039c8:	693b      	ldr	r3, [r7, #16]
 80039ca:	1ad3      	subs	r3, r2, r3
 80039cc:	2b02      	cmp	r3, #2
 80039ce:	d901      	bls.n	80039d4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80039d0:	2303      	movs	r3, #3
 80039d2:	e1ef      	b.n	8003db4 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80039d4:	4b32      	ldr	r3, [pc, #200]	@ (8003aa0 <HAL_RCC_OscConfig+0x504>)
 80039d6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80039da:	f003 0302 	and.w	r3, r3, #2
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d1ef      	bne.n	80039c2 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	f003 0304 	and.w	r3, r3, #4
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	f000 80a6 	beq.w	8003b3c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80039f0:	2300      	movs	r3, #0
 80039f2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80039f4:	4b2a      	ldr	r3, [pc, #168]	@ (8003aa0 <HAL_RCC_OscConfig+0x504>)
 80039f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039f8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d10d      	bne.n	8003a1c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003a00:	4b27      	ldr	r3, [pc, #156]	@ (8003aa0 <HAL_RCC_OscConfig+0x504>)
 8003a02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a04:	4a26      	ldr	r2, [pc, #152]	@ (8003aa0 <HAL_RCC_OscConfig+0x504>)
 8003a06:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003a0a:	6593      	str	r3, [r2, #88]	@ 0x58
 8003a0c:	4b24      	ldr	r3, [pc, #144]	@ (8003aa0 <HAL_RCC_OscConfig+0x504>)
 8003a0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a10:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a14:	60bb      	str	r3, [r7, #8]
 8003a16:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003a18:	2301      	movs	r3, #1
 8003a1a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003a1c:	4b21      	ldr	r3, [pc, #132]	@ (8003aa4 <HAL_RCC_OscConfig+0x508>)
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d118      	bne.n	8003a5a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003a28:	4b1e      	ldr	r3, [pc, #120]	@ (8003aa4 <HAL_RCC_OscConfig+0x508>)
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	4a1d      	ldr	r2, [pc, #116]	@ (8003aa4 <HAL_RCC_OscConfig+0x508>)
 8003a2e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003a32:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003a34:	f7fe f982 	bl	8001d3c <HAL_GetTick>
 8003a38:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003a3a:	e008      	b.n	8003a4e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a3c:	f7fe f97e 	bl	8001d3c <HAL_GetTick>
 8003a40:	4602      	mov	r2, r0
 8003a42:	693b      	ldr	r3, [r7, #16]
 8003a44:	1ad3      	subs	r3, r2, r3
 8003a46:	2b02      	cmp	r3, #2
 8003a48:	d901      	bls.n	8003a4e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003a4a:	2303      	movs	r3, #3
 8003a4c:	e1b2      	b.n	8003db4 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003a4e:	4b15      	ldr	r3, [pc, #84]	@ (8003aa4 <HAL_RCC_OscConfig+0x508>)
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d0f0      	beq.n	8003a3c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	689b      	ldr	r3, [r3, #8]
 8003a5e:	2b01      	cmp	r3, #1
 8003a60:	d108      	bne.n	8003a74 <HAL_RCC_OscConfig+0x4d8>
 8003a62:	4b0f      	ldr	r3, [pc, #60]	@ (8003aa0 <HAL_RCC_OscConfig+0x504>)
 8003a64:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a68:	4a0d      	ldr	r2, [pc, #52]	@ (8003aa0 <HAL_RCC_OscConfig+0x504>)
 8003a6a:	f043 0301 	orr.w	r3, r3, #1
 8003a6e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003a72:	e029      	b.n	8003ac8 <HAL_RCC_OscConfig+0x52c>
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	689b      	ldr	r3, [r3, #8]
 8003a78:	2b05      	cmp	r3, #5
 8003a7a:	d115      	bne.n	8003aa8 <HAL_RCC_OscConfig+0x50c>
 8003a7c:	4b08      	ldr	r3, [pc, #32]	@ (8003aa0 <HAL_RCC_OscConfig+0x504>)
 8003a7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a82:	4a07      	ldr	r2, [pc, #28]	@ (8003aa0 <HAL_RCC_OscConfig+0x504>)
 8003a84:	f043 0304 	orr.w	r3, r3, #4
 8003a88:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003a8c:	4b04      	ldr	r3, [pc, #16]	@ (8003aa0 <HAL_RCC_OscConfig+0x504>)
 8003a8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a92:	4a03      	ldr	r2, [pc, #12]	@ (8003aa0 <HAL_RCC_OscConfig+0x504>)
 8003a94:	f043 0301 	orr.w	r3, r3, #1
 8003a98:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003a9c:	e014      	b.n	8003ac8 <HAL_RCC_OscConfig+0x52c>
 8003a9e:	bf00      	nop
 8003aa0:	40021000 	.word	0x40021000
 8003aa4:	40007000 	.word	0x40007000
 8003aa8:	4b9a      	ldr	r3, [pc, #616]	@ (8003d14 <HAL_RCC_OscConfig+0x778>)
 8003aaa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003aae:	4a99      	ldr	r2, [pc, #612]	@ (8003d14 <HAL_RCC_OscConfig+0x778>)
 8003ab0:	f023 0301 	bic.w	r3, r3, #1
 8003ab4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003ab8:	4b96      	ldr	r3, [pc, #600]	@ (8003d14 <HAL_RCC_OscConfig+0x778>)
 8003aba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003abe:	4a95      	ldr	r2, [pc, #596]	@ (8003d14 <HAL_RCC_OscConfig+0x778>)
 8003ac0:	f023 0304 	bic.w	r3, r3, #4
 8003ac4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	689b      	ldr	r3, [r3, #8]
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d016      	beq.n	8003afe <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ad0:	f7fe f934 	bl	8001d3c <HAL_GetTick>
 8003ad4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003ad6:	e00a      	b.n	8003aee <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ad8:	f7fe f930 	bl	8001d3c <HAL_GetTick>
 8003adc:	4602      	mov	r2, r0
 8003ade:	693b      	ldr	r3, [r7, #16]
 8003ae0:	1ad3      	subs	r3, r2, r3
 8003ae2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ae6:	4293      	cmp	r3, r2
 8003ae8:	d901      	bls.n	8003aee <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003aea:	2303      	movs	r3, #3
 8003aec:	e162      	b.n	8003db4 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003aee:	4b89      	ldr	r3, [pc, #548]	@ (8003d14 <HAL_RCC_OscConfig+0x778>)
 8003af0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003af4:	f003 0302 	and.w	r3, r3, #2
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d0ed      	beq.n	8003ad8 <HAL_RCC_OscConfig+0x53c>
 8003afc:	e015      	b.n	8003b2a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003afe:	f7fe f91d 	bl	8001d3c <HAL_GetTick>
 8003b02:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003b04:	e00a      	b.n	8003b1c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b06:	f7fe f919 	bl	8001d3c <HAL_GetTick>
 8003b0a:	4602      	mov	r2, r0
 8003b0c:	693b      	ldr	r3, [r7, #16]
 8003b0e:	1ad3      	subs	r3, r2, r3
 8003b10:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b14:	4293      	cmp	r3, r2
 8003b16:	d901      	bls.n	8003b1c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003b18:	2303      	movs	r3, #3
 8003b1a:	e14b      	b.n	8003db4 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003b1c:	4b7d      	ldr	r3, [pc, #500]	@ (8003d14 <HAL_RCC_OscConfig+0x778>)
 8003b1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b22:	f003 0302 	and.w	r3, r3, #2
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d1ed      	bne.n	8003b06 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003b2a:	7ffb      	ldrb	r3, [r7, #31]
 8003b2c:	2b01      	cmp	r3, #1
 8003b2e:	d105      	bne.n	8003b3c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003b30:	4b78      	ldr	r3, [pc, #480]	@ (8003d14 <HAL_RCC_OscConfig+0x778>)
 8003b32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b34:	4a77      	ldr	r2, [pc, #476]	@ (8003d14 <HAL_RCC_OscConfig+0x778>)
 8003b36:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003b3a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	f003 0320 	and.w	r3, r3, #32
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d03c      	beq.n	8003bc2 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d01c      	beq.n	8003b8a <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003b50:	4b70      	ldr	r3, [pc, #448]	@ (8003d14 <HAL_RCC_OscConfig+0x778>)
 8003b52:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003b56:	4a6f      	ldr	r2, [pc, #444]	@ (8003d14 <HAL_RCC_OscConfig+0x778>)
 8003b58:	f043 0301 	orr.w	r3, r3, #1
 8003b5c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b60:	f7fe f8ec 	bl	8001d3c <HAL_GetTick>
 8003b64:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003b66:	e008      	b.n	8003b7a <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003b68:	f7fe f8e8 	bl	8001d3c <HAL_GetTick>
 8003b6c:	4602      	mov	r2, r0
 8003b6e:	693b      	ldr	r3, [r7, #16]
 8003b70:	1ad3      	subs	r3, r2, r3
 8003b72:	2b02      	cmp	r3, #2
 8003b74:	d901      	bls.n	8003b7a <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8003b76:	2303      	movs	r3, #3
 8003b78:	e11c      	b.n	8003db4 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003b7a:	4b66      	ldr	r3, [pc, #408]	@ (8003d14 <HAL_RCC_OscConfig+0x778>)
 8003b7c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003b80:	f003 0302 	and.w	r3, r3, #2
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d0ef      	beq.n	8003b68 <HAL_RCC_OscConfig+0x5cc>
 8003b88:	e01b      	b.n	8003bc2 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003b8a:	4b62      	ldr	r3, [pc, #392]	@ (8003d14 <HAL_RCC_OscConfig+0x778>)
 8003b8c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003b90:	4a60      	ldr	r2, [pc, #384]	@ (8003d14 <HAL_RCC_OscConfig+0x778>)
 8003b92:	f023 0301 	bic.w	r3, r3, #1
 8003b96:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b9a:	f7fe f8cf 	bl	8001d3c <HAL_GetTick>
 8003b9e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003ba0:	e008      	b.n	8003bb4 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003ba2:	f7fe f8cb 	bl	8001d3c <HAL_GetTick>
 8003ba6:	4602      	mov	r2, r0
 8003ba8:	693b      	ldr	r3, [r7, #16]
 8003baa:	1ad3      	subs	r3, r2, r3
 8003bac:	2b02      	cmp	r3, #2
 8003bae:	d901      	bls.n	8003bb4 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8003bb0:	2303      	movs	r3, #3
 8003bb2:	e0ff      	b.n	8003db4 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003bb4:	4b57      	ldr	r3, [pc, #348]	@ (8003d14 <HAL_RCC_OscConfig+0x778>)
 8003bb6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003bba:	f003 0302 	and.w	r3, r3, #2
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d1ef      	bne.n	8003ba2 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	f000 80f3 	beq.w	8003db2 <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bd0:	2b02      	cmp	r3, #2
 8003bd2:	f040 80c9 	bne.w	8003d68 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003bd6:	4b4f      	ldr	r3, [pc, #316]	@ (8003d14 <HAL_RCC_OscConfig+0x778>)
 8003bd8:	68db      	ldr	r3, [r3, #12]
 8003bda:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003bdc:	697b      	ldr	r3, [r7, #20]
 8003bde:	f003 0203 	and.w	r2, r3, #3
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003be6:	429a      	cmp	r2, r3
 8003be8:	d12c      	bne.n	8003c44 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003bea:	697b      	ldr	r3, [r7, #20]
 8003bec:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bf4:	3b01      	subs	r3, #1
 8003bf6:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003bf8:	429a      	cmp	r2, r3
 8003bfa:	d123      	bne.n	8003c44 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003bfc:	697b      	ldr	r3, [r7, #20]
 8003bfe:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003c06:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003c08:	429a      	cmp	r2, r3
 8003c0a:	d11b      	bne.n	8003c44 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003c0c:	697b      	ldr	r3, [r7, #20]
 8003c0e:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c16:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003c18:	429a      	cmp	r2, r3
 8003c1a:	d113      	bne.n	8003c44 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003c1c:	697b      	ldr	r3, [r7, #20]
 8003c1e:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c26:	085b      	lsrs	r3, r3, #1
 8003c28:	3b01      	subs	r3, #1
 8003c2a:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003c2c:	429a      	cmp	r2, r3
 8003c2e:	d109      	bne.n	8003c44 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003c30:	697b      	ldr	r3, [r7, #20]
 8003c32:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c3a:	085b      	lsrs	r3, r3, #1
 8003c3c:	3b01      	subs	r3, #1
 8003c3e:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003c40:	429a      	cmp	r2, r3
 8003c42:	d06b      	beq.n	8003d1c <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003c44:	69bb      	ldr	r3, [r7, #24]
 8003c46:	2b0c      	cmp	r3, #12
 8003c48:	d062      	beq.n	8003d10 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003c4a:	4b32      	ldr	r3, [pc, #200]	@ (8003d14 <HAL_RCC_OscConfig+0x778>)
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d001      	beq.n	8003c5a <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8003c56:	2301      	movs	r3, #1
 8003c58:	e0ac      	b.n	8003db4 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003c5a:	4b2e      	ldr	r3, [pc, #184]	@ (8003d14 <HAL_RCC_OscConfig+0x778>)
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	4a2d      	ldr	r2, [pc, #180]	@ (8003d14 <HAL_RCC_OscConfig+0x778>)
 8003c60:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003c64:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003c66:	f7fe f869 	bl	8001d3c <HAL_GetTick>
 8003c6a:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003c6c:	e008      	b.n	8003c80 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c6e:	f7fe f865 	bl	8001d3c <HAL_GetTick>
 8003c72:	4602      	mov	r2, r0
 8003c74:	693b      	ldr	r3, [r7, #16]
 8003c76:	1ad3      	subs	r3, r2, r3
 8003c78:	2b02      	cmp	r3, #2
 8003c7a:	d901      	bls.n	8003c80 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8003c7c:	2303      	movs	r3, #3
 8003c7e:	e099      	b.n	8003db4 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003c80:	4b24      	ldr	r3, [pc, #144]	@ (8003d14 <HAL_RCC_OscConfig+0x778>)
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d1f0      	bne.n	8003c6e <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003c8c:	4b21      	ldr	r3, [pc, #132]	@ (8003d14 <HAL_RCC_OscConfig+0x778>)
 8003c8e:	68da      	ldr	r2, [r3, #12]
 8003c90:	4b21      	ldr	r3, [pc, #132]	@ (8003d18 <HAL_RCC_OscConfig+0x77c>)
 8003c92:	4013      	ands	r3, r2
 8003c94:	687a      	ldr	r2, [r7, #4]
 8003c96:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8003c98:	687a      	ldr	r2, [r7, #4]
 8003c9a:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003c9c:	3a01      	subs	r2, #1
 8003c9e:	0112      	lsls	r2, r2, #4
 8003ca0:	4311      	orrs	r1, r2
 8003ca2:	687a      	ldr	r2, [r7, #4]
 8003ca4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003ca6:	0212      	lsls	r2, r2, #8
 8003ca8:	4311      	orrs	r1, r2
 8003caa:	687a      	ldr	r2, [r7, #4]
 8003cac:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003cae:	0852      	lsrs	r2, r2, #1
 8003cb0:	3a01      	subs	r2, #1
 8003cb2:	0552      	lsls	r2, r2, #21
 8003cb4:	4311      	orrs	r1, r2
 8003cb6:	687a      	ldr	r2, [r7, #4]
 8003cb8:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003cba:	0852      	lsrs	r2, r2, #1
 8003cbc:	3a01      	subs	r2, #1
 8003cbe:	0652      	lsls	r2, r2, #25
 8003cc0:	4311      	orrs	r1, r2
 8003cc2:	687a      	ldr	r2, [r7, #4]
 8003cc4:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003cc6:	06d2      	lsls	r2, r2, #27
 8003cc8:	430a      	orrs	r2, r1
 8003cca:	4912      	ldr	r1, [pc, #72]	@ (8003d14 <HAL_RCC_OscConfig+0x778>)
 8003ccc:	4313      	orrs	r3, r2
 8003cce:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003cd0:	4b10      	ldr	r3, [pc, #64]	@ (8003d14 <HAL_RCC_OscConfig+0x778>)
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	4a0f      	ldr	r2, [pc, #60]	@ (8003d14 <HAL_RCC_OscConfig+0x778>)
 8003cd6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003cda:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003cdc:	4b0d      	ldr	r3, [pc, #52]	@ (8003d14 <HAL_RCC_OscConfig+0x778>)
 8003cde:	68db      	ldr	r3, [r3, #12]
 8003ce0:	4a0c      	ldr	r2, [pc, #48]	@ (8003d14 <HAL_RCC_OscConfig+0x778>)
 8003ce2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003ce6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003ce8:	f7fe f828 	bl	8001d3c <HAL_GetTick>
 8003cec:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003cee:	e008      	b.n	8003d02 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003cf0:	f7fe f824 	bl	8001d3c <HAL_GetTick>
 8003cf4:	4602      	mov	r2, r0
 8003cf6:	693b      	ldr	r3, [r7, #16]
 8003cf8:	1ad3      	subs	r3, r2, r3
 8003cfa:	2b02      	cmp	r3, #2
 8003cfc:	d901      	bls.n	8003d02 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8003cfe:	2303      	movs	r3, #3
 8003d00:	e058      	b.n	8003db4 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d02:	4b04      	ldr	r3, [pc, #16]	@ (8003d14 <HAL_RCC_OscConfig+0x778>)
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d0f0      	beq.n	8003cf0 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003d0e:	e050      	b.n	8003db2 <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003d10:	2301      	movs	r3, #1
 8003d12:	e04f      	b.n	8003db4 <HAL_RCC_OscConfig+0x818>
 8003d14:	40021000 	.word	0x40021000
 8003d18:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d1c:	4b27      	ldr	r3, [pc, #156]	@ (8003dbc <HAL_RCC_OscConfig+0x820>)
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d144      	bne.n	8003db2 <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003d28:	4b24      	ldr	r3, [pc, #144]	@ (8003dbc <HAL_RCC_OscConfig+0x820>)
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	4a23      	ldr	r2, [pc, #140]	@ (8003dbc <HAL_RCC_OscConfig+0x820>)
 8003d2e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003d32:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003d34:	4b21      	ldr	r3, [pc, #132]	@ (8003dbc <HAL_RCC_OscConfig+0x820>)
 8003d36:	68db      	ldr	r3, [r3, #12]
 8003d38:	4a20      	ldr	r2, [pc, #128]	@ (8003dbc <HAL_RCC_OscConfig+0x820>)
 8003d3a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003d3e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003d40:	f7fd fffc 	bl	8001d3c <HAL_GetTick>
 8003d44:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d46:	e008      	b.n	8003d5a <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d48:	f7fd fff8 	bl	8001d3c <HAL_GetTick>
 8003d4c:	4602      	mov	r2, r0
 8003d4e:	693b      	ldr	r3, [r7, #16]
 8003d50:	1ad3      	subs	r3, r2, r3
 8003d52:	2b02      	cmp	r3, #2
 8003d54:	d901      	bls.n	8003d5a <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 8003d56:	2303      	movs	r3, #3
 8003d58:	e02c      	b.n	8003db4 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d5a:	4b18      	ldr	r3, [pc, #96]	@ (8003dbc <HAL_RCC_OscConfig+0x820>)
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d0f0      	beq.n	8003d48 <HAL_RCC_OscConfig+0x7ac>
 8003d66:	e024      	b.n	8003db2 <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003d68:	69bb      	ldr	r3, [r7, #24]
 8003d6a:	2b0c      	cmp	r3, #12
 8003d6c:	d01f      	beq.n	8003dae <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d6e:	4b13      	ldr	r3, [pc, #76]	@ (8003dbc <HAL_RCC_OscConfig+0x820>)
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	4a12      	ldr	r2, [pc, #72]	@ (8003dbc <HAL_RCC_OscConfig+0x820>)
 8003d74:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003d78:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d7a:	f7fd ffdf 	bl	8001d3c <HAL_GetTick>
 8003d7e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003d80:	e008      	b.n	8003d94 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d82:	f7fd ffdb 	bl	8001d3c <HAL_GetTick>
 8003d86:	4602      	mov	r2, r0
 8003d88:	693b      	ldr	r3, [r7, #16]
 8003d8a:	1ad3      	subs	r3, r2, r3
 8003d8c:	2b02      	cmp	r3, #2
 8003d8e:	d901      	bls.n	8003d94 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8003d90:	2303      	movs	r3, #3
 8003d92:	e00f      	b.n	8003db4 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003d94:	4b09      	ldr	r3, [pc, #36]	@ (8003dbc <HAL_RCC_OscConfig+0x820>)
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d1f0      	bne.n	8003d82 <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8003da0:	4b06      	ldr	r3, [pc, #24]	@ (8003dbc <HAL_RCC_OscConfig+0x820>)
 8003da2:	68da      	ldr	r2, [r3, #12]
 8003da4:	4905      	ldr	r1, [pc, #20]	@ (8003dbc <HAL_RCC_OscConfig+0x820>)
 8003da6:	4b06      	ldr	r3, [pc, #24]	@ (8003dc0 <HAL_RCC_OscConfig+0x824>)
 8003da8:	4013      	ands	r3, r2
 8003daa:	60cb      	str	r3, [r1, #12]
 8003dac:	e001      	b.n	8003db2 <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003dae:	2301      	movs	r3, #1
 8003db0:	e000      	b.n	8003db4 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 8003db2:	2300      	movs	r3, #0
}
 8003db4:	4618      	mov	r0, r3
 8003db6:	3720      	adds	r7, #32
 8003db8:	46bd      	mov	sp, r7
 8003dba:	bd80      	pop	{r7, pc}
 8003dbc:	40021000 	.word	0x40021000
 8003dc0:	feeefffc 	.word	0xfeeefffc

08003dc4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003dc4:	b580      	push	{r7, lr}
 8003dc6:	b084      	sub	sp, #16
 8003dc8:	af00      	add	r7, sp, #0
 8003dca:	6078      	str	r0, [r7, #4]
 8003dcc:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d101      	bne.n	8003dd8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003dd4:	2301      	movs	r3, #1
 8003dd6:	e0e7      	b.n	8003fa8 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003dd8:	4b75      	ldr	r3, [pc, #468]	@ (8003fb0 <HAL_RCC_ClockConfig+0x1ec>)
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	f003 0307 	and.w	r3, r3, #7
 8003de0:	683a      	ldr	r2, [r7, #0]
 8003de2:	429a      	cmp	r2, r3
 8003de4:	d910      	bls.n	8003e08 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003de6:	4b72      	ldr	r3, [pc, #456]	@ (8003fb0 <HAL_RCC_ClockConfig+0x1ec>)
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	f023 0207 	bic.w	r2, r3, #7
 8003dee:	4970      	ldr	r1, [pc, #448]	@ (8003fb0 <HAL_RCC_ClockConfig+0x1ec>)
 8003df0:	683b      	ldr	r3, [r7, #0]
 8003df2:	4313      	orrs	r3, r2
 8003df4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003df6:	4b6e      	ldr	r3, [pc, #440]	@ (8003fb0 <HAL_RCC_ClockConfig+0x1ec>)
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	f003 0307 	and.w	r3, r3, #7
 8003dfe:	683a      	ldr	r2, [r7, #0]
 8003e00:	429a      	cmp	r2, r3
 8003e02:	d001      	beq.n	8003e08 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003e04:	2301      	movs	r3, #1
 8003e06:	e0cf      	b.n	8003fa8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	f003 0302 	and.w	r3, r3, #2
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d010      	beq.n	8003e36 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	689a      	ldr	r2, [r3, #8]
 8003e18:	4b66      	ldr	r3, [pc, #408]	@ (8003fb4 <HAL_RCC_ClockConfig+0x1f0>)
 8003e1a:	689b      	ldr	r3, [r3, #8]
 8003e1c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003e20:	429a      	cmp	r2, r3
 8003e22:	d908      	bls.n	8003e36 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003e24:	4b63      	ldr	r3, [pc, #396]	@ (8003fb4 <HAL_RCC_ClockConfig+0x1f0>)
 8003e26:	689b      	ldr	r3, [r3, #8]
 8003e28:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	689b      	ldr	r3, [r3, #8]
 8003e30:	4960      	ldr	r1, [pc, #384]	@ (8003fb4 <HAL_RCC_ClockConfig+0x1f0>)
 8003e32:	4313      	orrs	r3, r2
 8003e34:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	f003 0301 	and.w	r3, r3, #1
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d04c      	beq.n	8003edc <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	685b      	ldr	r3, [r3, #4]
 8003e46:	2b03      	cmp	r3, #3
 8003e48:	d107      	bne.n	8003e5a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003e4a:	4b5a      	ldr	r3, [pc, #360]	@ (8003fb4 <HAL_RCC_ClockConfig+0x1f0>)
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d121      	bne.n	8003e9a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8003e56:	2301      	movs	r3, #1
 8003e58:	e0a6      	b.n	8003fa8 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	685b      	ldr	r3, [r3, #4]
 8003e5e:	2b02      	cmp	r3, #2
 8003e60:	d107      	bne.n	8003e72 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003e62:	4b54      	ldr	r3, [pc, #336]	@ (8003fb4 <HAL_RCC_ClockConfig+0x1f0>)
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d115      	bne.n	8003e9a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003e6e:	2301      	movs	r3, #1
 8003e70:	e09a      	b.n	8003fa8 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	685b      	ldr	r3, [r3, #4]
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d107      	bne.n	8003e8a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003e7a:	4b4e      	ldr	r3, [pc, #312]	@ (8003fb4 <HAL_RCC_ClockConfig+0x1f0>)
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	f003 0302 	and.w	r3, r3, #2
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d109      	bne.n	8003e9a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003e86:	2301      	movs	r3, #1
 8003e88:	e08e      	b.n	8003fa8 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003e8a:	4b4a      	ldr	r3, [pc, #296]	@ (8003fb4 <HAL_RCC_ClockConfig+0x1f0>)
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d101      	bne.n	8003e9a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003e96:	2301      	movs	r3, #1
 8003e98:	e086      	b.n	8003fa8 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003e9a:	4b46      	ldr	r3, [pc, #280]	@ (8003fb4 <HAL_RCC_ClockConfig+0x1f0>)
 8003e9c:	689b      	ldr	r3, [r3, #8]
 8003e9e:	f023 0203 	bic.w	r2, r3, #3
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	685b      	ldr	r3, [r3, #4]
 8003ea6:	4943      	ldr	r1, [pc, #268]	@ (8003fb4 <HAL_RCC_ClockConfig+0x1f0>)
 8003ea8:	4313      	orrs	r3, r2
 8003eaa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003eac:	f7fd ff46 	bl	8001d3c <HAL_GetTick>
 8003eb0:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003eb2:	e00a      	b.n	8003eca <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003eb4:	f7fd ff42 	bl	8001d3c <HAL_GetTick>
 8003eb8:	4602      	mov	r2, r0
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	1ad3      	subs	r3, r2, r3
 8003ebe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ec2:	4293      	cmp	r3, r2
 8003ec4:	d901      	bls.n	8003eca <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8003ec6:	2303      	movs	r3, #3
 8003ec8:	e06e      	b.n	8003fa8 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003eca:	4b3a      	ldr	r3, [pc, #232]	@ (8003fb4 <HAL_RCC_ClockConfig+0x1f0>)
 8003ecc:	689b      	ldr	r3, [r3, #8]
 8003ece:	f003 020c 	and.w	r2, r3, #12
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	685b      	ldr	r3, [r3, #4]
 8003ed6:	009b      	lsls	r3, r3, #2
 8003ed8:	429a      	cmp	r2, r3
 8003eda:	d1eb      	bne.n	8003eb4 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	f003 0302 	and.w	r3, r3, #2
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d010      	beq.n	8003f0a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	689a      	ldr	r2, [r3, #8]
 8003eec:	4b31      	ldr	r3, [pc, #196]	@ (8003fb4 <HAL_RCC_ClockConfig+0x1f0>)
 8003eee:	689b      	ldr	r3, [r3, #8]
 8003ef0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003ef4:	429a      	cmp	r2, r3
 8003ef6:	d208      	bcs.n	8003f0a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003ef8:	4b2e      	ldr	r3, [pc, #184]	@ (8003fb4 <HAL_RCC_ClockConfig+0x1f0>)
 8003efa:	689b      	ldr	r3, [r3, #8]
 8003efc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	689b      	ldr	r3, [r3, #8]
 8003f04:	492b      	ldr	r1, [pc, #172]	@ (8003fb4 <HAL_RCC_ClockConfig+0x1f0>)
 8003f06:	4313      	orrs	r3, r2
 8003f08:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003f0a:	4b29      	ldr	r3, [pc, #164]	@ (8003fb0 <HAL_RCC_ClockConfig+0x1ec>)
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f003 0307 	and.w	r3, r3, #7
 8003f12:	683a      	ldr	r2, [r7, #0]
 8003f14:	429a      	cmp	r2, r3
 8003f16:	d210      	bcs.n	8003f3a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f18:	4b25      	ldr	r3, [pc, #148]	@ (8003fb0 <HAL_RCC_ClockConfig+0x1ec>)
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	f023 0207 	bic.w	r2, r3, #7
 8003f20:	4923      	ldr	r1, [pc, #140]	@ (8003fb0 <HAL_RCC_ClockConfig+0x1ec>)
 8003f22:	683b      	ldr	r3, [r7, #0]
 8003f24:	4313      	orrs	r3, r2
 8003f26:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f28:	4b21      	ldr	r3, [pc, #132]	@ (8003fb0 <HAL_RCC_ClockConfig+0x1ec>)
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	f003 0307 	and.w	r3, r3, #7
 8003f30:	683a      	ldr	r2, [r7, #0]
 8003f32:	429a      	cmp	r2, r3
 8003f34:	d001      	beq.n	8003f3a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8003f36:	2301      	movs	r3, #1
 8003f38:	e036      	b.n	8003fa8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	f003 0304 	and.w	r3, r3, #4
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d008      	beq.n	8003f58 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003f46:	4b1b      	ldr	r3, [pc, #108]	@ (8003fb4 <HAL_RCC_ClockConfig+0x1f0>)
 8003f48:	689b      	ldr	r3, [r3, #8]
 8003f4a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	68db      	ldr	r3, [r3, #12]
 8003f52:	4918      	ldr	r1, [pc, #96]	@ (8003fb4 <HAL_RCC_ClockConfig+0x1f0>)
 8003f54:	4313      	orrs	r3, r2
 8003f56:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	f003 0308 	and.w	r3, r3, #8
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d009      	beq.n	8003f78 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003f64:	4b13      	ldr	r3, [pc, #76]	@ (8003fb4 <HAL_RCC_ClockConfig+0x1f0>)
 8003f66:	689b      	ldr	r3, [r3, #8]
 8003f68:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	691b      	ldr	r3, [r3, #16]
 8003f70:	00db      	lsls	r3, r3, #3
 8003f72:	4910      	ldr	r1, [pc, #64]	@ (8003fb4 <HAL_RCC_ClockConfig+0x1f0>)
 8003f74:	4313      	orrs	r3, r2
 8003f76:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003f78:	f000 f824 	bl	8003fc4 <HAL_RCC_GetSysClockFreq>
 8003f7c:	4602      	mov	r2, r0
 8003f7e:	4b0d      	ldr	r3, [pc, #52]	@ (8003fb4 <HAL_RCC_ClockConfig+0x1f0>)
 8003f80:	689b      	ldr	r3, [r3, #8]
 8003f82:	091b      	lsrs	r3, r3, #4
 8003f84:	f003 030f 	and.w	r3, r3, #15
 8003f88:	490b      	ldr	r1, [pc, #44]	@ (8003fb8 <HAL_RCC_ClockConfig+0x1f4>)
 8003f8a:	5ccb      	ldrb	r3, [r1, r3]
 8003f8c:	f003 031f 	and.w	r3, r3, #31
 8003f90:	fa22 f303 	lsr.w	r3, r2, r3
 8003f94:	4a09      	ldr	r2, [pc, #36]	@ (8003fbc <HAL_RCC_ClockConfig+0x1f8>)
 8003f96:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003f98:	4b09      	ldr	r3, [pc, #36]	@ (8003fc0 <HAL_RCC_ClockConfig+0x1fc>)
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	4618      	mov	r0, r3
 8003f9e:	f7fd fe7d 	bl	8001c9c <HAL_InitTick>
 8003fa2:	4603      	mov	r3, r0
 8003fa4:	72fb      	strb	r3, [r7, #11]

  return status;
 8003fa6:	7afb      	ldrb	r3, [r7, #11]
}
 8003fa8:	4618      	mov	r0, r3
 8003faa:	3710      	adds	r7, #16
 8003fac:	46bd      	mov	sp, r7
 8003fae:	bd80      	pop	{r7, pc}
 8003fb0:	40022000 	.word	0x40022000
 8003fb4:	40021000 	.word	0x40021000
 8003fb8:	0800b01c 	.word	0x0800b01c
 8003fbc:	20000000 	.word	0x20000000
 8003fc0:	20000004 	.word	0x20000004

08003fc4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003fc4:	b480      	push	{r7}
 8003fc6:	b089      	sub	sp, #36	@ 0x24
 8003fc8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003fca:	2300      	movs	r3, #0
 8003fcc:	61fb      	str	r3, [r7, #28]
 8003fce:	2300      	movs	r3, #0
 8003fd0:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003fd2:	4b3e      	ldr	r3, [pc, #248]	@ (80040cc <HAL_RCC_GetSysClockFreq+0x108>)
 8003fd4:	689b      	ldr	r3, [r3, #8]
 8003fd6:	f003 030c 	and.w	r3, r3, #12
 8003fda:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003fdc:	4b3b      	ldr	r3, [pc, #236]	@ (80040cc <HAL_RCC_GetSysClockFreq+0x108>)
 8003fde:	68db      	ldr	r3, [r3, #12]
 8003fe0:	f003 0303 	and.w	r3, r3, #3
 8003fe4:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003fe6:	693b      	ldr	r3, [r7, #16]
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d005      	beq.n	8003ff8 <HAL_RCC_GetSysClockFreq+0x34>
 8003fec:	693b      	ldr	r3, [r7, #16]
 8003fee:	2b0c      	cmp	r3, #12
 8003ff0:	d121      	bne.n	8004036 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	2b01      	cmp	r3, #1
 8003ff6:	d11e      	bne.n	8004036 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003ff8:	4b34      	ldr	r3, [pc, #208]	@ (80040cc <HAL_RCC_GetSysClockFreq+0x108>)
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	f003 0308 	and.w	r3, r3, #8
 8004000:	2b00      	cmp	r3, #0
 8004002:	d107      	bne.n	8004014 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004004:	4b31      	ldr	r3, [pc, #196]	@ (80040cc <HAL_RCC_GetSysClockFreq+0x108>)
 8004006:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800400a:	0a1b      	lsrs	r3, r3, #8
 800400c:	f003 030f 	and.w	r3, r3, #15
 8004010:	61fb      	str	r3, [r7, #28]
 8004012:	e005      	b.n	8004020 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004014:	4b2d      	ldr	r3, [pc, #180]	@ (80040cc <HAL_RCC_GetSysClockFreq+0x108>)
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	091b      	lsrs	r3, r3, #4
 800401a:	f003 030f 	and.w	r3, r3, #15
 800401e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004020:	4a2b      	ldr	r2, [pc, #172]	@ (80040d0 <HAL_RCC_GetSysClockFreq+0x10c>)
 8004022:	69fb      	ldr	r3, [r7, #28]
 8004024:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004028:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800402a:	693b      	ldr	r3, [r7, #16]
 800402c:	2b00      	cmp	r3, #0
 800402e:	d10d      	bne.n	800404c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004030:	69fb      	ldr	r3, [r7, #28]
 8004032:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004034:	e00a      	b.n	800404c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004036:	693b      	ldr	r3, [r7, #16]
 8004038:	2b04      	cmp	r3, #4
 800403a:	d102      	bne.n	8004042 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800403c:	4b25      	ldr	r3, [pc, #148]	@ (80040d4 <HAL_RCC_GetSysClockFreq+0x110>)
 800403e:	61bb      	str	r3, [r7, #24]
 8004040:	e004      	b.n	800404c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004042:	693b      	ldr	r3, [r7, #16]
 8004044:	2b08      	cmp	r3, #8
 8004046:	d101      	bne.n	800404c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004048:	4b23      	ldr	r3, [pc, #140]	@ (80040d8 <HAL_RCC_GetSysClockFreq+0x114>)
 800404a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800404c:	693b      	ldr	r3, [r7, #16]
 800404e:	2b0c      	cmp	r3, #12
 8004050:	d134      	bne.n	80040bc <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004052:	4b1e      	ldr	r3, [pc, #120]	@ (80040cc <HAL_RCC_GetSysClockFreq+0x108>)
 8004054:	68db      	ldr	r3, [r3, #12]
 8004056:	f003 0303 	and.w	r3, r3, #3
 800405a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800405c:	68bb      	ldr	r3, [r7, #8]
 800405e:	2b02      	cmp	r3, #2
 8004060:	d003      	beq.n	800406a <HAL_RCC_GetSysClockFreq+0xa6>
 8004062:	68bb      	ldr	r3, [r7, #8]
 8004064:	2b03      	cmp	r3, #3
 8004066:	d003      	beq.n	8004070 <HAL_RCC_GetSysClockFreq+0xac>
 8004068:	e005      	b.n	8004076 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800406a:	4b1a      	ldr	r3, [pc, #104]	@ (80040d4 <HAL_RCC_GetSysClockFreq+0x110>)
 800406c:	617b      	str	r3, [r7, #20]
      break;
 800406e:	e005      	b.n	800407c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004070:	4b19      	ldr	r3, [pc, #100]	@ (80040d8 <HAL_RCC_GetSysClockFreq+0x114>)
 8004072:	617b      	str	r3, [r7, #20]
      break;
 8004074:	e002      	b.n	800407c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004076:	69fb      	ldr	r3, [r7, #28]
 8004078:	617b      	str	r3, [r7, #20]
      break;
 800407a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800407c:	4b13      	ldr	r3, [pc, #76]	@ (80040cc <HAL_RCC_GetSysClockFreq+0x108>)
 800407e:	68db      	ldr	r3, [r3, #12]
 8004080:	091b      	lsrs	r3, r3, #4
 8004082:	f003 0307 	and.w	r3, r3, #7
 8004086:	3301      	adds	r3, #1
 8004088:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800408a:	4b10      	ldr	r3, [pc, #64]	@ (80040cc <HAL_RCC_GetSysClockFreq+0x108>)
 800408c:	68db      	ldr	r3, [r3, #12]
 800408e:	0a1b      	lsrs	r3, r3, #8
 8004090:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004094:	697a      	ldr	r2, [r7, #20]
 8004096:	fb03 f202 	mul.w	r2, r3, r2
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	fbb2 f3f3 	udiv	r3, r2, r3
 80040a0:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80040a2:	4b0a      	ldr	r3, [pc, #40]	@ (80040cc <HAL_RCC_GetSysClockFreq+0x108>)
 80040a4:	68db      	ldr	r3, [r3, #12]
 80040a6:	0e5b      	lsrs	r3, r3, #25
 80040a8:	f003 0303 	and.w	r3, r3, #3
 80040ac:	3301      	adds	r3, #1
 80040ae:	005b      	lsls	r3, r3, #1
 80040b0:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80040b2:	697a      	ldr	r2, [r7, #20]
 80040b4:	683b      	ldr	r3, [r7, #0]
 80040b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80040ba:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80040bc:	69bb      	ldr	r3, [r7, #24]
}
 80040be:	4618      	mov	r0, r3
 80040c0:	3724      	adds	r7, #36	@ 0x24
 80040c2:	46bd      	mov	sp, r7
 80040c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c8:	4770      	bx	lr
 80040ca:	bf00      	nop
 80040cc:	40021000 	.word	0x40021000
 80040d0:	0800b034 	.word	0x0800b034
 80040d4:	00f42400 	.word	0x00f42400
 80040d8:	007a1200 	.word	0x007a1200

080040dc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80040dc:	b480      	push	{r7}
 80040de:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80040e0:	4b03      	ldr	r3, [pc, #12]	@ (80040f0 <HAL_RCC_GetHCLKFreq+0x14>)
 80040e2:	681b      	ldr	r3, [r3, #0]
}
 80040e4:	4618      	mov	r0, r3
 80040e6:	46bd      	mov	sp, r7
 80040e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ec:	4770      	bx	lr
 80040ee:	bf00      	nop
 80040f0:	20000000 	.word	0x20000000

080040f4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80040f4:	b580      	push	{r7, lr}
 80040f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80040f8:	f7ff fff0 	bl	80040dc <HAL_RCC_GetHCLKFreq>
 80040fc:	4602      	mov	r2, r0
 80040fe:	4b06      	ldr	r3, [pc, #24]	@ (8004118 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004100:	689b      	ldr	r3, [r3, #8]
 8004102:	0a1b      	lsrs	r3, r3, #8
 8004104:	f003 0307 	and.w	r3, r3, #7
 8004108:	4904      	ldr	r1, [pc, #16]	@ (800411c <HAL_RCC_GetPCLK1Freq+0x28>)
 800410a:	5ccb      	ldrb	r3, [r1, r3]
 800410c:	f003 031f 	and.w	r3, r3, #31
 8004110:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004114:	4618      	mov	r0, r3
 8004116:	bd80      	pop	{r7, pc}
 8004118:	40021000 	.word	0x40021000
 800411c:	0800b02c 	.word	0x0800b02c

08004120 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004120:	b580      	push	{r7, lr}
 8004122:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004124:	f7ff ffda 	bl	80040dc <HAL_RCC_GetHCLKFreq>
 8004128:	4602      	mov	r2, r0
 800412a:	4b06      	ldr	r3, [pc, #24]	@ (8004144 <HAL_RCC_GetPCLK2Freq+0x24>)
 800412c:	689b      	ldr	r3, [r3, #8]
 800412e:	0adb      	lsrs	r3, r3, #11
 8004130:	f003 0307 	and.w	r3, r3, #7
 8004134:	4904      	ldr	r1, [pc, #16]	@ (8004148 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004136:	5ccb      	ldrb	r3, [r1, r3]
 8004138:	f003 031f 	and.w	r3, r3, #31
 800413c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004140:	4618      	mov	r0, r3
 8004142:	bd80      	pop	{r7, pc}
 8004144:	40021000 	.word	0x40021000
 8004148:	0800b02c 	.word	0x0800b02c

0800414c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800414c:	b580      	push	{r7, lr}
 800414e:	b086      	sub	sp, #24
 8004150:	af00      	add	r7, sp, #0
 8004152:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004154:	2300      	movs	r3, #0
 8004156:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004158:	4b2a      	ldr	r3, [pc, #168]	@ (8004204 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800415a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800415c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004160:	2b00      	cmp	r3, #0
 8004162:	d003      	beq.n	800416c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004164:	f7ff f9b6 	bl	80034d4 <HAL_PWREx_GetVoltageRange>
 8004168:	6178      	str	r0, [r7, #20]
 800416a:	e014      	b.n	8004196 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800416c:	4b25      	ldr	r3, [pc, #148]	@ (8004204 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800416e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004170:	4a24      	ldr	r2, [pc, #144]	@ (8004204 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004172:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004176:	6593      	str	r3, [r2, #88]	@ 0x58
 8004178:	4b22      	ldr	r3, [pc, #136]	@ (8004204 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800417a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800417c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004180:	60fb      	str	r3, [r7, #12]
 8004182:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004184:	f7ff f9a6 	bl	80034d4 <HAL_PWREx_GetVoltageRange>
 8004188:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800418a:	4b1e      	ldr	r3, [pc, #120]	@ (8004204 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800418c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800418e:	4a1d      	ldr	r2, [pc, #116]	@ (8004204 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004190:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004194:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004196:	697b      	ldr	r3, [r7, #20]
 8004198:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800419c:	d10b      	bne.n	80041b6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	2b80      	cmp	r3, #128	@ 0x80
 80041a2:	d919      	bls.n	80041d8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	2ba0      	cmp	r3, #160	@ 0xa0
 80041a8:	d902      	bls.n	80041b0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80041aa:	2302      	movs	r3, #2
 80041ac:	613b      	str	r3, [r7, #16]
 80041ae:	e013      	b.n	80041d8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80041b0:	2301      	movs	r3, #1
 80041b2:	613b      	str	r3, [r7, #16]
 80041b4:	e010      	b.n	80041d8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	2b80      	cmp	r3, #128	@ 0x80
 80041ba:	d902      	bls.n	80041c2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80041bc:	2303      	movs	r3, #3
 80041be:	613b      	str	r3, [r7, #16]
 80041c0:	e00a      	b.n	80041d8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	2b80      	cmp	r3, #128	@ 0x80
 80041c6:	d102      	bne.n	80041ce <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80041c8:	2302      	movs	r3, #2
 80041ca:	613b      	str	r3, [r7, #16]
 80041cc:	e004      	b.n	80041d8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	2b70      	cmp	r3, #112	@ 0x70
 80041d2:	d101      	bne.n	80041d8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80041d4:	2301      	movs	r3, #1
 80041d6:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80041d8:	4b0b      	ldr	r3, [pc, #44]	@ (8004208 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	f023 0207 	bic.w	r2, r3, #7
 80041e0:	4909      	ldr	r1, [pc, #36]	@ (8004208 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80041e2:	693b      	ldr	r3, [r7, #16]
 80041e4:	4313      	orrs	r3, r2
 80041e6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80041e8:	4b07      	ldr	r3, [pc, #28]	@ (8004208 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	f003 0307 	and.w	r3, r3, #7
 80041f0:	693a      	ldr	r2, [r7, #16]
 80041f2:	429a      	cmp	r2, r3
 80041f4:	d001      	beq.n	80041fa <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80041f6:	2301      	movs	r3, #1
 80041f8:	e000      	b.n	80041fc <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80041fa:	2300      	movs	r3, #0
}
 80041fc:	4618      	mov	r0, r3
 80041fe:	3718      	adds	r7, #24
 8004200:	46bd      	mov	sp, r7
 8004202:	bd80      	pop	{r7, pc}
 8004204:	40021000 	.word	0x40021000
 8004208:	40022000 	.word	0x40022000

0800420c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800420c:	b580      	push	{r7, lr}
 800420e:	b086      	sub	sp, #24
 8004210:	af00      	add	r7, sp, #0
 8004212:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004214:	2300      	movs	r3, #0
 8004216:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004218:	2300      	movs	r3, #0
 800421a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004224:	2b00      	cmp	r3, #0
 8004226:	d031      	beq.n	800428c <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800422c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004230:	d01a      	beq.n	8004268 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8004232:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004236:	d814      	bhi.n	8004262 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8004238:	2b00      	cmp	r3, #0
 800423a:	d009      	beq.n	8004250 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800423c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004240:	d10f      	bne.n	8004262 <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8004242:	4b5d      	ldr	r3, [pc, #372]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004244:	68db      	ldr	r3, [r3, #12]
 8004246:	4a5c      	ldr	r2, [pc, #368]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004248:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800424c:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800424e:	e00c      	b.n	800426a <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	3304      	adds	r3, #4
 8004254:	2100      	movs	r1, #0
 8004256:	4618      	mov	r0, r3
 8004258:	f000 f9ce 	bl	80045f8 <RCCEx_PLLSAI1_Config>
 800425c:	4603      	mov	r3, r0
 800425e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004260:	e003      	b.n	800426a <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004262:	2301      	movs	r3, #1
 8004264:	74fb      	strb	r3, [r7, #19]
      break;
 8004266:	e000      	b.n	800426a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8004268:	bf00      	nop
    }

    if(ret == HAL_OK)
 800426a:	7cfb      	ldrb	r3, [r7, #19]
 800426c:	2b00      	cmp	r3, #0
 800426e:	d10b      	bne.n	8004288 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004270:	4b51      	ldr	r3, [pc, #324]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004272:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004276:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800427e:	494e      	ldr	r1, [pc, #312]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004280:	4313      	orrs	r3, r2
 8004282:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8004286:	e001      	b.n	800428c <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004288:	7cfb      	ldrb	r3, [r7, #19]
 800428a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004294:	2b00      	cmp	r3, #0
 8004296:	f000 809e 	beq.w	80043d6 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 800429a:	2300      	movs	r3, #0
 800429c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800429e:	4b46      	ldr	r3, [pc, #280]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80042a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d101      	bne.n	80042ae <HAL_RCCEx_PeriphCLKConfig+0xa2>
 80042aa:	2301      	movs	r3, #1
 80042ac:	e000      	b.n	80042b0 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 80042ae:	2300      	movs	r3, #0
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d00d      	beq.n	80042d0 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80042b4:	4b40      	ldr	r3, [pc, #256]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80042b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042b8:	4a3f      	ldr	r2, [pc, #252]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80042ba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80042be:	6593      	str	r3, [r2, #88]	@ 0x58
 80042c0:	4b3d      	ldr	r3, [pc, #244]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80042c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042c4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80042c8:	60bb      	str	r3, [r7, #8]
 80042ca:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80042cc:	2301      	movs	r3, #1
 80042ce:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80042d0:	4b3a      	ldr	r3, [pc, #232]	@ (80043bc <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	4a39      	ldr	r2, [pc, #228]	@ (80043bc <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80042d6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80042da:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80042dc:	f7fd fd2e 	bl	8001d3c <HAL_GetTick>
 80042e0:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80042e2:	e009      	b.n	80042f8 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80042e4:	f7fd fd2a 	bl	8001d3c <HAL_GetTick>
 80042e8:	4602      	mov	r2, r0
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	1ad3      	subs	r3, r2, r3
 80042ee:	2b02      	cmp	r3, #2
 80042f0:	d902      	bls.n	80042f8 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 80042f2:	2303      	movs	r3, #3
 80042f4:	74fb      	strb	r3, [r7, #19]
        break;
 80042f6:	e005      	b.n	8004304 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80042f8:	4b30      	ldr	r3, [pc, #192]	@ (80043bc <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004300:	2b00      	cmp	r3, #0
 8004302:	d0ef      	beq.n	80042e4 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8004304:	7cfb      	ldrb	r3, [r7, #19]
 8004306:	2b00      	cmp	r3, #0
 8004308:	d15a      	bne.n	80043c0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800430a:	4b2b      	ldr	r3, [pc, #172]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800430c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004310:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004314:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004316:	697b      	ldr	r3, [r7, #20]
 8004318:	2b00      	cmp	r3, #0
 800431a:	d01e      	beq.n	800435a <HAL_RCCEx_PeriphCLKConfig+0x14e>
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004320:	697a      	ldr	r2, [r7, #20]
 8004322:	429a      	cmp	r2, r3
 8004324:	d019      	beq.n	800435a <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004326:	4b24      	ldr	r3, [pc, #144]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004328:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800432c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004330:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004332:	4b21      	ldr	r3, [pc, #132]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004334:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004338:	4a1f      	ldr	r2, [pc, #124]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800433a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800433e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004342:	4b1d      	ldr	r3, [pc, #116]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004344:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004348:	4a1b      	ldr	r2, [pc, #108]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800434a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800434e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004352:	4a19      	ldr	r2, [pc, #100]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004354:	697b      	ldr	r3, [r7, #20]
 8004356:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800435a:	697b      	ldr	r3, [r7, #20]
 800435c:	f003 0301 	and.w	r3, r3, #1
 8004360:	2b00      	cmp	r3, #0
 8004362:	d016      	beq.n	8004392 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004364:	f7fd fcea 	bl	8001d3c <HAL_GetTick>
 8004368:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800436a:	e00b      	b.n	8004384 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800436c:	f7fd fce6 	bl	8001d3c <HAL_GetTick>
 8004370:	4602      	mov	r2, r0
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	1ad3      	subs	r3, r2, r3
 8004376:	f241 3288 	movw	r2, #5000	@ 0x1388
 800437a:	4293      	cmp	r3, r2
 800437c:	d902      	bls.n	8004384 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 800437e:	2303      	movs	r3, #3
 8004380:	74fb      	strb	r3, [r7, #19]
            break;
 8004382:	e006      	b.n	8004392 <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004384:	4b0c      	ldr	r3, [pc, #48]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004386:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800438a:	f003 0302 	and.w	r3, r3, #2
 800438e:	2b00      	cmp	r3, #0
 8004390:	d0ec      	beq.n	800436c <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 8004392:	7cfb      	ldrb	r3, [r7, #19]
 8004394:	2b00      	cmp	r3, #0
 8004396:	d10b      	bne.n	80043b0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004398:	4b07      	ldr	r3, [pc, #28]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800439a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800439e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80043a6:	4904      	ldr	r1, [pc, #16]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80043a8:	4313      	orrs	r3, r2
 80043aa:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80043ae:	e009      	b.n	80043c4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80043b0:	7cfb      	ldrb	r3, [r7, #19]
 80043b2:	74bb      	strb	r3, [r7, #18]
 80043b4:	e006      	b.n	80043c4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 80043b6:	bf00      	nop
 80043b8:	40021000 	.word	0x40021000
 80043bc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80043c0:	7cfb      	ldrb	r3, [r7, #19]
 80043c2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80043c4:	7c7b      	ldrb	r3, [r7, #17]
 80043c6:	2b01      	cmp	r3, #1
 80043c8:	d105      	bne.n	80043d6 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80043ca:	4b8a      	ldr	r3, [pc, #552]	@ (80045f4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80043cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043ce:	4a89      	ldr	r2, [pc, #548]	@ (80045f4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80043d0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80043d4:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f003 0301 	and.w	r3, r3, #1
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d00a      	beq.n	80043f8 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80043e2:	4b84      	ldr	r3, [pc, #528]	@ (80045f4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80043e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043e8:	f023 0203 	bic.w	r2, r3, #3
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	6a1b      	ldr	r3, [r3, #32]
 80043f0:	4980      	ldr	r1, [pc, #512]	@ (80045f4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80043f2:	4313      	orrs	r3, r2
 80043f4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	f003 0302 	and.w	r3, r3, #2
 8004400:	2b00      	cmp	r3, #0
 8004402:	d00a      	beq.n	800441a <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004404:	4b7b      	ldr	r3, [pc, #492]	@ (80045f4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004406:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800440a:	f023 020c 	bic.w	r2, r3, #12
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004412:	4978      	ldr	r1, [pc, #480]	@ (80045f4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004414:	4313      	orrs	r3, r2
 8004416:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	f003 0320 	and.w	r3, r3, #32
 8004422:	2b00      	cmp	r3, #0
 8004424:	d00a      	beq.n	800443c <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004426:	4b73      	ldr	r3, [pc, #460]	@ (80045f4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004428:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800442c:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004434:	496f      	ldr	r1, [pc, #444]	@ (80045f4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004436:	4313      	orrs	r3, r2
 8004438:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004444:	2b00      	cmp	r3, #0
 8004446:	d00a      	beq.n	800445e <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004448:	4b6a      	ldr	r3, [pc, #424]	@ (80045f4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800444a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800444e:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004456:	4967      	ldr	r1, [pc, #412]	@ (80045f4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004458:	4313      	orrs	r3, r2
 800445a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004466:	2b00      	cmp	r3, #0
 8004468:	d00a      	beq.n	8004480 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800446a:	4b62      	ldr	r3, [pc, #392]	@ (80045f4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800446c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004470:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004478:	495e      	ldr	r1, [pc, #376]	@ (80045f4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800447a:	4313      	orrs	r3, r2
 800447c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004488:	2b00      	cmp	r3, #0
 800448a:	d00a      	beq.n	80044a2 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800448c:	4b59      	ldr	r3, [pc, #356]	@ (80045f4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800448e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004492:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800449a:	4956      	ldr	r1, [pc, #344]	@ (80045f4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800449c:	4313      	orrs	r3, r2
 800449e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d00a      	beq.n	80044c4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80044ae:	4b51      	ldr	r3, [pc, #324]	@ (80045f4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80044b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044b4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044bc:	494d      	ldr	r1, [pc, #308]	@ (80045f4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80044be:	4313      	orrs	r3, r2
 80044c0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d028      	beq.n	8004522 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80044d0:	4b48      	ldr	r3, [pc, #288]	@ (80045f4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80044d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044d6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044de:	4945      	ldr	r1, [pc, #276]	@ (80045f4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80044e0:	4313      	orrs	r3, r2
 80044e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044ea:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80044ee:	d106      	bne.n	80044fe <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80044f0:	4b40      	ldr	r3, [pc, #256]	@ (80045f4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80044f2:	68db      	ldr	r3, [r3, #12]
 80044f4:	4a3f      	ldr	r2, [pc, #252]	@ (80045f4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80044f6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80044fa:	60d3      	str	r3, [r2, #12]
 80044fc:	e011      	b.n	8004522 <HAL_RCCEx_PeriphCLKConfig+0x316>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004502:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004506:	d10c      	bne.n	8004522 <HAL_RCCEx_PeriphCLKConfig+0x316>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	3304      	adds	r3, #4
 800450c:	2101      	movs	r1, #1
 800450e:	4618      	mov	r0, r3
 8004510:	f000 f872 	bl	80045f8 <RCCEx_PLLSAI1_Config>
 8004514:	4603      	mov	r3, r0
 8004516:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004518:	7cfb      	ldrb	r3, [r7, #19]
 800451a:	2b00      	cmp	r3, #0
 800451c:	d001      	beq.n	8004522 <HAL_RCCEx_PeriphCLKConfig+0x316>
        {
          /* set overall return value */
          status = ret;
 800451e:	7cfb      	ldrb	r3, [r7, #19]
 8004520:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800452a:	2b00      	cmp	r3, #0
 800452c:	d028      	beq.n	8004580 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800452e:	4b31      	ldr	r3, [pc, #196]	@ (80045f4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004530:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004534:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800453c:	492d      	ldr	r1, [pc, #180]	@ (80045f4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800453e:	4313      	orrs	r3, r2
 8004540:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004548:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800454c:	d106      	bne.n	800455c <HAL_RCCEx_PeriphCLKConfig+0x350>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800454e:	4b29      	ldr	r3, [pc, #164]	@ (80045f4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004550:	68db      	ldr	r3, [r3, #12]
 8004552:	4a28      	ldr	r2, [pc, #160]	@ (80045f4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004554:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004558:	60d3      	str	r3, [r2, #12]
 800455a:	e011      	b.n	8004580 <HAL_RCCEx_PeriphCLKConfig+0x374>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004560:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004564:	d10c      	bne.n	8004580 <HAL_RCCEx_PeriphCLKConfig+0x374>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	3304      	adds	r3, #4
 800456a:	2101      	movs	r1, #1
 800456c:	4618      	mov	r0, r3
 800456e:	f000 f843 	bl	80045f8 <RCCEx_PLLSAI1_Config>
 8004572:	4603      	mov	r3, r0
 8004574:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004576:	7cfb      	ldrb	r3, [r7, #19]
 8004578:	2b00      	cmp	r3, #0
 800457a:	d001      	beq.n	8004580 <HAL_RCCEx_PeriphCLKConfig+0x374>
      {
        /* set overall return value */
        status = ret;
 800457c:	7cfb      	ldrb	r3, [r7, #19]
 800457e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004588:	2b00      	cmp	r3, #0
 800458a:	d01c      	beq.n	80045c6 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800458c:	4b19      	ldr	r3, [pc, #100]	@ (80045f4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800458e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004592:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800459a:	4916      	ldr	r1, [pc, #88]	@ (80045f4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800459c:	4313      	orrs	r3, r2
 800459e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80045a6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80045aa:	d10c      	bne.n	80045c6 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	3304      	adds	r3, #4
 80045b0:	2102      	movs	r1, #2
 80045b2:	4618      	mov	r0, r3
 80045b4:	f000 f820 	bl	80045f8 <RCCEx_PLLSAI1_Config>
 80045b8:	4603      	mov	r3, r0
 80045ba:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80045bc:	7cfb      	ldrb	r3, [r7, #19]
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d001      	beq.n	80045c6 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
      {
        /* set overall return value */
        status = ret;
 80045c2:	7cfb      	ldrb	r3, [r7, #19]
 80045c4:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d00a      	beq.n	80045e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80045d2:	4b08      	ldr	r3, [pc, #32]	@ (80045f4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80045d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045d8:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045e0:	4904      	ldr	r1, [pc, #16]	@ (80045f4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80045e2:	4313      	orrs	r3, r2
 80045e4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80045e8:	7cbb      	ldrb	r3, [r7, #18]
}
 80045ea:	4618      	mov	r0, r3
 80045ec:	3718      	adds	r7, #24
 80045ee:	46bd      	mov	sp, r7
 80045f0:	bd80      	pop	{r7, pc}
 80045f2:	bf00      	nop
 80045f4:	40021000 	.word	0x40021000

080045f8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80045f8:	b580      	push	{r7, lr}
 80045fa:	b084      	sub	sp, #16
 80045fc:	af00      	add	r7, sp, #0
 80045fe:	6078      	str	r0, [r7, #4]
 8004600:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004602:	2300      	movs	r3, #0
 8004604:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004606:	4b74      	ldr	r3, [pc, #464]	@ (80047d8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004608:	68db      	ldr	r3, [r3, #12]
 800460a:	f003 0303 	and.w	r3, r3, #3
 800460e:	2b00      	cmp	r3, #0
 8004610:	d018      	beq.n	8004644 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004612:	4b71      	ldr	r3, [pc, #452]	@ (80047d8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004614:	68db      	ldr	r3, [r3, #12]
 8004616:	f003 0203 	and.w	r2, r3, #3
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	429a      	cmp	r2, r3
 8004620:	d10d      	bne.n	800463e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
       ||
 8004626:	2b00      	cmp	r3, #0
 8004628:	d009      	beq.n	800463e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800462a:	4b6b      	ldr	r3, [pc, #428]	@ (80047d8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800462c:	68db      	ldr	r3, [r3, #12]
 800462e:	091b      	lsrs	r3, r3, #4
 8004630:	f003 0307 	and.w	r3, r3, #7
 8004634:	1c5a      	adds	r2, r3, #1
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	685b      	ldr	r3, [r3, #4]
       ||
 800463a:	429a      	cmp	r2, r3
 800463c:	d047      	beq.n	80046ce <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800463e:	2301      	movs	r3, #1
 8004640:	73fb      	strb	r3, [r7, #15]
 8004642:	e044      	b.n	80046ce <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	2b03      	cmp	r3, #3
 800464a:	d018      	beq.n	800467e <RCCEx_PLLSAI1_Config+0x86>
 800464c:	2b03      	cmp	r3, #3
 800464e:	d825      	bhi.n	800469c <RCCEx_PLLSAI1_Config+0xa4>
 8004650:	2b01      	cmp	r3, #1
 8004652:	d002      	beq.n	800465a <RCCEx_PLLSAI1_Config+0x62>
 8004654:	2b02      	cmp	r3, #2
 8004656:	d009      	beq.n	800466c <RCCEx_PLLSAI1_Config+0x74>
 8004658:	e020      	b.n	800469c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800465a:	4b5f      	ldr	r3, [pc, #380]	@ (80047d8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	f003 0302 	and.w	r3, r3, #2
 8004662:	2b00      	cmp	r3, #0
 8004664:	d11d      	bne.n	80046a2 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8004666:	2301      	movs	r3, #1
 8004668:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800466a:	e01a      	b.n	80046a2 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800466c:	4b5a      	ldr	r3, [pc, #360]	@ (80047d8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004674:	2b00      	cmp	r3, #0
 8004676:	d116      	bne.n	80046a6 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8004678:	2301      	movs	r3, #1
 800467a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800467c:	e013      	b.n	80046a6 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800467e:	4b56      	ldr	r3, [pc, #344]	@ (80047d8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004686:	2b00      	cmp	r3, #0
 8004688:	d10f      	bne.n	80046aa <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800468a:	4b53      	ldr	r3, [pc, #332]	@ (80047d8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004692:	2b00      	cmp	r3, #0
 8004694:	d109      	bne.n	80046aa <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8004696:	2301      	movs	r3, #1
 8004698:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800469a:	e006      	b.n	80046aa <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800469c:	2301      	movs	r3, #1
 800469e:	73fb      	strb	r3, [r7, #15]
      break;
 80046a0:	e004      	b.n	80046ac <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80046a2:	bf00      	nop
 80046a4:	e002      	b.n	80046ac <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80046a6:	bf00      	nop
 80046a8:	e000      	b.n	80046ac <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80046aa:	bf00      	nop
    }

    if(status == HAL_OK)
 80046ac:	7bfb      	ldrb	r3, [r7, #15]
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d10d      	bne.n	80046ce <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80046b2:	4b49      	ldr	r3, [pc, #292]	@ (80047d8 <RCCEx_PLLSAI1_Config+0x1e0>)
 80046b4:	68db      	ldr	r3, [r3, #12]
 80046b6:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	6819      	ldr	r1, [r3, #0]
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	685b      	ldr	r3, [r3, #4]
 80046c2:	3b01      	subs	r3, #1
 80046c4:	011b      	lsls	r3, r3, #4
 80046c6:	430b      	orrs	r3, r1
 80046c8:	4943      	ldr	r1, [pc, #268]	@ (80047d8 <RCCEx_PLLSAI1_Config+0x1e0>)
 80046ca:	4313      	orrs	r3, r2
 80046cc:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80046ce:	7bfb      	ldrb	r3, [r7, #15]
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d17c      	bne.n	80047ce <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80046d4:	4b40      	ldr	r3, [pc, #256]	@ (80047d8 <RCCEx_PLLSAI1_Config+0x1e0>)
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	4a3f      	ldr	r2, [pc, #252]	@ (80047d8 <RCCEx_PLLSAI1_Config+0x1e0>)
 80046da:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80046de:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80046e0:	f7fd fb2c 	bl	8001d3c <HAL_GetTick>
 80046e4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80046e6:	e009      	b.n	80046fc <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80046e8:	f7fd fb28 	bl	8001d3c <HAL_GetTick>
 80046ec:	4602      	mov	r2, r0
 80046ee:	68bb      	ldr	r3, [r7, #8]
 80046f0:	1ad3      	subs	r3, r2, r3
 80046f2:	2b02      	cmp	r3, #2
 80046f4:	d902      	bls.n	80046fc <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80046f6:	2303      	movs	r3, #3
 80046f8:	73fb      	strb	r3, [r7, #15]
        break;
 80046fa:	e005      	b.n	8004708 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80046fc:	4b36      	ldr	r3, [pc, #216]	@ (80047d8 <RCCEx_PLLSAI1_Config+0x1e0>)
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004704:	2b00      	cmp	r3, #0
 8004706:	d1ef      	bne.n	80046e8 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004708:	7bfb      	ldrb	r3, [r7, #15]
 800470a:	2b00      	cmp	r3, #0
 800470c:	d15f      	bne.n	80047ce <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800470e:	683b      	ldr	r3, [r7, #0]
 8004710:	2b00      	cmp	r3, #0
 8004712:	d110      	bne.n	8004736 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004714:	4b30      	ldr	r3, [pc, #192]	@ (80047d8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004716:	691b      	ldr	r3, [r3, #16]
 8004718:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 800471c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004720:	687a      	ldr	r2, [r7, #4]
 8004722:	6892      	ldr	r2, [r2, #8]
 8004724:	0211      	lsls	r1, r2, #8
 8004726:	687a      	ldr	r2, [r7, #4]
 8004728:	68d2      	ldr	r2, [r2, #12]
 800472a:	06d2      	lsls	r2, r2, #27
 800472c:	430a      	orrs	r2, r1
 800472e:	492a      	ldr	r1, [pc, #168]	@ (80047d8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004730:	4313      	orrs	r3, r2
 8004732:	610b      	str	r3, [r1, #16]
 8004734:	e027      	b.n	8004786 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004736:	683b      	ldr	r3, [r7, #0]
 8004738:	2b01      	cmp	r3, #1
 800473a:	d112      	bne.n	8004762 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800473c:	4b26      	ldr	r3, [pc, #152]	@ (80047d8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800473e:	691b      	ldr	r3, [r3, #16]
 8004740:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8004744:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004748:	687a      	ldr	r2, [r7, #4]
 800474a:	6892      	ldr	r2, [r2, #8]
 800474c:	0211      	lsls	r1, r2, #8
 800474e:	687a      	ldr	r2, [r7, #4]
 8004750:	6912      	ldr	r2, [r2, #16]
 8004752:	0852      	lsrs	r2, r2, #1
 8004754:	3a01      	subs	r2, #1
 8004756:	0552      	lsls	r2, r2, #21
 8004758:	430a      	orrs	r2, r1
 800475a:	491f      	ldr	r1, [pc, #124]	@ (80047d8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800475c:	4313      	orrs	r3, r2
 800475e:	610b      	str	r3, [r1, #16]
 8004760:	e011      	b.n	8004786 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004762:	4b1d      	ldr	r3, [pc, #116]	@ (80047d8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004764:	691b      	ldr	r3, [r3, #16]
 8004766:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800476a:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800476e:	687a      	ldr	r2, [r7, #4]
 8004770:	6892      	ldr	r2, [r2, #8]
 8004772:	0211      	lsls	r1, r2, #8
 8004774:	687a      	ldr	r2, [r7, #4]
 8004776:	6952      	ldr	r2, [r2, #20]
 8004778:	0852      	lsrs	r2, r2, #1
 800477a:	3a01      	subs	r2, #1
 800477c:	0652      	lsls	r2, r2, #25
 800477e:	430a      	orrs	r2, r1
 8004780:	4915      	ldr	r1, [pc, #84]	@ (80047d8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004782:	4313      	orrs	r3, r2
 8004784:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004786:	4b14      	ldr	r3, [pc, #80]	@ (80047d8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	4a13      	ldr	r2, [pc, #76]	@ (80047d8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800478c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004790:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004792:	f7fd fad3 	bl	8001d3c <HAL_GetTick>
 8004796:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004798:	e009      	b.n	80047ae <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800479a:	f7fd facf 	bl	8001d3c <HAL_GetTick>
 800479e:	4602      	mov	r2, r0
 80047a0:	68bb      	ldr	r3, [r7, #8]
 80047a2:	1ad3      	subs	r3, r2, r3
 80047a4:	2b02      	cmp	r3, #2
 80047a6:	d902      	bls.n	80047ae <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 80047a8:	2303      	movs	r3, #3
 80047aa:	73fb      	strb	r3, [r7, #15]
          break;
 80047ac:	e005      	b.n	80047ba <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80047ae:	4b0a      	ldr	r3, [pc, #40]	@ (80047d8 <RCCEx_PLLSAI1_Config+0x1e0>)
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d0ef      	beq.n	800479a <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 80047ba:	7bfb      	ldrb	r3, [r7, #15]
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d106      	bne.n	80047ce <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80047c0:	4b05      	ldr	r3, [pc, #20]	@ (80047d8 <RCCEx_PLLSAI1_Config+0x1e0>)
 80047c2:	691a      	ldr	r2, [r3, #16]
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	699b      	ldr	r3, [r3, #24]
 80047c8:	4903      	ldr	r1, [pc, #12]	@ (80047d8 <RCCEx_PLLSAI1_Config+0x1e0>)
 80047ca:	4313      	orrs	r3, r2
 80047cc:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80047ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80047d0:	4618      	mov	r0, r3
 80047d2:	3710      	adds	r7, #16
 80047d4:	46bd      	mov	sp, r7
 80047d6:	bd80      	pop	{r7, pc}
 80047d8:	40021000 	.word	0x40021000

080047dc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80047dc:	b580      	push	{r7, lr}
 80047de:	b082      	sub	sp, #8
 80047e0:	af00      	add	r7, sp, #0
 80047e2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d101      	bne.n	80047ee <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80047ea:	2301      	movs	r3, #1
 80047ec:	e049      	b.n	8004882 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80047f4:	b2db      	uxtb	r3, r3
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d106      	bne.n	8004808 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	2200      	movs	r2, #0
 80047fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004802:	6878      	ldr	r0, [r7, #4]
 8004804:	f7fd f954 	bl	8001ab0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	2202      	movs	r2, #2
 800480c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681a      	ldr	r2, [r3, #0]
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	3304      	adds	r3, #4
 8004818:	4619      	mov	r1, r3
 800481a:	4610      	mov	r0, r2
 800481c:	f000 fa82 	bl	8004d24 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	2201      	movs	r2, #1
 8004824:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	2201      	movs	r2, #1
 800482c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	2201      	movs	r2, #1
 8004834:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	2201      	movs	r2, #1
 800483c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	2201      	movs	r2, #1
 8004844:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	2201      	movs	r2, #1
 800484c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	2201      	movs	r2, #1
 8004854:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	2201      	movs	r2, #1
 800485c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	2201      	movs	r2, #1
 8004864:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	2201      	movs	r2, #1
 800486c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	2201      	movs	r2, #1
 8004874:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	2201      	movs	r2, #1
 800487c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004880:	2300      	movs	r3, #0
}
 8004882:	4618      	mov	r0, r3
 8004884:	3708      	adds	r7, #8
 8004886:	46bd      	mov	sp, r7
 8004888:	bd80      	pop	{r7, pc}
	...

0800488c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800488c:	b480      	push	{r7}
 800488e:	b085      	sub	sp, #20
 8004890:	af00      	add	r7, sp, #0
 8004892:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800489a:	b2db      	uxtb	r3, r3
 800489c:	2b01      	cmp	r3, #1
 800489e:	d001      	beq.n	80048a4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80048a0:	2301      	movs	r3, #1
 80048a2:	e03b      	b.n	800491c <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	2202      	movs	r2, #2
 80048a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	68da      	ldr	r2, [r3, #12]
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	f042 0201 	orr.w	r2, r2, #1
 80048ba:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	4a19      	ldr	r2, [pc, #100]	@ (8004928 <HAL_TIM_Base_Start_IT+0x9c>)
 80048c2:	4293      	cmp	r3, r2
 80048c4:	d009      	beq.n	80048da <HAL_TIM_Base_Start_IT+0x4e>
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80048ce:	d004      	beq.n	80048da <HAL_TIM_Base_Start_IT+0x4e>
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	4a15      	ldr	r2, [pc, #84]	@ (800492c <HAL_TIM_Base_Start_IT+0xa0>)
 80048d6:	4293      	cmp	r3, r2
 80048d8:	d115      	bne.n	8004906 <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	689a      	ldr	r2, [r3, #8]
 80048e0:	4b13      	ldr	r3, [pc, #76]	@ (8004930 <HAL_TIM_Base_Start_IT+0xa4>)
 80048e2:	4013      	ands	r3, r2
 80048e4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	2b06      	cmp	r3, #6
 80048ea:	d015      	beq.n	8004918 <HAL_TIM_Base_Start_IT+0x8c>
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80048f2:	d011      	beq.n	8004918 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	681a      	ldr	r2, [r3, #0]
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	f042 0201 	orr.w	r2, r2, #1
 8004902:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004904:	e008      	b.n	8004918 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	681a      	ldr	r2, [r3, #0]
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	f042 0201 	orr.w	r2, r2, #1
 8004914:	601a      	str	r2, [r3, #0]
 8004916:	e000      	b.n	800491a <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004918:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800491a:	2300      	movs	r3, #0
}
 800491c:	4618      	mov	r0, r3
 800491e:	3714      	adds	r7, #20
 8004920:	46bd      	mov	sp, r7
 8004922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004926:	4770      	bx	lr
 8004928:	40012c00 	.word	0x40012c00
 800492c:	40014000 	.word	0x40014000
 8004930:	00010007 	.word	0x00010007

08004934 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004934:	b580      	push	{r7, lr}
 8004936:	b084      	sub	sp, #16
 8004938:	af00      	add	r7, sp, #0
 800493a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	68db      	ldr	r3, [r3, #12]
 8004942:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	691b      	ldr	r3, [r3, #16]
 800494a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800494c:	68bb      	ldr	r3, [r7, #8]
 800494e:	f003 0302 	and.w	r3, r3, #2
 8004952:	2b00      	cmp	r3, #0
 8004954:	d020      	beq.n	8004998 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	f003 0302 	and.w	r3, r3, #2
 800495c:	2b00      	cmp	r3, #0
 800495e:	d01b      	beq.n	8004998 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	f06f 0202 	mvn.w	r2, #2
 8004968:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	2201      	movs	r2, #1
 800496e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	699b      	ldr	r3, [r3, #24]
 8004976:	f003 0303 	and.w	r3, r3, #3
 800497a:	2b00      	cmp	r3, #0
 800497c:	d003      	beq.n	8004986 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800497e:	6878      	ldr	r0, [r7, #4]
 8004980:	f000 f9b2 	bl	8004ce8 <HAL_TIM_IC_CaptureCallback>
 8004984:	e005      	b.n	8004992 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004986:	6878      	ldr	r0, [r7, #4]
 8004988:	f000 f9a4 	bl	8004cd4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800498c:	6878      	ldr	r0, [r7, #4]
 800498e:	f000 f9b5 	bl	8004cfc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	2200      	movs	r2, #0
 8004996:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004998:	68bb      	ldr	r3, [r7, #8]
 800499a:	f003 0304 	and.w	r3, r3, #4
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d020      	beq.n	80049e4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	f003 0304 	and.w	r3, r3, #4
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d01b      	beq.n	80049e4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	f06f 0204 	mvn.w	r2, #4
 80049b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	2202      	movs	r2, #2
 80049ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	699b      	ldr	r3, [r3, #24]
 80049c2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d003      	beq.n	80049d2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80049ca:	6878      	ldr	r0, [r7, #4]
 80049cc:	f000 f98c 	bl	8004ce8 <HAL_TIM_IC_CaptureCallback>
 80049d0:	e005      	b.n	80049de <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80049d2:	6878      	ldr	r0, [r7, #4]
 80049d4:	f000 f97e 	bl	8004cd4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80049d8:	6878      	ldr	r0, [r7, #4]
 80049da:	f000 f98f 	bl	8004cfc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	2200      	movs	r2, #0
 80049e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80049e4:	68bb      	ldr	r3, [r7, #8]
 80049e6:	f003 0308 	and.w	r3, r3, #8
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d020      	beq.n	8004a30 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	f003 0308 	and.w	r3, r3, #8
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d01b      	beq.n	8004a30 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	f06f 0208 	mvn.w	r2, #8
 8004a00:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	2204      	movs	r2, #4
 8004a06:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	69db      	ldr	r3, [r3, #28]
 8004a0e:	f003 0303 	and.w	r3, r3, #3
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d003      	beq.n	8004a1e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004a16:	6878      	ldr	r0, [r7, #4]
 8004a18:	f000 f966 	bl	8004ce8 <HAL_TIM_IC_CaptureCallback>
 8004a1c:	e005      	b.n	8004a2a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a1e:	6878      	ldr	r0, [r7, #4]
 8004a20:	f000 f958 	bl	8004cd4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a24:	6878      	ldr	r0, [r7, #4]
 8004a26:	f000 f969 	bl	8004cfc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	2200      	movs	r2, #0
 8004a2e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004a30:	68bb      	ldr	r3, [r7, #8]
 8004a32:	f003 0310 	and.w	r3, r3, #16
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d020      	beq.n	8004a7c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	f003 0310 	and.w	r3, r3, #16
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d01b      	beq.n	8004a7c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	f06f 0210 	mvn.w	r2, #16
 8004a4c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	2208      	movs	r2, #8
 8004a52:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	69db      	ldr	r3, [r3, #28]
 8004a5a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d003      	beq.n	8004a6a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004a62:	6878      	ldr	r0, [r7, #4]
 8004a64:	f000 f940 	bl	8004ce8 <HAL_TIM_IC_CaptureCallback>
 8004a68:	e005      	b.n	8004a76 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a6a:	6878      	ldr	r0, [r7, #4]
 8004a6c:	f000 f932 	bl	8004cd4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a70:	6878      	ldr	r0, [r7, #4]
 8004a72:	f000 f943 	bl	8004cfc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	2200      	movs	r2, #0
 8004a7a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004a7c:	68bb      	ldr	r3, [r7, #8]
 8004a7e:	f003 0301 	and.w	r3, r3, #1
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d00c      	beq.n	8004aa0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	f003 0301 	and.w	r3, r3, #1
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d007      	beq.n	8004aa0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	f06f 0201 	mvn.w	r2, #1
 8004a98:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004a9a:	6878      	ldr	r0, [r7, #4]
 8004a9c:	f7fc fe64 	bl	8001768 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004aa0:	68bb      	ldr	r3, [r7, #8]
 8004aa2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d104      	bne.n	8004ab4 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8004aaa:	68bb      	ldr	r3, [r7, #8]
 8004aac:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d00c      	beq.n	8004ace <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d007      	beq.n	8004ace <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8004ac6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004ac8:	6878      	ldr	r0, [r7, #4]
 8004aca:	f000 faa5 	bl	8005018 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8004ace:	68bb      	ldr	r3, [r7, #8]
 8004ad0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d00c      	beq.n	8004af2 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d007      	beq.n	8004af2 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8004aea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004aec:	6878      	ldr	r0, [r7, #4]
 8004aee:	f000 fa9d 	bl	800502c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004af2:	68bb      	ldr	r3, [r7, #8]
 8004af4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d00c      	beq.n	8004b16 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d007      	beq.n	8004b16 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004b0e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004b10:	6878      	ldr	r0, [r7, #4]
 8004b12:	f000 f8fd 	bl	8004d10 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004b16:	68bb      	ldr	r3, [r7, #8]
 8004b18:	f003 0320 	and.w	r3, r3, #32
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d00c      	beq.n	8004b3a <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	f003 0320 	and.w	r3, r3, #32
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d007      	beq.n	8004b3a <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	f06f 0220 	mvn.w	r2, #32
 8004b32:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004b34:	6878      	ldr	r0, [r7, #4]
 8004b36:	f000 fa65 	bl	8005004 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004b3a:	bf00      	nop
 8004b3c:	3710      	adds	r7, #16
 8004b3e:	46bd      	mov	sp, r7
 8004b40:	bd80      	pop	{r7, pc}

08004b42 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004b42:	b580      	push	{r7, lr}
 8004b44:	b084      	sub	sp, #16
 8004b46:	af00      	add	r7, sp, #0
 8004b48:	6078      	str	r0, [r7, #4]
 8004b4a:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004b4c:	2300      	movs	r3, #0
 8004b4e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004b56:	2b01      	cmp	r3, #1
 8004b58:	d101      	bne.n	8004b5e <HAL_TIM_ConfigClockSource+0x1c>
 8004b5a:	2302      	movs	r3, #2
 8004b5c:	e0b6      	b.n	8004ccc <HAL_TIM_ConfigClockSource+0x18a>
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	2201      	movs	r2, #1
 8004b62:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	2202      	movs	r2, #2
 8004b6a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	689b      	ldr	r3, [r3, #8]
 8004b74:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004b76:	68bb      	ldr	r3, [r7, #8]
 8004b78:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004b7c:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004b80:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004b82:	68bb      	ldr	r3, [r7, #8]
 8004b84:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004b88:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	68ba      	ldr	r2, [r7, #8]
 8004b90:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004b92:	683b      	ldr	r3, [r7, #0]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004b9a:	d03e      	beq.n	8004c1a <HAL_TIM_ConfigClockSource+0xd8>
 8004b9c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004ba0:	f200 8087 	bhi.w	8004cb2 <HAL_TIM_ConfigClockSource+0x170>
 8004ba4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004ba8:	f000 8086 	beq.w	8004cb8 <HAL_TIM_ConfigClockSource+0x176>
 8004bac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004bb0:	d87f      	bhi.n	8004cb2 <HAL_TIM_ConfigClockSource+0x170>
 8004bb2:	2b70      	cmp	r3, #112	@ 0x70
 8004bb4:	d01a      	beq.n	8004bec <HAL_TIM_ConfigClockSource+0xaa>
 8004bb6:	2b70      	cmp	r3, #112	@ 0x70
 8004bb8:	d87b      	bhi.n	8004cb2 <HAL_TIM_ConfigClockSource+0x170>
 8004bba:	2b60      	cmp	r3, #96	@ 0x60
 8004bbc:	d050      	beq.n	8004c60 <HAL_TIM_ConfigClockSource+0x11e>
 8004bbe:	2b60      	cmp	r3, #96	@ 0x60
 8004bc0:	d877      	bhi.n	8004cb2 <HAL_TIM_ConfigClockSource+0x170>
 8004bc2:	2b50      	cmp	r3, #80	@ 0x50
 8004bc4:	d03c      	beq.n	8004c40 <HAL_TIM_ConfigClockSource+0xfe>
 8004bc6:	2b50      	cmp	r3, #80	@ 0x50
 8004bc8:	d873      	bhi.n	8004cb2 <HAL_TIM_ConfigClockSource+0x170>
 8004bca:	2b40      	cmp	r3, #64	@ 0x40
 8004bcc:	d058      	beq.n	8004c80 <HAL_TIM_ConfigClockSource+0x13e>
 8004bce:	2b40      	cmp	r3, #64	@ 0x40
 8004bd0:	d86f      	bhi.n	8004cb2 <HAL_TIM_ConfigClockSource+0x170>
 8004bd2:	2b30      	cmp	r3, #48	@ 0x30
 8004bd4:	d064      	beq.n	8004ca0 <HAL_TIM_ConfigClockSource+0x15e>
 8004bd6:	2b30      	cmp	r3, #48	@ 0x30
 8004bd8:	d86b      	bhi.n	8004cb2 <HAL_TIM_ConfigClockSource+0x170>
 8004bda:	2b20      	cmp	r3, #32
 8004bdc:	d060      	beq.n	8004ca0 <HAL_TIM_ConfigClockSource+0x15e>
 8004bde:	2b20      	cmp	r3, #32
 8004be0:	d867      	bhi.n	8004cb2 <HAL_TIM_ConfigClockSource+0x170>
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d05c      	beq.n	8004ca0 <HAL_TIM_ConfigClockSource+0x15e>
 8004be6:	2b10      	cmp	r3, #16
 8004be8:	d05a      	beq.n	8004ca0 <HAL_TIM_ConfigClockSource+0x15e>
 8004bea:	e062      	b.n	8004cb2 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004bf0:	683b      	ldr	r3, [r7, #0]
 8004bf2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004bf4:	683b      	ldr	r3, [r7, #0]
 8004bf6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004bf8:	683b      	ldr	r3, [r7, #0]
 8004bfa:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004bfc:	f000 f97c 	bl	8004ef8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	689b      	ldr	r3, [r3, #8]
 8004c06:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004c08:	68bb      	ldr	r3, [r7, #8]
 8004c0a:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004c0e:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	68ba      	ldr	r2, [r7, #8]
 8004c16:	609a      	str	r2, [r3, #8]
      break;
 8004c18:	e04f      	b.n	8004cba <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004c1e:	683b      	ldr	r3, [r7, #0]
 8004c20:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004c22:	683b      	ldr	r3, [r7, #0]
 8004c24:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004c26:	683b      	ldr	r3, [r7, #0]
 8004c28:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004c2a:	f000 f965 	bl	8004ef8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	689a      	ldr	r2, [r3, #8]
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004c3c:	609a      	str	r2, [r3, #8]
      break;
 8004c3e:	e03c      	b.n	8004cba <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004c44:	683b      	ldr	r3, [r7, #0]
 8004c46:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004c48:	683b      	ldr	r3, [r7, #0]
 8004c4a:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004c4c:	461a      	mov	r2, r3
 8004c4e:	f000 f8d9 	bl	8004e04 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	2150      	movs	r1, #80	@ 0x50
 8004c58:	4618      	mov	r0, r3
 8004c5a:	f000 f932 	bl	8004ec2 <TIM_ITRx_SetConfig>
      break;
 8004c5e:	e02c      	b.n	8004cba <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004c64:	683b      	ldr	r3, [r7, #0]
 8004c66:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004c68:	683b      	ldr	r3, [r7, #0]
 8004c6a:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004c6c:	461a      	mov	r2, r3
 8004c6e:	f000 f8f8 	bl	8004e62 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	2160      	movs	r1, #96	@ 0x60
 8004c78:	4618      	mov	r0, r3
 8004c7a:	f000 f922 	bl	8004ec2 <TIM_ITRx_SetConfig>
      break;
 8004c7e:	e01c      	b.n	8004cba <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004c84:	683b      	ldr	r3, [r7, #0]
 8004c86:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004c88:	683b      	ldr	r3, [r7, #0]
 8004c8a:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004c8c:	461a      	mov	r2, r3
 8004c8e:	f000 f8b9 	bl	8004e04 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	2140      	movs	r1, #64	@ 0x40
 8004c98:	4618      	mov	r0, r3
 8004c9a:	f000 f912 	bl	8004ec2 <TIM_ITRx_SetConfig>
      break;
 8004c9e:	e00c      	b.n	8004cba <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681a      	ldr	r2, [r3, #0]
 8004ca4:	683b      	ldr	r3, [r7, #0]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	4619      	mov	r1, r3
 8004caa:	4610      	mov	r0, r2
 8004cac:	f000 f909 	bl	8004ec2 <TIM_ITRx_SetConfig>
      break;
 8004cb0:	e003      	b.n	8004cba <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8004cb2:	2301      	movs	r3, #1
 8004cb4:	73fb      	strb	r3, [r7, #15]
      break;
 8004cb6:	e000      	b.n	8004cba <HAL_TIM_ConfigClockSource+0x178>
      break;
 8004cb8:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	2201      	movs	r2, #1
 8004cbe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	2200      	movs	r2, #0
 8004cc6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004cca:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ccc:	4618      	mov	r0, r3
 8004cce:	3710      	adds	r7, #16
 8004cd0:	46bd      	mov	sp, r7
 8004cd2:	bd80      	pop	{r7, pc}

08004cd4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004cd4:	b480      	push	{r7}
 8004cd6:	b083      	sub	sp, #12
 8004cd8:	af00      	add	r7, sp, #0
 8004cda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004cdc:	bf00      	nop
 8004cde:	370c      	adds	r7, #12
 8004ce0:	46bd      	mov	sp, r7
 8004ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce6:	4770      	bx	lr

08004ce8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004ce8:	b480      	push	{r7}
 8004cea:	b083      	sub	sp, #12
 8004cec:	af00      	add	r7, sp, #0
 8004cee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004cf0:	bf00      	nop
 8004cf2:	370c      	adds	r7, #12
 8004cf4:	46bd      	mov	sp, r7
 8004cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cfa:	4770      	bx	lr

08004cfc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004cfc:	b480      	push	{r7}
 8004cfe:	b083      	sub	sp, #12
 8004d00:	af00      	add	r7, sp, #0
 8004d02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004d04:	bf00      	nop
 8004d06:	370c      	adds	r7, #12
 8004d08:	46bd      	mov	sp, r7
 8004d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d0e:	4770      	bx	lr

08004d10 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004d10:	b480      	push	{r7}
 8004d12:	b083      	sub	sp, #12
 8004d14:	af00      	add	r7, sp, #0
 8004d16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004d18:	bf00      	nop
 8004d1a:	370c      	adds	r7, #12
 8004d1c:	46bd      	mov	sp, r7
 8004d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d22:	4770      	bx	lr

08004d24 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004d24:	b480      	push	{r7}
 8004d26:	b085      	sub	sp, #20
 8004d28:	af00      	add	r7, sp, #0
 8004d2a:	6078      	str	r0, [r7, #4]
 8004d2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	4a30      	ldr	r2, [pc, #192]	@ (8004df8 <TIM_Base_SetConfig+0xd4>)
 8004d38:	4293      	cmp	r3, r2
 8004d3a:	d003      	beq.n	8004d44 <TIM_Base_SetConfig+0x20>
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d42:	d108      	bne.n	8004d56 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004d4a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004d4c:	683b      	ldr	r3, [r7, #0]
 8004d4e:	685b      	ldr	r3, [r3, #4]
 8004d50:	68fa      	ldr	r2, [r7, #12]
 8004d52:	4313      	orrs	r3, r2
 8004d54:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	4a27      	ldr	r2, [pc, #156]	@ (8004df8 <TIM_Base_SetConfig+0xd4>)
 8004d5a:	4293      	cmp	r3, r2
 8004d5c:	d00b      	beq.n	8004d76 <TIM_Base_SetConfig+0x52>
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d64:	d007      	beq.n	8004d76 <TIM_Base_SetConfig+0x52>
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	4a24      	ldr	r2, [pc, #144]	@ (8004dfc <TIM_Base_SetConfig+0xd8>)
 8004d6a:	4293      	cmp	r3, r2
 8004d6c:	d003      	beq.n	8004d76 <TIM_Base_SetConfig+0x52>
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	4a23      	ldr	r2, [pc, #140]	@ (8004e00 <TIM_Base_SetConfig+0xdc>)
 8004d72:	4293      	cmp	r3, r2
 8004d74:	d108      	bne.n	8004d88 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004d7c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004d7e:	683b      	ldr	r3, [r7, #0]
 8004d80:	68db      	ldr	r3, [r3, #12]
 8004d82:	68fa      	ldr	r2, [r7, #12]
 8004d84:	4313      	orrs	r3, r2
 8004d86:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004d8e:	683b      	ldr	r3, [r7, #0]
 8004d90:	695b      	ldr	r3, [r3, #20]
 8004d92:	4313      	orrs	r3, r2
 8004d94:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	68fa      	ldr	r2, [r7, #12]
 8004d9a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004d9c:	683b      	ldr	r3, [r7, #0]
 8004d9e:	689a      	ldr	r2, [r3, #8]
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004da4:	683b      	ldr	r3, [r7, #0]
 8004da6:	681a      	ldr	r2, [r3, #0]
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	4a12      	ldr	r2, [pc, #72]	@ (8004df8 <TIM_Base_SetConfig+0xd4>)
 8004db0:	4293      	cmp	r3, r2
 8004db2:	d007      	beq.n	8004dc4 <TIM_Base_SetConfig+0xa0>
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	4a11      	ldr	r2, [pc, #68]	@ (8004dfc <TIM_Base_SetConfig+0xd8>)
 8004db8:	4293      	cmp	r3, r2
 8004dba:	d003      	beq.n	8004dc4 <TIM_Base_SetConfig+0xa0>
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	4a10      	ldr	r2, [pc, #64]	@ (8004e00 <TIM_Base_SetConfig+0xdc>)
 8004dc0:	4293      	cmp	r3, r2
 8004dc2:	d103      	bne.n	8004dcc <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004dc4:	683b      	ldr	r3, [r7, #0]
 8004dc6:	691a      	ldr	r2, [r3, #16]
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	2201      	movs	r2, #1
 8004dd0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	691b      	ldr	r3, [r3, #16]
 8004dd6:	f003 0301 	and.w	r3, r3, #1
 8004dda:	2b01      	cmp	r3, #1
 8004ddc:	d105      	bne.n	8004dea <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	691b      	ldr	r3, [r3, #16]
 8004de2:	f023 0201 	bic.w	r2, r3, #1
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	611a      	str	r2, [r3, #16]
  }
}
 8004dea:	bf00      	nop
 8004dec:	3714      	adds	r7, #20
 8004dee:	46bd      	mov	sp, r7
 8004df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df4:	4770      	bx	lr
 8004df6:	bf00      	nop
 8004df8:	40012c00 	.word	0x40012c00
 8004dfc:	40014000 	.word	0x40014000
 8004e00:	40014400 	.word	0x40014400

08004e04 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004e04:	b480      	push	{r7}
 8004e06:	b087      	sub	sp, #28
 8004e08:	af00      	add	r7, sp, #0
 8004e0a:	60f8      	str	r0, [r7, #12]
 8004e0c:	60b9      	str	r1, [r7, #8]
 8004e0e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	6a1b      	ldr	r3, [r3, #32]
 8004e14:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	6a1b      	ldr	r3, [r3, #32]
 8004e1a:	f023 0201 	bic.w	r2, r3, #1
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	699b      	ldr	r3, [r3, #24]
 8004e26:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004e28:	693b      	ldr	r3, [r7, #16]
 8004e2a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004e2e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	011b      	lsls	r3, r3, #4
 8004e34:	693a      	ldr	r2, [r7, #16]
 8004e36:	4313      	orrs	r3, r2
 8004e38:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004e3a:	697b      	ldr	r3, [r7, #20]
 8004e3c:	f023 030a 	bic.w	r3, r3, #10
 8004e40:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004e42:	697a      	ldr	r2, [r7, #20]
 8004e44:	68bb      	ldr	r3, [r7, #8]
 8004e46:	4313      	orrs	r3, r2
 8004e48:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	693a      	ldr	r2, [r7, #16]
 8004e4e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	697a      	ldr	r2, [r7, #20]
 8004e54:	621a      	str	r2, [r3, #32]
}
 8004e56:	bf00      	nop
 8004e58:	371c      	adds	r7, #28
 8004e5a:	46bd      	mov	sp, r7
 8004e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e60:	4770      	bx	lr

08004e62 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004e62:	b480      	push	{r7}
 8004e64:	b087      	sub	sp, #28
 8004e66:	af00      	add	r7, sp, #0
 8004e68:	60f8      	str	r0, [r7, #12]
 8004e6a:	60b9      	str	r1, [r7, #8]
 8004e6c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	6a1b      	ldr	r3, [r3, #32]
 8004e72:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	6a1b      	ldr	r3, [r3, #32]
 8004e78:	f023 0210 	bic.w	r2, r3, #16
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	699b      	ldr	r3, [r3, #24]
 8004e84:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004e86:	693b      	ldr	r3, [r7, #16]
 8004e88:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004e8c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	031b      	lsls	r3, r3, #12
 8004e92:	693a      	ldr	r2, [r7, #16]
 8004e94:	4313      	orrs	r3, r2
 8004e96:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004e98:	697b      	ldr	r3, [r7, #20]
 8004e9a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004e9e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004ea0:	68bb      	ldr	r3, [r7, #8]
 8004ea2:	011b      	lsls	r3, r3, #4
 8004ea4:	697a      	ldr	r2, [r7, #20]
 8004ea6:	4313      	orrs	r3, r2
 8004ea8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	693a      	ldr	r2, [r7, #16]
 8004eae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	697a      	ldr	r2, [r7, #20]
 8004eb4:	621a      	str	r2, [r3, #32]
}
 8004eb6:	bf00      	nop
 8004eb8:	371c      	adds	r7, #28
 8004eba:	46bd      	mov	sp, r7
 8004ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ec0:	4770      	bx	lr

08004ec2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004ec2:	b480      	push	{r7}
 8004ec4:	b085      	sub	sp, #20
 8004ec6:	af00      	add	r7, sp, #0
 8004ec8:	6078      	str	r0, [r7, #4]
 8004eca:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	689b      	ldr	r3, [r3, #8]
 8004ed0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004ed8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004eda:	683a      	ldr	r2, [r7, #0]
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	4313      	orrs	r3, r2
 8004ee0:	f043 0307 	orr.w	r3, r3, #7
 8004ee4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	68fa      	ldr	r2, [r7, #12]
 8004eea:	609a      	str	r2, [r3, #8]
}
 8004eec:	bf00      	nop
 8004eee:	3714      	adds	r7, #20
 8004ef0:	46bd      	mov	sp, r7
 8004ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef6:	4770      	bx	lr

08004ef8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004ef8:	b480      	push	{r7}
 8004efa:	b087      	sub	sp, #28
 8004efc:	af00      	add	r7, sp, #0
 8004efe:	60f8      	str	r0, [r7, #12]
 8004f00:	60b9      	str	r1, [r7, #8]
 8004f02:	607a      	str	r2, [r7, #4]
 8004f04:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	689b      	ldr	r3, [r3, #8]
 8004f0a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004f0c:	697b      	ldr	r3, [r7, #20]
 8004f0e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004f12:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004f14:	683b      	ldr	r3, [r7, #0]
 8004f16:	021a      	lsls	r2, r3, #8
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	431a      	orrs	r2, r3
 8004f1c:	68bb      	ldr	r3, [r7, #8]
 8004f1e:	4313      	orrs	r3, r2
 8004f20:	697a      	ldr	r2, [r7, #20]
 8004f22:	4313      	orrs	r3, r2
 8004f24:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	697a      	ldr	r2, [r7, #20]
 8004f2a:	609a      	str	r2, [r3, #8]
}
 8004f2c:	bf00      	nop
 8004f2e:	371c      	adds	r7, #28
 8004f30:	46bd      	mov	sp, r7
 8004f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f36:	4770      	bx	lr

08004f38 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004f38:	b480      	push	{r7}
 8004f3a:	b085      	sub	sp, #20
 8004f3c:	af00      	add	r7, sp, #0
 8004f3e:	6078      	str	r0, [r7, #4]
 8004f40:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004f48:	2b01      	cmp	r3, #1
 8004f4a:	d101      	bne.n	8004f50 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004f4c:	2302      	movs	r3, #2
 8004f4e:	e04f      	b.n	8004ff0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	2201      	movs	r2, #1
 8004f54:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	2202      	movs	r2, #2
 8004f5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	685b      	ldr	r3, [r3, #4]
 8004f66:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	689b      	ldr	r3, [r3, #8]
 8004f6e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	4a21      	ldr	r2, [pc, #132]	@ (8004ffc <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8004f76:	4293      	cmp	r3, r2
 8004f78:	d108      	bne.n	8004f8c <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8004f80:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004f82:	683b      	ldr	r3, [r7, #0]
 8004f84:	685b      	ldr	r3, [r3, #4]
 8004f86:	68fa      	ldr	r2, [r7, #12]
 8004f88:	4313      	orrs	r3, r2
 8004f8a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004f92:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004f94:	683b      	ldr	r3, [r7, #0]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	68fa      	ldr	r2, [r7, #12]
 8004f9a:	4313      	orrs	r3, r2
 8004f9c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	68fa      	ldr	r2, [r7, #12]
 8004fa4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	4a14      	ldr	r2, [pc, #80]	@ (8004ffc <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8004fac:	4293      	cmp	r3, r2
 8004fae:	d009      	beq.n	8004fc4 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004fb8:	d004      	beq.n	8004fc4 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	4a10      	ldr	r2, [pc, #64]	@ (8005000 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004fc0:	4293      	cmp	r3, r2
 8004fc2:	d10c      	bne.n	8004fde <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004fc4:	68bb      	ldr	r3, [r7, #8]
 8004fc6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004fca:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004fcc:	683b      	ldr	r3, [r7, #0]
 8004fce:	689b      	ldr	r3, [r3, #8]
 8004fd0:	68ba      	ldr	r2, [r7, #8]
 8004fd2:	4313      	orrs	r3, r2
 8004fd4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	68ba      	ldr	r2, [r7, #8]
 8004fdc:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	2201      	movs	r2, #1
 8004fe2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	2200      	movs	r2, #0
 8004fea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004fee:	2300      	movs	r3, #0
}
 8004ff0:	4618      	mov	r0, r3
 8004ff2:	3714      	adds	r7, #20
 8004ff4:	46bd      	mov	sp, r7
 8004ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ffa:	4770      	bx	lr
 8004ffc:	40012c00 	.word	0x40012c00
 8005000:	40014000 	.word	0x40014000

08005004 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005004:	b480      	push	{r7}
 8005006:	b083      	sub	sp, #12
 8005008:	af00      	add	r7, sp, #0
 800500a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800500c:	bf00      	nop
 800500e:	370c      	adds	r7, #12
 8005010:	46bd      	mov	sp, r7
 8005012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005016:	4770      	bx	lr

08005018 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005018:	b480      	push	{r7}
 800501a:	b083      	sub	sp, #12
 800501c:	af00      	add	r7, sp, #0
 800501e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005020:	bf00      	nop
 8005022:	370c      	adds	r7, #12
 8005024:	46bd      	mov	sp, r7
 8005026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800502a:	4770      	bx	lr

0800502c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800502c:	b480      	push	{r7}
 800502e:	b083      	sub	sp, #12
 8005030:	af00      	add	r7, sp, #0
 8005032:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005034:	bf00      	nop
 8005036:	370c      	adds	r7, #12
 8005038:	46bd      	mov	sp, r7
 800503a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800503e:	4770      	bx	lr

08005040 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005040:	b580      	push	{r7, lr}
 8005042:	b082      	sub	sp, #8
 8005044:	af00      	add	r7, sp, #0
 8005046:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	2b00      	cmp	r3, #0
 800504c:	d101      	bne.n	8005052 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800504e:	2301      	movs	r3, #1
 8005050:	e040      	b.n	80050d4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005056:	2b00      	cmp	r3, #0
 8005058:	d106      	bne.n	8005068 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	2200      	movs	r2, #0
 800505e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005062:	6878      	ldr	r0, [r7, #4]
 8005064:	f7fc fd78 	bl	8001b58 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	2224      	movs	r2, #36	@ 0x24
 800506c:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	681a      	ldr	r2, [r3, #0]
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	f022 0201 	bic.w	r2, r2, #1
 800507c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005082:	2b00      	cmp	r3, #0
 8005084:	d002      	beq.n	800508c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8005086:	6878      	ldr	r0, [r7, #4]
 8005088:	f000 fe50 	bl	8005d2c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800508c:	6878      	ldr	r0, [r7, #4]
 800508e:	f000 fc21 	bl	80058d4 <UART_SetConfig>
 8005092:	4603      	mov	r3, r0
 8005094:	2b01      	cmp	r3, #1
 8005096:	d101      	bne.n	800509c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8005098:	2301      	movs	r3, #1
 800509a:	e01b      	b.n	80050d4 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	685a      	ldr	r2, [r3, #4]
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80050aa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	689a      	ldr	r2, [r3, #8]
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80050ba:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	681a      	ldr	r2, [r3, #0]
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	f042 0201 	orr.w	r2, r2, #1
 80050ca:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80050cc:	6878      	ldr	r0, [r7, #4]
 80050ce:	f000 fecf 	bl	8005e70 <UART_CheckIdleState>
 80050d2:	4603      	mov	r3, r0
}
 80050d4:	4618      	mov	r0, r3
 80050d6:	3708      	adds	r7, #8
 80050d8:	46bd      	mov	sp, r7
 80050da:	bd80      	pop	{r7, pc}

080050dc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80050dc:	b580      	push	{r7, lr}
 80050de:	b08a      	sub	sp, #40	@ 0x28
 80050e0:	af02      	add	r7, sp, #8
 80050e2:	60f8      	str	r0, [r7, #12]
 80050e4:	60b9      	str	r1, [r7, #8]
 80050e6:	603b      	str	r3, [r7, #0]
 80050e8:	4613      	mov	r3, r2
 80050ea:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80050f0:	2b20      	cmp	r3, #32
 80050f2:	d177      	bne.n	80051e4 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 80050f4:	68bb      	ldr	r3, [r7, #8]
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d002      	beq.n	8005100 <HAL_UART_Transmit+0x24>
 80050fa:	88fb      	ldrh	r3, [r7, #6]
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d101      	bne.n	8005104 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8005100:	2301      	movs	r3, #1
 8005102:	e070      	b.n	80051e6 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	2200      	movs	r2, #0
 8005108:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	2221      	movs	r2, #33	@ 0x21
 8005110:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005112:	f7fc fe13 	bl	8001d3c <HAL_GetTick>
 8005116:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	88fa      	ldrh	r2, [r7, #6]
 800511c:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	88fa      	ldrh	r2, [r7, #6]
 8005124:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	689b      	ldr	r3, [r3, #8]
 800512c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005130:	d108      	bne.n	8005144 <HAL_UART_Transmit+0x68>
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	691b      	ldr	r3, [r3, #16]
 8005136:	2b00      	cmp	r3, #0
 8005138:	d104      	bne.n	8005144 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800513a:	2300      	movs	r3, #0
 800513c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800513e:	68bb      	ldr	r3, [r7, #8]
 8005140:	61bb      	str	r3, [r7, #24]
 8005142:	e003      	b.n	800514c <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8005144:	68bb      	ldr	r3, [r7, #8]
 8005146:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005148:	2300      	movs	r3, #0
 800514a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800514c:	e02f      	b.n	80051ae <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800514e:	683b      	ldr	r3, [r7, #0]
 8005150:	9300      	str	r3, [sp, #0]
 8005152:	697b      	ldr	r3, [r7, #20]
 8005154:	2200      	movs	r2, #0
 8005156:	2180      	movs	r1, #128	@ 0x80
 8005158:	68f8      	ldr	r0, [r7, #12]
 800515a:	f000 ff31 	bl	8005fc0 <UART_WaitOnFlagUntilTimeout>
 800515e:	4603      	mov	r3, r0
 8005160:	2b00      	cmp	r3, #0
 8005162:	d004      	beq.n	800516e <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	2220      	movs	r2, #32
 8005168:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800516a:	2303      	movs	r3, #3
 800516c:	e03b      	b.n	80051e6 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 800516e:	69fb      	ldr	r3, [r7, #28]
 8005170:	2b00      	cmp	r3, #0
 8005172:	d10b      	bne.n	800518c <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005174:	69bb      	ldr	r3, [r7, #24]
 8005176:	881a      	ldrh	r2, [r3, #0]
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005180:	b292      	uxth	r2, r2
 8005182:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005184:	69bb      	ldr	r3, [r7, #24]
 8005186:	3302      	adds	r3, #2
 8005188:	61bb      	str	r3, [r7, #24]
 800518a:	e007      	b.n	800519c <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800518c:	69fb      	ldr	r3, [r7, #28]
 800518e:	781a      	ldrb	r2, [r3, #0]
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005196:	69fb      	ldr	r3, [r7, #28]
 8005198:	3301      	adds	r3, #1
 800519a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80051a2:	b29b      	uxth	r3, r3
 80051a4:	3b01      	subs	r3, #1
 80051a6:	b29a      	uxth	r2, r3
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80051b4:	b29b      	uxth	r3, r3
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d1c9      	bne.n	800514e <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80051ba:	683b      	ldr	r3, [r7, #0]
 80051bc:	9300      	str	r3, [sp, #0]
 80051be:	697b      	ldr	r3, [r7, #20]
 80051c0:	2200      	movs	r2, #0
 80051c2:	2140      	movs	r1, #64	@ 0x40
 80051c4:	68f8      	ldr	r0, [r7, #12]
 80051c6:	f000 fefb 	bl	8005fc0 <UART_WaitOnFlagUntilTimeout>
 80051ca:	4603      	mov	r3, r0
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d004      	beq.n	80051da <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	2220      	movs	r2, #32
 80051d4:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80051d6:	2303      	movs	r3, #3
 80051d8:	e005      	b.n	80051e6 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	2220      	movs	r2, #32
 80051de:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80051e0:	2300      	movs	r3, #0
 80051e2:	e000      	b.n	80051e6 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 80051e4:	2302      	movs	r3, #2
  }
}
 80051e6:	4618      	mov	r0, r3
 80051e8:	3720      	adds	r7, #32
 80051ea:	46bd      	mov	sp, r7
 80051ec:	bd80      	pop	{r7, pc}
	...

080051f0 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80051f0:	b580      	push	{r7, lr}
 80051f2:	b08a      	sub	sp, #40	@ 0x28
 80051f4:	af00      	add	r7, sp, #0
 80051f6:	60f8      	str	r0, [r7, #12]
 80051f8:	60b9      	str	r1, [r7, #8]
 80051fa:	4613      	mov	r3, r2
 80051fc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005204:	2b20      	cmp	r3, #32
 8005206:	d137      	bne.n	8005278 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8005208:	68bb      	ldr	r3, [r7, #8]
 800520a:	2b00      	cmp	r3, #0
 800520c:	d002      	beq.n	8005214 <HAL_UART_Receive_IT+0x24>
 800520e:	88fb      	ldrh	r3, [r7, #6]
 8005210:	2b00      	cmp	r3, #0
 8005212:	d101      	bne.n	8005218 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8005214:	2301      	movs	r3, #1
 8005216:	e030      	b.n	800527a <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	2200      	movs	r2, #0
 800521c:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	4a18      	ldr	r2, [pc, #96]	@ (8005284 <HAL_UART_Receive_IT+0x94>)
 8005224:	4293      	cmp	r3, r2
 8005226:	d01f      	beq.n	8005268 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	685b      	ldr	r3, [r3, #4]
 800522e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005232:	2b00      	cmp	r3, #0
 8005234:	d018      	beq.n	8005268 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800523c:	697b      	ldr	r3, [r7, #20]
 800523e:	e853 3f00 	ldrex	r3, [r3]
 8005242:	613b      	str	r3, [r7, #16]
   return(result);
 8005244:	693b      	ldr	r3, [r7, #16]
 8005246:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800524a:	627b      	str	r3, [r7, #36]	@ 0x24
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	461a      	mov	r2, r3
 8005252:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005254:	623b      	str	r3, [r7, #32]
 8005256:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005258:	69f9      	ldr	r1, [r7, #28]
 800525a:	6a3a      	ldr	r2, [r7, #32]
 800525c:	e841 2300 	strex	r3, r2, [r1]
 8005260:	61bb      	str	r3, [r7, #24]
   return(result);
 8005262:	69bb      	ldr	r3, [r7, #24]
 8005264:	2b00      	cmp	r3, #0
 8005266:	d1e6      	bne.n	8005236 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005268:	88fb      	ldrh	r3, [r7, #6]
 800526a:	461a      	mov	r2, r3
 800526c:	68b9      	ldr	r1, [r7, #8]
 800526e:	68f8      	ldr	r0, [r7, #12]
 8005270:	f000 ff14 	bl	800609c <UART_Start_Receive_IT>
 8005274:	4603      	mov	r3, r0
 8005276:	e000      	b.n	800527a <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005278:	2302      	movs	r3, #2
  }
}
 800527a:	4618      	mov	r0, r3
 800527c:	3728      	adds	r7, #40	@ 0x28
 800527e:	46bd      	mov	sp, r7
 8005280:	bd80      	pop	{r7, pc}
 8005282:	bf00      	nop
 8005284:	40008000 	.word	0x40008000

08005288 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005288:	b580      	push	{r7, lr}
 800528a:	b0ba      	sub	sp, #232	@ 0xe8
 800528c:	af00      	add	r7, sp, #0
 800528e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	69db      	ldr	r3, [r3, #28]
 8005296:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	689b      	ldr	r3, [r3, #8]
 80052aa:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80052ae:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80052b2:	f640 030f 	movw	r3, #2063	@ 0x80f
 80052b6:	4013      	ands	r3, r2
 80052b8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80052bc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d115      	bne.n	80052f0 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80052c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80052c8:	f003 0320 	and.w	r3, r3, #32
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d00f      	beq.n	80052f0 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80052d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80052d4:	f003 0320 	and.w	r3, r3, #32
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d009      	beq.n	80052f0 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	f000 82ca 	beq.w	800587a <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80052ea:	6878      	ldr	r0, [r7, #4]
 80052ec:	4798      	blx	r3
      }
      return;
 80052ee:	e2c4      	b.n	800587a <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 80052f0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	f000 8117 	beq.w	8005528 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80052fa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80052fe:	f003 0301 	and.w	r3, r3, #1
 8005302:	2b00      	cmp	r3, #0
 8005304:	d106      	bne.n	8005314 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8005306:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800530a:	4b85      	ldr	r3, [pc, #532]	@ (8005520 <HAL_UART_IRQHandler+0x298>)
 800530c:	4013      	ands	r3, r2
 800530e:	2b00      	cmp	r3, #0
 8005310:	f000 810a 	beq.w	8005528 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005314:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005318:	f003 0301 	and.w	r3, r3, #1
 800531c:	2b00      	cmp	r3, #0
 800531e:	d011      	beq.n	8005344 <HAL_UART_IRQHandler+0xbc>
 8005320:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005324:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005328:	2b00      	cmp	r3, #0
 800532a:	d00b      	beq.n	8005344 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	2201      	movs	r2, #1
 8005332:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800533a:	f043 0201 	orr.w	r2, r3, #1
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005344:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005348:	f003 0302 	and.w	r3, r3, #2
 800534c:	2b00      	cmp	r3, #0
 800534e:	d011      	beq.n	8005374 <HAL_UART_IRQHandler+0xec>
 8005350:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005354:	f003 0301 	and.w	r3, r3, #1
 8005358:	2b00      	cmp	r3, #0
 800535a:	d00b      	beq.n	8005374 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	2202      	movs	r2, #2
 8005362:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800536a:	f043 0204 	orr.w	r2, r3, #4
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005374:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005378:	f003 0304 	and.w	r3, r3, #4
 800537c:	2b00      	cmp	r3, #0
 800537e:	d011      	beq.n	80053a4 <HAL_UART_IRQHandler+0x11c>
 8005380:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005384:	f003 0301 	and.w	r3, r3, #1
 8005388:	2b00      	cmp	r3, #0
 800538a:	d00b      	beq.n	80053a4 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	2204      	movs	r2, #4
 8005392:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800539a:	f043 0202 	orr.w	r2, r3, #2
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 80053a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80053a8:	f003 0308 	and.w	r3, r3, #8
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d017      	beq.n	80053e0 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80053b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80053b4:	f003 0320 	and.w	r3, r3, #32
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d105      	bne.n	80053c8 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80053bc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80053c0:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d00b      	beq.n	80053e0 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	2208      	movs	r2, #8
 80053ce:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80053d6:	f043 0208 	orr.w	r2, r3, #8
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80053e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80053e4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d012      	beq.n	8005412 <HAL_UART_IRQHandler+0x18a>
 80053ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80053f0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d00c      	beq.n	8005412 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005400:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005408:	f043 0220 	orr.w	r2, r3, #32
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005418:	2b00      	cmp	r3, #0
 800541a:	f000 8230 	beq.w	800587e <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800541e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005422:	f003 0320 	and.w	r3, r3, #32
 8005426:	2b00      	cmp	r3, #0
 8005428:	d00d      	beq.n	8005446 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800542a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800542e:	f003 0320 	and.w	r3, r3, #32
 8005432:	2b00      	cmp	r3, #0
 8005434:	d007      	beq.n	8005446 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800543a:	2b00      	cmp	r3, #0
 800543c:	d003      	beq.n	8005446 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005442:	6878      	ldr	r0, [r7, #4]
 8005444:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800544c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	689b      	ldr	r3, [r3, #8]
 8005456:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800545a:	2b40      	cmp	r3, #64	@ 0x40
 800545c:	d005      	beq.n	800546a <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800545e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005462:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005466:	2b00      	cmp	r3, #0
 8005468:	d04f      	beq.n	800550a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800546a:	6878      	ldr	r0, [r7, #4]
 800546c:	f000 fedc 	bl	8006228 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	689b      	ldr	r3, [r3, #8]
 8005476:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800547a:	2b40      	cmp	r3, #64	@ 0x40
 800547c:	d141      	bne.n	8005502 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	3308      	adds	r3, #8
 8005484:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005488:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800548c:	e853 3f00 	ldrex	r3, [r3]
 8005490:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005494:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005498:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800549c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	3308      	adds	r3, #8
 80054a6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80054aa:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80054ae:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054b2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80054b6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80054ba:	e841 2300 	strex	r3, r2, [r1]
 80054be:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80054c2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d1d9      	bne.n	800547e <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d013      	beq.n	80054fa <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80054d6:	4a13      	ldr	r2, [pc, #76]	@ (8005524 <HAL_UART_IRQHandler+0x29c>)
 80054d8:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80054de:	4618      	mov	r0, r3
 80054e0:	f7fd fe1d 	bl	800311e <HAL_DMA_Abort_IT>
 80054e4:	4603      	mov	r3, r0
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d017      	beq.n	800551a <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80054ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054f0:	687a      	ldr	r2, [r7, #4]
 80054f2:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80054f4:	4610      	mov	r0, r2
 80054f6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80054f8:	e00f      	b.n	800551a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80054fa:	6878      	ldr	r0, [r7, #4]
 80054fc:	f000 f9d4 	bl	80058a8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005500:	e00b      	b.n	800551a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005502:	6878      	ldr	r0, [r7, #4]
 8005504:	f000 f9d0 	bl	80058a8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005508:	e007      	b.n	800551a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800550a:	6878      	ldr	r0, [r7, #4]
 800550c:	f000 f9cc 	bl	80058a8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	2200      	movs	r2, #0
 8005514:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8005518:	e1b1      	b.n	800587e <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800551a:	bf00      	nop
    return;
 800551c:	e1af      	b.n	800587e <HAL_UART_IRQHandler+0x5f6>
 800551e:	bf00      	nop
 8005520:	04000120 	.word	0x04000120
 8005524:	080062f1 	.word	0x080062f1

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800552c:	2b01      	cmp	r3, #1
 800552e:	f040 816a 	bne.w	8005806 <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8005532:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005536:	f003 0310 	and.w	r3, r3, #16
 800553a:	2b00      	cmp	r3, #0
 800553c:	f000 8163 	beq.w	8005806 <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005540:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005544:	f003 0310 	and.w	r3, r3, #16
 8005548:	2b00      	cmp	r3, #0
 800554a:	f000 815c 	beq.w	8005806 <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	2210      	movs	r2, #16
 8005554:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	689b      	ldr	r3, [r3, #8]
 800555c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005560:	2b40      	cmp	r3, #64	@ 0x40
 8005562:	f040 80d4 	bne.w	800570e <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	685b      	ldr	r3, [r3, #4]
 800556e:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005572:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005576:	2b00      	cmp	r3, #0
 8005578:	f000 80ad 	beq.w	80056d6 <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8005582:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005586:	429a      	cmp	r2, r3
 8005588:	f080 80a5 	bcs.w	80056d6 <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005592:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	f003 0320 	and.w	r3, r3, #32
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	f040 8086 	bne.w	80056b4 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055b0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80055b4:	e853 3f00 	ldrex	r3, [r3]
 80055b8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80055bc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80055c0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80055c4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	461a      	mov	r2, r3
 80055ce:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80055d2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80055d6:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055da:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80055de:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80055e2:	e841 2300 	strex	r3, r2, [r1]
 80055e6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80055ea:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d1da      	bne.n	80055a8 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	3308      	adds	r3, #8
 80055f8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055fa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80055fc:	e853 3f00 	ldrex	r3, [r3]
 8005600:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005602:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005604:	f023 0301 	bic.w	r3, r3, #1
 8005608:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	3308      	adds	r3, #8
 8005612:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005616:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800561a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800561c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800561e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005622:	e841 2300 	strex	r3, r2, [r1]
 8005626:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005628:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800562a:	2b00      	cmp	r3, #0
 800562c:	d1e1      	bne.n	80055f2 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	3308      	adds	r3, #8
 8005634:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005636:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005638:	e853 3f00 	ldrex	r3, [r3]
 800563c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800563e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005640:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005644:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	3308      	adds	r3, #8
 800564e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005652:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005654:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005656:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005658:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800565a:	e841 2300 	strex	r3, r2, [r1]
 800565e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005660:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005662:	2b00      	cmp	r3, #0
 8005664:	d1e3      	bne.n	800562e <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	2220      	movs	r2, #32
 800566a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	2200      	movs	r2, #0
 8005672:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800567a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800567c:	e853 3f00 	ldrex	r3, [r3]
 8005680:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005682:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005684:	f023 0310 	bic.w	r3, r3, #16
 8005688:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	461a      	mov	r2, r3
 8005692:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005696:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005698:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800569a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800569c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800569e:	e841 2300 	strex	r3, r2, [r1]
 80056a2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80056a4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d1e4      	bne.n	8005674 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80056ae:	4618      	mov	r0, r3
 80056b0:	f7fd fcf7 	bl	80030a2 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	2202      	movs	r2, #2
 80056b8:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80056c6:	b29b      	uxth	r3, r3
 80056c8:	1ad3      	subs	r3, r2, r3
 80056ca:	b29b      	uxth	r3, r3
 80056cc:	4619      	mov	r1, r3
 80056ce:	6878      	ldr	r0, [r7, #4]
 80056d0:	f000 f8f4 	bl	80058bc <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80056d4:	e0d5      	b.n	8005882 <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80056dc:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80056e0:	429a      	cmp	r2, r3
 80056e2:	f040 80ce 	bne.w	8005882 <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	f003 0320 	and.w	r3, r3, #32
 80056f2:	2b20      	cmp	r3, #32
 80056f4:	f040 80c5 	bne.w	8005882 <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	2202      	movs	r2, #2
 80056fc:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8005704:	4619      	mov	r1, r3
 8005706:	6878      	ldr	r0, [r7, #4]
 8005708:	f000 f8d8 	bl	80058bc <HAL_UARTEx_RxEventCallback>
      return;
 800570c:	e0b9      	b.n	8005882 <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800571a:	b29b      	uxth	r3, r3
 800571c:	1ad3      	subs	r3, r2, r3
 800571e:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005728:	b29b      	uxth	r3, r3
 800572a:	2b00      	cmp	r3, #0
 800572c:	f000 80ab 	beq.w	8005886 <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 8005730:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005734:	2b00      	cmp	r3, #0
 8005736:	f000 80a6 	beq.w	8005886 <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005740:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005742:	e853 3f00 	ldrex	r3, [r3]
 8005746:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005748:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800574a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800574e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	461a      	mov	r2, r3
 8005758:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800575c:	647b      	str	r3, [r7, #68]	@ 0x44
 800575e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005760:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005762:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005764:	e841 2300 	strex	r3, r2, [r1]
 8005768:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800576a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800576c:	2b00      	cmp	r3, #0
 800576e:	d1e4      	bne.n	800573a <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	3308      	adds	r3, #8
 8005776:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005778:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800577a:	e853 3f00 	ldrex	r3, [r3]
 800577e:	623b      	str	r3, [r7, #32]
   return(result);
 8005780:	6a3b      	ldr	r3, [r7, #32]
 8005782:	f023 0301 	bic.w	r3, r3, #1
 8005786:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	3308      	adds	r3, #8
 8005790:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005794:	633a      	str	r2, [r7, #48]	@ 0x30
 8005796:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005798:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800579a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800579c:	e841 2300 	strex	r3, r2, [r1]
 80057a0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80057a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d1e3      	bne.n	8005770 <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	2220      	movs	r2, #32
 80057ac:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	2200      	movs	r2, #0
 80057b4:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	2200      	movs	r2, #0
 80057ba:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057c2:	693b      	ldr	r3, [r7, #16]
 80057c4:	e853 3f00 	ldrex	r3, [r3]
 80057c8:	60fb      	str	r3, [r7, #12]
   return(result);
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	f023 0310 	bic.w	r3, r3, #16
 80057d0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	461a      	mov	r2, r3
 80057da:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80057de:	61fb      	str	r3, [r7, #28]
 80057e0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057e2:	69b9      	ldr	r1, [r7, #24]
 80057e4:	69fa      	ldr	r2, [r7, #28]
 80057e6:	e841 2300 	strex	r3, r2, [r1]
 80057ea:	617b      	str	r3, [r7, #20]
   return(result);
 80057ec:	697b      	ldr	r3, [r7, #20]
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d1e4      	bne.n	80057bc <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	2202      	movs	r2, #2
 80057f6:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80057f8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80057fc:	4619      	mov	r1, r3
 80057fe:	6878      	ldr	r0, [r7, #4]
 8005800:	f000 f85c 	bl	80058bc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005804:	e03f      	b.n	8005886 <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8005806:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800580a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800580e:	2b00      	cmp	r3, #0
 8005810:	d00e      	beq.n	8005830 <HAL_UART_IRQHandler+0x5a8>
 8005812:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005816:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800581a:	2b00      	cmp	r3, #0
 800581c:	d008      	beq.n	8005830 <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8005826:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8005828:	6878      	ldr	r0, [r7, #4]
 800582a:	f000 ff5d 	bl	80066e8 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800582e:	e02d      	b.n	800588c <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8005830:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005834:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005838:	2b00      	cmp	r3, #0
 800583a:	d00e      	beq.n	800585a <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800583c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005840:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005844:	2b00      	cmp	r3, #0
 8005846:	d008      	beq.n	800585a <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800584c:	2b00      	cmp	r3, #0
 800584e:	d01c      	beq.n	800588a <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005854:	6878      	ldr	r0, [r7, #4]
 8005856:	4798      	blx	r3
    }
    return;
 8005858:	e017      	b.n	800588a <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800585a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800585e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005862:	2b00      	cmp	r3, #0
 8005864:	d012      	beq.n	800588c <HAL_UART_IRQHandler+0x604>
 8005866:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800586a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800586e:	2b00      	cmp	r3, #0
 8005870:	d00c      	beq.n	800588c <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 8005872:	6878      	ldr	r0, [r7, #4]
 8005874:	f000 fd52 	bl	800631c <UART_EndTransmit_IT>
    return;
 8005878:	e008      	b.n	800588c <HAL_UART_IRQHandler+0x604>
      return;
 800587a:	bf00      	nop
 800587c:	e006      	b.n	800588c <HAL_UART_IRQHandler+0x604>
    return;
 800587e:	bf00      	nop
 8005880:	e004      	b.n	800588c <HAL_UART_IRQHandler+0x604>
      return;
 8005882:	bf00      	nop
 8005884:	e002      	b.n	800588c <HAL_UART_IRQHandler+0x604>
      return;
 8005886:	bf00      	nop
 8005888:	e000      	b.n	800588c <HAL_UART_IRQHandler+0x604>
    return;
 800588a:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 800588c:	37e8      	adds	r7, #232	@ 0xe8
 800588e:	46bd      	mov	sp, r7
 8005890:	bd80      	pop	{r7, pc}
 8005892:	bf00      	nop

08005894 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005894:	b480      	push	{r7}
 8005896:	b083      	sub	sp, #12
 8005898:	af00      	add	r7, sp, #0
 800589a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800589c:	bf00      	nop
 800589e:	370c      	adds	r7, #12
 80058a0:	46bd      	mov	sp, r7
 80058a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a6:	4770      	bx	lr

080058a8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80058a8:	b480      	push	{r7}
 80058aa:	b083      	sub	sp, #12
 80058ac:	af00      	add	r7, sp, #0
 80058ae:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80058b0:	bf00      	nop
 80058b2:	370c      	adds	r7, #12
 80058b4:	46bd      	mov	sp, r7
 80058b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ba:	4770      	bx	lr

080058bc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80058bc:	b480      	push	{r7}
 80058be:	b083      	sub	sp, #12
 80058c0:	af00      	add	r7, sp, #0
 80058c2:	6078      	str	r0, [r7, #4]
 80058c4:	460b      	mov	r3, r1
 80058c6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80058c8:	bf00      	nop
 80058ca:	370c      	adds	r7, #12
 80058cc:	46bd      	mov	sp, r7
 80058ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d2:	4770      	bx	lr

080058d4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80058d4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80058d8:	b08a      	sub	sp, #40	@ 0x28
 80058da:	af00      	add	r7, sp, #0
 80058dc:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80058de:	2300      	movs	r3, #0
 80058e0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	689a      	ldr	r2, [r3, #8]
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	691b      	ldr	r3, [r3, #16]
 80058ec:	431a      	orrs	r2, r3
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	695b      	ldr	r3, [r3, #20]
 80058f2:	431a      	orrs	r2, r3
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	69db      	ldr	r3, [r3, #28]
 80058f8:	4313      	orrs	r3, r2
 80058fa:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	681a      	ldr	r2, [r3, #0]
 8005902:	4bb4      	ldr	r3, [pc, #720]	@ (8005bd4 <UART_SetConfig+0x300>)
 8005904:	4013      	ands	r3, r2
 8005906:	68fa      	ldr	r2, [r7, #12]
 8005908:	6812      	ldr	r2, [r2, #0]
 800590a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800590c:	430b      	orrs	r3, r1
 800590e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	685b      	ldr	r3, [r3, #4]
 8005916:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	68da      	ldr	r2, [r3, #12]
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	430a      	orrs	r2, r1
 8005924:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	699b      	ldr	r3, [r3, #24]
 800592a:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	4aa9      	ldr	r2, [pc, #676]	@ (8005bd8 <UART_SetConfig+0x304>)
 8005932:	4293      	cmp	r3, r2
 8005934:	d004      	beq.n	8005940 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	6a1b      	ldr	r3, [r3, #32]
 800593a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800593c:	4313      	orrs	r3, r2
 800593e:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	689b      	ldr	r3, [r3, #8]
 8005946:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005950:	430a      	orrs	r2, r1
 8005952:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	4aa0      	ldr	r2, [pc, #640]	@ (8005bdc <UART_SetConfig+0x308>)
 800595a:	4293      	cmp	r3, r2
 800595c:	d126      	bne.n	80059ac <UART_SetConfig+0xd8>
 800595e:	4ba0      	ldr	r3, [pc, #640]	@ (8005be0 <UART_SetConfig+0x30c>)
 8005960:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005964:	f003 0303 	and.w	r3, r3, #3
 8005968:	2b03      	cmp	r3, #3
 800596a:	d81b      	bhi.n	80059a4 <UART_SetConfig+0xd0>
 800596c:	a201      	add	r2, pc, #4	@ (adr r2, 8005974 <UART_SetConfig+0xa0>)
 800596e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005972:	bf00      	nop
 8005974:	08005985 	.word	0x08005985
 8005978:	08005995 	.word	0x08005995
 800597c:	0800598d 	.word	0x0800598d
 8005980:	0800599d 	.word	0x0800599d
 8005984:	2301      	movs	r3, #1
 8005986:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800598a:	e080      	b.n	8005a8e <UART_SetConfig+0x1ba>
 800598c:	2302      	movs	r3, #2
 800598e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005992:	e07c      	b.n	8005a8e <UART_SetConfig+0x1ba>
 8005994:	2304      	movs	r3, #4
 8005996:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800599a:	e078      	b.n	8005a8e <UART_SetConfig+0x1ba>
 800599c:	2308      	movs	r3, #8
 800599e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80059a2:	e074      	b.n	8005a8e <UART_SetConfig+0x1ba>
 80059a4:	2310      	movs	r3, #16
 80059a6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80059aa:	e070      	b.n	8005a8e <UART_SetConfig+0x1ba>
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	4a8c      	ldr	r2, [pc, #560]	@ (8005be4 <UART_SetConfig+0x310>)
 80059b2:	4293      	cmp	r3, r2
 80059b4:	d138      	bne.n	8005a28 <UART_SetConfig+0x154>
 80059b6:	4b8a      	ldr	r3, [pc, #552]	@ (8005be0 <UART_SetConfig+0x30c>)
 80059b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80059bc:	f003 030c 	and.w	r3, r3, #12
 80059c0:	2b0c      	cmp	r3, #12
 80059c2:	d82d      	bhi.n	8005a20 <UART_SetConfig+0x14c>
 80059c4:	a201      	add	r2, pc, #4	@ (adr r2, 80059cc <UART_SetConfig+0xf8>)
 80059c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059ca:	bf00      	nop
 80059cc:	08005a01 	.word	0x08005a01
 80059d0:	08005a21 	.word	0x08005a21
 80059d4:	08005a21 	.word	0x08005a21
 80059d8:	08005a21 	.word	0x08005a21
 80059dc:	08005a11 	.word	0x08005a11
 80059e0:	08005a21 	.word	0x08005a21
 80059e4:	08005a21 	.word	0x08005a21
 80059e8:	08005a21 	.word	0x08005a21
 80059ec:	08005a09 	.word	0x08005a09
 80059f0:	08005a21 	.word	0x08005a21
 80059f4:	08005a21 	.word	0x08005a21
 80059f8:	08005a21 	.word	0x08005a21
 80059fc:	08005a19 	.word	0x08005a19
 8005a00:	2300      	movs	r3, #0
 8005a02:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005a06:	e042      	b.n	8005a8e <UART_SetConfig+0x1ba>
 8005a08:	2302      	movs	r3, #2
 8005a0a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005a0e:	e03e      	b.n	8005a8e <UART_SetConfig+0x1ba>
 8005a10:	2304      	movs	r3, #4
 8005a12:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005a16:	e03a      	b.n	8005a8e <UART_SetConfig+0x1ba>
 8005a18:	2308      	movs	r3, #8
 8005a1a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005a1e:	e036      	b.n	8005a8e <UART_SetConfig+0x1ba>
 8005a20:	2310      	movs	r3, #16
 8005a22:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005a26:	e032      	b.n	8005a8e <UART_SetConfig+0x1ba>
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	4a6a      	ldr	r2, [pc, #424]	@ (8005bd8 <UART_SetConfig+0x304>)
 8005a2e:	4293      	cmp	r3, r2
 8005a30:	d12a      	bne.n	8005a88 <UART_SetConfig+0x1b4>
 8005a32:	4b6b      	ldr	r3, [pc, #428]	@ (8005be0 <UART_SetConfig+0x30c>)
 8005a34:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a38:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005a3c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005a40:	d01a      	beq.n	8005a78 <UART_SetConfig+0x1a4>
 8005a42:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005a46:	d81b      	bhi.n	8005a80 <UART_SetConfig+0x1ac>
 8005a48:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005a4c:	d00c      	beq.n	8005a68 <UART_SetConfig+0x194>
 8005a4e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005a52:	d815      	bhi.n	8005a80 <UART_SetConfig+0x1ac>
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d003      	beq.n	8005a60 <UART_SetConfig+0x18c>
 8005a58:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005a5c:	d008      	beq.n	8005a70 <UART_SetConfig+0x19c>
 8005a5e:	e00f      	b.n	8005a80 <UART_SetConfig+0x1ac>
 8005a60:	2300      	movs	r3, #0
 8005a62:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005a66:	e012      	b.n	8005a8e <UART_SetConfig+0x1ba>
 8005a68:	2302      	movs	r3, #2
 8005a6a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005a6e:	e00e      	b.n	8005a8e <UART_SetConfig+0x1ba>
 8005a70:	2304      	movs	r3, #4
 8005a72:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005a76:	e00a      	b.n	8005a8e <UART_SetConfig+0x1ba>
 8005a78:	2308      	movs	r3, #8
 8005a7a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005a7e:	e006      	b.n	8005a8e <UART_SetConfig+0x1ba>
 8005a80:	2310      	movs	r3, #16
 8005a82:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005a86:	e002      	b.n	8005a8e <UART_SetConfig+0x1ba>
 8005a88:	2310      	movs	r3, #16
 8005a8a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	4a51      	ldr	r2, [pc, #324]	@ (8005bd8 <UART_SetConfig+0x304>)
 8005a94:	4293      	cmp	r3, r2
 8005a96:	d17a      	bne.n	8005b8e <UART_SetConfig+0x2ba>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005a98:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005a9c:	2b08      	cmp	r3, #8
 8005a9e:	d824      	bhi.n	8005aea <UART_SetConfig+0x216>
 8005aa0:	a201      	add	r2, pc, #4	@ (adr r2, 8005aa8 <UART_SetConfig+0x1d4>)
 8005aa2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005aa6:	bf00      	nop
 8005aa8:	08005acd 	.word	0x08005acd
 8005aac:	08005aeb 	.word	0x08005aeb
 8005ab0:	08005ad5 	.word	0x08005ad5
 8005ab4:	08005aeb 	.word	0x08005aeb
 8005ab8:	08005adb 	.word	0x08005adb
 8005abc:	08005aeb 	.word	0x08005aeb
 8005ac0:	08005aeb 	.word	0x08005aeb
 8005ac4:	08005aeb 	.word	0x08005aeb
 8005ac8:	08005ae3 	.word	0x08005ae3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005acc:	f7fe fb12 	bl	80040f4 <HAL_RCC_GetPCLK1Freq>
 8005ad0:	61f8      	str	r0, [r7, #28]
        break;
 8005ad2:	e010      	b.n	8005af6 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005ad4:	4b44      	ldr	r3, [pc, #272]	@ (8005be8 <UART_SetConfig+0x314>)
 8005ad6:	61fb      	str	r3, [r7, #28]
        break;
 8005ad8:	e00d      	b.n	8005af6 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005ada:	f7fe fa73 	bl	8003fc4 <HAL_RCC_GetSysClockFreq>
 8005ade:	61f8      	str	r0, [r7, #28]
        break;
 8005ae0:	e009      	b.n	8005af6 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005ae2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005ae6:	61fb      	str	r3, [r7, #28]
        break;
 8005ae8:	e005      	b.n	8005af6 <UART_SetConfig+0x222>
      default:
        pclk = 0U;
 8005aea:	2300      	movs	r3, #0
 8005aec:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005aee:	2301      	movs	r3, #1
 8005af0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005af4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005af6:	69fb      	ldr	r3, [r7, #28]
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	f000 8107 	beq.w	8005d0c <UART_SetConfig+0x438>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	685a      	ldr	r2, [r3, #4]
 8005b02:	4613      	mov	r3, r2
 8005b04:	005b      	lsls	r3, r3, #1
 8005b06:	4413      	add	r3, r2
 8005b08:	69fa      	ldr	r2, [r7, #28]
 8005b0a:	429a      	cmp	r2, r3
 8005b0c:	d305      	bcc.n	8005b1a <UART_SetConfig+0x246>
          (pclk > (4096U * huart->Init.BaudRate)))
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	685b      	ldr	r3, [r3, #4]
 8005b12:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005b14:	69fa      	ldr	r2, [r7, #28]
 8005b16:	429a      	cmp	r2, r3
 8005b18:	d903      	bls.n	8005b22 <UART_SetConfig+0x24e>
      {
        ret = HAL_ERROR;
 8005b1a:	2301      	movs	r3, #1
 8005b1c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005b20:	e0f4      	b.n	8005d0c <UART_SetConfig+0x438>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8005b22:	69fb      	ldr	r3, [r7, #28]
 8005b24:	2200      	movs	r2, #0
 8005b26:	461c      	mov	r4, r3
 8005b28:	4615      	mov	r5, r2
 8005b2a:	f04f 0200 	mov.w	r2, #0
 8005b2e:	f04f 0300 	mov.w	r3, #0
 8005b32:	022b      	lsls	r3, r5, #8
 8005b34:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8005b38:	0222      	lsls	r2, r4, #8
 8005b3a:	68f9      	ldr	r1, [r7, #12]
 8005b3c:	6849      	ldr	r1, [r1, #4]
 8005b3e:	0849      	lsrs	r1, r1, #1
 8005b40:	2000      	movs	r0, #0
 8005b42:	4688      	mov	r8, r1
 8005b44:	4681      	mov	r9, r0
 8005b46:	eb12 0a08 	adds.w	sl, r2, r8
 8005b4a:	eb43 0b09 	adc.w	fp, r3, r9
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	685b      	ldr	r3, [r3, #4]
 8005b52:	2200      	movs	r2, #0
 8005b54:	603b      	str	r3, [r7, #0]
 8005b56:	607a      	str	r2, [r7, #4]
 8005b58:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005b5c:	4650      	mov	r0, sl
 8005b5e:	4659      	mov	r1, fp
 8005b60:	f7fb f892 	bl	8000c88 <__aeabi_uldivmod>
 8005b64:	4602      	mov	r2, r0
 8005b66:	460b      	mov	r3, r1
 8005b68:	4613      	mov	r3, r2
 8005b6a:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005b6c:	69bb      	ldr	r3, [r7, #24]
 8005b6e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005b72:	d308      	bcc.n	8005b86 <UART_SetConfig+0x2b2>
 8005b74:	69bb      	ldr	r3, [r7, #24]
 8005b76:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005b7a:	d204      	bcs.n	8005b86 <UART_SetConfig+0x2b2>
        {
          huart->Instance->BRR = usartdiv;
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	69ba      	ldr	r2, [r7, #24]
 8005b82:	60da      	str	r2, [r3, #12]
 8005b84:	e0c2      	b.n	8005d0c <UART_SetConfig+0x438>
        }
        else
        {
          ret = HAL_ERROR;
 8005b86:	2301      	movs	r3, #1
 8005b88:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005b8c:	e0be      	b.n	8005d0c <UART_SetConfig+0x438>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	69db      	ldr	r3, [r3, #28]
 8005b92:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005b96:	d16a      	bne.n	8005c6e <UART_SetConfig+0x39a>
  {
    switch (clocksource)
 8005b98:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005b9c:	2b08      	cmp	r3, #8
 8005b9e:	d834      	bhi.n	8005c0a <UART_SetConfig+0x336>
 8005ba0:	a201      	add	r2, pc, #4	@ (adr r2, 8005ba8 <UART_SetConfig+0x2d4>)
 8005ba2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ba6:	bf00      	nop
 8005ba8:	08005bcd 	.word	0x08005bcd
 8005bac:	08005bed 	.word	0x08005bed
 8005bb0:	08005bf5 	.word	0x08005bf5
 8005bb4:	08005c0b 	.word	0x08005c0b
 8005bb8:	08005bfb 	.word	0x08005bfb
 8005bbc:	08005c0b 	.word	0x08005c0b
 8005bc0:	08005c0b 	.word	0x08005c0b
 8005bc4:	08005c0b 	.word	0x08005c0b
 8005bc8:	08005c03 	.word	0x08005c03
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005bcc:	f7fe fa92 	bl	80040f4 <HAL_RCC_GetPCLK1Freq>
 8005bd0:	61f8      	str	r0, [r7, #28]
        break;
 8005bd2:	e020      	b.n	8005c16 <UART_SetConfig+0x342>
 8005bd4:	efff69f3 	.word	0xefff69f3
 8005bd8:	40008000 	.word	0x40008000
 8005bdc:	40013800 	.word	0x40013800
 8005be0:	40021000 	.word	0x40021000
 8005be4:	40004400 	.word	0x40004400
 8005be8:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005bec:	f7fe fa98 	bl	8004120 <HAL_RCC_GetPCLK2Freq>
 8005bf0:	61f8      	str	r0, [r7, #28]
        break;
 8005bf2:	e010      	b.n	8005c16 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005bf4:	4b4c      	ldr	r3, [pc, #304]	@ (8005d28 <UART_SetConfig+0x454>)
 8005bf6:	61fb      	str	r3, [r7, #28]
        break;
 8005bf8:	e00d      	b.n	8005c16 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005bfa:	f7fe f9e3 	bl	8003fc4 <HAL_RCC_GetSysClockFreq>
 8005bfe:	61f8      	str	r0, [r7, #28]
        break;
 8005c00:	e009      	b.n	8005c16 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005c02:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005c06:	61fb      	str	r3, [r7, #28]
        break;
 8005c08:	e005      	b.n	8005c16 <UART_SetConfig+0x342>
      default:
        pclk = 0U;
 8005c0a:	2300      	movs	r3, #0
 8005c0c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005c0e:	2301      	movs	r3, #1
 8005c10:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005c14:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005c16:	69fb      	ldr	r3, [r7, #28]
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d077      	beq.n	8005d0c <UART_SetConfig+0x438>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005c1c:	69fb      	ldr	r3, [r7, #28]
 8005c1e:	005a      	lsls	r2, r3, #1
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	685b      	ldr	r3, [r3, #4]
 8005c24:	085b      	lsrs	r3, r3, #1
 8005c26:	441a      	add	r2, r3
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	685b      	ldr	r3, [r3, #4]
 8005c2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c30:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005c32:	69bb      	ldr	r3, [r7, #24]
 8005c34:	2b0f      	cmp	r3, #15
 8005c36:	d916      	bls.n	8005c66 <UART_SetConfig+0x392>
 8005c38:	69bb      	ldr	r3, [r7, #24]
 8005c3a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005c3e:	d212      	bcs.n	8005c66 <UART_SetConfig+0x392>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005c40:	69bb      	ldr	r3, [r7, #24]
 8005c42:	b29b      	uxth	r3, r3
 8005c44:	f023 030f 	bic.w	r3, r3, #15
 8005c48:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005c4a:	69bb      	ldr	r3, [r7, #24]
 8005c4c:	085b      	lsrs	r3, r3, #1
 8005c4e:	b29b      	uxth	r3, r3
 8005c50:	f003 0307 	and.w	r3, r3, #7
 8005c54:	b29a      	uxth	r2, r3
 8005c56:	8afb      	ldrh	r3, [r7, #22]
 8005c58:	4313      	orrs	r3, r2
 8005c5a:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	8afa      	ldrh	r2, [r7, #22]
 8005c62:	60da      	str	r2, [r3, #12]
 8005c64:	e052      	b.n	8005d0c <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 8005c66:	2301      	movs	r3, #1
 8005c68:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005c6c:	e04e      	b.n	8005d0c <UART_SetConfig+0x438>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005c6e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005c72:	2b08      	cmp	r3, #8
 8005c74:	d827      	bhi.n	8005cc6 <UART_SetConfig+0x3f2>
 8005c76:	a201      	add	r2, pc, #4	@ (adr r2, 8005c7c <UART_SetConfig+0x3a8>)
 8005c78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c7c:	08005ca1 	.word	0x08005ca1
 8005c80:	08005ca9 	.word	0x08005ca9
 8005c84:	08005cb1 	.word	0x08005cb1
 8005c88:	08005cc7 	.word	0x08005cc7
 8005c8c:	08005cb7 	.word	0x08005cb7
 8005c90:	08005cc7 	.word	0x08005cc7
 8005c94:	08005cc7 	.word	0x08005cc7
 8005c98:	08005cc7 	.word	0x08005cc7
 8005c9c:	08005cbf 	.word	0x08005cbf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005ca0:	f7fe fa28 	bl	80040f4 <HAL_RCC_GetPCLK1Freq>
 8005ca4:	61f8      	str	r0, [r7, #28]
        break;
 8005ca6:	e014      	b.n	8005cd2 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005ca8:	f7fe fa3a 	bl	8004120 <HAL_RCC_GetPCLK2Freq>
 8005cac:	61f8      	str	r0, [r7, #28]
        break;
 8005cae:	e010      	b.n	8005cd2 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005cb0:	4b1d      	ldr	r3, [pc, #116]	@ (8005d28 <UART_SetConfig+0x454>)
 8005cb2:	61fb      	str	r3, [r7, #28]
        break;
 8005cb4:	e00d      	b.n	8005cd2 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005cb6:	f7fe f985 	bl	8003fc4 <HAL_RCC_GetSysClockFreq>
 8005cba:	61f8      	str	r0, [r7, #28]
        break;
 8005cbc:	e009      	b.n	8005cd2 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005cbe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005cc2:	61fb      	str	r3, [r7, #28]
        break;
 8005cc4:	e005      	b.n	8005cd2 <UART_SetConfig+0x3fe>
      default:
        pclk = 0U;
 8005cc6:	2300      	movs	r3, #0
 8005cc8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005cca:	2301      	movs	r3, #1
 8005ccc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005cd0:	bf00      	nop
    }

    if (pclk != 0U)
 8005cd2:	69fb      	ldr	r3, [r7, #28]
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d019      	beq.n	8005d0c <UART_SetConfig+0x438>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	685b      	ldr	r3, [r3, #4]
 8005cdc:	085a      	lsrs	r2, r3, #1
 8005cde:	69fb      	ldr	r3, [r7, #28]
 8005ce0:	441a      	add	r2, r3
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	685b      	ldr	r3, [r3, #4]
 8005ce6:	fbb2 f3f3 	udiv	r3, r2, r3
 8005cea:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005cec:	69bb      	ldr	r3, [r7, #24]
 8005cee:	2b0f      	cmp	r3, #15
 8005cf0:	d909      	bls.n	8005d06 <UART_SetConfig+0x432>
 8005cf2:	69bb      	ldr	r3, [r7, #24]
 8005cf4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005cf8:	d205      	bcs.n	8005d06 <UART_SetConfig+0x432>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005cfa:	69bb      	ldr	r3, [r7, #24]
 8005cfc:	b29a      	uxth	r2, r3
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	60da      	str	r2, [r3, #12]
 8005d04:	e002      	b.n	8005d0c <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 8005d06:	2301      	movs	r3, #1
 8005d08:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	2200      	movs	r2, #0
 8005d10:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	2200      	movs	r2, #0
 8005d16:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8005d18:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8005d1c:	4618      	mov	r0, r3
 8005d1e:	3728      	adds	r7, #40	@ 0x28
 8005d20:	46bd      	mov	sp, r7
 8005d22:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005d26:	bf00      	nop
 8005d28:	00f42400 	.word	0x00f42400

08005d2c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005d2c:	b480      	push	{r7}
 8005d2e:	b083      	sub	sp, #12
 8005d30:	af00      	add	r7, sp, #0
 8005d32:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d38:	f003 0308 	and.w	r3, r3, #8
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d00a      	beq.n	8005d56 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	685b      	ldr	r3, [r3, #4]
 8005d46:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	430a      	orrs	r2, r1
 8005d54:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d5a:	f003 0301 	and.w	r3, r3, #1
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d00a      	beq.n	8005d78 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	685b      	ldr	r3, [r3, #4]
 8005d68:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	430a      	orrs	r2, r1
 8005d76:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d7c:	f003 0302 	and.w	r3, r3, #2
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d00a      	beq.n	8005d9a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	685b      	ldr	r3, [r3, #4]
 8005d8a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	430a      	orrs	r2, r1
 8005d98:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d9e:	f003 0304 	and.w	r3, r3, #4
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d00a      	beq.n	8005dbc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	685b      	ldr	r3, [r3, #4]
 8005dac:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	430a      	orrs	r2, r1
 8005dba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005dc0:	f003 0310 	and.w	r3, r3, #16
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d00a      	beq.n	8005dde <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	689b      	ldr	r3, [r3, #8]
 8005dce:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	430a      	orrs	r2, r1
 8005ddc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005de2:	f003 0320 	and.w	r3, r3, #32
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d00a      	beq.n	8005e00 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	689b      	ldr	r3, [r3, #8]
 8005df0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	430a      	orrs	r2, r1
 8005dfe:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d01a      	beq.n	8005e42 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	685b      	ldr	r3, [r3, #4]
 8005e12:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	430a      	orrs	r2, r1
 8005e20:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e26:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005e2a:	d10a      	bne.n	8005e42 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	685b      	ldr	r3, [r3, #4]
 8005e32:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	430a      	orrs	r2, r1
 8005e40:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e46:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d00a      	beq.n	8005e64 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	685b      	ldr	r3, [r3, #4]
 8005e54:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	430a      	orrs	r2, r1
 8005e62:	605a      	str	r2, [r3, #4]
  }
}
 8005e64:	bf00      	nop
 8005e66:	370c      	adds	r7, #12
 8005e68:	46bd      	mov	sp, r7
 8005e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e6e:	4770      	bx	lr

08005e70 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005e70:	b580      	push	{r7, lr}
 8005e72:	b098      	sub	sp, #96	@ 0x60
 8005e74:	af02      	add	r7, sp, #8
 8005e76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	2200      	movs	r2, #0
 8005e7c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005e80:	f7fb ff5c 	bl	8001d3c <HAL_GetTick>
 8005e84:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	f003 0308 	and.w	r3, r3, #8
 8005e90:	2b08      	cmp	r3, #8
 8005e92:	d12e      	bne.n	8005ef2 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005e94:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005e98:	9300      	str	r3, [sp, #0]
 8005e9a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005e9c:	2200      	movs	r2, #0
 8005e9e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005ea2:	6878      	ldr	r0, [r7, #4]
 8005ea4:	f000 f88c 	bl	8005fc0 <UART_WaitOnFlagUntilTimeout>
 8005ea8:	4603      	mov	r3, r0
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d021      	beq.n	8005ef2 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005eb4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005eb6:	e853 3f00 	ldrex	r3, [r3]
 8005eba:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005ebc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005ebe:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005ec2:	653b      	str	r3, [r7, #80]	@ 0x50
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	461a      	mov	r2, r3
 8005eca:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005ecc:	647b      	str	r3, [r7, #68]	@ 0x44
 8005ece:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ed0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005ed2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005ed4:	e841 2300 	strex	r3, r2, [r1]
 8005ed8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005eda:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	d1e6      	bne.n	8005eae <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	2220      	movs	r2, #32
 8005ee4:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	2200      	movs	r2, #0
 8005eea:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005eee:	2303      	movs	r3, #3
 8005ef0:	e062      	b.n	8005fb8 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	f003 0304 	and.w	r3, r3, #4
 8005efc:	2b04      	cmp	r3, #4
 8005efe:	d149      	bne.n	8005f94 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005f00:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005f04:	9300      	str	r3, [sp, #0]
 8005f06:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005f08:	2200      	movs	r2, #0
 8005f0a:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005f0e:	6878      	ldr	r0, [r7, #4]
 8005f10:	f000 f856 	bl	8005fc0 <UART_WaitOnFlagUntilTimeout>
 8005f14:	4603      	mov	r3, r0
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d03c      	beq.n	8005f94 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f22:	e853 3f00 	ldrex	r3, [r3]
 8005f26:	623b      	str	r3, [r7, #32]
   return(result);
 8005f28:	6a3b      	ldr	r3, [r7, #32]
 8005f2a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005f2e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	461a      	mov	r2, r3
 8005f36:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005f38:	633b      	str	r3, [r7, #48]	@ 0x30
 8005f3a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f3c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005f3e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005f40:	e841 2300 	strex	r3, r2, [r1]
 8005f44:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005f46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d1e6      	bne.n	8005f1a <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	3308      	adds	r3, #8
 8005f52:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f54:	693b      	ldr	r3, [r7, #16]
 8005f56:	e853 3f00 	ldrex	r3, [r3]
 8005f5a:	60fb      	str	r3, [r7, #12]
   return(result);
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	f023 0301 	bic.w	r3, r3, #1
 8005f62:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	3308      	adds	r3, #8
 8005f6a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005f6c:	61fa      	str	r2, [r7, #28]
 8005f6e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f70:	69b9      	ldr	r1, [r7, #24]
 8005f72:	69fa      	ldr	r2, [r7, #28]
 8005f74:	e841 2300 	strex	r3, r2, [r1]
 8005f78:	617b      	str	r3, [r7, #20]
   return(result);
 8005f7a:	697b      	ldr	r3, [r7, #20]
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d1e5      	bne.n	8005f4c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	2220      	movs	r2, #32
 8005f84:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	2200      	movs	r2, #0
 8005f8c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005f90:	2303      	movs	r3, #3
 8005f92:	e011      	b.n	8005fb8 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	2220      	movs	r2, #32
 8005f98:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	2220      	movs	r2, #32
 8005f9e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	2200      	movs	r2, #0
 8005fa6:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	2200      	movs	r2, #0
 8005fac:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	2200      	movs	r2, #0
 8005fb2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8005fb6:	2300      	movs	r3, #0
}
 8005fb8:	4618      	mov	r0, r3
 8005fba:	3758      	adds	r7, #88	@ 0x58
 8005fbc:	46bd      	mov	sp, r7
 8005fbe:	bd80      	pop	{r7, pc}

08005fc0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005fc0:	b580      	push	{r7, lr}
 8005fc2:	b084      	sub	sp, #16
 8005fc4:	af00      	add	r7, sp, #0
 8005fc6:	60f8      	str	r0, [r7, #12]
 8005fc8:	60b9      	str	r1, [r7, #8]
 8005fca:	603b      	str	r3, [r7, #0]
 8005fcc:	4613      	mov	r3, r2
 8005fce:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005fd0:	e04f      	b.n	8006072 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005fd2:	69bb      	ldr	r3, [r7, #24]
 8005fd4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005fd8:	d04b      	beq.n	8006072 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005fda:	f7fb feaf 	bl	8001d3c <HAL_GetTick>
 8005fde:	4602      	mov	r2, r0
 8005fe0:	683b      	ldr	r3, [r7, #0]
 8005fe2:	1ad3      	subs	r3, r2, r3
 8005fe4:	69ba      	ldr	r2, [r7, #24]
 8005fe6:	429a      	cmp	r2, r3
 8005fe8:	d302      	bcc.n	8005ff0 <UART_WaitOnFlagUntilTimeout+0x30>
 8005fea:	69bb      	ldr	r3, [r7, #24]
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d101      	bne.n	8005ff4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005ff0:	2303      	movs	r3, #3
 8005ff2:	e04e      	b.n	8006092 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	f003 0304 	and.w	r3, r3, #4
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d037      	beq.n	8006072 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006002:	68bb      	ldr	r3, [r7, #8]
 8006004:	2b80      	cmp	r3, #128	@ 0x80
 8006006:	d034      	beq.n	8006072 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006008:	68bb      	ldr	r3, [r7, #8]
 800600a:	2b40      	cmp	r3, #64	@ 0x40
 800600c:	d031      	beq.n	8006072 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	69db      	ldr	r3, [r3, #28]
 8006014:	f003 0308 	and.w	r3, r3, #8
 8006018:	2b08      	cmp	r3, #8
 800601a:	d110      	bne.n	800603e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	2208      	movs	r2, #8
 8006022:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006024:	68f8      	ldr	r0, [r7, #12]
 8006026:	f000 f8ff 	bl	8006228 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	2208      	movs	r2, #8
 800602e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	2200      	movs	r2, #0
 8006036:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800603a:	2301      	movs	r3, #1
 800603c:	e029      	b.n	8006092 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	69db      	ldr	r3, [r3, #28]
 8006044:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006048:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800604c:	d111      	bne.n	8006072 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006056:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006058:	68f8      	ldr	r0, [r7, #12]
 800605a:	f000 f8e5 	bl	8006228 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	2220      	movs	r2, #32
 8006062:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	2200      	movs	r2, #0
 800606a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800606e:	2303      	movs	r3, #3
 8006070:	e00f      	b.n	8006092 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	69da      	ldr	r2, [r3, #28]
 8006078:	68bb      	ldr	r3, [r7, #8]
 800607a:	4013      	ands	r3, r2
 800607c:	68ba      	ldr	r2, [r7, #8]
 800607e:	429a      	cmp	r2, r3
 8006080:	bf0c      	ite	eq
 8006082:	2301      	moveq	r3, #1
 8006084:	2300      	movne	r3, #0
 8006086:	b2db      	uxtb	r3, r3
 8006088:	461a      	mov	r2, r3
 800608a:	79fb      	ldrb	r3, [r7, #7]
 800608c:	429a      	cmp	r2, r3
 800608e:	d0a0      	beq.n	8005fd2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006090:	2300      	movs	r3, #0
}
 8006092:	4618      	mov	r0, r3
 8006094:	3710      	adds	r7, #16
 8006096:	46bd      	mov	sp, r7
 8006098:	bd80      	pop	{r7, pc}
	...

0800609c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800609c:	b480      	push	{r7}
 800609e:	b097      	sub	sp, #92	@ 0x5c
 80060a0:	af00      	add	r7, sp, #0
 80060a2:	60f8      	str	r0, [r7, #12]
 80060a4:	60b9      	str	r1, [r7, #8]
 80060a6:	4613      	mov	r3, r2
 80060a8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	68ba      	ldr	r2, [r7, #8]
 80060ae:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	88fa      	ldrh	r2, [r7, #6]
 80060b4:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	88fa      	ldrh	r2, [r7, #6]
 80060bc:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	2200      	movs	r2, #0
 80060c4:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	689b      	ldr	r3, [r3, #8]
 80060ca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80060ce:	d10e      	bne.n	80060ee <UART_Start_Receive_IT+0x52>
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	691b      	ldr	r3, [r3, #16]
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d105      	bne.n	80060e4 <UART_Start_Receive_IT+0x48>
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80060de:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80060e2:	e02d      	b.n	8006140 <UART_Start_Receive_IT+0xa4>
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	22ff      	movs	r2, #255	@ 0xff
 80060e8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80060ec:	e028      	b.n	8006140 <UART_Start_Receive_IT+0xa4>
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	689b      	ldr	r3, [r3, #8]
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d10d      	bne.n	8006112 <UART_Start_Receive_IT+0x76>
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	691b      	ldr	r3, [r3, #16]
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d104      	bne.n	8006108 <UART_Start_Receive_IT+0x6c>
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	22ff      	movs	r2, #255	@ 0xff
 8006102:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006106:	e01b      	b.n	8006140 <UART_Start_Receive_IT+0xa4>
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	227f      	movs	r2, #127	@ 0x7f
 800610c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006110:	e016      	b.n	8006140 <UART_Start_Receive_IT+0xa4>
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	689b      	ldr	r3, [r3, #8]
 8006116:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800611a:	d10d      	bne.n	8006138 <UART_Start_Receive_IT+0x9c>
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	691b      	ldr	r3, [r3, #16]
 8006120:	2b00      	cmp	r3, #0
 8006122:	d104      	bne.n	800612e <UART_Start_Receive_IT+0x92>
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	227f      	movs	r2, #127	@ 0x7f
 8006128:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800612c:	e008      	b.n	8006140 <UART_Start_Receive_IT+0xa4>
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	223f      	movs	r2, #63	@ 0x3f
 8006132:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006136:	e003      	b.n	8006140 <UART_Start_Receive_IT+0xa4>
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	2200      	movs	r2, #0
 800613c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	2200      	movs	r2, #0
 8006144:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	2222      	movs	r2, #34	@ 0x22
 800614c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	3308      	adds	r3, #8
 8006156:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006158:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800615a:	e853 3f00 	ldrex	r3, [r3]
 800615e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006160:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006162:	f043 0301 	orr.w	r3, r3, #1
 8006166:	657b      	str	r3, [r7, #84]	@ 0x54
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	3308      	adds	r3, #8
 800616e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006170:	64ba      	str	r2, [r7, #72]	@ 0x48
 8006172:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006174:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8006176:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006178:	e841 2300 	strex	r3, r2, [r1]
 800617c:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800617e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006180:	2b00      	cmp	r3, #0
 8006182:	d1e5      	bne.n	8006150 <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	689b      	ldr	r3, [r3, #8]
 8006188:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800618c:	d107      	bne.n	800619e <UART_Start_Receive_IT+0x102>
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	691b      	ldr	r3, [r3, #16]
 8006192:	2b00      	cmp	r3, #0
 8006194:	d103      	bne.n	800619e <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	4a21      	ldr	r2, [pc, #132]	@ (8006220 <UART_Start_Receive_IT+0x184>)
 800619a:	669a      	str	r2, [r3, #104]	@ 0x68
 800619c:	e002      	b.n	80061a4 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	4a20      	ldr	r2, [pc, #128]	@ (8006224 <UART_Start_Receive_IT+0x188>)
 80061a2:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	691b      	ldr	r3, [r3, #16]
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d019      	beq.n	80061e0 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061b4:	e853 3f00 	ldrex	r3, [r3]
 80061b8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80061ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061bc:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 80061c0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	461a      	mov	r2, r3
 80061c8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80061ca:	637b      	str	r3, [r7, #52]	@ 0x34
 80061cc:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061ce:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80061d0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80061d2:	e841 2300 	strex	r3, r2, [r1]
 80061d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80061d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d1e6      	bne.n	80061ac <UART_Start_Receive_IT+0x110>
 80061de:	e018      	b.n	8006212 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061e6:	697b      	ldr	r3, [r7, #20]
 80061e8:	e853 3f00 	ldrex	r3, [r3]
 80061ec:	613b      	str	r3, [r7, #16]
   return(result);
 80061ee:	693b      	ldr	r3, [r7, #16]
 80061f0:	f043 0320 	orr.w	r3, r3, #32
 80061f4:	653b      	str	r3, [r7, #80]	@ 0x50
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	461a      	mov	r2, r3
 80061fc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80061fe:	623b      	str	r3, [r7, #32]
 8006200:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006202:	69f9      	ldr	r1, [r7, #28]
 8006204:	6a3a      	ldr	r2, [r7, #32]
 8006206:	e841 2300 	strex	r3, r2, [r1]
 800620a:	61bb      	str	r3, [r7, #24]
   return(result);
 800620c:	69bb      	ldr	r3, [r7, #24]
 800620e:	2b00      	cmp	r3, #0
 8006210:	d1e6      	bne.n	80061e0 <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 8006212:	2300      	movs	r3, #0
}
 8006214:	4618      	mov	r0, r3
 8006216:	375c      	adds	r7, #92	@ 0x5c
 8006218:	46bd      	mov	sp, r7
 800621a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800621e:	4770      	bx	lr
 8006220:	0800652d 	.word	0x0800652d
 8006224:	08006371 	.word	0x08006371

08006228 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006228:	b480      	push	{r7}
 800622a:	b095      	sub	sp, #84	@ 0x54
 800622c:	af00      	add	r7, sp, #0
 800622e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006236:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006238:	e853 3f00 	ldrex	r3, [r3]
 800623c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800623e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006240:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006244:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	461a      	mov	r2, r3
 800624c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800624e:	643b      	str	r3, [r7, #64]	@ 0x40
 8006250:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006252:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006254:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006256:	e841 2300 	strex	r3, r2, [r1]
 800625a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800625c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800625e:	2b00      	cmp	r3, #0
 8006260:	d1e6      	bne.n	8006230 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	3308      	adds	r3, #8
 8006268:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800626a:	6a3b      	ldr	r3, [r7, #32]
 800626c:	e853 3f00 	ldrex	r3, [r3]
 8006270:	61fb      	str	r3, [r7, #28]
   return(result);
 8006272:	69fb      	ldr	r3, [r7, #28]
 8006274:	f023 0301 	bic.w	r3, r3, #1
 8006278:	64bb      	str	r3, [r7, #72]	@ 0x48
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	3308      	adds	r3, #8
 8006280:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006282:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006284:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006286:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006288:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800628a:	e841 2300 	strex	r3, r2, [r1]
 800628e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006290:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006292:	2b00      	cmp	r3, #0
 8006294:	d1e5      	bne.n	8006262 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800629a:	2b01      	cmp	r3, #1
 800629c:	d118      	bne.n	80062d0 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	e853 3f00 	ldrex	r3, [r3]
 80062aa:	60bb      	str	r3, [r7, #8]
   return(result);
 80062ac:	68bb      	ldr	r3, [r7, #8]
 80062ae:	f023 0310 	bic.w	r3, r3, #16
 80062b2:	647b      	str	r3, [r7, #68]	@ 0x44
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	461a      	mov	r2, r3
 80062ba:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80062bc:	61bb      	str	r3, [r7, #24]
 80062be:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062c0:	6979      	ldr	r1, [r7, #20]
 80062c2:	69ba      	ldr	r2, [r7, #24]
 80062c4:	e841 2300 	strex	r3, r2, [r1]
 80062c8:	613b      	str	r3, [r7, #16]
   return(result);
 80062ca:	693b      	ldr	r3, [r7, #16]
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d1e6      	bne.n	800629e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	2220      	movs	r2, #32
 80062d4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	2200      	movs	r2, #0
 80062dc:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	2200      	movs	r2, #0
 80062e2:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80062e4:	bf00      	nop
 80062e6:	3754      	adds	r7, #84	@ 0x54
 80062e8:	46bd      	mov	sp, r7
 80062ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ee:	4770      	bx	lr

080062f0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80062f0:	b580      	push	{r7, lr}
 80062f2:	b084      	sub	sp, #16
 80062f4:	af00      	add	r7, sp, #0
 80062f6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062fc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	2200      	movs	r2, #0
 8006302:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	2200      	movs	r2, #0
 800630a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800630e:	68f8      	ldr	r0, [r7, #12]
 8006310:	f7ff faca 	bl	80058a8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006314:	bf00      	nop
 8006316:	3710      	adds	r7, #16
 8006318:	46bd      	mov	sp, r7
 800631a:	bd80      	pop	{r7, pc}

0800631c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800631c:	b580      	push	{r7, lr}
 800631e:	b088      	sub	sp, #32
 8006320:	af00      	add	r7, sp, #0
 8006322:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	e853 3f00 	ldrex	r3, [r3]
 8006330:	60bb      	str	r3, [r7, #8]
   return(result);
 8006332:	68bb      	ldr	r3, [r7, #8]
 8006334:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006338:	61fb      	str	r3, [r7, #28]
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	461a      	mov	r2, r3
 8006340:	69fb      	ldr	r3, [r7, #28]
 8006342:	61bb      	str	r3, [r7, #24]
 8006344:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006346:	6979      	ldr	r1, [r7, #20]
 8006348:	69ba      	ldr	r2, [r7, #24]
 800634a:	e841 2300 	strex	r3, r2, [r1]
 800634e:	613b      	str	r3, [r7, #16]
   return(result);
 8006350:	693b      	ldr	r3, [r7, #16]
 8006352:	2b00      	cmp	r3, #0
 8006354:	d1e6      	bne.n	8006324 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	2220      	movs	r2, #32
 800635a:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	2200      	movs	r2, #0
 8006360:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006362:	6878      	ldr	r0, [r7, #4]
 8006364:	f7ff fa96 	bl	8005894 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006368:	bf00      	nop
 800636a:	3720      	adds	r7, #32
 800636c:	46bd      	mov	sp, r7
 800636e:	bd80      	pop	{r7, pc}

08006370 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8006370:	b580      	push	{r7, lr}
 8006372:	b09c      	sub	sp, #112	@ 0x70
 8006374:	af00      	add	r7, sp, #0
 8006376:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800637e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006388:	2b22      	cmp	r3, #34	@ 0x22
 800638a:	f040 80be 	bne.w	800650a <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8006394:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8006398:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800639c:	b2d9      	uxtb	r1, r3
 800639e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80063a2:	b2da      	uxtb	r2, r3
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80063a8:	400a      	ands	r2, r1
 80063aa:	b2d2      	uxtb	r2, r2
 80063ac:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80063b2:	1c5a      	adds	r2, r3, #1
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80063be:	b29b      	uxth	r3, r3
 80063c0:	3b01      	subs	r3, #1
 80063c2:	b29a      	uxth	r2, r3
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80063d0:	b29b      	uxth	r3, r3
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	f040 80a3 	bne.w	800651e <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063de:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80063e0:	e853 3f00 	ldrex	r3, [r3]
 80063e4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80063e6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80063e8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80063ec:	66bb      	str	r3, [r7, #104]	@ 0x68
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	461a      	mov	r2, r3
 80063f4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80063f6:	65bb      	str	r3, [r7, #88]	@ 0x58
 80063f8:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063fa:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80063fc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80063fe:	e841 2300 	strex	r3, r2, [r1]
 8006402:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006404:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006406:	2b00      	cmp	r3, #0
 8006408:	d1e6      	bne.n	80063d8 <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	3308      	adds	r3, #8
 8006410:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006412:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006414:	e853 3f00 	ldrex	r3, [r3]
 8006418:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800641a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800641c:	f023 0301 	bic.w	r3, r3, #1
 8006420:	667b      	str	r3, [r7, #100]	@ 0x64
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	3308      	adds	r3, #8
 8006428:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800642a:	647a      	str	r2, [r7, #68]	@ 0x44
 800642c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800642e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006430:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006432:	e841 2300 	strex	r3, r2, [r1]
 8006436:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006438:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800643a:	2b00      	cmp	r3, #0
 800643c:	d1e5      	bne.n	800640a <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	2220      	movs	r2, #32
 8006442:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	2200      	movs	r2, #0
 800644a:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	2200      	movs	r2, #0
 8006450:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	4a34      	ldr	r2, [pc, #208]	@ (8006528 <UART_RxISR_8BIT+0x1b8>)
 8006458:	4293      	cmp	r3, r2
 800645a:	d01f      	beq.n	800649c <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	685b      	ldr	r3, [r3, #4]
 8006462:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006466:	2b00      	cmp	r3, #0
 8006468:	d018      	beq.n	800649c <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006470:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006472:	e853 3f00 	ldrex	r3, [r3]
 8006476:	623b      	str	r3, [r7, #32]
   return(result);
 8006478:	6a3b      	ldr	r3, [r7, #32]
 800647a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800647e:	663b      	str	r3, [r7, #96]	@ 0x60
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	461a      	mov	r2, r3
 8006486:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006488:	633b      	str	r3, [r7, #48]	@ 0x30
 800648a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800648c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800648e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006490:	e841 2300 	strex	r3, r2, [r1]
 8006494:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006496:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006498:	2b00      	cmp	r3, #0
 800649a:	d1e6      	bne.n	800646a <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80064a0:	2b01      	cmp	r3, #1
 80064a2:	d12e      	bne.n	8006502 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	2200      	movs	r2, #0
 80064a8:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064b0:	693b      	ldr	r3, [r7, #16]
 80064b2:	e853 3f00 	ldrex	r3, [r3]
 80064b6:	60fb      	str	r3, [r7, #12]
   return(result);
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	f023 0310 	bic.w	r3, r3, #16
 80064be:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	461a      	mov	r2, r3
 80064c6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80064c8:	61fb      	str	r3, [r7, #28]
 80064ca:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064cc:	69b9      	ldr	r1, [r7, #24]
 80064ce:	69fa      	ldr	r2, [r7, #28]
 80064d0:	e841 2300 	strex	r3, r2, [r1]
 80064d4:	617b      	str	r3, [r7, #20]
   return(result);
 80064d6:	697b      	ldr	r3, [r7, #20]
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d1e6      	bne.n	80064aa <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	69db      	ldr	r3, [r3, #28]
 80064e2:	f003 0310 	and.w	r3, r3, #16
 80064e6:	2b10      	cmp	r3, #16
 80064e8:	d103      	bne.n	80064f2 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	2210      	movs	r2, #16
 80064f0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80064f8:	4619      	mov	r1, r3
 80064fa:	6878      	ldr	r0, [r7, #4]
 80064fc:	f7ff f9de 	bl	80058bc <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006500:	e00d      	b.n	800651e <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8006502:	6878      	ldr	r0, [r7, #4]
 8006504:	f7fb f8ec 	bl	80016e0 <HAL_UART_RxCpltCallback>
}
 8006508:	e009      	b.n	800651e <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	8b1b      	ldrh	r3, [r3, #24]
 8006510:	b29a      	uxth	r2, r3
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	f042 0208 	orr.w	r2, r2, #8
 800651a:	b292      	uxth	r2, r2
 800651c:	831a      	strh	r2, [r3, #24]
}
 800651e:	bf00      	nop
 8006520:	3770      	adds	r7, #112	@ 0x70
 8006522:	46bd      	mov	sp, r7
 8006524:	bd80      	pop	{r7, pc}
 8006526:	bf00      	nop
 8006528:	40008000 	.word	0x40008000

0800652c <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800652c:	b580      	push	{r7, lr}
 800652e:	b09c      	sub	sp, #112	@ 0x70
 8006530:	af00      	add	r7, sp, #0
 8006532:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800653a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006544:	2b22      	cmp	r3, #34	@ 0x22
 8006546:	f040 80be 	bne.w	80066c6 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8006550:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006558:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800655a:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800655e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8006562:	4013      	ands	r3, r2
 8006564:	b29a      	uxth	r2, r3
 8006566:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006568:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800656e:	1c9a      	adds	r2, r3, #2
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800657a:	b29b      	uxth	r3, r3
 800657c:	3b01      	subs	r3, #1
 800657e:	b29a      	uxth	r2, r3
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800658c:	b29b      	uxth	r3, r3
 800658e:	2b00      	cmp	r3, #0
 8006590:	f040 80a3 	bne.w	80066da <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800659a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800659c:	e853 3f00 	ldrex	r3, [r3]
 80065a0:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80065a2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80065a4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80065a8:	667b      	str	r3, [r7, #100]	@ 0x64
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	461a      	mov	r2, r3
 80065b0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80065b2:	657b      	str	r3, [r7, #84]	@ 0x54
 80065b4:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065b6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80065b8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80065ba:	e841 2300 	strex	r3, r2, [r1]
 80065be:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80065c0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d1e6      	bne.n	8006594 <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	3308      	adds	r3, #8
 80065cc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80065d0:	e853 3f00 	ldrex	r3, [r3]
 80065d4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80065d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065d8:	f023 0301 	bic.w	r3, r3, #1
 80065dc:	663b      	str	r3, [r7, #96]	@ 0x60
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	3308      	adds	r3, #8
 80065e4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80065e6:	643a      	str	r2, [r7, #64]	@ 0x40
 80065e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065ea:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80065ec:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80065ee:	e841 2300 	strex	r3, r2, [r1]
 80065f2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80065f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d1e5      	bne.n	80065c6 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	2220      	movs	r2, #32
 80065fe:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	2200      	movs	r2, #0
 8006606:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	2200      	movs	r2, #0
 800660c:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	4a34      	ldr	r2, [pc, #208]	@ (80066e4 <UART_RxISR_16BIT+0x1b8>)
 8006614:	4293      	cmp	r3, r2
 8006616:	d01f      	beq.n	8006658 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	685b      	ldr	r3, [r3, #4]
 800661e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006622:	2b00      	cmp	r3, #0
 8006624:	d018      	beq.n	8006658 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800662c:	6a3b      	ldr	r3, [r7, #32]
 800662e:	e853 3f00 	ldrex	r3, [r3]
 8006632:	61fb      	str	r3, [r7, #28]
   return(result);
 8006634:	69fb      	ldr	r3, [r7, #28]
 8006636:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800663a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	461a      	mov	r2, r3
 8006642:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006644:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006646:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006648:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800664a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800664c:	e841 2300 	strex	r3, r2, [r1]
 8006650:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006652:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006654:	2b00      	cmp	r3, #0
 8006656:	d1e6      	bne.n	8006626 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800665c:	2b01      	cmp	r3, #1
 800665e:	d12e      	bne.n	80066be <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	2200      	movs	r2, #0
 8006664:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	e853 3f00 	ldrex	r3, [r3]
 8006672:	60bb      	str	r3, [r7, #8]
   return(result);
 8006674:	68bb      	ldr	r3, [r7, #8]
 8006676:	f023 0310 	bic.w	r3, r3, #16
 800667a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	461a      	mov	r2, r3
 8006682:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006684:	61bb      	str	r3, [r7, #24]
 8006686:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006688:	6979      	ldr	r1, [r7, #20]
 800668a:	69ba      	ldr	r2, [r7, #24]
 800668c:	e841 2300 	strex	r3, r2, [r1]
 8006690:	613b      	str	r3, [r7, #16]
   return(result);
 8006692:	693b      	ldr	r3, [r7, #16]
 8006694:	2b00      	cmp	r3, #0
 8006696:	d1e6      	bne.n	8006666 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	69db      	ldr	r3, [r3, #28]
 800669e:	f003 0310 	and.w	r3, r3, #16
 80066a2:	2b10      	cmp	r3, #16
 80066a4:	d103      	bne.n	80066ae <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	2210      	movs	r2, #16
 80066ac:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80066b4:	4619      	mov	r1, r3
 80066b6:	6878      	ldr	r0, [r7, #4]
 80066b8:	f7ff f900 	bl	80058bc <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80066bc:	e00d      	b.n	80066da <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 80066be:	6878      	ldr	r0, [r7, #4]
 80066c0:	f7fb f80e 	bl	80016e0 <HAL_UART_RxCpltCallback>
}
 80066c4:	e009      	b.n	80066da <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	8b1b      	ldrh	r3, [r3, #24]
 80066cc:	b29a      	uxth	r2, r3
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	f042 0208 	orr.w	r2, r2, #8
 80066d6:	b292      	uxth	r2, r2
 80066d8:	831a      	strh	r2, [r3, #24]
}
 80066da:	bf00      	nop
 80066dc:	3770      	adds	r7, #112	@ 0x70
 80066de:	46bd      	mov	sp, r7
 80066e0:	bd80      	pop	{r7, pc}
 80066e2:	bf00      	nop
 80066e4:	40008000 	.word	0x40008000

080066e8 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80066e8:	b480      	push	{r7}
 80066ea:	b083      	sub	sp, #12
 80066ec:	af00      	add	r7, sp, #0
 80066ee:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80066f0:	bf00      	nop
 80066f2:	370c      	adds	r7, #12
 80066f4:	46bd      	mov	sp, r7
 80066f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066fa:	4770      	bx	lr

080066fc <__cvt>:
 80066fc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006700:	ec57 6b10 	vmov	r6, r7, d0
 8006704:	2f00      	cmp	r7, #0
 8006706:	460c      	mov	r4, r1
 8006708:	4619      	mov	r1, r3
 800670a:	463b      	mov	r3, r7
 800670c:	bfbb      	ittet	lt
 800670e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8006712:	461f      	movlt	r7, r3
 8006714:	2300      	movge	r3, #0
 8006716:	232d      	movlt	r3, #45	@ 0x2d
 8006718:	700b      	strb	r3, [r1, #0]
 800671a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800671c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8006720:	4691      	mov	r9, r2
 8006722:	f023 0820 	bic.w	r8, r3, #32
 8006726:	bfbc      	itt	lt
 8006728:	4632      	movlt	r2, r6
 800672a:	4616      	movlt	r6, r2
 800672c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006730:	d005      	beq.n	800673e <__cvt+0x42>
 8006732:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8006736:	d100      	bne.n	800673a <__cvt+0x3e>
 8006738:	3401      	adds	r4, #1
 800673a:	2102      	movs	r1, #2
 800673c:	e000      	b.n	8006740 <__cvt+0x44>
 800673e:	2103      	movs	r1, #3
 8006740:	ab03      	add	r3, sp, #12
 8006742:	9301      	str	r3, [sp, #4]
 8006744:	ab02      	add	r3, sp, #8
 8006746:	9300      	str	r3, [sp, #0]
 8006748:	ec47 6b10 	vmov	d0, r6, r7
 800674c:	4653      	mov	r3, sl
 800674e:	4622      	mov	r2, r4
 8006750:	f001 fe9a 	bl	8008488 <_dtoa_r>
 8006754:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8006758:	4605      	mov	r5, r0
 800675a:	d119      	bne.n	8006790 <__cvt+0x94>
 800675c:	f019 0f01 	tst.w	r9, #1
 8006760:	d00e      	beq.n	8006780 <__cvt+0x84>
 8006762:	eb00 0904 	add.w	r9, r0, r4
 8006766:	2200      	movs	r2, #0
 8006768:	2300      	movs	r3, #0
 800676a:	4630      	mov	r0, r6
 800676c:	4639      	mov	r1, r7
 800676e:	f7fa f9ab 	bl	8000ac8 <__aeabi_dcmpeq>
 8006772:	b108      	cbz	r0, 8006778 <__cvt+0x7c>
 8006774:	f8cd 900c 	str.w	r9, [sp, #12]
 8006778:	2230      	movs	r2, #48	@ 0x30
 800677a:	9b03      	ldr	r3, [sp, #12]
 800677c:	454b      	cmp	r3, r9
 800677e:	d31e      	bcc.n	80067be <__cvt+0xc2>
 8006780:	9b03      	ldr	r3, [sp, #12]
 8006782:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006784:	1b5b      	subs	r3, r3, r5
 8006786:	4628      	mov	r0, r5
 8006788:	6013      	str	r3, [r2, #0]
 800678a:	b004      	add	sp, #16
 800678c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006790:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006794:	eb00 0904 	add.w	r9, r0, r4
 8006798:	d1e5      	bne.n	8006766 <__cvt+0x6a>
 800679a:	7803      	ldrb	r3, [r0, #0]
 800679c:	2b30      	cmp	r3, #48	@ 0x30
 800679e:	d10a      	bne.n	80067b6 <__cvt+0xba>
 80067a0:	2200      	movs	r2, #0
 80067a2:	2300      	movs	r3, #0
 80067a4:	4630      	mov	r0, r6
 80067a6:	4639      	mov	r1, r7
 80067a8:	f7fa f98e 	bl	8000ac8 <__aeabi_dcmpeq>
 80067ac:	b918      	cbnz	r0, 80067b6 <__cvt+0xba>
 80067ae:	f1c4 0401 	rsb	r4, r4, #1
 80067b2:	f8ca 4000 	str.w	r4, [sl]
 80067b6:	f8da 3000 	ldr.w	r3, [sl]
 80067ba:	4499      	add	r9, r3
 80067bc:	e7d3      	b.n	8006766 <__cvt+0x6a>
 80067be:	1c59      	adds	r1, r3, #1
 80067c0:	9103      	str	r1, [sp, #12]
 80067c2:	701a      	strb	r2, [r3, #0]
 80067c4:	e7d9      	b.n	800677a <__cvt+0x7e>

080067c6 <__exponent>:
 80067c6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80067c8:	2900      	cmp	r1, #0
 80067ca:	bfba      	itte	lt
 80067cc:	4249      	neglt	r1, r1
 80067ce:	232d      	movlt	r3, #45	@ 0x2d
 80067d0:	232b      	movge	r3, #43	@ 0x2b
 80067d2:	2909      	cmp	r1, #9
 80067d4:	7002      	strb	r2, [r0, #0]
 80067d6:	7043      	strb	r3, [r0, #1]
 80067d8:	dd29      	ble.n	800682e <__exponent+0x68>
 80067da:	f10d 0307 	add.w	r3, sp, #7
 80067de:	461d      	mov	r5, r3
 80067e0:	270a      	movs	r7, #10
 80067e2:	461a      	mov	r2, r3
 80067e4:	fbb1 f6f7 	udiv	r6, r1, r7
 80067e8:	fb07 1416 	mls	r4, r7, r6, r1
 80067ec:	3430      	adds	r4, #48	@ 0x30
 80067ee:	f802 4c01 	strb.w	r4, [r2, #-1]
 80067f2:	460c      	mov	r4, r1
 80067f4:	2c63      	cmp	r4, #99	@ 0x63
 80067f6:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 80067fa:	4631      	mov	r1, r6
 80067fc:	dcf1      	bgt.n	80067e2 <__exponent+0x1c>
 80067fe:	3130      	adds	r1, #48	@ 0x30
 8006800:	1e94      	subs	r4, r2, #2
 8006802:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006806:	1c41      	adds	r1, r0, #1
 8006808:	4623      	mov	r3, r4
 800680a:	42ab      	cmp	r3, r5
 800680c:	d30a      	bcc.n	8006824 <__exponent+0x5e>
 800680e:	f10d 0309 	add.w	r3, sp, #9
 8006812:	1a9b      	subs	r3, r3, r2
 8006814:	42ac      	cmp	r4, r5
 8006816:	bf88      	it	hi
 8006818:	2300      	movhi	r3, #0
 800681a:	3302      	adds	r3, #2
 800681c:	4403      	add	r3, r0
 800681e:	1a18      	subs	r0, r3, r0
 8006820:	b003      	add	sp, #12
 8006822:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006824:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006828:	f801 6f01 	strb.w	r6, [r1, #1]!
 800682c:	e7ed      	b.n	800680a <__exponent+0x44>
 800682e:	2330      	movs	r3, #48	@ 0x30
 8006830:	3130      	adds	r1, #48	@ 0x30
 8006832:	7083      	strb	r3, [r0, #2]
 8006834:	70c1      	strb	r1, [r0, #3]
 8006836:	1d03      	adds	r3, r0, #4
 8006838:	e7f1      	b.n	800681e <__exponent+0x58>
	...

0800683c <_printf_float>:
 800683c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006840:	b08d      	sub	sp, #52	@ 0x34
 8006842:	460c      	mov	r4, r1
 8006844:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8006848:	4616      	mov	r6, r2
 800684a:	461f      	mov	r7, r3
 800684c:	4605      	mov	r5, r0
 800684e:	f001 fd41 	bl	80082d4 <_localeconv_r>
 8006852:	6803      	ldr	r3, [r0, #0]
 8006854:	9304      	str	r3, [sp, #16]
 8006856:	4618      	mov	r0, r3
 8006858:	f7f9 fd0a 	bl	8000270 <strlen>
 800685c:	2300      	movs	r3, #0
 800685e:	930a      	str	r3, [sp, #40]	@ 0x28
 8006860:	f8d8 3000 	ldr.w	r3, [r8]
 8006864:	9005      	str	r0, [sp, #20]
 8006866:	3307      	adds	r3, #7
 8006868:	f023 0307 	bic.w	r3, r3, #7
 800686c:	f103 0208 	add.w	r2, r3, #8
 8006870:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006874:	f8d4 b000 	ldr.w	fp, [r4]
 8006878:	f8c8 2000 	str.w	r2, [r8]
 800687c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006880:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006884:	9307      	str	r3, [sp, #28]
 8006886:	f8cd 8018 	str.w	r8, [sp, #24]
 800688a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800688e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006892:	4b9c      	ldr	r3, [pc, #624]	@ (8006b04 <_printf_float+0x2c8>)
 8006894:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006898:	f7fa f948 	bl	8000b2c <__aeabi_dcmpun>
 800689c:	bb70      	cbnz	r0, 80068fc <_printf_float+0xc0>
 800689e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80068a2:	4b98      	ldr	r3, [pc, #608]	@ (8006b04 <_printf_float+0x2c8>)
 80068a4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80068a8:	f7fa f922 	bl	8000af0 <__aeabi_dcmple>
 80068ac:	bb30      	cbnz	r0, 80068fc <_printf_float+0xc0>
 80068ae:	2200      	movs	r2, #0
 80068b0:	2300      	movs	r3, #0
 80068b2:	4640      	mov	r0, r8
 80068b4:	4649      	mov	r1, r9
 80068b6:	f7fa f911 	bl	8000adc <__aeabi_dcmplt>
 80068ba:	b110      	cbz	r0, 80068c2 <_printf_float+0x86>
 80068bc:	232d      	movs	r3, #45	@ 0x2d
 80068be:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80068c2:	4a91      	ldr	r2, [pc, #580]	@ (8006b08 <_printf_float+0x2cc>)
 80068c4:	4b91      	ldr	r3, [pc, #580]	@ (8006b0c <_printf_float+0x2d0>)
 80068c6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80068ca:	bf94      	ite	ls
 80068cc:	4690      	movls	r8, r2
 80068ce:	4698      	movhi	r8, r3
 80068d0:	2303      	movs	r3, #3
 80068d2:	6123      	str	r3, [r4, #16]
 80068d4:	f02b 0304 	bic.w	r3, fp, #4
 80068d8:	6023      	str	r3, [r4, #0]
 80068da:	f04f 0900 	mov.w	r9, #0
 80068de:	9700      	str	r7, [sp, #0]
 80068e0:	4633      	mov	r3, r6
 80068e2:	aa0b      	add	r2, sp, #44	@ 0x2c
 80068e4:	4621      	mov	r1, r4
 80068e6:	4628      	mov	r0, r5
 80068e8:	f000 f9d2 	bl	8006c90 <_printf_common>
 80068ec:	3001      	adds	r0, #1
 80068ee:	f040 808d 	bne.w	8006a0c <_printf_float+0x1d0>
 80068f2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80068f6:	b00d      	add	sp, #52	@ 0x34
 80068f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80068fc:	4642      	mov	r2, r8
 80068fe:	464b      	mov	r3, r9
 8006900:	4640      	mov	r0, r8
 8006902:	4649      	mov	r1, r9
 8006904:	f7fa f912 	bl	8000b2c <__aeabi_dcmpun>
 8006908:	b140      	cbz	r0, 800691c <_printf_float+0xe0>
 800690a:	464b      	mov	r3, r9
 800690c:	2b00      	cmp	r3, #0
 800690e:	bfbc      	itt	lt
 8006910:	232d      	movlt	r3, #45	@ 0x2d
 8006912:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8006916:	4a7e      	ldr	r2, [pc, #504]	@ (8006b10 <_printf_float+0x2d4>)
 8006918:	4b7e      	ldr	r3, [pc, #504]	@ (8006b14 <_printf_float+0x2d8>)
 800691a:	e7d4      	b.n	80068c6 <_printf_float+0x8a>
 800691c:	6863      	ldr	r3, [r4, #4]
 800691e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8006922:	9206      	str	r2, [sp, #24]
 8006924:	1c5a      	adds	r2, r3, #1
 8006926:	d13b      	bne.n	80069a0 <_printf_float+0x164>
 8006928:	2306      	movs	r3, #6
 800692a:	6063      	str	r3, [r4, #4]
 800692c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8006930:	2300      	movs	r3, #0
 8006932:	6022      	str	r2, [r4, #0]
 8006934:	9303      	str	r3, [sp, #12]
 8006936:	ab0a      	add	r3, sp, #40	@ 0x28
 8006938:	e9cd a301 	strd	sl, r3, [sp, #4]
 800693c:	ab09      	add	r3, sp, #36	@ 0x24
 800693e:	9300      	str	r3, [sp, #0]
 8006940:	6861      	ldr	r1, [r4, #4]
 8006942:	ec49 8b10 	vmov	d0, r8, r9
 8006946:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800694a:	4628      	mov	r0, r5
 800694c:	f7ff fed6 	bl	80066fc <__cvt>
 8006950:	9b06      	ldr	r3, [sp, #24]
 8006952:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006954:	2b47      	cmp	r3, #71	@ 0x47
 8006956:	4680      	mov	r8, r0
 8006958:	d129      	bne.n	80069ae <_printf_float+0x172>
 800695a:	1cc8      	adds	r0, r1, #3
 800695c:	db02      	blt.n	8006964 <_printf_float+0x128>
 800695e:	6863      	ldr	r3, [r4, #4]
 8006960:	4299      	cmp	r1, r3
 8006962:	dd41      	ble.n	80069e8 <_printf_float+0x1ac>
 8006964:	f1aa 0a02 	sub.w	sl, sl, #2
 8006968:	fa5f fa8a 	uxtb.w	sl, sl
 800696c:	3901      	subs	r1, #1
 800696e:	4652      	mov	r2, sl
 8006970:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006974:	9109      	str	r1, [sp, #36]	@ 0x24
 8006976:	f7ff ff26 	bl	80067c6 <__exponent>
 800697a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800697c:	1813      	adds	r3, r2, r0
 800697e:	2a01      	cmp	r2, #1
 8006980:	4681      	mov	r9, r0
 8006982:	6123      	str	r3, [r4, #16]
 8006984:	dc02      	bgt.n	800698c <_printf_float+0x150>
 8006986:	6822      	ldr	r2, [r4, #0]
 8006988:	07d2      	lsls	r2, r2, #31
 800698a:	d501      	bpl.n	8006990 <_printf_float+0x154>
 800698c:	3301      	adds	r3, #1
 800698e:	6123      	str	r3, [r4, #16]
 8006990:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8006994:	2b00      	cmp	r3, #0
 8006996:	d0a2      	beq.n	80068de <_printf_float+0xa2>
 8006998:	232d      	movs	r3, #45	@ 0x2d
 800699a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800699e:	e79e      	b.n	80068de <_printf_float+0xa2>
 80069a0:	9a06      	ldr	r2, [sp, #24]
 80069a2:	2a47      	cmp	r2, #71	@ 0x47
 80069a4:	d1c2      	bne.n	800692c <_printf_float+0xf0>
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d1c0      	bne.n	800692c <_printf_float+0xf0>
 80069aa:	2301      	movs	r3, #1
 80069ac:	e7bd      	b.n	800692a <_printf_float+0xee>
 80069ae:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80069b2:	d9db      	bls.n	800696c <_printf_float+0x130>
 80069b4:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80069b8:	d118      	bne.n	80069ec <_printf_float+0x1b0>
 80069ba:	2900      	cmp	r1, #0
 80069bc:	6863      	ldr	r3, [r4, #4]
 80069be:	dd0b      	ble.n	80069d8 <_printf_float+0x19c>
 80069c0:	6121      	str	r1, [r4, #16]
 80069c2:	b913      	cbnz	r3, 80069ca <_printf_float+0x18e>
 80069c4:	6822      	ldr	r2, [r4, #0]
 80069c6:	07d0      	lsls	r0, r2, #31
 80069c8:	d502      	bpl.n	80069d0 <_printf_float+0x194>
 80069ca:	3301      	adds	r3, #1
 80069cc:	440b      	add	r3, r1
 80069ce:	6123      	str	r3, [r4, #16]
 80069d0:	65a1      	str	r1, [r4, #88]	@ 0x58
 80069d2:	f04f 0900 	mov.w	r9, #0
 80069d6:	e7db      	b.n	8006990 <_printf_float+0x154>
 80069d8:	b913      	cbnz	r3, 80069e0 <_printf_float+0x1a4>
 80069da:	6822      	ldr	r2, [r4, #0]
 80069dc:	07d2      	lsls	r2, r2, #31
 80069de:	d501      	bpl.n	80069e4 <_printf_float+0x1a8>
 80069e0:	3302      	adds	r3, #2
 80069e2:	e7f4      	b.n	80069ce <_printf_float+0x192>
 80069e4:	2301      	movs	r3, #1
 80069e6:	e7f2      	b.n	80069ce <_printf_float+0x192>
 80069e8:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80069ec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80069ee:	4299      	cmp	r1, r3
 80069f0:	db05      	blt.n	80069fe <_printf_float+0x1c2>
 80069f2:	6823      	ldr	r3, [r4, #0]
 80069f4:	6121      	str	r1, [r4, #16]
 80069f6:	07d8      	lsls	r0, r3, #31
 80069f8:	d5ea      	bpl.n	80069d0 <_printf_float+0x194>
 80069fa:	1c4b      	adds	r3, r1, #1
 80069fc:	e7e7      	b.n	80069ce <_printf_float+0x192>
 80069fe:	2900      	cmp	r1, #0
 8006a00:	bfd4      	ite	le
 8006a02:	f1c1 0202 	rsble	r2, r1, #2
 8006a06:	2201      	movgt	r2, #1
 8006a08:	4413      	add	r3, r2
 8006a0a:	e7e0      	b.n	80069ce <_printf_float+0x192>
 8006a0c:	6823      	ldr	r3, [r4, #0]
 8006a0e:	055a      	lsls	r2, r3, #21
 8006a10:	d407      	bmi.n	8006a22 <_printf_float+0x1e6>
 8006a12:	6923      	ldr	r3, [r4, #16]
 8006a14:	4642      	mov	r2, r8
 8006a16:	4631      	mov	r1, r6
 8006a18:	4628      	mov	r0, r5
 8006a1a:	47b8      	blx	r7
 8006a1c:	3001      	adds	r0, #1
 8006a1e:	d12b      	bne.n	8006a78 <_printf_float+0x23c>
 8006a20:	e767      	b.n	80068f2 <_printf_float+0xb6>
 8006a22:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006a26:	f240 80dd 	bls.w	8006be4 <_printf_float+0x3a8>
 8006a2a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006a2e:	2200      	movs	r2, #0
 8006a30:	2300      	movs	r3, #0
 8006a32:	f7fa f849 	bl	8000ac8 <__aeabi_dcmpeq>
 8006a36:	2800      	cmp	r0, #0
 8006a38:	d033      	beq.n	8006aa2 <_printf_float+0x266>
 8006a3a:	4a37      	ldr	r2, [pc, #220]	@ (8006b18 <_printf_float+0x2dc>)
 8006a3c:	2301      	movs	r3, #1
 8006a3e:	4631      	mov	r1, r6
 8006a40:	4628      	mov	r0, r5
 8006a42:	47b8      	blx	r7
 8006a44:	3001      	adds	r0, #1
 8006a46:	f43f af54 	beq.w	80068f2 <_printf_float+0xb6>
 8006a4a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8006a4e:	4543      	cmp	r3, r8
 8006a50:	db02      	blt.n	8006a58 <_printf_float+0x21c>
 8006a52:	6823      	ldr	r3, [r4, #0]
 8006a54:	07d8      	lsls	r0, r3, #31
 8006a56:	d50f      	bpl.n	8006a78 <_printf_float+0x23c>
 8006a58:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006a5c:	4631      	mov	r1, r6
 8006a5e:	4628      	mov	r0, r5
 8006a60:	47b8      	blx	r7
 8006a62:	3001      	adds	r0, #1
 8006a64:	f43f af45 	beq.w	80068f2 <_printf_float+0xb6>
 8006a68:	f04f 0900 	mov.w	r9, #0
 8006a6c:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8006a70:	f104 0a1a 	add.w	sl, r4, #26
 8006a74:	45c8      	cmp	r8, r9
 8006a76:	dc09      	bgt.n	8006a8c <_printf_float+0x250>
 8006a78:	6823      	ldr	r3, [r4, #0]
 8006a7a:	079b      	lsls	r3, r3, #30
 8006a7c:	f100 8103 	bmi.w	8006c86 <_printf_float+0x44a>
 8006a80:	68e0      	ldr	r0, [r4, #12]
 8006a82:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006a84:	4298      	cmp	r0, r3
 8006a86:	bfb8      	it	lt
 8006a88:	4618      	movlt	r0, r3
 8006a8a:	e734      	b.n	80068f6 <_printf_float+0xba>
 8006a8c:	2301      	movs	r3, #1
 8006a8e:	4652      	mov	r2, sl
 8006a90:	4631      	mov	r1, r6
 8006a92:	4628      	mov	r0, r5
 8006a94:	47b8      	blx	r7
 8006a96:	3001      	adds	r0, #1
 8006a98:	f43f af2b 	beq.w	80068f2 <_printf_float+0xb6>
 8006a9c:	f109 0901 	add.w	r9, r9, #1
 8006aa0:	e7e8      	b.n	8006a74 <_printf_float+0x238>
 8006aa2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	dc39      	bgt.n	8006b1c <_printf_float+0x2e0>
 8006aa8:	4a1b      	ldr	r2, [pc, #108]	@ (8006b18 <_printf_float+0x2dc>)
 8006aaa:	2301      	movs	r3, #1
 8006aac:	4631      	mov	r1, r6
 8006aae:	4628      	mov	r0, r5
 8006ab0:	47b8      	blx	r7
 8006ab2:	3001      	adds	r0, #1
 8006ab4:	f43f af1d 	beq.w	80068f2 <_printf_float+0xb6>
 8006ab8:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8006abc:	ea59 0303 	orrs.w	r3, r9, r3
 8006ac0:	d102      	bne.n	8006ac8 <_printf_float+0x28c>
 8006ac2:	6823      	ldr	r3, [r4, #0]
 8006ac4:	07d9      	lsls	r1, r3, #31
 8006ac6:	d5d7      	bpl.n	8006a78 <_printf_float+0x23c>
 8006ac8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006acc:	4631      	mov	r1, r6
 8006ace:	4628      	mov	r0, r5
 8006ad0:	47b8      	blx	r7
 8006ad2:	3001      	adds	r0, #1
 8006ad4:	f43f af0d 	beq.w	80068f2 <_printf_float+0xb6>
 8006ad8:	f04f 0a00 	mov.w	sl, #0
 8006adc:	f104 0b1a 	add.w	fp, r4, #26
 8006ae0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ae2:	425b      	negs	r3, r3
 8006ae4:	4553      	cmp	r3, sl
 8006ae6:	dc01      	bgt.n	8006aec <_printf_float+0x2b0>
 8006ae8:	464b      	mov	r3, r9
 8006aea:	e793      	b.n	8006a14 <_printf_float+0x1d8>
 8006aec:	2301      	movs	r3, #1
 8006aee:	465a      	mov	r2, fp
 8006af0:	4631      	mov	r1, r6
 8006af2:	4628      	mov	r0, r5
 8006af4:	47b8      	blx	r7
 8006af6:	3001      	adds	r0, #1
 8006af8:	f43f aefb 	beq.w	80068f2 <_printf_float+0xb6>
 8006afc:	f10a 0a01 	add.w	sl, sl, #1
 8006b00:	e7ee      	b.n	8006ae0 <_printf_float+0x2a4>
 8006b02:	bf00      	nop
 8006b04:	7fefffff 	.word	0x7fefffff
 8006b08:	0800b064 	.word	0x0800b064
 8006b0c:	0800b068 	.word	0x0800b068
 8006b10:	0800b06c 	.word	0x0800b06c
 8006b14:	0800b070 	.word	0x0800b070
 8006b18:	0800b074 	.word	0x0800b074
 8006b1c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006b1e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006b22:	4553      	cmp	r3, sl
 8006b24:	bfa8      	it	ge
 8006b26:	4653      	movge	r3, sl
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	4699      	mov	r9, r3
 8006b2c:	dc36      	bgt.n	8006b9c <_printf_float+0x360>
 8006b2e:	f04f 0b00 	mov.w	fp, #0
 8006b32:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006b36:	f104 021a 	add.w	r2, r4, #26
 8006b3a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006b3c:	9306      	str	r3, [sp, #24]
 8006b3e:	eba3 0309 	sub.w	r3, r3, r9
 8006b42:	455b      	cmp	r3, fp
 8006b44:	dc31      	bgt.n	8006baa <_printf_float+0x36e>
 8006b46:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006b48:	459a      	cmp	sl, r3
 8006b4a:	dc3a      	bgt.n	8006bc2 <_printf_float+0x386>
 8006b4c:	6823      	ldr	r3, [r4, #0]
 8006b4e:	07da      	lsls	r2, r3, #31
 8006b50:	d437      	bmi.n	8006bc2 <_printf_float+0x386>
 8006b52:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006b54:	ebaa 0903 	sub.w	r9, sl, r3
 8006b58:	9b06      	ldr	r3, [sp, #24]
 8006b5a:	ebaa 0303 	sub.w	r3, sl, r3
 8006b5e:	4599      	cmp	r9, r3
 8006b60:	bfa8      	it	ge
 8006b62:	4699      	movge	r9, r3
 8006b64:	f1b9 0f00 	cmp.w	r9, #0
 8006b68:	dc33      	bgt.n	8006bd2 <_printf_float+0x396>
 8006b6a:	f04f 0800 	mov.w	r8, #0
 8006b6e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006b72:	f104 0b1a 	add.w	fp, r4, #26
 8006b76:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006b78:	ebaa 0303 	sub.w	r3, sl, r3
 8006b7c:	eba3 0309 	sub.w	r3, r3, r9
 8006b80:	4543      	cmp	r3, r8
 8006b82:	f77f af79 	ble.w	8006a78 <_printf_float+0x23c>
 8006b86:	2301      	movs	r3, #1
 8006b88:	465a      	mov	r2, fp
 8006b8a:	4631      	mov	r1, r6
 8006b8c:	4628      	mov	r0, r5
 8006b8e:	47b8      	blx	r7
 8006b90:	3001      	adds	r0, #1
 8006b92:	f43f aeae 	beq.w	80068f2 <_printf_float+0xb6>
 8006b96:	f108 0801 	add.w	r8, r8, #1
 8006b9a:	e7ec      	b.n	8006b76 <_printf_float+0x33a>
 8006b9c:	4642      	mov	r2, r8
 8006b9e:	4631      	mov	r1, r6
 8006ba0:	4628      	mov	r0, r5
 8006ba2:	47b8      	blx	r7
 8006ba4:	3001      	adds	r0, #1
 8006ba6:	d1c2      	bne.n	8006b2e <_printf_float+0x2f2>
 8006ba8:	e6a3      	b.n	80068f2 <_printf_float+0xb6>
 8006baa:	2301      	movs	r3, #1
 8006bac:	4631      	mov	r1, r6
 8006bae:	4628      	mov	r0, r5
 8006bb0:	9206      	str	r2, [sp, #24]
 8006bb2:	47b8      	blx	r7
 8006bb4:	3001      	adds	r0, #1
 8006bb6:	f43f ae9c 	beq.w	80068f2 <_printf_float+0xb6>
 8006bba:	9a06      	ldr	r2, [sp, #24]
 8006bbc:	f10b 0b01 	add.w	fp, fp, #1
 8006bc0:	e7bb      	b.n	8006b3a <_printf_float+0x2fe>
 8006bc2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006bc6:	4631      	mov	r1, r6
 8006bc8:	4628      	mov	r0, r5
 8006bca:	47b8      	blx	r7
 8006bcc:	3001      	adds	r0, #1
 8006bce:	d1c0      	bne.n	8006b52 <_printf_float+0x316>
 8006bd0:	e68f      	b.n	80068f2 <_printf_float+0xb6>
 8006bd2:	9a06      	ldr	r2, [sp, #24]
 8006bd4:	464b      	mov	r3, r9
 8006bd6:	4442      	add	r2, r8
 8006bd8:	4631      	mov	r1, r6
 8006bda:	4628      	mov	r0, r5
 8006bdc:	47b8      	blx	r7
 8006bde:	3001      	adds	r0, #1
 8006be0:	d1c3      	bne.n	8006b6a <_printf_float+0x32e>
 8006be2:	e686      	b.n	80068f2 <_printf_float+0xb6>
 8006be4:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006be8:	f1ba 0f01 	cmp.w	sl, #1
 8006bec:	dc01      	bgt.n	8006bf2 <_printf_float+0x3b6>
 8006bee:	07db      	lsls	r3, r3, #31
 8006bf0:	d536      	bpl.n	8006c60 <_printf_float+0x424>
 8006bf2:	2301      	movs	r3, #1
 8006bf4:	4642      	mov	r2, r8
 8006bf6:	4631      	mov	r1, r6
 8006bf8:	4628      	mov	r0, r5
 8006bfa:	47b8      	blx	r7
 8006bfc:	3001      	adds	r0, #1
 8006bfe:	f43f ae78 	beq.w	80068f2 <_printf_float+0xb6>
 8006c02:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006c06:	4631      	mov	r1, r6
 8006c08:	4628      	mov	r0, r5
 8006c0a:	47b8      	blx	r7
 8006c0c:	3001      	adds	r0, #1
 8006c0e:	f43f ae70 	beq.w	80068f2 <_printf_float+0xb6>
 8006c12:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006c16:	2200      	movs	r2, #0
 8006c18:	2300      	movs	r3, #0
 8006c1a:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8006c1e:	f7f9 ff53 	bl	8000ac8 <__aeabi_dcmpeq>
 8006c22:	b9c0      	cbnz	r0, 8006c56 <_printf_float+0x41a>
 8006c24:	4653      	mov	r3, sl
 8006c26:	f108 0201 	add.w	r2, r8, #1
 8006c2a:	4631      	mov	r1, r6
 8006c2c:	4628      	mov	r0, r5
 8006c2e:	47b8      	blx	r7
 8006c30:	3001      	adds	r0, #1
 8006c32:	d10c      	bne.n	8006c4e <_printf_float+0x412>
 8006c34:	e65d      	b.n	80068f2 <_printf_float+0xb6>
 8006c36:	2301      	movs	r3, #1
 8006c38:	465a      	mov	r2, fp
 8006c3a:	4631      	mov	r1, r6
 8006c3c:	4628      	mov	r0, r5
 8006c3e:	47b8      	blx	r7
 8006c40:	3001      	adds	r0, #1
 8006c42:	f43f ae56 	beq.w	80068f2 <_printf_float+0xb6>
 8006c46:	f108 0801 	add.w	r8, r8, #1
 8006c4a:	45d0      	cmp	r8, sl
 8006c4c:	dbf3      	blt.n	8006c36 <_printf_float+0x3fa>
 8006c4e:	464b      	mov	r3, r9
 8006c50:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006c54:	e6df      	b.n	8006a16 <_printf_float+0x1da>
 8006c56:	f04f 0800 	mov.w	r8, #0
 8006c5a:	f104 0b1a 	add.w	fp, r4, #26
 8006c5e:	e7f4      	b.n	8006c4a <_printf_float+0x40e>
 8006c60:	2301      	movs	r3, #1
 8006c62:	4642      	mov	r2, r8
 8006c64:	e7e1      	b.n	8006c2a <_printf_float+0x3ee>
 8006c66:	2301      	movs	r3, #1
 8006c68:	464a      	mov	r2, r9
 8006c6a:	4631      	mov	r1, r6
 8006c6c:	4628      	mov	r0, r5
 8006c6e:	47b8      	blx	r7
 8006c70:	3001      	adds	r0, #1
 8006c72:	f43f ae3e 	beq.w	80068f2 <_printf_float+0xb6>
 8006c76:	f108 0801 	add.w	r8, r8, #1
 8006c7a:	68e3      	ldr	r3, [r4, #12]
 8006c7c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006c7e:	1a5b      	subs	r3, r3, r1
 8006c80:	4543      	cmp	r3, r8
 8006c82:	dcf0      	bgt.n	8006c66 <_printf_float+0x42a>
 8006c84:	e6fc      	b.n	8006a80 <_printf_float+0x244>
 8006c86:	f04f 0800 	mov.w	r8, #0
 8006c8a:	f104 0919 	add.w	r9, r4, #25
 8006c8e:	e7f4      	b.n	8006c7a <_printf_float+0x43e>

08006c90 <_printf_common>:
 8006c90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006c94:	4616      	mov	r6, r2
 8006c96:	4698      	mov	r8, r3
 8006c98:	688a      	ldr	r2, [r1, #8]
 8006c9a:	690b      	ldr	r3, [r1, #16]
 8006c9c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006ca0:	4293      	cmp	r3, r2
 8006ca2:	bfb8      	it	lt
 8006ca4:	4613      	movlt	r3, r2
 8006ca6:	6033      	str	r3, [r6, #0]
 8006ca8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006cac:	4607      	mov	r7, r0
 8006cae:	460c      	mov	r4, r1
 8006cb0:	b10a      	cbz	r2, 8006cb6 <_printf_common+0x26>
 8006cb2:	3301      	adds	r3, #1
 8006cb4:	6033      	str	r3, [r6, #0]
 8006cb6:	6823      	ldr	r3, [r4, #0]
 8006cb8:	0699      	lsls	r1, r3, #26
 8006cba:	bf42      	ittt	mi
 8006cbc:	6833      	ldrmi	r3, [r6, #0]
 8006cbe:	3302      	addmi	r3, #2
 8006cc0:	6033      	strmi	r3, [r6, #0]
 8006cc2:	6825      	ldr	r5, [r4, #0]
 8006cc4:	f015 0506 	ands.w	r5, r5, #6
 8006cc8:	d106      	bne.n	8006cd8 <_printf_common+0x48>
 8006cca:	f104 0a19 	add.w	sl, r4, #25
 8006cce:	68e3      	ldr	r3, [r4, #12]
 8006cd0:	6832      	ldr	r2, [r6, #0]
 8006cd2:	1a9b      	subs	r3, r3, r2
 8006cd4:	42ab      	cmp	r3, r5
 8006cd6:	dc26      	bgt.n	8006d26 <_printf_common+0x96>
 8006cd8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006cdc:	6822      	ldr	r2, [r4, #0]
 8006cde:	3b00      	subs	r3, #0
 8006ce0:	bf18      	it	ne
 8006ce2:	2301      	movne	r3, #1
 8006ce4:	0692      	lsls	r2, r2, #26
 8006ce6:	d42b      	bmi.n	8006d40 <_printf_common+0xb0>
 8006ce8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006cec:	4641      	mov	r1, r8
 8006cee:	4638      	mov	r0, r7
 8006cf0:	47c8      	blx	r9
 8006cf2:	3001      	adds	r0, #1
 8006cf4:	d01e      	beq.n	8006d34 <_printf_common+0xa4>
 8006cf6:	6823      	ldr	r3, [r4, #0]
 8006cf8:	6922      	ldr	r2, [r4, #16]
 8006cfa:	f003 0306 	and.w	r3, r3, #6
 8006cfe:	2b04      	cmp	r3, #4
 8006d00:	bf02      	ittt	eq
 8006d02:	68e5      	ldreq	r5, [r4, #12]
 8006d04:	6833      	ldreq	r3, [r6, #0]
 8006d06:	1aed      	subeq	r5, r5, r3
 8006d08:	68a3      	ldr	r3, [r4, #8]
 8006d0a:	bf0c      	ite	eq
 8006d0c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006d10:	2500      	movne	r5, #0
 8006d12:	4293      	cmp	r3, r2
 8006d14:	bfc4      	itt	gt
 8006d16:	1a9b      	subgt	r3, r3, r2
 8006d18:	18ed      	addgt	r5, r5, r3
 8006d1a:	2600      	movs	r6, #0
 8006d1c:	341a      	adds	r4, #26
 8006d1e:	42b5      	cmp	r5, r6
 8006d20:	d11a      	bne.n	8006d58 <_printf_common+0xc8>
 8006d22:	2000      	movs	r0, #0
 8006d24:	e008      	b.n	8006d38 <_printf_common+0xa8>
 8006d26:	2301      	movs	r3, #1
 8006d28:	4652      	mov	r2, sl
 8006d2a:	4641      	mov	r1, r8
 8006d2c:	4638      	mov	r0, r7
 8006d2e:	47c8      	blx	r9
 8006d30:	3001      	adds	r0, #1
 8006d32:	d103      	bne.n	8006d3c <_printf_common+0xac>
 8006d34:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006d38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006d3c:	3501      	adds	r5, #1
 8006d3e:	e7c6      	b.n	8006cce <_printf_common+0x3e>
 8006d40:	18e1      	adds	r1, r4, r3
 8006d42:	1c5a      	adds	r2, r3, #1
 8006d44:	2030      	movs	r0, #48	@ 0x30
 8006d46:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006d4a:	4422      	add	r2, r4
 8006d4c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006d50:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006d54:	3302      	adds	r3, #2
 8006d56:	e7c7      	b.n	8006ce8 <_printf_common+0x58>
 8006d58:	2301      	movs	r3, #1
 8006d5a:	4622      	mov	r2, r4
 8006d5c:	4641      	mov	r1, r8
 8006d5e:	4638      	mov	r0, r7
 8006d60:	47c8      	blx	r9
 8006d62:	3001      	adds	r0, #1
 8006d64:	d0e6      	beq.n	8006d34 <_printf_common+0xa4>
 8006d66:	3601      	adds	r6, #1
 8006d68:	e7d9      	b.n	8006d1e <_printf_common+0x8e>
	...

08006d6c <_printf_i>:
 8006d6c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006d70:	7e0f      	ldrb	r7, [r1, #24]
 8006d72:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006d74:	2f78      	cmp	r7, #120	@ 0x78
 8006d76:	4691      	mov	r9, r2
 8006d78:	4680      	mov	r8, r0
 8006d7a:	460c      	mov	r4, r1
 8006d7c:	469a      	mov	sl, r3
 8006d7e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006d82:	d807      	bhi.n	8006d94 <_printf_i+0x28>
 8006d84:	2f62      	cmp	r7, #98	@ 0x62
 8006d86:	d80a      	bhi.n	8006d9e <_printf_i+0x32>
 8006d88:	2f00      	cmp	r7, #0
 8006d8a:	f000 80d2 	beq.w	8006f32 <_printf_i+0x1c6>
 8006d8e:	2f58      	cmp	r7, #88	@ 0x58
 8006d90:	f000 80b9 	beq.w	8006f06 <_printf_i+0x19a>
 8006d94:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006d98:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006d9c:	e03a      	b.n	8006e14 <_printf_i+0xa8>
 8006d9e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006da2:	2b15      	cmp	r3, #21
 8006da4:	d8f6      	bhi.n	8006d94 <_printf_i+0x28>
 8006da6:	a101      	add	r1, pc, #4	@ (adr r1, 8006dac <_printf_i+0x40>)
 8006da8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006dac:	08006e05 	.word	0x08006e05
 8006db0:	08006e19 	.word	0x08006e19
 8006db4:	08006d95 	.word	0x08006d95
 8006db8:	08006d95 	.word	0x08006d95
 8006dbc:	08006d95 	.word	0x08006d95
 8006dc0:	08006d95 	.word	0x08006d95
 8006dc4:	08006e19 	.word	0x08006e19
 8006dc8:	08006d95 	.word	0x08006d95
 8006dcc:	08006d95 	.word	0x08006d95
 8006dd0:	08006d95 	.word	0x08006d95
 8006dd4:	08006d95 	.word	0x08006d95
 8006dd8:	08006f19 	.word	0x08006f19
 8006ddc:	08006e43 	.word	0x08006e43
 8006de0:	08006ed3 	.word	0x08006ed3
 8006de4:	08006d95 	.word	0x08006d95
 8006de8:	08006d95 	.word	0x08006d95
 8006dec:	08006f3b 	.word	0x08006f3b
 8006df0:	08006d95 	.word	0x08006d95
 8006df4:	08006e43 	.word	0x08006e43
 8006df8:	08006d95 	.word	0x08006d95
 8006dfc:	08006d95 	.word	0x08006d95
 8006e00:	08006edb 	.word	0x08006edb
 8006e04:	6833      	ldr	r3, [r6, #0]
 8006e06:	1d1a      	adds	r2, r3, #4
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	6032      	str	r2, [r6, #0]
 8006e0c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006e10:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006e14:	2301      	movs	r3, #1
 8006e16:	e09d      	b.n	8006f54 <_printf_i+0x1e8>
 8006e18:	6833      	ldr	r3, [r6, #0]
 8006e1a:	6820      	ldr	r0, [r4, #0]
 8006e1c:	1d19      	adds	r1, r3, #4
 8006e1e:	6031      	str	r1, [r6, #0]
 8006e20:	0606      	lsls	r6, r0, #24
 8006e22:	d501      	bpl.n	8006e28 <_printf_i+0xbc>
 8006e24:	681d      	ldr	r5, [r3, #0]
 8006e26:	e003      	b.n	8006e30 <_printf_i+0xc4>
 8006e28:	0645      	lsls	r5, r0, #25
 8006e2a:	d5fb      	bpl.n	8006e24 <_printf_i+0xb8>
 8006e2c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006e30:	2d00      	cmp	r5, #0
 8006e32:	da03      	bge.n	8006e3c <_printf_i+0xd0>
 8006e34:	232d      	movs	r3, #45	@ 0x2d
 8006e36:	426d      	negs	r5, r5
 8006e38:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006e3c:	4859      	ldr	r0, [pc, #356]	@ (8006fa4 <_printf_i+0x238>)
 8006e3e:	230a      	movs	r3, #10
 8006e40:	e011      	b.n	8006e66 <_printf_i+0xfa>
 8006e42:	6821      	ldr	r1, [r4, #0]
 8006e44:	6833      	ldr	r3, [r6, #0]
 8006e46:	0608      	lsls	r0, r1, #24
 8006e48:	f853 5b04 	ldr.w	r5, [r3], #4
 8006e4c:	d402      	bmi.n	8006e54 <_printf_i+0xe8>
 8006e4e:	0649      	lsls	r1, r1, #25
 8006e50:	bf48      	it	mi
 8006e52:	b2ad      	uxthmi	r5, r5
 8006e54:	2f6f      	cmp	r7, #111	@ 0x6f
 8006e56:	4853      	ldr	r0, [pc, #332]	@ (8006fa4 <_printf_i+0x238>)
 8006e58:	6033      	str	r3, [r6, #0]
 8006e5a:	bf14      	ite	ne
 8006e5c:	230a      	movne	r3, #10
 8006e5e:	2308      	moveq	r3, #8
 8006e60:	2100      	movs	r1, #0
 8006e62:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006e66:	6866      	ldr	r6, [r4, #4]
 8006e68:	60a6      	str	r6, [r4, #8]
 8006e6a:	2e00      	cmp	r6, #0
 8006e6c:	bfa2      	ittt	ge
 8006e6e:	6821      	ldrge	r1, [r4, #0]
 8006e70:	f021 0104 	bicge.w	r1, r1, #4
 8006e74:	6021      	strge	r1, [r4, #0]
 8006e76:	b90d      	cbnz	r5, 8006e7c <_printf_i+0x110>
 8006e78:	2e00      	cmp	r6, #0
 8006e7a:	d04b      	beq.n	8006f14 <_printf_i+0x1a8>
 8006e7c:	4616      	mov	r6, r2
 8006e7e:	fbb5 f1f3 	udiv	r1, r5, r3
 8006e82:	fb03 5711 	mls	r7, r3, r1, r5
 8006e86:	5dc7      	ldrb	r7, [r0, r7]
 8006e88:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006e8c:	462f      	mov	r7, r5
 8006e8e:	42bb      	cmp	r3, r7
 8006e90:	460d      	mov	r5, r1
 8006e92:	d9f4      	bls.n	8006e7e <_printf_i+0x112>
 8006e94:	2b08      	cmp	r3, #8
 8006e96:	d10b      	bne.n	8006eb0 <_printf_i+0x144>
 8006e98:	6823      	ldr	r3, [r4, #0]
 8006e9a:	07df      	lsls	r7, r3, #31
 8006e9c:	d508      	bpl.n	8006eb0 <_printf_i+0x144>
 8006e9e:	6923      	ldr	r3, [r4, #16]
 8006ea0:	6861      	ldr	r1, [r4, #4]
 8006ea2:	4299      	cmp	r1, r3
 8006ea4:	bfde      	ittt	le
 8006ea6:	2330      	movle	r3, #48	@ 0x30
 8006ea8:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006eac:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8006eb0:	1b92      	subs	r2, r2, r6
 8006eb2:	6122      	str	r2, [r4, #16]
 8006eb4:	f8cd a000 	str.w	sl, [sp]
 8006eb8:	464b      	mov	r3, r9
 8006eba:	aa03      	add	r2, sp, #12
 8006ebc:	4621      	mov	r1, r4
 8006ebe:	4640      	mov	r0, r8
 8006ec0:	f7ff fee6 	bl	8006c90 <_printf_common>
 8006ec4:	3001      	adds	r0, #1
 8006ec6:	d14a      	bne.n	8006f5e <_printf_i+0x1f2>
 8006ec8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006ecc:	b004      	add	sp, #16
 8006ece:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006ed2:	6823      	ldr	r3, [r4, #0]
 8006ed4:	f043 0320 	orr.w	r3, r3, #32
 8006ed8:	6023      	str	r3, [r4, #0]
 8006eda:	4833      	ldr	r0, [pc, #204]	@ (8006fa8 <_printf_i+0x23c>)
 8006edc:	2778      	movs	r7, #120	@ 0x78
 8006ede:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006ee2:	6823      	ldr	r3, [r4, #0]
 8006ee4:	6831      	ldr	r1, [r6, #0]
 8006ee6:	061f      	lsls	r7, r3, #24
 8006ee8:	f851 5b04 	ldr.w	r5, [r1], #4
 8006eec:	d402      	bmi.n	8006ef4 <_printf_i+0x188>
 8006eee:	065f      	lsls	r7, r3, #25
 8006ef0:	bf48      	it	mi
 8006ef2:	b2ad      	uxthmi	r5, r5
 8006ef4:	6031      	str	r1, [r6, #0]
 8006ef6:	07d9      	lsls	r1, r3, #31
 8006ef8:	bf44      	itt	mi
 8006efa:	f043 0320 	orrmi.w	r3, r3, #32
 8006efe:	6023      	strmi	r3, [r4, #0]
 8006f00:	b11d      	cbz	r5, 8006f0a <_printf_i+0x19e>
 8006f02:	2310      	movs	r3, #16
 8006f04:	e7ac      	b.n	8006e60 <_printf_i+0xf4>
 8006f06:	4827      	ldr	r0, [pc, #156]	@ (8006fa4 <_printf_i+0x238>)
 8006f08:	e7e9      	b.n	8006ede <_printf_i+0x172>
 8006f0a:	6823      	ldr	r3, [r4, #0]
 8006f0c:	f023 0320 	bic.w	r3, r3, #32
 8006f10:	6023      	str	r3, [r4, #0]
 8006f12:	e7f6      	b.n	8006f02 <_printf_i+0x196>
 8006f14:	4616      	mov	r6, r2
 8006f16:	e7bd      	b.n	8006e94 <_printf_i+0x128>
 8006f18:	6833      	ldr	r3, [r6, #0]
 8006f1a:	6825      	ldr	r5, [r4, #0]
 8006f1c:	6961      	ldr	r1, [r4, #20]
 8006f1e:	1d18      	adds	r0, r3, #4
 8006f20:	6030      	str	r0, [r6, #0]
 8006f22:	062e      	lsls	r6, r5, #24
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	d501      	bpl.n	8006f2c <_printf_i+0x1c0>
 8006f28:	6019      	str	r1, [r3, #0]
 8006f2a:	e002      	b.n	8006f32 <_printf_i+0x1c6>
 8006f2c:	0668      	lsls	r0, r5, #25
 8006f2e:	d5fb      	bpl.n	8006f28 <_printf_i+0x1bc>
 8006f30:	8019      	strh	r1, [r3, #0]
 8006f32:	2300      	movs	r3, #0
 8006f34:	6123      	str	r3, [r4, #16]
 8006f36:	4616      	mov	r6, r2
 8006f38:	e7bc      	b.n	8006eb4 <_printf_i+0x148>
 8006f3a:	6833      	ldr	r3, [r6, #0]
 8006f3c:	1d1a      	adds	r2, r3, #4
 8006f3e:	6032      	str	r2, [r6, #0]
 8006f40:	681e      	ldr	r6, [r3, #0]
 8006f42:	6862      	ldr	r2, [r4, #4]
 8006f44:	2100      	movs	r1, #0
 8006f46:	4630      	mov	r0, r6
 8006f48:	f7f9 f942 	bl	80001d0 <memchr>
 8006f4c:	b108      	cbz	r0, 8006f52 <_printf_i+0x1e6>
 8006f4e:	1b80      	subs	r0, r0, r6
 8006f50:	6060      	str	r0, [r4, #4]
 8006f52:	6863      	ldr	r3, [r4, #4]
 8006f54:	6123      	str	r3, [r4, #16]
 8006f56:	2300      	movs	r3, #0
 8006f58:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006f5c:	e7aa      	b.n	8006eb4 <_printf_i+0x148>
 8006f5e:	6923      	ldr	r3, [r4, #16]
 8006f60:	4632      	mov	r2, r6
 8006f62:	4649      	mov	r1, r9
 8006f64:	4640      	mov	r0, r8
 8006f66:	47d0      	blx	sl
 8006f68:	3001      	adds	r0, #1
 8006f6a:	d0ad      	beq.n	8006ec8 <_printf_i+0x15c>
 8006f6c:	6823      	ldr	r3, [r4, #0]
 8006f6e:	079b      	lsls	r3, r3, #30
 8006f70:	d413      	bmi.n	8006f9a <_printf_i+0x22e>
 8006f72:	68e0      	ldr	r0, [r4, #12]
 8006f74:	9b03      	ldr	r3, [sp, #12]
 8006f76:	4298      	cmp	r0, r3
 8006f78:	bfb8      	it	lt
 8006f7a:	4618      	movlt	r0, r3
 8006f7c:	e7a6      	b.n	8006ecc <_printf_i+0x160>
 8006f7e:	2301      	movs	r3, #1
 8006f80:	4632      	mov	r2, r6
 8006f82:	4649      	mov	r1, r9
 8006f84:	4640      	mov	r0, r8
 8006f86:	47d0      	blx	sl
 8006f88:	3001      	adds	r0, #1
 8006f8a:	d09d      	beq.n	8006ec8 <_printf_i+0x15c>
 8006f8c:	3501      	adds	r5, #1
 8006f8e:	68e3      	ldr	r3, [r4, #12]
 8006f90:	9903      	ldr	r1, [sp, #12]
 8006f92:	1a5b      	subs	r3, r3, r1
 8006f94:	42ab      	cmp	r3, r5
 8006f96:	dcf2      	bgt.n	8006f7e <_printf_i+0x212>
 8006f98:	e7eb      	b.n	8006f72 <_printf_i+0x206>
 8006f9a:	2500      	movs	r5, #0
 8006f9c:	f104 0619 	add.w	r6, r4, #25
 8006fa0:	e7f5      	b.n	8006f8e <_printf_i+0x222>
 8006fa2:	bf00      	nop
 8006fa4:	0800b076 	.word	0x0800b076
 8006fa8:	0800b087 	.word	0x0800b087

08006fac <_scanf_float>:
 8006fac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006fb0:	b087      	sub	sp, #28
 8006fb2:	4617      	mov	r7, r2
 8006fb4:	9303      	str	r3, [sp, #12]
 8006fb6:	688b      	ldr	r3, [r1, #8]
 8006fb8:	1e5a      	subs	r2, r3, #1
 8006fba:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8006fbe:	bf81      	itttt	hi
 8006fc0:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8006fc4:	eb03 0b05 	addhi.w	fp, r3, r5
 8006fc8:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8006fcc:	608b      	strhi	r3, [r1, #8]
 8006fce:	680b      	ldr	r3, [r1, #0]
 8006fd0:	460a      	mov	r2, r1
 8006fd2:	f04f 0500 	mov.w	r5, #0
 8006fd6:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8006fda:	f842 3b1c 	str.w	r3, [r2], #28
 8006fde:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8006fe2:	4680      	mov	r8, r0
 8006fe4:	460c      	mov	r4, r1
 8006fe6:	bf98      	it	ls
 8006fe8:	f04f 0b00 	movls.w	fp, #0
 8006fec:	9201      	str	r2, [sp, #4]
 8006fee:	4616      	mov	r6, r2
 8006ff0:	46aa      	mov	sl, r5
 8006ff2:	46a9      	mov	r9, r5
 8006ff4:	9502      	str	r5, [sp, #8]
 8006ff6:	68a2      	ldr	r2, [r4, #8]
 8006ff8:	b152      	cbz	r2, 8007010 <_scanf_float+0x64>
 8006ffa:	683b      	ldr	r3, [r7, #0]
 8006ffc:	781b      	ldrb	r3, [r3, #0]
 8006ffe:	2b4e      	cmp	r3, #78	@ 0x4e
 8007000:	d864      	bhi.n	80070cc <_scanf_float+0x120>
 8007002:	2b40      	cmp	r3, #64	@ 0x40
 8007004:	d83c      	bhi.n	8007080 <_scanf_float+0xd4>
 8007006:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800700a:	b2c8      	uxtb	r0, r1
 800700c:	280e      	cmp	r0, #14
 800700e:	d93a      	bls.n	8007086 <_scanf_float+0xda>
 8007010:	f1b9 0f00 	cmp.w	r9, #0
 8007014:	d003      	beq.n	800701e <_scanf_float+0x72>
 8007016:	6823      	ldr	r3, [r4, #0]
 8007018:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800701c:	6023      	str	r3, [r4, #0]
 800701e:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8007022:	f1ba 0f01 	cmp.w	sl, #1
 8007026:	f200 8117 	bhi.w	8007258 <_scanf_float+0x2ac>
 800702a:	9b01      	ldr	r3, [sp, #4]
 800702c:	429e      	cmp	r6, r3
 800702e:	f200 8108 	bhi.w	8007242 <_scanf_float+0x296>
 8007032:	2001      	movs	r0, #1
 8007034:	b007      	add	sp, #28
 8007036:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800703a:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800703e:	2a0d      	cmp	r2, #13
 8007040:	d8e6      	bhi.n	8007010 <_scanf_float+0x64>
 8007042:	a101      	add	r1, pc, #4	@ (adr r1, 8007048 <_scanf_float+0x9c>)
 8007044:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8007048:	0800718f 	.word	0x0800718f
 800704c:	08007011 	.word	0x08007011
 8007050:	08007011 	.word	0x08007011
 8007054:	08007011 	.word	0x08007011
 8007058:	080071ef 	.word	0x080071ef
 800705c:	080071c7 	.word	0x080071c7
 8007060:	08007011 	.word	0x08007011
 8007064:	08007011 	.word	0x08007011
 8007068:	0800719d 	.word	0x0800719d
 800706c:	08007011 	.word	0x08007011
 8007070:	08007011 	.word	0x08007011
 8007074:	08007011 	.word	0x08007011
 8007078:	08007011 	.word	0x08007011
 800707c:	08007155 	.word	0x08007155
 8007080:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8007084:	e7db      	b.n	800703e <_scanf_float+0x92>
 8007086:	290e      	cmp	r1, #14
 8007088:	d8c2      	bhi.n	8007010 <_scanf_float+0x64>
 800708a:	a001      	add	r0, pc, #4	@ (adr r0, 8007090 <_scanf_float+0xe4>)
 800708c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8007090:	08007145 	.word	0x08007145
 8007094:	08007011 	.word	0x08007011
 8007098:	08007145 	.word	0x08007145
 800709c:	080071db 	.word	0x080071db
 80070a0:	08007011 	.word	0x08007011
 80070a4:	080070ed 	.word	0x080070ed
 80070a8:	0800712b 	.word	0x0800712b
 80070ac:	0800712b 	.word	0x0800712b
 80070b0:	0800712b 	.word	0x0800712b
 80070b4:	0800712b 	.word	0x0800712b
 80070b8:	0800712b 	.word	0x0800712b
 80070bc:	0800712b 	.word	0x0800712b
 80070c0:	0800712b 	.word	0x0800712b
 80070c4:	0800712b 	.word	0x0800712b
 80070c8:	0800712b 	.word	0x0800712b
 80070cc:	2b6e      	cmp	r3, #110	@ 0x6e
 80070ce:	d809      	bhi.n	80070e4 <_scanf_float+0x138>
 80070d0:	2b60      	cmp	r3, #96	@ 0x60
 80070d2:	d8b2      	bhi.n	800703a <_scanf_float+0x8e>
 80070d4:	2b54      	cmp	r3, #84	@ 0x54
 80070d6:	d07b      	beq.n	80071d0 <_scanf_float+0x224>
 80070d8:	2b59      	cmp	r3, #89	@ 0x59
 80070da:	d199      	bne.n	8007010 <_scanf_float+0x64>
 80070dc:	2d07      	cmp	r5, #7
 80070de:	d197      	bne.n	8007010 <_scanf_float+0x64>
 80070e0:	2508      	movs	r5, #8
 80070e2:	e02c      	b.n	800713e <_scanf_float+0x192>
 80070e4:	2b74      	cmp	r3, #116	@ 0x74
 80070e6:	d073      	beq.n	80071d0 <_scanf_float+0x224>
 80070e8:	2b79      	cmp	r3, #121	@ 0x79
 80070ea:	e7f6      	b.n	80070da <_scanf_float+0x12e>
 80070ec:	6821      	ldr	r1, [r4, #0]
 80070ee:	05c8      	lsls	r0, r1, #23
 80070f0:	d51b      	bpl.n	800712a <_scanf_float+0x17e>
 80070f2:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 80070f6:	6021      	str	r1, [r4, #0]
 80070f8:	f109 0901 	add.w	r9, r9, #1
 80070fc:	f1bb 0f00 	cmp.w	fp, #0
 8007100:	d003      	beq.n	800710a <_scanf_float+0x15e>
 8007102:	3201      	adds	r2, #1
 8007104:	f10b 3bff 	add.w	fp, fp, #4294967295	@ 0xffffffff
 8007108:	60a2      	str	r2, [r4, #8]
 800710a:	68a3      	ldr	r3, [r4, #8]
 800710c:	3b01      	subs	r3, #1
 800710e:	60a3      	str	r3, [r4, #8]
 8007110:	6923      	ldr	r3, [r4, #16]
 8007112:	3301      	adds	r3, #1
 8007114:	6123      	str	r3, [r4, #16]
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	3b01      	subs	r3, #1
 800711a:	2b00      	cmp	r3, #0
 800711c:	607b      	str	r3, [r7, #4]
 800711e:	f340 8087 	ble.w	8007230 <_scanf_float+0x284>
 8007122:	683b      	ldr	r3, [r7, #0]
 8007124:	3301      	adds	r3, #1
 8007126:	603b      	str	r3, [r7, #0]
 8007128:	e765      	b.n	8006ff6 <_scanf_float+0x4a>
 800712a:	eb1a 0105 	adds.w	r1, sl, r5
 800712e:	f47f af6f 	bne.w	8007010 <_scanf_float+0x64>
 8007132:	6822      	ldr	r2, [r4, #0]
 8007134:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8007138:	6022      	str	r2, [r4, #0]
 800713a:	460d      	mov	r5, r1
 800713c:	468a      	mov	sl, r1
 800713e:	f806 3b01 	strb.w	r3, [r6], #1
 8007142:	e7e2      	b.n	800710a <_scanf_float+0x15e>
 8007144:	6822      	ldr	r2, [r4, #0]
 8007146:	0610      	lsls	r0, r2, #24
 8007148:	f57f af62 	bpl.w	8007010 <_scanf_float+0x64>
 800714c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007150:	6022      	str	r2, [r4, #0]
 8007152:	e7f4      	b.n	800713e <_scanf_float+0x192>
 8007154:	f1ba 0f00 	cmp.w	sl, #0
 8007158:	d10e      	bne.n	8007178 <_scanf_float+0x1cc>
 800715a:	f1b9 0f00 	cmp.w	r9, #0
 800715e:	d10e      	bne.n	800717e <_scanf_float+0x1d2>
 8007160:	6822      	ldr	r2, [r4, #0]
 8007162:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8007166:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800716a:	d108      	bne.n	800717e <_scanf_float+0x1d2>
 800716c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8007170:	6022      	str	r2, [r4, #0]
 8007172:	f04f 0a01 	mov.w	sl, #1
 8007176:	e7e2      	b.n	800713e <_scanf_float+0x192>
 8007178:	f1ba 0f02 	cmp.w	sl, #2
 800717c:	d055      	beq.n	800722a <_scanf_float+0x27e>
 800717e:	2d01      	cmp	r5, #1
 8007180:	d002      	beq.n	8007188 <_scanf_float+0x1dc>
 8007182:	2d04      	cmp	r5, #4
 8007184:	f47f af44 	bne.w	8007010 <_scanf_float+0x64>
 8007188:	3501      	adds	r5, #1
 800718a:	b2ed      	uxtb	r5, r5
 800718c:	e7d7      	b.n	800713e <_scanf_float+0x192>
 800718e:	f1ba 0f01 	cmp.w	sl, #1
 8007192:	f47f af3d 	bne.w	8007010 <_scanf_float+0x64>
 8007196:	f04f 0a02 	mov.w	sl, #2
 800719a:	e7d0      	b.n	800713e <_scanf_float+0x192>
 800719c:	b97d      	cbnz	r5, 80071be <_scanf_float+0x212>
 800719e:	f1b9 0f00 	cmp.w	r9, #0
 80071a2:	f47f af38 	bne.w	8007016 <_scanf_float+0x6a>
 80071a6:	6822      	ldr	r2, [r4, #0]
 80071a8:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80071ac:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80071b0:	f040 8108 	bne.w	80073c4 <_scanf_float+0x418>
 80071b4:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80071b8:	6022      	str	r2, [r4, #0]
 80071ba:	2501      	movs	r5, #1
 80071bc:	e7bf      	b.n	800713e <_scanf_float+0x192>
 80071be:	2d03      	cmp	r5, #3
 80071c0:	d0e2      	beq.n	8007188 <_scanf_float+0x1dc>
 80071c2:	2d05      	cmp	r5, #5
 80071c4:	e7de      	b.n	8007184 <_scanf_float+0x1d8>
 80071c6:	2d02      	cmp	r5, #2
 80071c8:	f47f af22 	bne.w	8007010 <_scanf_float+0x64>
 80071cc:	2503      	movs	r5, #3
 80071ce:	e7b6      	b.n	800713e <_scanf_float+0x192>
 80071d0:	2d06      	cmp	r5, #6
 80071d2:	f47f af1d 	bne.w	8007010 <_scanf_float+0x64>
 80071d6:	2507      	movs	r5, #7
 80071d8:	e7b1      	b.n	800713e <_scanf_float+0x192>
 80071da:	6822      	ldr	r2, [r4, #0]
 80071dc:	0591      	lsls	r1, r2, #22
 80071de:	f57f af17 	bpl.w	8007010 <_scanf_float+0x64>
 80071e2:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 80071e6:	6022      	str	r2, [r4, #0]
 80071e8:	f8cd 9008 	str.w	r9, [sp, #8]
 80071ec:	e7a7      	b.n	800713e <_scanf_float+0x192>
 80071ee:	6822      	ldr	r2, [r4, #0]
 80071f0:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 80071f4:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80071f8:	d006      	beq.n	8007208 <_scanf_float+0x25c>
 80071fa:	0550      	lsls	r0, r2, #21
 80071fc:	f57f af08 	bpl.w	8007010 <_scanf_float+0x64>
 8007200:	f1b9 0f00 	cmp.w	r9, #0
 8007204:	f000 80de 	beq.w	80073c4 <_scanf_float+0x418>
 8007208:	0591      	lsls	r1, r2, #22
 800720a:	bf58      	it	pl
 800720c:	9902      	ldrpl	r1, [sp, #8]
 800720e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8007212:	bf58      	it	pl
 8007214:	eba9 0101 	subpl.w	r1, r9, r1
 8007218:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800721c:	bf58      	it	pl
 800721e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8007222:	6022      	str	r2, [r4, #0]
 8007224:	f04f 0900 	mov.w	r9, #0
 8007228:	e789      	b.n	800713e <_scanf_float+0x192>
 800722a:	f04f 0a03 	mov.w	sl, #3
 800722e:	e786      	b.n	800713e <_scanf_float+0x192>
 8007230:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8007234:	4639      	mov	r1, r7
 8007236:	4640      	mov	r0, r8
 8007238:	4798      	blx	r3
 800723a:	2800      	cmp	r0, #0
 800723c:	f43f aedb 	beq.w	8006ff6 <_scanf_float+0x4a>
 8007240:	e6e6      	b.n	8007010 <_scanf_float+0x64>
 8007242:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007246:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800724a:	463a      	mov	r2, r7
 800724c:	4640      	mov	r0, r8
 800724e:	4798      	blx	r3
 8007250:	6923      	ldr	r3, [r4, #16]
 8007252:	3b01      	subs	r3, #1
 8007254:	6123      	str	r3, [r4, #16]
 8007256:	e6e8      	b.n	800702a <_scanf_float+0x7e>
 8007258:	1e6b      	subs	r3, r5, #1
 800725a:	2b06      	cmp	r3, #6
 800725c:	d824      	bhi.n	80072a8 <_scanf_float+0x2fc>
 800725e:	2d02      	cmp	r5, #2
 8007260:	d836      	bhi.n	80072d0 <_scanf_float+0x324>
 8007262:	9b01      	ldr	r3, [sp, #4]
 8007264:	429e      	cmp	r6, r3
 8007266:	f67f aee4 	bls.w	8007032 <_scanf_float+0x86>
 800726a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800726e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007272:	463a      	mov	r2, r7
 8007274:	4640      	mov	r0, r8
 8007276:	4798      	blx	r3
 8007278:	6923      	ldr	r3, [r4, #16]
 800727a:	3b01      	subs	r3, #1
 800727c:	6123      	str	r3, [r4, #16]
 800727e:	e7f0      	b.n	8007262 <_scanf_float+0x2b6>
 8007280:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007284:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8007288:	463a      	mov	r2, r7
 800728a:	4640      	mov	r0, r8
 800728c:	4798      	blx	r3
 800728e:	6923      	ldr	r3, [r4, #16]
 8007290:	3b01      	subs	r3, #1
 8007292:	6123      	str	r3, [r4, #16]
 8007294:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8007298:	fa5f fa8a 	uxtb.w	sl, sl
 800729c:	f1ba 0f02 	cmp.w	sl, #2
 80072a0:	d1ee      	bne.n	8007280 <_scanf_float+0x2d4>
 80072a2:	3d03      	subs	r5, #3
 80072a4:	b2ed      	uxtb	r5, r5
 80072a6:	1b76      	subs	r6, r6, r5
 80072a8:	6823      	ldr	r3, [r4, #0]
 80072aa:	05da      	lsls	r2, r3, #23
 80072ac:	d530      	bpl.n	8007310 <_scanf_float+0x364>
 80072ae:	055b      	lsls	r3, r3, #21
 80072b0:	d511      	bpl.n	80072d6 <_scanf_float+0x32a>
 80072b2:	9b01      	ldr	r3, [sp, #4]
 80072b4:	429e      	cmp	r6, r3
 80072b6:	f67f aebc 	bls.w	8007032 <_scanf_float+0x86>
 80072ba:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80072be:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80072c2:	463a      	mov	r2, r7
 80072c4:	4640      	mov	r0, r8
 80072c6:	4798      	blx	r3
 80072c8:	6923      	ldr	r3, [r4, #16]
 80072ca:	3b01      	subs	r3, #1
 80072cc:	6123      	str	r3, [r4, #16]
 80072ce:	e7f0      	b.n	80072b2 <_scanf_float+0x306>
 80072d0:	46aa      	mov	sl, r5
 80072d2:	46b3      	mov	fp, r6
 80072d4:	e7de      	b.n	8007294 <_scanf_float+0x2e8>
 80072d6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80072da:	6923      	ldr	r3, [r4, #16]
 80072dc:	2965      	cmp	r1, #101	@ 0x65
 80072de:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 80072e2:	f106 35ff 	add.w	r5, r6, #4294967295	@ 0xffffffff
 80072e6:	6123      	str	r3, [r4, #16]
 80072e8:	d00c      	beq.n	8007304 <_scanf_float+0x358>
 80072ea:	2945      	cmp	r1, #69	@ 0x45
 80072ec:	d00a      	beq.n	8007304 <_scanf_float+0x358>
 80072ee:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80072f2:	463a      	mov	r2, r7
 80072f4:	4640      	mov	r0, r8
 80072f6:	4798      	blx	r3
 80072f8:	6923      	ldr	r3, [r4, #16]
 80072fa:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80072fe:	3b01      	subs	r3, #1
 8007300:	1eb5      	subs	r5, r6, #2
 8007302:	6123      	str	r3, [r4, #16]
 8007304:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007308:	463a      	mov	r2, r7
 800730a:	4640      	mov	r0, r8
 800730c:	4798      	blx	r3
 800730e:	462e      	mov	r6, r5
 8007310:	6822      	ldr	r2, [r4, #0]
 8007312:	f012 0210 	ands.w	r2, r2, #16
 8007316:	d001      	beq.n	800731c <_scanf_float+0x370>
 8007318:	2000      	movs	r0, #0
 800731a:	e68b      	b.n	8007034 <_scanf_float+0x88>
 800731c:	7032      	strb	r2, [r6, #0]
 800731e:	6823      	ldr	r3, [r4, #0]
 8007320:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8007324:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007328:	d11c      	bne.n	8007364 <_scanf_float+0x3b8>
 800732a:	9b02      	ldr	r3, [sp, #8]
 800732c:	454b      	cmp	r3, r9
 800732e:	eba3 0209 	sub.w	r2, r3, r9
 8007332:	d123      	bne.n	800737c <_scanf_float+0x3d0>
 8007334:	9901      	ldr	r1, [sp, #4]
 8007336:	2200      	movs	r2, #0
 8007338:	4640      	mov	r0, r8
 800733a:	f000 ff11 	bl	8008160 <_strtod_r>
 800733e:	9b03      	ldr	r3, [sp, #12]
 8007340:	6821      	ldr	r1, [r4, #0]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	f011 0f02 	tst.w	r1, #2
 8007348:	ec57 6b10 	vmov	r6, r7, d0
 800734c:	f103 0204 	add.w	r2, r3, #4
 8007350:	d01f      	beq.n	8007392 <_scanf_float+0x3e6>
 8007352:	9903      	ldr	r1, [sp, #12]
 8007354:	600a      	str	r2, [r1, #0]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	e9c3 6700 	strd	r6, r7, [r3]
 800735c:	68e3      	ldr	r3, [r4, #12]
 800735e:	3301      	adds	r3, #1
 8007360:	60e3      	str	r3, [r4, #12]
 8007362:	e7d9      	b.n	8007318 <_scanf_float+0x36c>
 8007364:	9b04      	ldr	r3, [sp, #16]
 8007366:	2b00      	cmp	r3, #0
 8007368:	d0e4      	beq.n	8007334 <_scanf_float+0x388>
 800736a:	9905      	ldr	r1, [sp, #20]
 800736c:	230a      	movs	r3, #10
 800736e:	3101      	adds	r1, #1
 8007370:	4640      	mov	r0, r8
 8007372:	f000 ff75 	bl	8008260 <_strtol_r>
 8007376:	9b04      	ldr	r3, [sp, #16]
 8007378:	9e05      	ldr	r6, [sp, #20]
 800737a:	1ac2      	subs	r2, r0, r3
 800737c:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8007380:	429e      	cmp	r6, r3
 8007382:	bf28      	it	cs
 8007384:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8007388:	4910      	ldr	r1, [pc, #64]	@ (80073cc <_scanf_float+0x420>)
 800738a:	4630      	mov	r0, r6
 800738c:	f000 f822 	bl	80073d4 <siprintf>
 8007390:	e7d0      	b.n	8007334 <_scanf_float+0x388>
 8007392:	f011 0f04 	tst.w	r1, #4
 8007396:	9903      	ldr	r1, [sp, #12]
 8007398:	600a      	str	r2, [r1, #0]
 800739a:	d1dc      	bne.n	8007356 <_scanf_float+0x3aa>
 800739c:	681d      	ldr	r5, [r3, #0]
 800739e:	4632      	mov	r2, r6
 80073a0:	463b      	mov	r3, r7
 80073a2:	4630      	mov	r0, r6
 80073a4:	4639      	mov	r1, r7
 80073a6:	f7f9 fbc1 	bl	8000b2c <__aeabi_dcmpun>
 80073aa:	b128      	cbz	r0, 80073b8 <_scanf_float+0x40c>
 80073ac:	4808      	ldr	r0, [pc, #32]	@ (80073d0 <_scanf_float+0x424>)
 80073ae:	f000 ffdb 	bl	8008368 <nanf>
 80073b2:	ed85 0a00 	vstr	s0, [r5]
 80073b6:	e7d1      	b.n	800735c <_scanf_float+0x3b0>
 80073b8:	4630      	mov	r0, r6
 80073ba:	4639      	mov	r1, r7
 80073bc:	f7f9 fc14 	bl	8000be8 <__aeabi_d2f>
 80073c0:	6028      	str	r0, [r5, #0]
 80073c2:	e7cb      	b.n	800735c <_scanf_float+0x3b0>
 80073c4:	f04f 0900 	mov.w	r9, #0
 80073c8:	e629      	b.n	800701e <_scanf_float+0x72>
 80073ca:	bf00      	nop
 80073cc:	0800b098 	.word	0x0800b098
 80073d0:	0800b48b 	.word	0x0800b48b

080073d4 <siprintf>:
 80073d4:	b40e      	push	{r1, r2, r3}
 80073d6:	b500      	push	{lr}
 80073d8:	b09c      	sub	sp, #112	@ 0x70
 80073da:	ab1d      	add	r3, sp, #116	@ 0x74
 80073dc:	9002      	str	r0, [sp, #8]
 80073de:	9006      	str	r0, [sp, #24]
 80073e0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80073e4:	4809      	ldr	r0, [pc, #36]	@ (800740c <siprintf+0x38>)
 80073e6:	9107      	str	r1, [sp, #28]
 80073e8:	9104      	str	r1, [sp, #16]
 80073ea:	4909      	ldr	r1, [pc, #36]	@ (8007410 <siprintf+0x3c>)
 80073ec:	f853 2b04 	ldr.w	r2, [r3], #4
 80073f0:	9105      	str	r1, [sp, #20]
 80073f2:	6800      	ldr	r0, [r0, #0]
 80073f4:	9301      	str	r3, [sp, #4]
 80073f6:	a902      	add	r1, sp, #8
 80073f8:	f002 f99e 	bl	8009738 <_svfiprintf_r>
 80073fc:	9b02      	ldr	r3, [sp, #8]
 80073fe:	2200      	movs	r2, #0
 8007400:	701a      	strb	r2, [r3, #0]
 8007402:	b01c      	add	sp, #112	@ 0x70
 8007404:	f85d eb04 	ldr.w	lr, [sp], #4
 8007408:	b003      	add	sp, #12
 800740a:	4770      	bx	lr
 800740c:	20000184 	.word	0x20000184
 8007410:	ffff0208 	.word	0xffff0208

08007414 <std>:
 8007414:	2300      	movs	r3, #0
 8007416:	b510      	push	{r4, lr}
 8007418:	4604      	mov	r4, r0
 800741a:	e9c0 3300 	strd	r3, r3, [r0]
 800741e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007422:	6083      	str	r3, [r0, #8]
 8007424:	8181      	strh	r1, [r0, #12]
 8007426:	6643      	str	r3, [r0, #100]	@ 0x64
 8007428:	81c2      	strh	r2, [r0, #14]
 800742a:	6183      	str	r3, [r0, #24]
 800742c:	4619      	mov	r1, r3
 800742e:	2208      	movs	r2, #8
 8007430:	305c      	adds	r0, #92	@ 0x5c
 8007432:	f000 ff47 	bl	80082c4 <memset>
 8007436:	4b0d      	ldr	r3, [pc, #52]	@ (800746c <std+0x58>)
 8007438:	6263      	str	r3, [r4, #36]	@ 0x24
 800743a:	4b0d      	ldr	r3, [pc, #52]	@ (8007470 <std+0x5c>)
 800743c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800743e:	4b0d      	ldr	r3, [pc, #52]	@ (8007474 <std+0x60>)
 8007440:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007442:	4b0d      	ldr	r3, [pc, #52]	@ (8007478 <std+0x64>)
 8007444:	6323      	str	r3, [r4, #48]	@ 0x30
 8007446:	4b0d      	ldr	r3, [pc, #52]	@ (800747c <std+0x68>)
 8007448:	6224      	str	r4, [r4, #32]
 800744a:	429c      	cmp	r4, r3
 800744c:	d006      	beq.n	800745c <std+0x48>
 800744e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007452:	4294      	cmp	r4, r2
 8007454:	d002      	beq.n	800745c <std+0x48>
 8007456:	33d0      	adds	r3, #208	@ 0xd0
 8007458:	429c      	cmp	r4, r3
 800745a:	d105      	bne.n	8007468 <std+0x54>
 800745c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007460:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007464:	f000 bf64 	b.w	8008330 <__retarget_lock_init_recursive>
 8007468:	bd10      	pop	{r4, pc}
 800746a:	bf00      	nop
 800746c:	0800a57d 	.word	0x0800a57d
 8007470:	0800a59f 	.word	0x0800a59f
 8007474:	0800a5d7 	.word	0x0800a5d7
 8007478:	0800a5fb 	.word	0x0800a5fb
 800747c:	20000378 	.word	0x20000378

08007480 <stdio_exit_handler>:
 8007480:	4a02      	ldr	r2, [pc, #8]	@ (800748c <stdio_exit_handler+0xc>)
 8007482:	4903      	ldr	r1, [pc, #12]	@ (8007490 <stdio_exit_handler+0x10>)
 8007484:	4803      	ldr	r0, [pc, #12]	@ (8007494 <stdio_exit_handler+0x14>)
 8007486:	f000 beed 	b.w	8008264 <_fwalk_sglue>
 800748a:	bf00      	nop
 800748c:	2000000c 	.word	0x2000000c
 8007490:	08009bb1 	.word	0x08009bb1
 8007494:	20000188 	.word	0x20000188

08007498 <cleanup_stdio>:
 8007498:	6841      	ldr	r1, [r0, #4]
 800749a:	4b0c      	ldr	r3, [pc, #48]	@ (80074cc <cleanup_stdio+0x34>)
 800749c:	4299      	cmp	r1, r3
 800749e:	b510      	push	{r4, lr}
 80074a0:	4604      	mov	r4, r0
 80074a2:	d001      	beq.n	80074a8 <cleanup_stdio+0x10>
 80074a4:	f002 fb84 	bl	8009bb0 <_fflush_r>
 80074a8:	68a1      	ldr	r1, [r4, #8]
 80074aa:	4b09      	ldr	r3, [pc, #36]	@ (80074d0 <cleanup_stdio+0x38>)
 80074ac:	4299      	cmp	r1, r3
 80074ae:	d002      	beq.n	80074b6 <cleanup_stdio+0x1e>
 80074b0:	4620      	mov	r0, r4
 80074b2:	f002 fb7d 	bl	8009bb0 <_fflush_r>
 80074b6:	68e1      	ldr	r1, [r4, #12]
 80074b8:	4b06      	ldr	r3, [pc, #24]	@ (80074d4 <cleanup_stdio+0x3c>)
 80074ba:	4299      	cmp	r1, r3
 80074bc:	d004      	beq.n	80074c8 <cleanup_stdio+0x30>
 80074be:	4620      	mov	r0, r4
 80074c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80074c4:	f002 bb74 	b.w	8009bb0 <_fflush_r>
 80074c8:	bd10      	pop	{r4, pc}
 80074ca:	bf00      	nop
 80074cc:	20000378 	.word	0x20000378
 80074d0:	200003e0 	.word	0x200003e0
 80074d4:	20000448 	.word	0x20000448

080074d8 <global_stdio_init.part.0>:
 80074d8:	b510      	push	{r4, lr}
 80074da:	4b0b      	ldr	r3, [pc, #44]	@ (8007508 <global_stdio_init.part.0+0x30>)
 80074dc:	4c0b      	ldr	r4, [pc, #44]	@ (800750c <global_stdio_init.part.0+0x34>)
 80074de:	4a0c      	ldr	r2, [pc, #48]	@ (8007510 <global_stdio_init.part.0+0x38>)
 80074e0:	601a      	str	r2, [r3, #0]
 80074e2:	4620      	mov	r0, r4
 80074e4:	2200      	movs	r2, #0
 80074e6:	2104      	movs	r1, #4
 80074e8:	f7ff ff94 	bl	8007414 <std>
 80074ec:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80074f0:	2201      	movs	r2, #1
 80074f2:	2109      	movs	r1, #9
 80074f4:	f7ff ff8e 	bl	8007414 <std>
 80074f8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80074fc:	2202      	movs	r2, #2
 80074fe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007502:	2112      	movs	r1, #18
 8007504:	f7ff bf86 	b.w	8007414 <std>
 8007508:	200004b0 	.word	0x200004b0
 800750c:	20000378 	.word	0x20000378
 8007510:	08007481 	.word	0x08007481

08007514 <__sfp_lock_acquire>:
 8007514:	4801      	ldr	r0, [pc, #4]	@ (800751c <__sfp_lock_acquire+0x8>)
 8007516:	f000 bf0c 	b.w	8008332 <__retarget_lock_acquire_recursive>
 800751a:	bf00      	nop
 800751c:	200004b5 	.word	0x200004b5

08007520 <__sfp_lock_release>:
 8007520:	4801      	ldr	r0, [pc, #4]	@ (8007528 <__sfp_lock_release+0x8>)
 8007522:	f000 bf07 	b.w	8008334 <__retarget_lock_release_recursive>
 8007526:	bf00      	nop
 8007528:	200004b5 	.word	0x200004b5

0800752c <__sinit>:
 800752c:	b510      	push	{r4, lr}
 800752e:	4604      	mov	r4, r0
 8007530:	f7ff fff0 	bl	8007514 <__sfp_lock_acquire>
 8007534:	6a23      	ldr	r3, [r4, #32]
 8007536:	b11b      	cbz	r3, 8007540 <__sinit+0x14>
 8007538:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800753c:	f7ff bff0 	b.w	8007520 <__sfp_lock_release>
 8007540:	4b04      	ldr	r3, [pc, #16]	@ (8007554 <__sinit+0x28>)
 8007542:	6223      	str	r3, [r4, #32]
 8007544:	4b04      	ldr	r3, [pc, #16]	@ (8007558 <__sinit+0x2c>)
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	2b00      	cmp	r3, #0
 800754a:	d1f5      	bne.n	8007538 <__sinit+0xc>
 800754c:	f7ff ffc4 	bl	80074d8 <global_stdio_init.part.0>
 8007550:	e7f2      	b.n	8007538 <__sinit+0xc>
 8007552:	bf00      	nop
 8007554:	08007499 	.word	0x08007499
 8007558:	200004b0 	.word	0x200004b0

0800755c <sulp>:
 800755c:	b570      	push	{r4, r5, r6, lr}
 800755e:	4604      	mov	r4, r0
 8007560:	460d      	mov	r5, r1
 8007562:	ec45 4b10 	vmov	d0, r4, r5
 8007566:	4616      	mov	r6, r2
 8007568:	f002 feca 	bl	800a300 <__ulp>
 800756c:	ec51 0b10 	vmov	r0, r1, d0
 8007570:	b17e      	cbz	r6, 8007592 <sulp+0x36>
 8007572:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8007576:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800757a:	2b00      	cmp	r3, #0
 800757c:	dd09      	ble.n	8007592 <sulp+0x36>
 800757e:	051b      	lsls	r3, r3, #20
 8007580:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8007584:	2400      	movs	r4, #0
 8007586:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800758a:	4622      	mov	r2, r4
 800758c:	462b      	mov	r3, r5
 800758e:	f7f9 f833 	bl	80005f8 <__aeabi_dmul>
 8007592:	ec41 0b10 	vmov	d0, r0, r1
 8007596:	bd70      	pop	{r4, r5, r6, pc}

08007598 <_strtod_l>:
 8007598:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800759c:	b09f      	sub	sp, #124	@ 0x7c
 800759e:	460c      	mov	r4, r1
 80075a0:	9217      	str	r2, [sp, #92]	@ 0x5c
 80075a2:	2200      	movs	r2, #0
 80075a4:	921a      	str	r2, [sp, #104]	@ 0x68
 80075a6:	9005      	str	r0, [sp, #20]
 80075a8:	f04f 0a00 	mov.w	sl, #0
 80075ac:	f04f 0b00 	mov.w	fp, #0
 80075b0:	460a      	mov	r2, r1
 80075b2:	9219      	str	r2, [sp, #100]	@ 0x64
 80075b4:	7811      	ldrb	r1, [r2, #0]
 80075b6:	292b      	cmp	r1, #43	@ 0x2b
 80075b8:	d04a      	beq.n	8007650 <_strtod_l+0xb8>
 80075ba:	d838      	bhi.n	800762e <_strtod_l+0x96>
 80075bc:	290d      	cmp	r1, #13
 80075be:	d832      	bhi.n	8007626 <_strtod_l+0x8e>
 80075c0:	2908      	cmp	r1, #8
 80075c2:	d832      	bhi.n	800762a <_strtod_l+0x92>
 80075c4:	2900      	cmp	r1, #0
 80075c6:	d03b      	beq.n	8007640 <_strtod_l+0xa8>
 80075c8:	2200      	movs	r2, #0
 80075ca:	920b      	str	r2, [sp, #44]	@ 0x2c
 80075cc:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 80075ce:	782a      	ldrb	r2, [r5, #0]
 80075d0:	2a30      	cmp	r2, #48	@ 0x30
 80075d2:	f040 80b3 	bne.w	800773c <_strtod_l+0x1a4>
 80075d6:	786a      	ldrb	r2, [r5, #1]
 80075d8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80075dc:	2a58      	cmp	r2, #88	@ 0x58
 80075de:	d16e      	bne.n	80076be <_strtod_l+0x126>
 80075e0:	9302      	str	r3, [sp, #8]
 80075e2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80075e4:	9301      	str	r3, [sp, #4]
 80075e6:	ab1a      	add	r3, sp, #104	@ 0x68
 80075e8:	9300      	str	r3, [sp, #0]
 80075ea:	4a8e      	ldr	r2, [pc, #568]	@ (8007824 <_strtod_l+0x28c>)
 80075ec:	9805      	ldr	r0, [sp, #20]
 80075ee:	ab1b      	add	r3, sp, #108	@ 0x6c
 80075f0:	a919      	add	r1, sp, #100	@ 0x64
 80075f2:	f001 fd75 	bl	80090e0 <__gethex>
 80075f6:	f010 060f 	ands.w	r6, r0, #15
 80075fa:	4604      	mov	r4, r0
 80075fc:	d005      	beq.n	800760a <_strtod_l+0x72>
 80075fe:	2e06      	cmp	r6, #6
 8007600:	d128      	bne.n	8007654 <_strtod_l+0xbc>
 8007602:	3501      	adds	r5, #1
 8007604:	2300      	movs	r3, #0
 8007606:	9519      	str	r5, [sp, #100]	@ 0x64
 8007608:	930b      	str	r3, [sp, #44]	@ 0x2c
 800760a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800760c:	2b00      	cmp	r3, #0
 800760e:	f040 858e 	bne.w	800812e <_strtod_l+0xb96>
 8007612:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007614:	b1cb      	cbz	r3, 800764a <_strtod_l+0xb2>
 8007616:	4652      	mov	r2, sl
 8007618:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800761c:	ec43 2b10 	vmov	d0, r2, r3
 8007620:	b01f      	add	sp, #124	@ 0x7c
 8007622:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007626:	2920      	cmp	r1, #32
 8007628:	d1ce      	bne.n	80075c8 <_strtod_l+0x30>
 800762a:	3201      	adds	r2, #1
 800762c:	e7c1      	b.n	80075b2 <_strtod_l+0x1a>
 800762e:	292d      	cmp	r1, #45	@ 0x2d
 8007630:	d1ca      	bne.n	80075c8 <_strtod_l+0x30>
 8007632:	2101      	movs	r1, #1
 8007634:	910b      	str	r1, [sp, #44]	@ 0x2c
 8007636:	1c51      	adds	r1, r2, #1
 8007638:	9119      	str	r1, [sp, #100]	@ 0x64
 800763a:	7852      	ldrb	r2, [r2, #1]
 800763c:	2a00      	cmp	r2, #0
 800763e:	d1c5      	bne.n	80075cc <_strtod_l+0x34>
 8007640:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007642:	9419      	str	r4, [sp, #100]	@ 0x64
 8007644:	2b00      	cmp	r3, #0
 8007646:	f040 8570 	bne.w	800812a <_strtod_l+0xb92>
 800764a:	4652      	mov	r2, sl
 800764c:	465b      	mov	r3, fp
 800764e:	e7e5      	b.n	800761c <_strtod_l+0x84>
 8007650:	2100      	movs	r1, #0
 8007652:	e7ef      	b.n	8007634 <_strtod_l+0x9c>
 8007654:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8007656:	b13a      	cbz	r2, 8007668 <_strtod_l+0xd0>
 8007658:	2135      	movs	r1, #53	@ 0x35
 800765a:	a81c      	add	r0, sp, #112	@ 0x70
 800765c:	f002 ff4a 	bl	800a4f4 <__copybits>
 8007660:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007662:	9805      	ldr	r0, [sp, #20]
 8007664:	f002 fb18 	bl	8009c98 <_Bfree>
 8007668:	3e01      	subs	r6, #1
 800766a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800766c:	2e04      	cmp	r6, #4
 800766e:	d806      	bhi.n	800767e <_strtod_l+0xe6>
 8007670:	e8df f006 	tbb	[pc, r6]
 8007674:	201d0314 	.word	0x201d0314
 8007678:	14          	.byte	0x14
 8007679:	00          	.byte	0x00
 800767a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800767e:	05e1      	lsls	r1, r4, #23
 8007680:	bf48      	it	mi
 8007682:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8007686:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800768a:	0d1b      	lsrs	r3, r3, #20
 800768c:	051b      	lsls	r3, r3, #20
 800768e:	2b00      	cmp	r3, #0
 8007690:	d1bb      	bne.n	800760a <_strtod_l+0x72>
 8007692:	f000 fe23 	bl	80082dc <__errno>
 8007696:	2322      	movs	r3, #34	@ 0x22
 8007698:	6003      	str	r3, [r0, #0]
 800769a:	e7b6      	b.n	800760a <_strtod_l+0x72>
 800769c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 80076a0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80076a4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80076a8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80076ac:	e7e7      	b.n	800767e <_strtod_l+0xe6>
 80076ae:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 800782c <_strtod_l+0x294>
 80076b2:	e7e4      	b.n	800767e <_strtod_l+0xe6>
 80076b4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 80076b8:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 80076bc:	e7df      	b.n	800767e <_strtod_l+0xe6>
 80076be:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80076c0:	1c5a      	adds	r2, r3, #1
 80076c2:	9219      	str	r2, [sp, #100]	@ 0x64
 80076c4:	785b      	ldrb	r3, [r3, #1]
 80076c6:	2b30      	cmp	r3, #48	@ 0x30
 80076c8:	d0f9      	beq.n	80076be <_strtod_l+0x126>
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	d09d      	beq.n	800760a <_strtod_l+0x72>
 80076ce:	2301      	movs	r3, #1
 80076d0:	9309      	str	r3, [sp, #36]	@ 0x24
 80076d2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80076d4:	930c      	str	r3, [sp, #48]	@ 0x30
 80076d6:	2300      	movs	r3, #0
 80076d8:	9308      	str	r3, [sp, #32]
 80076da:	930a      	str	r3, [sp, #40]	@ 0x28
 80076dc:	461f      	mov	r7, r3
 80076de:	220a      	movs	r2, #10
 80076e0:	9819      	ldr	r0, [sp, #100]	@ 0x64
 80076e2:	7805      	ldrb	r5, [r0, #0]
 80076e4:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 80076e8:	b2d9      	uxtb	r1, r3
 80076ea:	2909      	cmp	r1, #9
 80076ec:	d928      	bls.n	8007740 <_strtod_l+0x1a8>
 80076ee:	494e      	ldr	r1, [pc, #312]	@ (8007828 <_strtod_l+0x290>)
 80076f0:	2201      	movs	r2, #1
 80076f2:	f000 fdd5 	bl	80082a0 <strncmp>
 80076f6:	2800      	cmp	r0, #0
 80076f8:	d032      	beq.n	8007760 <_strtod_l+0x1c8>
 80076fa:	2000      	movs	r0, #0
 80076fc:	462a      	mov	r2, r5
 80076fe:	4681      	mov	r9, r0
 8007700:	463d      	mov	r5, r7
 8007702:	4603      	mov	r3, r0
 8007704:	2a65      	cmp	r2, #101	@ 0x65
 8007706:	d001      	beq.n	800770c <_strtod_l+0x174>
 8007708:	2a45      	cmp	r2, #69	@ 0x45
 800770a:	d114      	bne.n	8007736 <_strtod_l+0x19e>
 800770c:	b91d      	cbnz	r5, 8007716 <_strtod_l+0x17e>
 800770e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007710:	4302      	orrs	r2, r0
 8007712:	d095      	beq.n	8007640 <_strtod_l+0xa8>
 8007714:	2500      	movs	r5, #0
 8007716:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8007718:	1c62      	adds	r2, r4, #1
 800771a:	9219      	str	r2, [sp, #100]	@ 0x64
 800771c:	7862      	ldrb	r2, [r4, #1]
 800771e:	2a2b      	cmp	r2, #43	@ 0x2b
 8007720:	d077      	beq.n	8007812 <_strtod_l+0x27a>
 8007722:	2a2d      	cmp	r2, #45	@ 0x2d
 8007724:	d07b      	beq.n	800781e <_strtod_l+0x286>
 8007726:	f04f 0c00 	mov.w	ip, #0
 800772a:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800772e:	2909      	cmp	r1, #9
 8007730:	f240 8082 	bls.w	8007838 <_strtod_l+0x2a0>
 8007734:	9419      	str	r4, [sp, #100]	@ 0x64
 8007736:	f04f 0800 	mov.w	r8, #0
 800773a:	e0a2      	b.n	8007882 <_strtod_l+0x2ea>
 800773c:	2300      	movs	r3, #0
 800773e:	e7c7      	b.n	80076d0 <_strtod_l+0x138>
 8007740:	2f08      	cmp	r7, #8
 8007742:	bfd5      	itete	le
 8007744:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 8007746:	9908      	ldrgt	r1, [sp, #32]
 8007748:	fb02 3301 	mlale	r3, r2, r1, r3
 800774c:	fb02 3301 	mlagt	r3, r2, r1, r3
 8007750:	f100 0001 	add.w	r0, r0, #1
 8007754:	bfd4      	ite	le
 8007756:	930a      	strle	r3, [sp, #40]	@ 0x28
 8007758:	9308      	strgt	r3, [sp, #32]
 800775a:	3701      	adds	r7, #1
 800775c:	9019      	str	r0, [sp, #100]	@ 0x64
 800775e:	e7bf      	b.n	80076e0 <_strtod_l+0x148>
 8007760:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007762:	1c5a      	adds	r2, r3, #1
 8007764:	9219      	str	r2, [sp, #100]	@ 0x64
 8007766:	785a      	ldrb	r2, [r3, #1]
 8007768:	b37f      	cbz	r7, 80077ca <_strtod_l+0x232>
 800776a:	4681      	mov	r9, r0
 800776c:	463d      	mov	r5, r7
 800776e:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8007772:	2b09      	cmp	r3, #9
 8007774:	d912      	bls.n	800779c <_strtod_l+0x204>
 8007776:	2301      	movs	r3, #1
 8007778:	e7c4      	b.n	8007704 <_strtod_l+0x16c>
 800777a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800777c:	1c5a      	adds	r2, r3, #1
 800777e:	9219      	str	r2, [sp, #100]	@ 0x64
 8007780:	785a      	ldrb	r2, [r3, #1]
 8007782:	3001      	adds	r0, #1
 8007784:	2a30      	cmp	r2, #48	@ 0x30
 8007786:	d0f8      	beq.n	800777a <_strtod_l+0x1e2>
 8007788:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800778c:	2b08      	cmp	r3, #8
 800778e:	f200 84d3 	bhi.w	8008138 <_strtod_l+0xba0>
 8007792:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007794:	930c      	str	r3, [sp, #48]	@ 0x30
 8007796:	4681      	mov	r9, r0
 8007798:	2000      	movs	r0, #0
 800779a:	4605      	mov	r5, r0
 800779c:	3a30      	subs	r2, #48	@ 0x30
 800779e:	f100 0301 	add.w	r3, r0, #1
 80077a2:	d02a      	beq.n	80077fa <_strtod_l+0x262>
 80077a4:	4499      	add	r9, r3
 80077a6:	eb00 0c05 	add.w	ip, r0, r5
 80077aa:	462b      	mov	r3, r5
 80077ac:	210a      	movs	r1, #10
 80077ae:	4563      	cmp	r3, ip
 80077b0:	d10d      	bne.n	80077ce <_strtod_l+0x236>
 80077b2:	1c69      	adds	r1, r5, #1
 80077b4:	4401      	add	r1, r0
 80077b6:	4428      	add	r0, r5
 80077b8:	2808      	cmp	r0, #8
 80077ba:	dc16      	bgt.n	80077ea <_strtod_l+0x252>
 80077bc:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80077be:	230a      	movs	r3, #10
 80077c0:	fb03 2300 	mla	r3, r3, r0, r2
 80077c4:	930a      	str	r3, [sp, #40]	@ 0x28
 80077c6:	2300      	movs	r3, #0
 80077c8:	e018      	b.n	80077fc <_strtod_l+0x264>
 80077ca:	4638      	mov	r0, r7
 80077cc:	e7da      	b.n	8007784 <_strtod_l+0x1ec>
 80077ce:	2b08      	cmp	r3, #8
 80077d0:	f103 0301 	add.w	r3, r3, #1
 80077d4:	dc03      	bgt.n	80077de <_strtod_l+0x246>
 80077d6:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 80077d8:	434e      	muls	r6, r1
 80077da:	960a      	str	r6, [sp, #40]	@ 0x28
 80077dc:	e7e7      	b.n	80077ae <_strtod_l+0x216>
 80077de:	2b10      	cmp	r3, #16
 80077e0:	bfde      	ittt	le
 80077e2:	9e08      	ldrle	r6, [sp, #32]
 80077e4:	434e      	mulle	r6, r1
 80077e6:	9608      	strle	r6, [sp, #32]
 80077e8:	e7e1      	b.n	80077ae <_strtod_l+0x216>
 80077ea:	280f      	cmp	r0, #15
 80077ec:	dceb      	bgt.n	80077c6 <_strtod_l+0x22e>
 80077ee:	9808      	ldr	r0, [sp, #32]
 80077f0:	230a      	movs	r3, #10
 80077f2:	fb03 2300 	mla	r3, r3, r0, r2
 80077f6:	9308      	str	r3, [sp, #32]
 80077f8:	e7e5      	b.n	80077c6 <_strtod_l+0x22e>
 80077fa:	4629      	mov	r1, r5
 80077fc:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80077fe:	1c50      	adds	r0, r2, #1
 8007800:	9019      	str	r0, [sp, #100]	@ 0x64
 8007802:	7852      	ldrb	r2, [r2, #1]
 8007804:	4618      	mov	r0, r3
 8007806:	460d      	mov	r5, r1
 8007808:	e7b1      	b.n	800776e <_strtod_l+0x1d6>
 800780a:	f04f 0900 	mov.w	r9, #0
 800780e:	2301      	movs	r3, #1
 8007810:	e77d      	b.n	800770e <_strtod_l+0x176>
 8007812:	f04f 0c00 	mov.w	ip, #0
 8007816:	1ca2      	adds	r2, r4, #2
 8007818:	9219      	str	r2, [sp, #100]	@ 0x64
 800781a:	78a2      	ldrb	r2, [r4, #2]
 800781c:	e785      	b.n	800772a <_strtod_l+0x192>
 800781e:	f04f 0c01 	mov.w	ip, #1
 8007822:	e7f8      	b.n	8007816 <_strtod_l+0x27e>
 8007824:	0800b0b4 	.word	0x0800b0b4
 8007828:	0800b09d 	.word	0x0800b09d
 800782c:	7ff00000 	.word	0x7ff00000
 8007830:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007832:	1c51      	adds	r1, r2, #1
 8007834:	9119      	str	r1, [sp, #100]	@ 0x64
 8007836:	7852      	ldrb	r2, [r2, #1]
 8007838:	2a30      	cmp	r2, #48	@ 0x30
 800783a:	d0f9      	beq.n	8007830 <_strtod_l+0x298>
 800783c:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8007840:	2908      	cmp	r1, #8
 8007842:	f63f af78 	bhi.w	8007736 <_strtod_l+0x19e>
 8007846:	3a30      	subs	r2, #48	@ 0x30
 8007848:	920e      	str	r2, [sp, #56]	@ 0x38
 800784a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800784c:	920f      	str	r2, [sp, #60]	@ 0x3c
 800784e:	f04f 080a 	mov.w	r8, #10
 8007852:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007854:	1c56      	adds	r6, r2, #1
 8007856:	9619      	str	r6, [sp, #100]	@ 0x64
 8007858:	7852      	ldrb	r2, [r2, #1]
 800785a:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800785e:	f1be 0f09 	cmp.w	lr, #9
 8007862:	d939      	bls.n	80078d8 <_strtod_l+0x340>
 8007864:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8007866:	1a76      	subs	r6, r6, r1
 8007868:	2e08      	cmp	r6, #8
 800786a:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800786e:	dc03      	bgt.n	8007878 <_strtod_l+0x2e0>
 8007870:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8007872:	4588      	cmp	r8, r1
 8007874:	bfa8      	it	ge
 8007876:	4688      	movge	r8, r1
 8007878:	f1bc 0f00 	cmp.w	ip, #0
 800787c:	d001      	beq.n	8007882 <_strtod_l+0x2ea>
 800787e:	f1c8 0800 	rsb	r8, r8, #0
 8007882:	2d00      	cmp	r5, #0
 8007884:	d14e      	bne.n	8007924 <_strtod_l+0x38c>
 8007886:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007888:	4308      	orrs	r0, r1
 800788a:	f47f aebe 	bne.w	800760a <_strtod_l+0x72>
 800788e:	2b00      	cmp	r3, #0
 8007890:	f47f aed6 	bne.w	8007640 <_strtod_l+0xa8>
 8007894:	2a69      	cmp	r2, #105	@ 0x69
 8007896:	d028      	beq.n	80078ea <_strtod_l+0x352>
 8007898:	dc25      	bgt.n	80078e6 <_strtod_l+0x34e>
 800789a:	2a49      	cmp	r2, #73	@ 0x49
 800789c:	d025      	beq.n	80078ea <_strtod_l+0x352>
 800789e:	2a4e      	cmp	r2, #78	@ 0x4e
 80078a0:	f47f aece 	bne.w	8007640 <_strtod_l+0xa8>
 80078a4:	499b      	ldr	r1, [pc, #620]	@ (8007b14 <_strtod_l+0x57c>)
 80078a6:	a819      	add	r0, sp, #100	@ 0x64
 80078a8:	f001 fe3c 	bl	8009524 <__match>
 80078ac:	2800      	cmp	r0, #0
 80078ae:	f43f aec7 	beq.w	8007640 <_strtod_l+0xa8>
 80078b2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80078b4:	781b      	ldrb	r3, [r3, #0]
 80078b6:	2b28      	cmp	r3, #40	@ 0x28
 80078b8:	d12e      	bne.n	8007918 <_strtod_l+0x380>
 80078ba:	4997      	ldr	r1, [pc, #604]	@ (8007b18 <_strtod_l+0x580>)
 80078bc:	aa1c      	add	r2, sp, #112	@ 0x70
 80078be:	a819      	add	r0, sp, #100	@ 0x64
 80078c0:	f001 fe44 	bl	800954c <__hexnan>
 80078c4:	2805      	cmp	r0, #5
 80078c6:	d127      	bne.n	8007918 <_strtod_l+0x380>
 80078c8:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80078ca:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 80078ce:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 80078d2:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 80078d6:	e698      	b.n	800760a <_strtod_l+0x72>
 80078d8:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80078da:	fb08 2101 	mla	r1, r8, r1, r2
 80078de:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 80078e2:	920e      	str	r2, [sp, #56]	@ 0x38
 80078e4:	e7b5      	b.n	8007852 <_strtod_l+0x2ba>
 80078e6:	2a6e      	cmp	r2, #110	@ 0x6e
 80078e8:	e7da      	b.n	80078a0 <_strtod_l+0x308>
 80078ea:	498c      	ldr	r1, [pc, #560]	@ (8007b1c <_strtod_l+0x584>)
 80078ec:	a819      	add	r0, sp, #100	@ 0x64
 80078ee:	f001 fe19 	bl	8009524 <__match>
 80078f2:	2800      	cmp	r0, #0
 80078f4:	f43f aea4 	beq.w	8007640 <_strtod_l+0xa8>
 80078f8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80078fa:	4989      	ldr	r1, [pc, #548]	@ (8007b20 <_strtod_l+0x588>)
 80078fc:	3b01      	subs	r3, #1
 80078fe:	a819      	add	r0, sp, #100	@ 0x64
 8007900:	9319      	str	r3, [sp, #100]	@ 0x64
 8007902:	f001 fe0f 	bl	8009524 <__match>
 8007906:	b910      	cbnz	r0, 800790e <_strtod_l+0x376>
 8007908:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800790a:	3301      	adds	r3, #1
 800790c:	9319      	str	r3, [sp, #100]	@ 0x64
 800790e:	f8df b220 	ldr.w	fp, [pc, #544]	@ 8007b30 <_strtod_l+0x598>
 8007912:	f04f 0a00 	mov.w	sl, #0
 8007916:	e678      	b.n	800760a <_strtod_l+0x72>
 8007918:	4882      	ldr	r0, [pc, #520]	@ (8007b24 <_strtod_l+0x58c>)
 800791a:	f000 fd1d 	bl	8008358 <nan>
 800791e:	ec5b ab10 	vmov	sl, fp, d0
 8007922:	e672      	b.n	800760a <_strtod_l+0x72>
 8007924:	eba8 0309 	sub.w	r3, r8, r9
 8007928:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800792a:	9309      	str	r3, [sp, #36]	@ 0x24
 800792c:	2f00      	cmp	r7, #0
 800792e:	bf08      	it	eq
 8007930:	462f      	moveq	r7, r5
 8007932:	2d10      	cmp	r5, #16
 8007934:	462c      	mov	r4, r5
 8007936:	bfa8      	it	ge
 8007938:	2410      	movge	r4, #16
 800793a:	f7f8 fde3 	bl	8000504 <__aeabi_ui2d>
 800793e:	2d09      	cmp	r5, #9
 8007940:	4682      	mov	sl, r0
 8007942:	468b      	mov	fp, r1
 8007944:	dc13      	bgt.n	800796e <_strtod_l+0x3d6>
 8007946:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007948:	2b00      	cmp	r3, #0
 800794a:	f43f ae5e 	beq.w	800760a <_strtod_l+0x72>
 800794e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007950:	dd78      	ble.n	8007a44 <_strtod_l+0x4ac>
 8007952:	2b16      	cmp	r3, #22
 8007954:	dc5f      	bgt.n	8007a16 <_strtod_l+0x47e>
 8007956:	4974      	ldr	r1, [pc, #464]	@ (8007b28 <_strtod_l+0x590>)
 8007958:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800795c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007960:	4652      	mov	r2, sl
 8007962:	465b      	mov	r3, fp
 8007964:	f7f8 fe48 	bl	80005f8 <__aeabi_dmul>
 8007968:	4682      	mov	sl, r0
 800796a:	468b      	mov	fp, r1
 800796c:	e64d      	b.n	800760a <_strtod_l+0x72>
 800796e:	4b6e      	ldr	r3, [pc, #440]	@ (8007b28 <_strtod_l+0x590>)
 8007970:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007974:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8007978:	f7f8 fe3e 	bl	80005f8 <__aeabi_dmul>
 800797c:	4682      	mov	sl, r0
 800797e:	9808      	ldr	r0, [sp, #32]
 8007980:	468b      	mov	fp, r1
 8007982:	f7f8 fdbf 	bl	8000504 <__aeabi_ui2d>
 8007986:	4602      	mov	r2, r0
 8007988:	460b      	mov	r3, r1
 800798a:	4650      	mov	r0, sl
 800798c:	4659      	mov	r1, fp
 800798e:	f7f8 fc7d 	bl	800028c <__adddf3>
 8007992:	2d0f      	cmp	r5, #15
 8007994:	4682      	mov	sl, r0
 8007996:	468b      	mov	fp, r1
 8007998:	ddd5      	ble.n	8007946 <_strtod_l+0x3ae>
 800799a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800799c:	1b2c      	subs	r4, r5, r4
 800799e:	441c      	add	r4, r3
 80079a0:	2c00      	cmp	r4, #0
 80079a2:	f340 8096 	ble.w	8007ad2 <_strtod_l+0x53a>
 80079a6:	f014 030f 	ands.w	r3, r4, #15
 80079aa:	d00a      	beq.n	80079c2 <_strtod_l+0x42a>
 80079ac:	495e      	ldr	r1, [pc, #376]	@ (8007b28 <_strtod_l+0x590>)
 80079ae:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80079b2:	4652      	mov	r2, sl
 80079b4:	465b      	mov	r3, fp
 80079b6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80079ba:	f7f8 fe1d 	bl	80005f8 <__aeabi_dmul>
 80079be:	4682      	mov	sl, r0
 80079c0:	468b      	mov	fp, r1
 80079c2:	f034 040f 	bics.w	r4, r4, #15
 80079c6:	d073      	beq.n	8007ab0 <_strtod_l+0x518>
 80079c8:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 80079cc:	dd48      	ble.n	8007a60 <_strtod_l+0x4c8>
 80079ce:	2400      	movs	r4, #0
 80079d0:	46a0      	mov	r8, r4
 80079d2:	940a      	str	r4, [sp, #40]	@ 0x28
 80079d4:	46a1      	mov	r9, r4
 80079d6:	9a05      	ldr	r2, [sp, #20]
 80079d8:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8007b30 <_strtod_l+0x598>
 80079dc:	2322      	movs	r3, #34	@ 0x22
 80079de:	6013      	str	r3, [r2, #0]
 80079e0:	f04f 0a00 	mov.w	sl, #0
 80079e4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80079e6:	2b00      	cmp	r3, #0
 80079e8:	f43f ae0f 	beq.w	800760a <_strtod_l+0x72>
 80079ec:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80079ee:	9805      	ldr	r0, [sp, #20]
 80079f0:	f002 f952 	bl	8009c98 <_Bfree>
 80079f4:	9805      	ldr	r0, [sp, #20]
 80079f6:	4649      	mov	r1, r9
 80079f8:	f002 f94e 	bl	8009c98 <_Bfree>
 80079fc:	9805      	ldr	r0, [sp, #20]
 80079fe:	4641      	mov	r1, r8
 8007a00:	f002 f94a 	bl	8009c98 <_Bfree>
 8007a04:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007a06:	9805      	ldr	r0, [sp, #20]
 8007a08:	f002 f946 	bl	8009c98 <_Bfree>
 8007a0c:	9805      	ldr	r0, [sp, #20]
 8007a0e:	4621      	mov	r1, r4
 8007a10:	f002 f942 	bl	8009c98 <_Bfree>
 8007a14:	e5f9      	b.n	800760a <_strtod_l+0x72>
 8007a16:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007a18:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8007a1c:	4293      	cmp	r3, r2
 8007a1e:	dbbc      	blt.n	800799a <_strtod_l+0x402>
 8007a20:	4c41      	ldr	r4, [pc, #260]	@ (8007b28 <_strtod_l+0x590>)
 8007a22:	f1c5 050f 	rsb	r5, r5, #15
 8007a26:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8007a2a:	4652      	mov	r2, sl
 8007a2c:	465b      	mov	r3, fp
 8007a2e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007a32:	f7f8 fde1 	bl	80005f8 <__aeabi_dmul>
 8007a36:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007a38:	1b5d      	subs	r5, r3, r5
 8007a3a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8007a3e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8007a42:	e78f      	b.n	8007964 <_strtod_l+0x3cc>
 8007a44:	3316      	adds	r3, #22
 8007a46:	dba8      	blt.n	800799a <_strtod_l+0x402>
 8007a48:	4b37      	ldr	r3, [pc, #220]	@ (8007b28 <_strtod_l+0x590>)
 8007a4a:	eba9 0808 	sub.w	r8, r9, r8
 8007a4e:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8007a52:	e9d8 2300 	ldrd	r2, r3, [r8]
 8007a56:	4650      	mov	r0, sl
 8007a58:	4659      	mov	r1, fp
 8007a5a:	f7f8 fef7 	bl	800084c <__aeabi_ddiv>
 8007a5e:	e783      	b.n	8007968 <_strtod_l+0x3d0>
 8007a60:	4b32      	ldr	r3, [pc, #200]	@ (8007b2c <_strtod_l+0x594>)
 8007a62:	9308      	str	r3, [sp, #32]
 8007a64:	2300      	movs	r3, #0
 8007a66:	1124      	asrs	r4, r4, #4
 8007a68:	4650      	mov	r0, sl
 8007a6a:	4659      	mov	r1, fp
 8007a6c:	461e      	mov	r6, r3
 8007a6e:	2c01      	cmp	r4, #1
 8007a70:	dc21      	bgt.n	8007ab6 <_strtod_l+0x51e>
 8007a72:	b10b      	cbz	r3, 8007a78 <_strtod_l+0x4e0>
 8007a74:	4682      	mov	sl, r0
 8007a76:	468b      	mov	fp, r1
 8007a78:	492c      	ldr	r1, [pc, #176]	@ (8007b2c <_strtod_l+0x594>)
 8007a7a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8007a7e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8007a82:	4652      	mov	r2, sl
 8007a84:	465b      	mov	r3, fp
 8007a86:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007a8a:	f7f8 fdb5 	bl	80005f8 <__aeabi_dmul>
 8007a8e:	4b28      	ldr	r3, [pc, #160]	@ (8007b30 <_strtod_l+0x598>)
 8007a90:	460a      	mov	r2, r1
 8007a92:	400b      	ands	r3, r1
 8007a94:	4927      	ldr	r1, [pc, #156]	@ (8007b34 <_strtod_l+0x59c>)
 8007a96:	428b      	cmp	r3, r1
 8007a98:	4682      	mov	sl, r0
 8007a9a:	d898      	bhi.n	80079ce <_strtod_l+0x436>
 8007a9c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8007aa0:	428b      	cmp	r3, r1
 8007aa2:	bf86      	itte	hi
 8007aa4:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 8007b38 <_strtod_l+0x5a0>
 8007aa8:	f04f 3aff 	movhi.w	sl, #4294967295	@ 0xffffffff
 8007aac:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8007ab0:	2300      	movs	r3, #0
 8007ab2:	9308      	str	r3, [sp, #32]
 8007ab4:	e07a      	b.n	8007bac <_strtod_l+0x614>
 8007ab6:	07e2      	lsls	r2, r4, #31
 8007ab8:	d505      	bpl.n	8007ac6 <_strtod_l+0x52e>
 8007aba:	9b08      	ldr	r3, [sp, #32]
 8007abc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ac0:	f7f8 fd9a 	bl	80005f8 <__aeabi_dmul>
 8007ac4:	2301      	movs	r3, #1
 8007ac6:	9a08      	ldr	r2, [sp, #32]
 8007ac8:	3208      	adds	r2, #8
 8007aca:	3601      	adds	r6, #1
 8007acc:	1064      	asrs	r4, r4, #1
 8007ace:	9208      	str	r2, [sp, #32]
 8007ad0:	e7cd      	b.n	8007a6e <_strtod_l+0x4d6>
 8007ad2:	d0ed      	beq.n	8007ab0 <_strtod_l+0x518>
 8007ad4:	4264      	negs	r4, r4
 8007ad6:	f014 020f 	ands.w	r2, r4, #15
 8007ada:	d00a      	beq.n	8007af2 <_strtod_l+0x55a>
 8007adc:	4b12      	ldr	r3, [pc, #72]	@ (8007b28 <_strtod_l+0x590>)
 8007ade:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007ae2:	4650      	mov	r0, sl
 8007ae4:	4659      	mov	r1, fp
 8007ae6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007aea:	f7f8 feaf 	bl	800084c <__aeabi_ddiv>
 8007aee:	4682      	mov	sl, r0
 8007af0:	468b      	mov	fp, r1
 8007af2:	1124      	asrs	r4, r4, #4
 8007af4:	d0dc      	beq.n	8007ab0 <_strtod_l+0x518>
 8007af6:	2c1f      	cmp	r4, #31
 8007af8:	dd20      	ble.n	8007b3c <_strtod_l+0x5a4>
 8007afa:	2400      	movs	r4, #0
 8007afc:	46a0      	mov	r8, r4
 8007afe:	940a      	str	r4, [sp, #40]	@ 0x28
 8007b00:	46a1      	mov	r9, r4
 8007b02:	9a05      	ldr	r2, [sp, #20]
 8007b04:	2322      	movs	r3, #34	@ 0x22
 8007b06:	f04f 0a00 	mov.w	sl, #0
 8007b0a:	f04f 0b00 	mov.w	fp, #0
 8007b0e:	6013      	str	r3, [r2, #0]
 8007b10:	e768      	b.n	80079e4 <_strtod_l+0x44c>
 8007b12:	bf00      	nop
 8007b14:	0800b071 	.word	0x0800b071
 8007b18:	0800b0a0 	.word	0x0800b0a0
 8007b1c:	0800b069 	.word	0x0800b069
 8007b20:	0800b1fc 	.word	0x0800b1fc
 8007b24:	0800b48b 	.word	0x0800b48b
 8007b28:	0800b388 	.word	0x0800b388
 8007b2c:	0800b360 	.word	0x0800b360
 8007b30:	7ff00000 	.word	0x7ff00000
 8007b34:	7ca00000 	.word	0x7ca00000
 8007b38:	7fefffff 	.word	0x7fefffff
 8007b3c:	f014 0310 	ands.w	r3, r4, #16
 8007b40:	bf18      	it	ne
 8007b42:	236a      	movne	r3, #106	@ 0x6a
 8007b44:	4ea9      	ldr	r6, [pc, #676]	@ (8007dec <_strtod_l+0x854>)
 8007b46:	9308      	str	r3, [sp, #32]
 8007b48:	4650      	mov	r0, sl
 8007b4a:	4659      	mov	r1, fp
 8007b4c:	2300      	movs	r3, #0
 8007b4e:	07e2      	lsls	r2, r4, #31
 8007b50:	d504      	bpl.n	8007b5c <_strtod_l+0x5c4>
 8007b52:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007b56:	f7f8 fd4f 	bl	80005f8 <__aeabi_dmul>
 8007b5a:	2301      	movs	r3, #1
 8007b5c:	1064      	asrs	r4, r4, #1
 8007b5e:	f106 0608 	add.w	r6, r6, #8
 8007b62:	d1f4      	bne.n	8007b4e <_strtod_l+0x5b6>
 8007b64:	b10b      	cbz	r3, 8007b6a <_strtod_l+0x5d2>
 8007b66:	4682      	mov	sl, r0
 8007b68:	468b      	mov	fp, r1
 8007b6a:	9b08      	ldr	r3, [sp, #32]
 8007b6c:	b1b3      	cbz	r3, 8007b9c <_strtod_l+0x604>
 8007b6e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8007b72:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	4659      	mov	r1, fp
 8007b7a:	dd0f      	ble.n	8007b9c <_strtod_l+0x604>
 8007b7c:	2b1f      	cmp	r3, #31
 8007b7e:	dd55      	ble.n	8007c2c <_strtod_l+0x694>
 8007b80:	2b34      	cmp	r3, #52	@ 0x34
 8007b82:	bfde      	ittt	le
 8007b84:	f04f 33ff 	movle.w	r3, #4294967295	@ 0xffffffff
 8007b88:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8007b8c:	4093      	lslle	r3, r2
 8007b8e:	f04f 0a00 	mov.w	sl, #0
 8007b92:	bfcc      	ite	gt
 8007b94:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8007b98:	ea03 0b01 	andle.w	fp, r3, r1
 8007b9c:	2200      	movs	r2, #0
 8007b9e:	2300      	movs	r3, #0
 8007ba0:	4650      	mov	r0, sl
 8007ba2:	4659      	mov	r1, fp
 8007ba4:	f7f8 ff90 	bl	8000ac8 <__aeabi_dcmpeq>
 8007ba8:	2800      	cmp	r0, #0
 8007baa:	d1a6      	bne.n	8007afa <_strtod_l+0x562>
 8007bac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007bae:	9300      	str	r3, [sp, #0]
 8007bb0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8007bb2:	9805      	ldr	r0, [sp, #20]
 8007bb4:	462b      	mov	r3, r5
 8007bb6:	463a      	mov	r2, r7
 8007bb8:	f002 f8d6 	bl	8009d68 <__s2b>
 8007bbc:	900a      	str	r0, [sp, #40]	@ 0x28
 8007bbe:	2800      	cmp	r0, #0
 8007bc0:	f43f af05 	beq.w	80079ce <_strtod_l+0x436>
 8007bc4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007bc6:	2a00      	cmp	r2, #0
 8007bc8:	eba9 0308 	sub.w	r3, r9, r8
 8007bcc:	bfa8      	it	ge
 8007bce:	2300      	movge	r3, #0
 8007bd0:	9312      	str	r3, [sp, #72]	@ 0x48
 8007bd2:	2400      	movs	r4, #0
 8007bd4:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8007bd8:	9316      	str	r3, [sp, #88]	@ 0x58
 8007bda:	46a0      	mov	r8, r4
 8007bdc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007bde:	9805      	ldr	r0, [sp, #20]
 8007be0:	6859      	ldr	r1, [r3, #4]
 8007be2:	f002 f819 	bl	8009c18 <_Balloc>
 8007be6:	4681      	mov	r9, r0
 8007be8:	2800      	cmp	r0, #0
 8007bea:	f43f aef4 	beq.w	80079d6 <_strtod_l+0x43e>
 8007bee:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007bf0:	691a      	ldr	r2, [r3, #16]
 8007bf2:	3202      	adds	r2, #2
 8007bf4:	f103 010c 	add.w	r1, r3, #12
 8007bf8:	0092      	lsls	r2, r2, #2
 8007bfa:	300c      	adds	r0, #12
 8007bfc:	f000 fb9b 	bl	8008336 <memcpy>
 8007c00:	ec4b ab10 	vmov	d0, sl, fp
 8007c04:	9805      	ldr	r0, [sp, #20]
 8007c06:	aa1c      	add	r2, sp, #112	@ 0x70
 8007c08:	a91b      	add	r1, sp, #108	@ 0x6c
 8007c0a:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8007c0e:	f002 fbe7 	bl	800a3e0 <__d2b>
 8007c12:	901a      	str	r0, [sp, #104]	@ 0x68
 8007c14:	2800      	cmp	r0, #0
 8007c16:	f43f aede 	beq.w	80079d6 <_strtod_l+0x43e>
 8007c1a:	9805      	ldr	r0, [sp, #20]
 8007c1c:	2101      	movs	r1, #1
 8007c1e:	f002 f939 	bl	8009e94 <__i2b>
 8007c22:	4680      	mov	r8, r0
 8007c24:	b948      	cbnz	r0, 8007c3a <_strtod_l+0x6a2>
 8007c26:	f04f 0800 	mov.w	r8, #0
 8007c2a:	e6d4      	b.n	80079d6 <_strtod_l+0x43e>
 8007c2c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007c30:	fa02 f303 	lsl.w	r3, r2, r3
 8007c34:	ea03 0a0a 	and.w	sl, r3, sl
 8007c38:	e7b0      	b.n	8007b9c <_strtod_l+0x604>
 8007c3a:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8007c3c:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8007c3e:	2d00      	cmp	r5, #0
 8007c40:	bfab      	itete	ge
 8007c42:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8007c44:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8007c46:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8007c48:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8007c4a:	bfac      	ite	ge
 8007c4c:	18ef      	addge	r7, r5, r3
 8007c4e:	1b5e      	sublt	r6, r3, r5
 8007c50:	9b08      	ldr	r3, [sp, #32]
 8007c52:	1aed      	subs	r5, r5, r3
 8007c54:	4415      	add	r5, r2
 8007c56:	4b66      	ldr	r3, [pc, #408]	@ (8007df0 <_strtod_l+0x858>)
 8007c58:	3d01      	subs	r5, #1
 8007c5a:	429d      	cmp	r5, r3
 8007c5c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8007c60:	da50      	bge.n	8007d04 <_strtod_l+0x76c>
 8007c62:	1b5b      	subs	r3, r3, r5
 8007c64:	2b1f      	cmp	r3, #31
 8007c66:	eba2 0203 	sub.w	r2, r2, r3
 8007c6a:	f04f 0101 	mov.w	r1, #1
 8007c6e:	dc3d      	bgt.n	8007cec <_strtod_l+0x754>
 8007c70:	fa01 f303 	lsl.w	r3, r1, r3
 8007c74:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007c76:	2300      	movs	r3, #0
 8007c78:	9310      	str	r3, [sp, #64]	@ 0x40
 8007c7a:	18bd      	adds	r5, r7, r2
 8007c7c:	9b08      	ldr	r3, [sp, #32]
 8007c7e:	42af      	cmp	r7, r5
 8007c80:	4416      	add	r6, r2
 8007c82:	441e      	add	r6, r3
 8007c84:	463b      	mov	r3, r7
 8007c86:	bfa8      	it	ge
 8007c88:	462b      	movge	r3, r5
 8007c8a:	42b3      	cmp	r3, r6
 8007c8c:	bfa8      	it	ge
 8007c8e:	4633      	movge	r3, r6
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	bfc2      	ittt	gt
 8007c94:	1aed      	subgt	r5, r5, r3
 8007c96:	1af6      	subgt	r6, r6, r3
 8007c98:	1aff      	subgt	r7, r7, r3
 8007c9a:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	dd16      	ble.n	8007cce <_strtod_l+0x736>
 8007ca0:	4641      	mov	r1, r8
 8007ca2:	9805      	ldr	r0, [sp, #20]
 8007ca4:	461a      	mov	r2, r3
 8007ca6:	f002 f9b5 	bl	800a014 <__pow5mult>
 8007caa:	4680      	mov	r8, r0
 8007cac:	2800      	cmp	r0, #0
 8007cae:	d0ba      	beq.n	8007c26 <_strtod_l+0x68e>
 8007cb0:	4601      	mov	r1, r0
 8007cb2:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8007cb4:	9805      	ldr	r0, [sp, #20]
 8007cb6:	f002 f903 	bl	8009ec0 <__multiply>
 8007cba:	900e      	str	r0, [sp, #56]	@ 0x38
 8007cbc:	2800      	cmp	r0, #0
 8007cbe:	f43f ae8a 	beq.w	80079d6 <_strtod_l+0x43e>
 8007cc2:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007cc4:	9805      	ldr	r0, [sp, #20]
 8007cc6:	f001 ffe7 	bl	8009c98 <_Bfree>
 8007cca:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007ccc:	931a      	str	r3, [sp, #104]	@ 0x68
 8007cce:	2d00      	cmp	r5, #0
 8007cd0:	dc1d      	bgt.n	8007d0e <_strtod_l+0x776>
 8007cd2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	dd23      	ble.n	8007d20 <_strtod_l+0x788>
 8007cd8:	4649      	mov	r1, r9
 8007cda:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8007cdc:	9805      	ldr	r0, [sp, #20]
 8007cde:	f002 f999 	bl	800a014 <__pow5mult>
 8007ce2:	4681      	mov	r9, r0
 8007ce4:	b9e0      	cbnz	r0, 8007d20 <_strtod_l+0x788>
 8007ce6:	f04f 0900 	mov.w	r9, #0
 8007cea:	e674      	b.n	80079d6 <_strtod_l+0x43e>
 8007cec:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8007cf0:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8007cf4:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8007cf8:	35e2      	adds	r5, #226	@ 0xe2
 8007cfa:	fa01 f305 	lsl.w	r3, r1, r5
 8007cfe:	9310      	str	r3, [sp, #64]	@ 0x40
 8007d00:	9113      	str	r1, [sp, #76]	@ 0x4c
 8007d02:	e7ba      	b.n	8007c7a <_strtod_l+0x6e2>
 8007d04:	2300      	movs	r3, #0
 8007d06:	9310      	str	r3, [sp, #64]	@ 0x40
 8007d08:	2301      	movs	r3, #1
 8007d0a:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007d0c:	e7b5      	b.n	8007c7a <_strtod_l+0x6e2>
 8007d0e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007d10:	9805      	ldr	r0, [sp, #20]
 8007d12:	462a      	mov	r2, r5
 8007d14:	f002 f9d8 	bl	800a0c8 <__lshift>
 8007d18:	901a      	str	r0, [sp, #104]	@ 0x68
 8007d1a:	2800      	cmp	r0, #0
 8007d1c:	d1d9      	bne.n	8007cd2 <_strtod_l+0x73a>
 8007d1e:	e65a      	b.n	80079d6 <_strtod_l+0x43e>
 8007d20:	2e00      	cmp	r6, #0
 8007d22:	dd07      	ble.n	8007d34 <_strtod_l+0x79c>
 8007d24:	4649      	mov	r1, r9
 8007d26:	9805      	ldr	r0, [sp, #20]
 8007d28:	4632      	mov	r2, r6
 8007d2a:	f002 f9cd 	bl	800a0c8 <__lshift>
 8007d2e:	4681      	mov	r9, r0
 8007d30:	2800      	cmp	r0, #0
 8007d32:	d0d8      	beq.n	8007ce6 <_strtod_l+0x74e>
 8007d34:	2f00      	cmp	r7, #0
 8007d36:	dd08      	ble.n	8007d4a <_strtod_l+0x7b2>
 8007d38:	4641      	mov	r1, r8
 8007d3a:	9805      	ldr	r0, [sp, #20]
 8007d3c:	463a      	mov	r2, r7
 8007d3e:	f002 f9c3 	bl	800a0c8 <__lshift>
 8007d42:	4680      	mov	r8, r0
 8007d44:	2800      	cmp	r0, #0
 8007d46:	f43f ae46 	beq.w	80079d6 <_strtod_l+0x43e>
 8007d4a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007d4c:	9805      	ldr	r0, [sp, #20]
 8007d4e:	464a      	mov	r2, r9
 8007d50:	f002 fa42 	bl	800a1d8 <__mdiff>
 8007d54:	4604      	mov	r4, r0
 8007d56:	2800      	cmp	r0, #0
 8007d58:	f43f ae3d 	beq.w	80079d6 <_strtod_l+0x43e>
 8007d5c:	68c3      	ldr	r3, [r0, #12]
 8007d5e:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007d60:	2300      	movs	r3, #0
 8007d62:	60c3      	str	r3, [r0, #12]
 8007d64:	4641      	mov	r1, r8
 8007d66:	f002 fa1b 	bl	800a1a0 <__mcmp>
 8007d6a:	2800      	cmp	r0, #0
 8007d6c:	da46      	bge.n	8007dfc <_strtod_l+0x864>
 8007d6e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007d70:	ea53 030a 	orrs.w	r3, r3, sl
 8007d74:	d16c      	bne.n	8007e50 <_strtod_l+0x8b8>
 8007d76:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	d168      	bne.n	8007e50 <_strtod_l+0x8b8>
 8007d7e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007d82:	0d1b      	lsrs	r3, r3, #20
 8007d84:	051b      	lsls	r3, r3, #20
 8007d86:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8007d8a:	d961      	bls.n	8007e50 <_strtod_l+0x8b8>
 8007d8c:	6963      	ldr	r3, [r4, #20]
 8007d8e:	b913      	cbnz	r3, 8007d96 <_strtod_l+0x7fe>
 8007d90:	6923      	ldr	r3, [r4, #16]
 8007d92:	2b01      	cmp	r3, #1
 8007d94:	dd5c      	ble.n	8007e50 <_strtod_l+0x8b8>
 8007d96:	4621      	mov	r1, r4
 8007d98:	2201      	movs	r2, #1
 8007d9a:	9805      	ldr	r0, [sp, #20]
 8007d9c:	f002 f994 	bl	800a0c8 <__lshift>
 8007da0:	4641      	mov	r1, r8
 8007da2:	4604      	mov	r4, r0
 8007da4:	f002 f9fc 	bl	800a1a0 <__mcmp>
 8007da8:	2800      	cmp	r0, #0
 8007daa:	dd51      	ble.n	8007e50 <_strtod_l+0x8b8>
 8007dac:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007db0:	9a08      	ldr	r2, [sp, #32]
 8007db2:	0d1b      	lsrs	r3, r3, #20
 8007db4:	051b      	lsls	r3, r3, #20
 8007db6:	2a00      	cmp	r2, #0
 8007db8:	d06b      	beq.n	8007e92 <_strtod_l+0x8fa>
 8007dba:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8007dbe:	d868      	bhi.n	8007e92 <_strtod_l+0x8fa>
 8007dc0:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8007dc4:	f67f ae9d 	bls.w	8007b02 <_strtod_l+0x56a>
 8007dc8:	4b0a      	ldr	r3, [pc, #40]	@ (8007df4 <_strtod_l+0x85c>)
 8007dca:	4650      	mov	r0, sl
 8007dcc:	4659      	mov	r1, fp
 8007dce:	2200      	movs	r2, #0
 8007dd0:	f7f8 fc12 	bl	80005f8 <__aeabi_dmul>
 8007dd4:	4b08      	ldr	r3, [pc, #32]	@ (8007df8 <_strtod_l+0x860>)
 8007dd6:	400b      	ands	r3, r1
 8007dd8:	4682      	mov	sl, r0
 8007dda:	468b      	mov	fp, r1
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	f47f ae05 	bne.w	80079ec <_strtod_l+0x454>
 8007de2:	9a05      	ldr	r2, [sp, #20]
 8007de4:	2322      	movs	r3, #34	@ 0x22
 8007de6:	6013      	str	r3, [r2, #0]
 8007de8:	e600      	b.n	80079ec <_strtod_l+0x454>
 8007dea:	bf00      	nop
 8007dec:	0800b0c8 	.word	0x0800b0c8
 8007df0:	fffffc02 	.word	0xfffffc02
 8007df4:	39500000 	.word	0x39500000
 8007df8:	7ff00000 	.word	0x7ff00000
 8007dfc:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8007e00:	d165      	bne.n	8007ece <_strtod_l+0x936>
 8007e02:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8007e04:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007e08:	b35a      	cbz	r2, 8007e62 <_strtod_l+0x8ca>
 8007e0a:	4a9f      	ldr	r2, [pc, #636]	@ (8008088 <_strtod_l+0xaf0>)
 8007e0c:	4293      	cmp	r3, r2
 8007e0e:	d12b      	bne.n	8007e68 <_strtod_l+0x8d0>
 8007e10:	9b08      	ldr	r3, [sp, #32]
 8007e12:	4651      	mov	r1, sl
 8007e14:	b303      	cbz	r3, 8007e58 <_strtod_l+0x8c0>
 8007e16:	4b9d      	ldr	r3, [pc, #628]	@ (800808c <_strtod_l+0xaf4>)
 8007e18:	465a      	mov	r2, fp
 8007e1a:	4013      	ands	r3, r2
 8007e1c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8007e20:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007e24:	d81b      	bhi.n	8007e5e <_strtod_l+0x8c6>
 8007e26:	0d1b      	lsrs	r3, r3, #20
 8007e28:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8007e2c:	fa02 f303 	lsl.w	r3, r2, r3
 8007e30:	4299      	cmp	r1, r3
 8007e32:	d119      	bne.n	8007e68 <_strtod_l+0x8d0>
 8007e34:	4b96      	ldr	r3, [pc, #600]	@ (8008090 <_strtod_l+0xaf8>)
 8007e36:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007e38:	429a      	cmp	r2, r3
 8007e3a:	d102      	bne.n	8007e42 <_strtod_l+0x8aa>
 8007e3c:	3101      	adds	r1, #1
 8007e3e:	f43f adca 	beq.w	80079d6 <_strtod_l+0x43e>
 8007e42:	4b92      	ldr	r3, [pc, #584]	@ (800808c <_strtod_l+0xaf4>)
 8007e44:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007e46:	401a      	ands	r2, r3
 8007e48:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8007e4c:	f04f 0a00 	mov.w	sl, #0
 8007e50:	9b08      	ldr	r3, [sp, #32]
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	d1b8      	bne.n	8007dc8 <_strtod_l+0x830>
 8007e56:	e5c9      	b.n	80079ec <_strtod_l+0x454>
 8007e58:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007e5c:	e7e8      	b.n	8007e30 <_strtod_l+0x898>
 8007e5e:	4613      	mov	r3, r2
 8007e60:	e7e6      	b.n	8007e30 <_strtod_l+0x898>
 8007e62:	ea53 030a 	orrs.w	r3, r3, sl
 8007e66:	d0a1      	beq.n	8007dac <_strtod_l+0x814>
 8007e68:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007e6a:	b1db      	cbz	r3, 8007ea4 <_strtod_l+0x90c>
 8007e6c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007e6e:	4213      	tst	r3, r2
 8007e70:	d0ee      	beq.n	8007e50 <_strtod_l+0x8b8>
 8007e72:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007e74:	9a08      	ldr	r2, [sp, #32]
 8007e76:	4650      	mov	r0, sl
 8007e78:	4659      	mov	r1, fp
 8007e7a:	b1bb      	cbz	r3, 8007eac <_strtod_l+0x914>
 8007e7c:	f7ff fb6e 	bl	800755c <sulp>
 8007e80:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007e84:	ec53 2b10 	vmov	r2, r3, d0
 8007e88:	f7f8 fa00 	bl	800028c <__adddf3>
 8007e8c:	4682      	mov	sl, r0
 8007e8e:	468b      	mov	fp, r1
 8007e90:	e7de      	b.n	8007e50 <_strtod_l+0x8b8>
 8007e92:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8007e96:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8007e9a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8007e9e:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 8007ea2:	e7d5      	b.n	8007e50 <_strtod_l+0x8b8>
 8007ea4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007ea6:	ea13 0f0a 	tst.w	r3, sl
 8007eaa:	e7e1      	b.n	8007e70 <_strtod_l+0x8d8>
 8007eac:	f7ff fb56 	bl	800755c <sulp>
 8007eb0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007eb4:	ec53 2b10 	vmov	r2, r3, d0
 8007eb8:	f7f8 f9e6 	bl	8000288 <__aeabi_dsub>
 8007ebc:	2200      	movs	r2, #0
 8007ebe:	2300      	movs	r3, #0
 8007ec0:	4682      	mov	sl, r0
 8007ec2:	468b      	mov	fp, r1
 8007ec4:	f7f8 fe00 	bl	8000ac8 <__aeabi_dcmpeq>
 8007ec8:	2800      	cmp	r0, #0
 8007eca:	d0c1      	beq.n	8007e50 <_strtod_l+0x8b8>
 8007ecc:	e619      	b.n	8007b02 <_strtod_l+0x56a>
 8007ece:	4641      	mov	r1, r8
 8007ed0:	4620      	mov	r0, r4
 8007ed2:	f002 fadd 	bl	800a490 <__ratio>
 8007ed6:	ec57 6b10 	vmov	r6, r7, d0
 8007eda:	2200      	movs	r2, #0
 8007edc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8007ee0:	4630      	mov	r0, r6
 8007ee2:	4639      	mov	r1, r7
 8007ee4:	f7f8 fe04 	bl	8000af0 <__aeabi_dcmple>
 8007ee8:	2800      	cmp	r0, #0
 8007eea:	d06f      	beq.n	8007fcc <_strtod_l+0xa34>
 8007eec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007eee:	2b00      	cmp	r3, #0
 8007ef0:	d17a      	bne.n	8007fe8 <_strtod_l+0xa50>
 8007ef2:	f1ba 0f00 	cmp.w	sl, #0
 8007ef6:	d158      	bne.n	8007faa <_strtod_l+0xa12>
 8007ef8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007efa:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007efe:	2b00      	cmp	r3, #0
 8007f00:	d15a      	bne.n	8007fb8 <_strtod_l+0xa20>
 8007f02:	4b64      	ldr	r3, [pc, #400]	@ (8008094 <_strtod_l+0xafc>)
 8007f04:	2200      	movs	r2, #0
 8007f06:	4630      	mov	r0, r6
 8007f08:	4639      	mov	r1, r7
 8007f0a:	f7f8 fde7 	bl	8000adc <__aeabi_dcmplt>
 8007f0e:	2800      	cmp	r0, #0
 8007f10:	d159      	bne.n	8007fc6 <_strtod_l+0xa2e>
 8007f12:	4630      	mov	r0, r6
 8007f14:	4639      	mov	r1, r7
 8007f16:	4b60      	ldr	r3, [pc, #384]	@ (8008098 <_strtod_l+0xb00>)
 8007f18:	2200      	movs	r2, #0
 8007f1a:	f7f8 fb6d 	bl	80005f8 <__aeabi_dmul>
 8007f1e:	4606      	mov	r6, r0
 8007f20:	460f      	mov	r7, r1
 8007f22:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8007f26:	9606      	str	r6, [sp, #24]
 8007f28:	9307      	str	r3, [sp, #28]
 8007f2a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007f2e:	4d57      	ldr	r5, [pc, #348]	@ (800808c <_strtod_l+0xaf4>)
 8007f30:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8007f34:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007f36:	401d      	ands	r5, r3
 8007f38:	4b58      	ldr	r3, [pc, #352]	@ (800809c <_strtod_l+0xb04>)
 8007f3a:	429d      	cmp	r5, r3
 8007f3c:	f040 80b2 	bne.w	80080a4 <_strtod_l+0xb0c>
 8007f40:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007f42:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8007f46:	ec4b ab10 	vmov	d0, sl, fp
 8007f4a:	f002 f9d9 	bl	800a300 <__ulp>
 8007f4e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007f52:	ec51 0b10 	vmov	r0, r1, d0
 8007f56:	f7f8 fb4f 	bl	80005f8 <__aeabi_dmul>
 8007f5a:	4652      	mov	r2, sl
 8007f5c:	465b      	mov	r3, fp
 8007f5e:	f7f8 f995 	bl	800028c <__adddf3>
 8007f62:	460b      	mov	r3, r1
 8007f64:	4949      	ldr	r1, [pc, #292]	@ (800808c <_strtod_l+0xaf4>)
 8007f66:	4a4e      	ldr	r2, [pc, #312]	@ (80080a0 <_strtod_l+0xb08>)
 8007f68:	4019      	ands	r1, r3
 8007f6a:	4291      	cmp	r1, r2
 8007f6c:	4682      	mov	sl, r0
 8007f6e:	d942      	bls.n	8007ff6 <_strtod_l+0xa5e>
 8007f70:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007f72:	4b47      	ldr	r3, [pc, #284]	@ (8008090 <_strtod_l+0xaf8>)
 8007f74:	429a      	cmp	r2, r3
 8007f76:	d103      	bne.n	8007f80 <_strtod_l+0x9e8>
 8007f78:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007f7a:	3301      	adds	r3, #1
 8007f7c:	f43f ad2b 	beq.w	80079d6 <_strtod_l+0x43e>
 8007f80:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8008090 <_strtod_l+0xaf8>
 8007f84:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 8007f88:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007f8a:	9805      	ldr	r0, [sp, #20]
 8007f8c:	f001 fe84 	bl	8009c98 <_Bfree>
 8007f90:	9805      	ldr	r0, [sp, #20]
 8007f92:	4649      	mov	r1, r9
 8007f94:	f001 fe80 	bl	8009c98 <_Bfree>
 8007f98:	9805      	ldr	r0, [sp, #20]
 8007f9a:	4641      	mov	r1, r8
 8007f9c:	f001 fe7c 	bl	8009c98 <_Bfree>
 8007fa0:	9805      	ldr	r0, [sp, #20]
 8007fa2:	4621      	mov	r1, r4
 8007fa4:	f001 fe78 	bl	8009c98 <_Bfree>
 8007fa8:	e618      	b.n	8007bdc <_strtod_l+0x644>
 8007faa:	f1ba 0f01 	cmp.w	sl, #1
 8007fae:	d103      	bne.n	8007fb8 <_strtod_l+0xa20>
 8007fb0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007fb2:	2b00      	cmp	r3, #0
 8007fb4:	f43f ada5 	beq.w	8007b02 <_strtod_l+0x56a>
 8007fb8:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8008068 <_strtod_l+0xad0>
 8007fbc:	4f35      	ldr	r7, [pc, #212]	@ (8008094 <_strtod_l+0xafc>)
 8007fbe:	ed8d 7b06 	vstr	d7, [sp, #24]
 8007fc2:	2600      	movs	r6, #0
 8007fc4:	e7b1      	b.n	8007f2a <_strtod_l+0x992>
 8007fc6:	4f34      	ldr	r7, [pc, #208]	@ (8008098 <_strtod_l+0xb00>)
 8007fc8:	2600      	movs	r6, #0
 8007fca:	e7aa      	b.n	8007f22 <_strtod_l+0x98a>
 8007fcc:	4b32      	ldr	r3, [pc, #200]	@ (8008098 <_strtod_l+0xb00>)
 8007fce:	4630      	mov	r0, r6
 8007fd0:	4639      	mov	r1, r7
 8007fd2:	2200      	movs	r2, #0
 8007fd4:	f7f8 fb10 	bl	80005f8 <__aeabi_dmul>
 8007fd8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007fda:	4606      	mov	r6, r0
 8007fdc:	460f      	mov	r7, r1
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	d09f      	beq.n	8007f22 <_strtod_l+0x98a>
 8007fe2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8007fe6:	e7a0      	b.n	8007f2a <_strtod_l+0x992>
 8007fe8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8008070 <_strtod_l+0xad8>
 8007fec:	ed8d 7b06 	vstr	d7, [sp, #24]
 8007ff0:	ec57 6b17 	vmov	r6, r7, d7
 8007ff4:	e799      	b.n	8007f2a <_strtod_l+0x992>
 8007ff6:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8007ffa:	9b08      	ldr	r3, [sp, #32]
 8007ffc:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8008000:	2b00      	cmp	r3, #0
 8008002:	d1c1      	bne.n	8007f88 <_strtod_l+0x9f0>
 8008004:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008008:	0d1b      	lsrs	r3, r3, #20
 800800a:	051b      	lsls	r3, r3, #20
 800800c:	429d      	cmp	r5, r3
 800800e:	d1bb      	bne.n	8007f88 <_strtod_l+0x9f0>
 8008010:	4630      	mov	r0, r6
 8008012:	4639      	mov	r1, r7
 8008014:	f7f8 fe50 	bl	8000cb8 <__aeabi_d2lz>
 8008018:	f7f8 fac0 	bl	800059c <__aeabi_l2d>
 800801c:	4602      	mov	r2, r0
 800801e:	460b      	mov	r3, r1
 8008020:	4630      	mov	r0, r6
 8008022:	4639      	mov	r1, r7
 8008024:	f7f8 f930 	bl	8000288 <__aeabi_dsub>
 8008028:	460b      	mov	r3, r1
 800802a:	4602      	mov	r2, r0
 800802c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8008030:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8008034:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008036:	ea46 060a 	orr.w	r6, r6, sl
 800803a:	431e      	orrs	r6, r3
 800803c:	d06f      	beq.n	800811e <_strtod_l+0xb86>
 800803e:	a30e      	add	r3, pc, #56	@ (adr r3, 8008078 <_strtod_l+0xae0>)
 8008040:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008044:	f7f8 fd4a 	bl	8000adc <__aeabi_dcmplt>
 8008048:	2800      	cmp	r0, #0
 800804a:	f47f accf 	bne.w	80079ec <_strtod_l+0x454>
 800804e:	a30c      	add	r3, pc, #48	@ (adr r3, 8008080 <_strtod_l+0xae8>)
 8008050:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008054:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008058:	f7f8 fd5e 	bl	8000b18 <__aeabi_dcmpgt>
 800805c:	2800      	cmp	r0, #0
 800805e:	d093      	beq.n	8007f88 <_strtod_l+0x9f0>
 8008060:	e4c4      	b.n	80079ec <_strtod_l+0x454>
 8008062:	bf00      	nop
 8008064:	f3af 8000 	nop.w
 8008068:	00000000 	.word	0x00000000
 800806c:	bff00000 	.word	0xbff00000
 8008070:	00000000 	.word	0x00000000
 8008074:	3ff00000 	.word	0x3ff00000
 8008078:	94a03595 	.word	0x94a03595
 800807c:	3fdfffff 	.word	0x3fdfffff
 8008080:	35afe535 	.word	0x35afe535
 8008084:	3fe00000 	.word	0x3fe00000
 8008088:	000fffff 	.word	0x000fffff
 800808c:	7ff00000 	.word	0x7ff00000
 8008090:	7fefffff 	.word	0x7fefffff
 8008094:	3ff00000 	.word	0x3ff00000
 8008098:	3fe00000 	.word	0x3fe00000
 800809c:	7fe00000 	.word	0x7fe00000
 80080a0:	7c9fffff 	.word	0x7c9fffff
 80080a4:	9b08      	ldr	r3, [sp, #32]
 80080a6:	b323      	cbz	r3, 80080f2 <_strtod_l+0xb5a>
 80080a8:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 80080ac:	d821      	bhi.n	80080f2 <_strtod_l+0xb5a>
 80080ae:	a328      	add	r3, pc, #160	@ (adr r3, 8008150 <_strtod_l+0xbb8>)
 80080b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080b4:	4630      	mov	r0, r6
 80080b6:	4639      	mov	r1, r7
 80080b8:	f7f8 fd1a 	bl	8000af0 <__aeabi_dcmple>
 80080bc:	b1a0      	cbz	r0, 80080e8 <_strtod_l+0xb50>
 80080be:	4639      	mov	r1, r7
 80080c0:	4630      	mov	r0, r6
 80080c2:	f7f8 fd71 	bl	8000ba8 <__aeabi_d2uiz>
 80080c6:	2801      	cmp	r0, #1
 80080c8:	bf38      	it	cc
 80080ca:	2001      	movcc	r0, #1
 80080cc:	f7f8 fa1a 	bl	8000504 <__aeabi_ui2d>
 80080d0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80080d2:	4606      	mov	r6, r0
 80080d4:	460f      	mov	r7, r1
 80080d6:	b9fb      	cbnz	r3, 8008118 <_strtod_l+0xb80>
 80080d8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80080dc:	9014      	str	r0, [sp, #80]	@ 0x50
 80080de:	9315      	str	r3, [sp, #84]	@ 0x54
 80080e0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 80080e4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80080e8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80080ea:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 80080ee:	1b5b      	subs	r3, r3, r5
 80080f0:	9311      	str	r3, [sp, #68]	@ 0x44
 80080f2:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80080f6:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 80080fa:	f002 f901 	bl	800a300 <__ulp>
 80080fe:	4650      	mov	r0, sl
 8008100:	ec53 2b10 	vmov	r2, r3, d0
 8008104:	4659      	mov	r1, fp
 8008106:	f7f8 fa77 	bl	80005f8 <__aeabi_dmul>
 800810a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800810e:	f7f8 f8bd 	bl	800028c <__adddf3>
 8008112:	4682      	mov	sl, r0
 8008114:	468b      	mov	fp, r1
 8008116:	e770      	b.n	8007ffa <_strtod_l+0xa62>
 8008118:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800811c:	e7e0      	b.n	80080e0 <_strtod_l+0xb48>
 800811e:	a30e      	add	r3, pc, #56	@ (adr r3, 8008158 <_strtod_l+0xbc0>)
 8008120:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008124:	f7f8 fcda 	bl	8000adc <__aeabi_dcmplt>
 8008128:	e798      	b.n	800805c <_strtod_l+0xac4>
 800812a:	2300      	movs	r3, #0
 800812c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800812e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8008130:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008132:	6013      	str	r3, [r2, #0]
 8008134:	f7ff ba6d 	b.w	8007612 <_strtod_l+0x7a>
 8008138:	2a65      	cmp	r2, #101	@ 0x65
 800813a:	f43f ab66 	beq.w	800780a <_strtod_l+0x272>
 800813e:	2a45      	cmp	r2, #69	@ 0x45
 8008140:	f43f ab63 	beq.w	800780a <_strtod_l+0x272>
 8008144:	2301      	movs	r3, #1
 8008146:	f7ff bb9e 	b.w	8007886 <_strtod_l+0x2ee>
 800814a:	bf00      	nop
 800814c:	f3af 8000 	nop.w
 8008150:	ffc00000 	.word	0xffc00000
 8008154:	41dfffff 	.word	0x41dfffff
 8008158:	94a03595 	.word	0x94a03595
 800815c:	3fcfffff 	.word	0x3fcfffff

08008160 <_strtod_r>:
 8008160:	4b01      	ldr	r3, [pc, #4]	@ (8008168 <_strtod_r+0x8>)
 8008162:	f7ff ba19 	b.w	8007598 <_strtod_l>
 8008166:	bf00      	nop
 8008168:	20000018 	.word	0x20000018

0800816c <_strtol_l.constprop.0>:
 800816c:	2b24      	cmp	r3, #36	@ 0x24
 800816e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008172:	4686      	mov	lr, r0
 8008174:	4690      	mov	r8, r2
 8008176:	d801      	bhi.n	800817c <_strtol_l.constprop.0+0x10>
 8008178:	2b01      	cmp	r3, #1
 800817a:	d106      	bne.n	800818a <_strtol_l.constprop.0+0x1e>
 800817c:	f000 f8ae 	bl	80082dc <__errno>
 8008180:	2316      	movs	r3, #22
 8008182:	6003      	str	r3, [r0, #0]
 8008184:	2000      	movs	r0, #0
 8008186:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800818a:	4834      	ldr	r0, [pc, #208]	@ (800825c <_strtol_l.constprop.0+0xf0>)
 800818c:	460d      	mov	r5, r1
 800818e:	462a      	mov	r2, r5
 8008190:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008194:	5d06      	ldrb	r6, [r0, r4]
 8008196:	f016 0608 	ands.w	r6, r6, #8
 800819a:	d1f8      	bne.n	800818e <_strtol_l.constprop.0+0x22>
 800819c:	2c2d      	cmp	r4, #45	@ 0x2d
 800819e:	d12d      	bne.n	80081fc <_strtol_l.constprop.0+0x90>
 80081a0:	782c      	ldrb	r4, [r5, #0]
 80081a2:	2601      	movs	r6, #1
 80081a4:	1c95      	adds	r5, r2, #2
 80081a6:	f033 0210 	bics.w	r2, r3, #16
 80081aa:	d109      	bne.n	80081c0 <_strtol_l.constprop.0+0x54>
 80081ac:	2c30      	cmp	r4, #48	@ 0x30
 80081ae:	d12a      	bne.n	8008206 <_strtol_l.constprop.0+0x9a>
 80081b0:	782a      	ldrb	r2, [r5, #0]
 80081b2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80081b6:	2a58      	cmp	r2, #88	@ 0x58
 80081b8:	d125      	bne.n	8008206 <_strtol_l.constprop.0+0x9a>
 80081ba:	786c      	ldrb	r4, [r5, #1]
 80081bc:	2310      	movs	r3, #16
 80081be:	3502      	adds	r5, #2
 80081c0:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80081c4:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 80081c8:	2200      	movs	r2, #0
 80081ca:	fbbc f9f3 	udiv	r9, ip, r3
 80081ce:	4610      	mov	r0, r2
 80081d0:	fb03 ca19 	mls	sl, r3, r9, ip
 80081d4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80081d8:	2f09      	cmp	r7, #9
 80081da:	d81b      	bhi.n	8008214 <_strtol_l.constprop.0+0xa8>
 80081dc:	463c      	mov	r4, r7
 80081de:	42a3      	cmp	r3, r4
 80081e0:	dd27      	ble.n	8008232 <_strtol_l.constprop.0+0xc6>
 80081e2:	1c57      	adds	r7, r2, #1
 80081e4:	d007      	beq.n	80081f6 <_strtol_l.constprop.0+0x8a>
 80081e6:	4581      	cmp	r9, r0
 80081e8:	d320      	bcc.n	800822c <_strtol_l.constprop.0+0xc0>
 80081ea:	d101      	bne.n	80081f0 <_strtol_l.constprop.0+0x84>
 80081ec:	45a2      	cmp	sl, r4
 80081ee:	db1d      	blt.n	800822c <_strtol_l.constprop.0+0xc0>
 80081f0:	fb00 4003 	mla	r0, r0, r3, r4
 80081f4:	2201      	movs	r2, #1
 80081f6:	f815 4b01 	ldrb.w	r4, [r5], #1
 80081fa:	e7eb      	b.n	80081d4 <_strtol_l.constprop.0+0x68>
 80081fc:	2c2b      	cmp	r4, #43	@ 0x2b
 80081fe:	bf04      	itt	eq
 8008200:	782c      	ldrbeq	r4, [r5, #0]
 8008202:	1c95      	addeq	r5, r2, #2
 8008204:	e7cf      	b.n	80081a6 <_strtol_l.constprop.0+0x3a>
 8008206:	2b00      	cmp	r3, #0
 8008208:	d1da      	bne.n	80081c0 <_strtol_l.constprop.0+0x54>
 800820a:	2c30      	cmp	r4, #48	@ 0x30
 800820c:	bf0c      	ite	eq
 800820e:	2308      	moveq	r3, #8
 8008210:	230a      	movne	r3, #10
 8008212:	e7d5      	b.n	80081c0 <_strtol_l.constprop.0+0x54>
 8008214:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8008218:	2f19      	cmp	r7, #25
 800821a:	d801      	bhi.n	8008220 <_strtol_l.constprop.0+0xb4>
 800821c:	3c37      	subs	r4, #55	@ 0x37
 800821e:	e7de      	b.n	80081de <_strtol_l.constprop.0+0x72>
 8008220:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8008224:	2f19      	cmp	r7, #25
 8008226:	d804      	bhi.n	8008232 <_strtol_l.constprop.0+0xc6>
 8008228:	3c57      	subs	r4, #87	@ 0x57
 800822a:	e7d8      	b.n	80081de <_strtol_l.constprop.0+0x72>
 800822c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008230:	e7e1      	b.n	80081f6 <_strtol_l.constprop.0+0x8a>
 8008232:	1c53      	adds	r3, r2, #1
 8008234:	d108      	bne.n	8008248 <_strtol_l.constprop.0+0xdc>
 8008236:	2322      	movs	r3, #34	@ 0x22
 8008238:	f8ce 3000 	str.w	r3, [lr]
 800823c:	4660      	mov	r0, ip
 800823e:	f1b8 0f00 	cmp.w	r8, #0
 8008242:	d0a0      	beq.n	8008186 <_strtol_l.constprop.0+0x1a>
 8008244:	1e69      	subs	r1, r5, #1
 8008246:	e006      	b.n	8008256 <_strtol_l.constprop.0+0xea>
 8008248:	b106      	cbz	r6, 800824c <_strtol_l.constprop.0+0xe0>
 800824a:	4240      	negs	r0, r0
 800824c:	f1b8 0f00 	cmp.w	r8, #0
 8008250:	d099      	beq.n	8008186 <_strtol_l.constprop.0+0x1a>
 8008252:	2a00      	cmp	r2, #0
 8008254:	d1f6      	bne.n	8008244 <_strtol_l.constprop.0+0xd8>
 8008256:	f8c8 1000 	str.w	r1, [r8]
 800825a:	e794      	b.n	8008186 <_strtol_l.constprop.0+0x1a>
 800825c:	0800b0f9 	.word	0x0800b0f9

08008260 <_strtol_r>:
 8008260:	f7ff bf84 	b.w	800816c <_strtol_l.constprop.0>

08008264 <_fwalk_sglue>:
 8008264:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008268:	4607      	mov	r7, r0
 800826a:	4688      	mov	r8, r1
 800826c:	4614      	mov	r4, r2
 800826e:	2600      	movs	r6, #0
 8008270:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008274:	f1b9 0901 	subs.w	r9, r9, #1
 8008278:	d505      	bpl.n	8008286 <_fwalk_sglue+0x22>
 800827a:	6824      	ldr	r4, [r4, #0]
 800827c:	2c00      	cmp	r4, #0
 800827e:	d1f7      	bne.n	8008270 <_fwalk_sglue+0xc>
 8008280:	4630      	mov	r0, r6
 8008282:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008286:	89ab      	ldrh	r3, [r5, #12]
 8008288:	2b01      	cmp	r3, #1
 800828a:	d907      	bls.n	800829c <_fwalk_sglue+0x38>
 800828c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008290:	3301      	adds	r3, #1
 8008292:	d003      	beq.n	800829c <_fwalk_sglue+0x38>
 8008294:	4629      	mov	r1, r5
 8008296:	4638      	mov	r0, r7
 8008298:	47c0      	blx	r8
 800829a:	4306      	orrs	r6, r0
 800829c:	3568      	adds	r5, #104	@ 0x68
 800829e:	e7e9      	b.n	8008274 <_fwalk_sglue+0x10>

080082a0 <strncmp>:
 80082a0:	b510      	push	{r4, lr}
 80082a2:	b16a      	cbz	r2, 80082c0 <strncmp+0x20>
 80082a4:	3901      	subs	r1, #1
 80082a6:	1884      	adds	r4, r0, r2
 80082a8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80082ac:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80082b0:	429a      	cmp	r2, r3
 80082b2:	d103      	bne.n	80082bc <strncmp+0x1c>
 80082b4:	42a0      	cmp	r0, r4
 80082b6:	d001      	beq.n	80082bc <strncmp+0x1c>
 80082b8:	2a00      	cmp	r2, #0
 80082ba:	d1f5      	bne.n	80082a8 <strncmp+0x8>
 80082bc:	1ad0      	subs	r0, r2, r3
 80082be:	bd10      	pop	{r4, pc}
 80082c0:	4610      	mov	r0, r2
 80082c2:	e7fc      	b.n	80082be <strncmp+0x1e>

080082c4 <memset>:
 80082c4:	4402      	add	r2, r0
 80082c6:	4603      	mov	r3, r0
 80082c8:	4293      	cmp	r3, r2
 80082ca:	d100      	bne.n	80082ce <memset+0xa>
 80082cc:	4770      	bx	lr
 80082ce:	f803 1b01 	strb.w	r1, [r3], #1
 80082d2:	e7f9      	b.n	80082c8 <memset+0x4>

080082d4 <_localeconv_r>:
 80082d4:	4800      	ldr	r0, [pc, #0]	@ (80082d8 <_localeconv_r+0x4>)
 80082d6:	4770      	bx	lr
 80082d8:	20000108 	.word	0x20000108

080082dc <__errno>:
 80082dc:	4b01      	ldr	r3, [pc, #4]	@ (80082e4 <__errno+0x8>)
 80082de:	6818      	ldr	r0, [r3, #0]
 80082e0:	4770      	bx	lr
 80082e2:	bf00      	nop
 80082e4:	20000184 	.word	0x20000184

080082e8 <__libc_init_array>:
 80082e8:	b570      	push	{r4, r5, r6, lr}
 80082ea:	4d0d      	ldr	r5, [pc, #52]	@ (8008320 <__libc_init_array+0x38>)
 80082ec:	4c0d      	ldr	r4, [pc, #52]	@ (8008324 <__libc_init_array+0x3c>)
 80082ee:	1b64      	subs	r4, r4, r5
 80082f0:	10a4      	asrs	r4, r4, #2
 80082f2:	2600      	movs	r6, #0
 80082f4:	42a6      	cmp	r6, r4
 80082f6:	d109      	bne.n	800830c <__libc_init_array+0x24>
 80082f8:	4d0b      	ldr	r5, [pc, #44]	@ (8008328 <__libc_init_array+0x40>)
 80082fa:	4c0c      	ldr	r4, [pc, #48]	@ (800832c <__libc_init_array+0x44>)
 80082fc:	f002 fe6c 	bl	800afd8 <_init>
 8008300:	1b64      	subs	r4, r4, r5
 8008302:	10a4      	asrs	r4, r4, #2
 8008304:	2600      	movs	r6, #0
 8008306:	42a6      	cmp	r6, r4
 8008308:	d105      	bne.n	8008316 <__libc_init_array+0x2e>
 800830a:	bd70      	pop	{r4, r5, r6, pc}
 800830c:	f855 3b04 	ldr.w	r3, [r5], #4
 8008310:	4798      	blx	r3
 8008312:	3601      	adds	r6, #1
 8008314:	e7ee      	b.n	80082f4 <__libc_init_array+0xc>
 8008316:	f855 3b04 	ldr.w	r3, [r5], #4
 800831a:	4798      	blx	r3
 800831c:	3601      	adds	r6, #1
 800831e:	e7f2      	b.n	8008306 <__libc_init_array+0x1e>
 8008320:	0800b494 	.word	0x0800b494
 8008324:	0800b494 	.word	0x0800b494
 8008328:	0800b494 	.word	0x0800b494
 800832c:	0800b498 	.word	0x0800b498

08008330 <__retarget_lock_init_recursive>:
 8008330:	4770      	bx	lr

08008332 <__retarget_lock_acquire_recursive>:
 8008332:	4770      	bx	lr

08008334 <__retarget_lock_release_recursive>:
 8008334:	4770      	bx	lr

08008336 <memcpy>:
 8008336:	440a      	add	r2, r1
 8008338:	4291      	cmp	r1, r2
 800833a:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800833e:	d100      	bne.n	8008342 <memcpy+0xc>
 8008340:	4770      	bx	lr
 8008342:	b510      	push	{r4, lr}
 8008344:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008348:	f803 4f01 	strb.w	r4, [r3, #1]!
 800834c:	4291      	cmp	r1, r2
 800834e:	d1f9      	bne.n	8008344 <memcpy+0xe>
 8008350:	bd10      	pop	{r4, pc}
 8008352:	0000      	movs	r0, r0
 8008354:	0000      	movs	r0, r0
	...

08008358 <nan>:
 8008358:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8008360 <nan+0x8>
 800835c:	4770      	bx	lr
 800835e:	bf00      	nop
 8008360:	00000000 	.word	0x00000000
 8008364:	7ff80000 	.word	0x7ff80000

08008368 <nanf>:
 8008368:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8008370 <nanf+0x8>
 800836c:	4770      	bx	lr
 800836e:	bf00      	nop
 8008370:	7fc00000 	.word	0x7fc00000

08008374 <quorem>:
 8008374:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008378:	6903      	ldr	r3, [r0, #16]
 800837a:	690c      	ldr	r4, [r1, #16]
 800837c:	42a3      	cmp	r3, r4
 800837e:	4607      	mov	r7, r0
 8008380:	db7e      	blt.n	8008480 <quorem+0x10c>
 8008382:	3c01      	subs	r4, #1
 8008384:	f101 0814 	add.w	r8, r1, #20
 8008388:	00a3      	lsls	r3, r4, #2
 800838a:	f100 0514 	add.w	r5, r0, #20
 800838e:	9300      	str	r3, [sp, #0]
 8008390:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008394:	9301      	str	r3, [sp, #4]
 8008396:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800839a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800839e:	3301      	adds	r3, #1
 80083a0:	429a      	cmp	r2, r3
 80083a2:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80083a6:	fbb2 f6f3 	udiv	r6, r2, r3
 80083aa:	d32e      	bcc.n	800840a <quorem+0x96>
 80083ac:	f04f 0a00 	mov.w	sl, #0
 80083b0:	46c4      	mov	ip, r8
 80083b2:	46ae      	mov	lr, r5
 80083b4:	46d3      	mov	fp, sl
 80083b6:	f85c 3b04 	ldr.w	r3, [ip], #4
 80083ba:	b298      	uxth	r0, r3
 80083bc:	fb06 a000 	mla	r0, r6, r0, sl
 80083c0:	0c02      	lsrs	r2, r0, #16
 80083c2:	0c1b      	lsrs	r3, r3, #16
 80083c4:	fb06 2303 	mla	r3, r6, r3, r2
 80083c8:	f8de 2000 	ldr.w	r2, [lr]
 80083cc:	b280      	uxth	r0, r0
 80083ce:	b292      	uxth	r2, r2
 80083d0:	1a12      	subs	r2, r2, r0
 80083d2:	445a      	add	r2, fp
 80083d4:	f8de 0000 	ldr.w	r0, [lr]
 80083d8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80083dc:	b29b      	uxth	r3, r3
 80083de:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80083e2:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80083e6:	b292      	uxth	r2, r2
 80083e8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80083ec:	45e1      	cmp	r9, ip
 80083ee:	f84e 2b04 	str.w	r2, [lr], #4
 80083f2:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80083f6:	d2de      	bcs.n	80083b6 <quorem+0x42>
 80083f8:	9b00      	ldr	r3, [sp, #0]
 80083fa:	58eb      	ldr	r3, [r5, r3]
 80083fc:	b92b      	cbnz	r3, 800840a <quorem+0x96>
 80083fe:	9b01      	ldr	r3, [sp, #4]
 8008400:	3b04      	subs	r3, #4
 8008402:	429d      	cmp	r5, r3
 8008404:	461a      	mov	r2, r3
 8008406:	d32f      	bcc.n	8008468 <quorem+0xf4>
 8008408:	613c      	str	r4, [r7, #16]
 800840a:	4638      	mov	r0, r7
 800840c:	f001 fec8 	bl	800a1a0 <__mcmp>
 8008410:	2800      	cmp	r0, #0
 8008412:	db25      	blt.n	8008460 <quorem+0xec>
 8008414:	4629      	mov	r1, r5
 8008416:	2000      	movs	r0, #0
 8008418:	f858 2b04 	ldr.w	r2, [r8], #4
 800841c:	f8d1 c000 	ldr.w	ip, [r1]
 8008420:	fa1f fe82 	uxth.w	lr, r2
 8008424:	fa1f f38c 	uxth.w	r3, ip
 8008428:	eba3 030e 	sub.w	r3, r3, lr
 800842c:	4403      	add	r3, r0
 800842e:	0c12      	lsrs	r2, r2, #16
 8008430:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8008434:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8008438:	b29b      	uxth	r3, r3
 800843a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800843e:	45c1      	cmp	r9, r8
 8008440:	f841 3b04 	str.w	r3, [r1], #4
 8008444:	ea4f 4022 	mov.w	r0, r2, asr #16
 8008448:	d2e6      	bcs.n	8008418 <quorem+0xa4>
 800844a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800844e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008452:	b922      	cbnz	r2, 800845e <quorem+0xea>
 8008454:	3b04      	subs	r3, #4
 8008456:	429d      	cmp	r5, r3
 8008458:	461a      	mov	r2, r3
 800845a:	d30b      	bcc.n	8008474 <quorem+0x100>
 800845c:	613c      	str	r4, [r7, #16]
 800845e:	3601      	adds	r6, #1
 8008460:	4630      	mov	r0, r6
 8008462:	b003      	add	sp, #12
 8008464:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008468:	6812      	ldr	r2, [r2, #0]
 800846a:	3b04      	subs	r3, #4
 800846c:	2a00      	cmp	r2, #0
 800846e:	d1cb      	bne.n	8008408 <quorem+0x94>
 8008470:	3c01      	subs	r4, #1
 8008472:	e7c6      	b.n	8008402 <quorem+0x8e>
 8008474:	6812      	ldr	r2, [r2, #0]
 8008476:	3b04      	subs	r3, #4
 8008478:	2a00      	cmp	r2, #0
 800847a:	d1ef      	bne.n	800845c <quorem+0xe8>
 800847c:	3c01      	subs	r4, #1
 800847e:	e7ea      	b.n	8008456 <quorem+0xe2>
 8008480:	2000      	movs	r0, #0
 8008482:	e7ee      	b.n	8008462 <quorem+0xee>
 8008484:	0000      	movs	r0, r0
	...

08008488 <_dtoa_r>:
 8008488:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800848c:	69c7      	ldr	r7, [r0, #28]
 800848e:	b099      	sub	sp, #100	@ 0x64
 8008490:	ed8d 0b02 	vstr	d0, [sp, #8]
 8008494:	ec55 4b10 	vmov	r4, r5, d0
 8008498:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800849a:	9109      	str	r1, [sp, #36]	@ 0x24
 800849c:	4683      	mov	fp, r0
 800849e:	920e      	str	r2, [sp, #56]	@ 0x38
 80084a0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80084a2:	b97f      	cbnz	r7, 80084c4 <_dtoa_r+0x3c>
 80084a4:	2010      	movs	r0, #16
 80084a6:	f001 fa43 	bl	8009930 <malloc>
 80084aa:	4602      	mov	r2, r0
 80084ac:	f8cb 001c 	str.w	r0, [fp, #28]
 80084b0:	b920      	cbnz	r0, 80084bc <_dtoa_r+0x34>
 80084b2:	4ba7      	ldr	r3, [pc, #668]	@ (8008750 <_dtoa_r+0x2c8>)
 80084b4:	21ef      	movs	r1, #239	@ 0xef
 80084b6:	48a7      	ldr	r0, [pc, #668]	@ (8008754 <_dtoa_r+0x2cc>)
 80084b8:	f002 f94e 	bl	800a758 <__assert_func>
 80084bc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80084c0:	6007      	str	r7, [r0, #0]
 80084c2:	60c7      	str	r7, [r0, #12]
 80084c4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80084c8:	6819      	ldr	r1, [r3, #0]
 80084ca:	b159      	cbz	r1, 80084e4 <_dtoa_r+0x5c>
 80084cc:	685a      	ldr	r2, [r3, #4]
 80084ce:	604a      	str	r2, [r1, #4]
 80084d0:	2301      	movs	r3, #1
 80084d2:	4093      	lsls	r3, r2
 80084d4:	608b      	str	r3, [r1, #8]
 80084d6:	4658      	mov	r0, fp
 80084d8:	f001 fbde 	bl	8009c98 <_Bfree>
 80084dc:	f8db 301c 	ldr.w	r3, [fp, #28]
 80084e0:	2200      	movs	r2, #0
 80084e2:	601a      	str	r2, [r3, #0]
 80084e4:	1e2b      	subs	r3, r5, #0
 80084e6:	bfb9      	ittee	lt
 80084e8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80084ec:	9303      	strlt	r3, [sp, #12]
 80084ee:	2300      	movge	r3, #0
 80084f0:	6033      	strge	r3, [r6, #0]
 80084f2:	9f03      	ldr	r7, [sp, #12]
 80084f4:	4b98      	ldr	r3, [pc, #608]	@ (8008758 <_dtoa_r+0x2d0>)
 80084f6:	bfbc      	itt	lt
 80084f8:	2201      	movlt	r2, #1
 80084fa:	6032      	strlt	r2, [r6, #0]
 80084fc:	43bb      	bics	r3, r7
 80084fe:	d112      	bne.n	8008526 <_dtoa_r+0x9e>
 8008500:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8008502:	f242 730f 	movw	r3, #9999	@ 0x270f
 8008506:	6013      	str	r3, [r2, #0]
 8008508:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800850c:	4323      	orrs	r3, r4
 800850e:	f000 854d 	beq.w	8008fac <_dtoa_r+0xb24>
 8008512:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008514:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800876c <_dtoa_r+0x2e4>
 8008518:	2b00      	cmp	r3, #0
 800851a:	f000 854f 	beq.w	8008fbc <_dtoa_r+0xb34>
 800851e:	f10a 0303 	add.w	r3, sl, #3
 8008522:	f000 bd49 	b.w	8008fb8 <_dtoa_r+0xb30>
 8008526:	ed9d 7b02 	vldr	d7, [sp, #8]
 800852a:	2200      	movs	r2, #0
 800852c:	ec51 0b17 	vmov	r0, r1, d7
 8008530:	2300      	movs	r3, #0
 8008532:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8008536:	f7f8 fac7 	bl	8000ac8 <__aeabi_dcmpeq>
 800853a:	4680      	mov	r8, r0
 800853c:	b158      	cbz	r0, 8008556 <_dtoa_r+0xce>
 800853e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8008540:	2301      	movs	r3, #1
 8008542:	6013      	str	r3, [r2, #0]
 8008544:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008546:	b113      	cbz	r3, 800854e <_dtoa_r+0xc6>
 8008548:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800854a:	4b84      	ldr	r3, [pc, #528]	@ (800875c <_dtoa_r+0x2d4>)
 800854c:	6013      	str	r3, [r2, #0]
 800854e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8008770 <_dtoa_r+0x2e8>
 8008552:	f000 bd33 	b.w	8008fbc <_dtoa_r+0xb34>
 8008556:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800855a:	aa16      	add	r2, sp, #88	@ 0x58
 800855c:	a917      	add	r1, sp, #92	@ 0x5c
 800855e:	4658      	mov	r0, fp
 8008560:	f001 ff3e 	bl	800a3e0 <__d2b>
 8008564:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8008568:	4681      	mov	r9, r0
 800856a:	2e00      	cmp	r6, #0
 800856c:	d077      	beq.n	800865e <_dtoa_r+0x1d6>
 800856e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008570:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8008574:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008578:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800857c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8008580:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8008584:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8008588:	4619      	mov	r1, r3
 800858a:	2200      	movs	r2, #0
 800858c:	4b74      	ldr	r3, [pc, #464]	@ (8008760 <_dtoa_r+0x2d8>)
 800858e:	f7f7 fe7b 	bl	8000288 <__aeabi_dsub>
 8008592:	a369      	add	r3, pc, #420	@ (adr r3, 8008738 <_dtoa_r+0x2b0>)
 8008594:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008598:	f7f8 f82e 	bl	80005f8 <__aeabi_dmul>
 800859c:	a368      	add	r3, pc, #416	@ (adr r3, 8008740 <_dtoa_r+0x2b8>)
 800859e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085a2:	f7f7 fe73 	bl	800028c <__adddf3>
 80085a6:	4604      	mov	r4, r0
 80085a8:	4630      	mov	r0, r6
 80085aa:	460d      	mov	r5, r1
 80085ac:	f7f7 ffba 	bl	8000524 <__aeabi_i2d>
 80085b0:	a365      	add	r3, pc, #404	@ (adr r3, 8008748 <_dtoa_r+0x2c0>)
 80085b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085b6:	f7f8 f81f 	bl	80005f8 <__aeabi_dmul>
 80085ba:	4602      	mov	r2, r0
 80085bc:	460b      	mov	r3, r1
 80085be:	4620      	mov	r0, r4
 80085c0:	4629      	mov	r1, r5
 80085c2:	f7f7 fe63 	bl	800028c <__adddf3>
 80085c6:	4604      	mov	r4, r0
 80085c8:	460d      	mov	r5, r1
 80085ca:	f7f8 fac5 	bl	8000b58 <__aeabi_d2iz>
 80085ce:	2200      	movs	r2, #0
 80085d0:	4607      	mov	r7, r0
 80085d2:	2300      	movs	r3, #0
 80085d4:	4620      	mov	r0, r4
 80085d6:	4629      	mov	r1, r5
 80085d8:	f7f8 fa80 	bl	8000adc <__aeabi_dcmplt>
 80085dc:	b140      	cbz	r0, 80085f0 <_dtoa_r+0x168>
 80085de:	4638      	mov	r0, r7
 80085e0:	f7f7 ffa0 	bl	8000524 <__aeabi_i2d>
 80085e4:	4622      	mov	r2, r4
 80085e6:	462b      	mov	r3, r5
 80085e8:	f7f8 fa6e 	bl	8000ac8 <__aeabi_dcmpeq>
 80085ec:	b900      	cbnz	r0, 80085f0 <_dtoa_r+0x168>
 80085ee:	3f01      	subs	r7, #1
 80085f0:	2f16      	cmp	r7, #22
 80085f2:	d851      	bhi.n	8008698 <_dtoa_r+0x210>
 80085f4:	4b5b      	ldr	r3, [pc, #364]	@ (8008764 <_dtoa_r+0x2dc>)
 80085f6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80085fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085fe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008602:	f7f8 fa6b 	bl	8000adc <__aeabi_dcmplt>
 8008606:	2800      	cmp	r0, #0
 8008608:	d048      	beq.n	800869c <_dtoa_r+0x214>
 800860a:	3f01      	subs	r7, #1
 800860c:	2300      	movs	r3, #0
 800860e:	9312      	str	r3, [sp, #72]	@ 0x48
 8008610:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8008612:	1b9b      	subs	r3, r3, r6
 8008614:	1e5a      	subs	r2, r3, #1
 8008616:	bf44      	itt	mi
 8008618:	f1c3 0801 	rsbmi	r8, r3, #1
 800861c:	2300      	movmi	r3, #0
 800861e:	9208      	str	r2, [sp, #32]
 8008620:	bf54      	ite	pl
 8008622:	f04f 0800 	movpl.w	r8, #0
 8008626:	9308      	strmi	r3, [sp, #32]
 8008628:	2f00      	cmp	r7, #0
 800862a:	db39      	blt.n	80086a0 <_dtoa_r+0x218>
 800862c:	9b08      	ldr	r3, [sp, #32]
 800862e:	970f      	str	r7, [sp, #60]	@ 0x3c
 8008630:	443b      	add	r3, r7
 8008632:	9308      	str	r3, [sp, #32]
 8008634:	2300      	movs	r3, #0
 8008636:	930a      	str	r3, [sp, #40]	@ 0x28
 8008638:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800863a:	2b09      	cmp	r3, #9
 800863c:	d864      	bhi.n	8008708 <_dtoa_r+0x280>
 800863e:	2b05      	cmp	r3, #5
 8008640:	bfc4      	itt	gt
 8008642:	3b04      	subgt	r3, #4
 8008644:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8008646:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008648:	f1a3 0302 	sub.w	r3, r3, #2
 800864c:	bfcc      	ite	gt
 800864e:	2400      	movgt	r4, #0
 8008650:	2401      	movle	r4, #1
 8008652:	2b03      	cmp	r3, #3
 8008654:	d863      	bhi.n	800871e <_dtoa_r+0x296>
 8008656:	e8df f003 	tbb	[pc, r3]
 800865a:	372a      	.short	0x372a
 800865c:	5535      	.short	0x5535
 800865e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8008662:	441e      	add	r6, r3
 8008664:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8008668:	2b20      	cmp	r3, #32
 800866a:	bfc1      	itttt	gt
 800866c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8008670:	409f      	lslgt	r7, r3
 8008672:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8008676:	fa24 f303 	lsrgt.w	r3, r4, r3
 800867a:	bfd6      	itet	le
 800867c:	f1c3 0320 	rsble	r3, r3, #32
 8008680:	ea47 0003 	orrgt.w	r0, r7, r3
 8008684:	fa04 f003 	lslle.w	r0, r4, r3
 8008688:	f7f7 ff3c 	bl	8000504 <__aeabi_ui2d>
 800868c:	2201      	movs	r2, #1
 800868e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8008692:	3e01      	subs	r6, #1
 8008694:	9214      	str	r2, [sp, #80]	@ 0x50
 8008696:	e777      	b.n	8008588 <_dtoa_r+0x100>
 8008698:	2301      	movs	r3, #1
 800869a:	e7b8      	b.n	800860e <_dtoa_r+0x186>
 800869c:	9012      	str	r0, [sp, #72]	@ 0x48
 800869e:	e7b7      	b.n	8008610 <_dtoa_r+0x188>
 80086a0:	427b      	negs	r3, r7
 80086a2:	930a      	str	r3, [sp, #40]	@ 0x28
 80086a4:	2300      	movs	r3, #0
 80086a6:	eba8 0807 	sub.w	r8, r8, r7
 80086aa:	930f      	str	r3, [sp, #60]	@ 0x3c
 80086ac:	e7c4      	b.n	8008638 <_dtoa_r+0x1b0>
 80086ae:	2300      	movs	r3, #0
 80086b0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80086b2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	dc35      	bgt.n	8008724 <_dtoa_r+0x29c>
 80086b8:	2301      	movs	r3, #1
 80086ba:	9300      	str	r3, [sp, #0]
 80086bc:	9307      	str	r3, [sp, #28]
 80086be:	461a      	mov	r2, r3
 80086c0:	920e      	str	r2, [sp, #56]	@ 0x38
 80086c2:	e00b      	b.n	80086dc <_dtoa_r+0x254>
 80086c4:	2301      	movs	r3, #1
 80086c6:	e7f3      	b.n	80086b0 <_dtoa_r+0x228>
 80086c8:	2300      	movs	r3, #0
 80086ca:	930b      	str	r3, [sp, #44]	@ 0x2c
 80086cc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80086ce:	18fb      	adds	r3, r7, r3
 80086d0:	9300      	str	r3, [sp, #0]
 80086d2:	3301      	adds	r3, #1
 80086d4:	2b01      	cmp	r3, #1
 80086d6:	9307      	str	r3, [sp, #28]
 80086d8:	bfb8      	it	lt
 80086da:	2301      	movlt	r3, #1
 80086dc:	f8db 001c 	ldr.w	r0, [fp, #28]
 80086e0:	2100      	movs	r1, #0
 80086e2:	2204      	movs	r2, #4
 80086e4:	f102 0514 	add.w	r5, r2, #20
 80086e8:	429d      	cmp	r5, r3
 80086ea:	d91f      	bls.n	800872c <_dtoa_r+0x2a4>
 80086ec:	6041      	str	r1, [r0, #4]
 80086ee:	4658      	mov	r0, fp
 80086f0:	f001 fa92 	bl	8009c18 <_Balloc>
 80086f4:	4682      	mov	sl, r0
 80086f6:	2800      	cmp	r0, #0
 80086f8:	d13c      	bne.n	8008774 <_dtoa_r+0x2ec>
 80086fa:	4b1b      	ldr	r3, [pc, #108]	@ (8008768 <_dtoa_r+0x2e0>)
 80086fc:	4602      	mov	r2, r0
 80086fe:	f240 11af 	movw	r1, #431	@ 0x1af
 8008702:	e6d8      	b.n	80084b6 <_dtoa_r+0x2e>
 8008704:	2301      	movs	r3, #1
 8008706:	e7e0      	b.n	80086ca <_dtoa_r+0x242>
 8008708:	2401      	movs	r4, #1
 800870a:	2300      	movs	r3, #0
 800870c:	9309      	str	r3, [sp, #36]	@ 0x24
 800870e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008710:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008714:	9300      	str	r3, [sp, #0]
 8008716:	9307      	str	r3, [sp, #28]
 8008718:	2200      	movs	r2, #0
 800871a:	2312      	movs	r3, #18
 800871c:	e7d0      	b.n	80086c0 <_dtoa_r+0x238>
 800871e:	2301      	movs	r3, #1
 8008720:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008722:	e7f5      	b.n	8008710 <_dtoa_r+0x288>
 8008724:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008726:	9300      	str	r3, [sp, #0]
 8008728:	9307      	str	r3, [sp, #28]
 800872a:	e7d7      	b.n	80086dc <_dtoa_r+0x254>
 800872c:	3101      	adds	r1, #1
 800872e:	0052      	lsls	r2, r2, #1
 8008730:	e7d8      	b.n	80086e4 <_dtoa_r+0x25c>
 8008732:	bf00      	nop
 8008734:	f3af 8000 	nop.w
 8008738:	636f4361 	.word	0x636f4361
 800873c:	3fd287a7 	.word	0x3fd287a7
 8008740:	8b60c8b3 	.word	0x8b60c8b3
 8008744:	3fc68a28 	.word	0x3fc68a28
 8008748:	509f79fb 	.word	0x509f79fb
 800874c:	3fd34413 	.word	0x3fd34413
 8008750:	0800b206 	.word	0x0800b206
 8008754:	0800b21d 	.word	0x0800b21d
 8008758:	7ff00000 	.word	0x7ff00000
 800875c:	0800b075 	.word	0x0800b075
 8008760:	3ff80000 	.word	0x3ff80000
 8008764:	0800b388 	.word	0x0800b388
 8008768:	0800b275 	.word	0x0800b275
 800876c:	0800b202 	.word	0x0800b202
 8008770:	0800b074 	.word	0x0800b074
 8008774:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008778:	6018      	str	r0, [r3, #0]
 800877a:	9b07      	ldr	r3, [sp, #28]
 800877c:	2b0e      	cmp	r3, #14
 800877e:	f200 80a4 	bhi.w	80088ca <_dtoa_r+0x442>
 8008782:	2c00      	cmp	r4, #0
 8008784:	f000 80a1 	beq.w	80088ca <_dtoa_r+0x442>
 8008788:	2f00      	cmp	r7, #0
 800878a:	dd33      	ble.n	80087f4 <_dtoa_r+0x36c>
 800878c:	4bad      	ldr	r3, [pc, #692]	@ (8008a44 <_dtoa_r+0x5bc>)
 800878e:	f007 020f 	and.w	r2, r7, #15
 8008792:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008796:	ed93 7b00 	vldr	d7, [r3]
 800879a:	05f8      	lsls	r0, r7, #23
 800879c:	ed8d 7b04 	vstr	d7, [sp, #16]
 80087a0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80087a4:	d516      	bpl.n	80087d4 <_dtoa_r+0x34c>
 80087a6:	4ba8      	ldr	r3, [pc, #672]	@ (8008a48 <_dtoa_r+0x5c0>)
 80087a8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80087ac:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80087b0:	f7f8 f84c 	bl	800084c <__aeabi_ddiv>
 80087b4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80087b8:	f004 040f 	and.w	r4, r4, #15
 80087bc:	2603      	movs	r6, #3
 80087be:	4da2      	ldr	r5, [pc, #648]	@ (8008a48 <_dtoa_r+0x5c0>)
 80087c0:	b954      	cbnz	r4, 80087d8 <_dtoa_r+0x350>
 80087c2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80087c6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80087ca:	f7f8 f83f 	bl	800084c <__aeabi_ddiv>
 80087ce:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80087d2:	e028      	b.n	8008826 <_dtoa_r+0x39e>
 80087d4:	2602      	movs	r6, #2
 80087d6:	e7f2      	b.n	80087be <_dtoa_r+0x336>
 80087d8:	07e1      	lsls	r1, r4, #31
 80087da:	d508      	bpl.n	80087ee <_dtoa_r+0x366>
 80087dc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80087e0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80087e4:	f7f7 ff08 	bl	80005f8 <__aeabi_dmul>
 80087e8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80087ec:	3601      	adds	r6, #1
 80087ee:	1064      	asrs	r4, r4, #1
 80087f0:	3508      	adds	r5, #8
 80087f2:	e7e5      	b.n	80087c0 <_dtoa_r+0x338>
 80087f4:	f000 80d2 	beq.w	800899c <_dtoa_r+0x514>
 80087f8:	427c      	negs	r4, r7
 80087fa:	4b92      	ldr	r3, [pc, #584]	@ (8008a44 <_dtoa_r+0x5bc>)
 80087fc:	4d92      	ldr	r5, [pc, #584]	@ (8008a48 <_dtoa_r+0x5c0>)
 80087fe:	f004 020f 	and.w	r2, r4, #15
 8008802:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008806:	e9d3 2300 	ldrd	r2, r3, [r3]
 800880a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800880e:	f7f7 fef3 	bl	80005f8 <__aeabi_dmul>
 8008812:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008816:	1124      	asrs	r4, r4, #4
 8008818:	2300      	movs	r3, #0
 800881a:	2602      	movs	r6, #2
 800881c:	2c00      	cmp	r4, #0
 800881e:	f040 80b2 	bne.w	8008986 <_dtoa_r+0x4fe>
 8008822:	2b00      	cmp	r3, #0
 8008824:	d1d3      	bne.n	80087ce <_dtoa_r+0x346>
 8008826:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008828:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800882c:	2b00      	cmp	r3, #0
 800882e:	f000 80b7 	beq.w	80089a0 <_dtoa_r+0x518>
 8008832:	4b86      	ldr	r3, [pc, #536]	@ (8008a4c <_dtoa_r+0x5c4>)
 8008834:	2200      	movs	r2, #0
 8008836:	4620      	mov	r0, r4
 8008838:	4629      	mov	r1, r5
 800883a:	f7f8 f94f 	bl	8000adc <__aeabi_dcmplt>
 800883e:	2800      	cmp	r0, #0
 8008840:	f000 80ae 	beq.w	80089a0 <_dtoa_r+0x518>
 8008844:	9b07      	ldr	r3, [sp, #28]
 8008846:	2b00      	cmp	r3, #0
 8008848:	f000 80aa 	beq.w	80089a0 <_dtoa_r+0x518>
 800884c:	9b00      	ldr	r3, [sp, #0]
 800884e:	2b00      	cmp	r3, #0
 8008850:	dd37      	ble.n	80088c2 <_dtoa_r+0x43a>
 8008852:	1e7b      	subs	r3, r7, #1
 8008854:	9304      	str	r3, [sp, #16]
 8008856:	4620      	mov	r0, r4
 8008858:	4b7d      	ldr	r3, [pc, #500]	@ (8008a50 <_dtoa_r+0x5c8>)
 800885a:	2200      	movs	r2, #0
 800885c:	4629      	mov	r1, r5
 800885e:	f7f7 fecb 	bl	80005f8 <__aeabi_dmul>
 8008862:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008866:	9c00      	ldr	r4, [sp, #0]
 8008868:	3601      	adds	r6, #1
 800886a:	4630      	mov	r0, r6
 800886c:	f7f7 fe5a 	bl	8000524 <__aeabi_i2d>
 8008870:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008874:	f7f7 fec0 	bl	80005f8 <__aeabi_dmul>
 8008878:	4b76      	ldr	r3, [pc, #472]	@ (8008a54 <_dtoa_r+0x5cc>)
 800887a:	2200      	movs	r2, #0
 800887c:	f7f7 fd06 	bl	800028c <__adddf3>
 8008880:	4605      	mov	r5, r0
 8008882:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8008886:	2c00      	cmp	r4, #0
 8008888:	f040 808d 	bne.w	80089a6 <_dtoa_r+0x51e>
 800888c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008890:	4b71      	ldr	r3, [pc, #452]	@ (8008a58 <_dtoa_r+0x5d0>)
 8008892:	2200      	movs	r2, #0
 8008894:	f7f7 fcf8 	bl	8000288 <__aeabi_dsub>
 8008898:	4602      	mov	r2, r0
 800889a:	460b      	mov	r3, r1
 800889c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80088a0:	462a      	mov	r2, r5
 80088a2:	4633      	mov	r3, r6
 80088a4:	f7f8 f938 	bl	8000b18 <__aeabi_dcmpgt>
 80088a8:	2800      	cmp	r0, #0
 80088aa:	f040 828b 	bne.w	8008dc4 <_dtoa_r+0x93c>
 80088ae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80088b2:	462a      	mov	r2, r5
 80088b4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80088b8:	f7f8 f910 	bl	8000adc <__aeabi_dcmplt>
 80088bc:	2800      	cmp	r0, #0
 80088be:	f040 8128 	bne.w	8008b12 <_dtoa_r+0x68a>
 80088c2:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80088c6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80088ca:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80088cc:	2b00      	cmp	r3, #0
 80088ce:	f2c0 815a 	blt.w	8008b86 <_dtoa_r+0x6fe>
 80088d2:	2f0e      	cmp	r7, #14
 80088d4:	f300 8157 	bgt.w	8008b86 <_dtoa_r+0x6fe>
 80088d8:	4b5a      	ldr	r3, [pc, #360]	@ (8008a44 <_dtoa_r+0x5bc>)
 80088da:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80088de:	ed93 7b00 	vldr	d7, [r3]
 80088e2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80088e4:	2b00      	cmp	r3, #0
 80088e6:	ed8d 7b00 	vstr	d7, [sp]
 80088ea:	da03      	bge.n	80088f4 <_dtoa_r+0x46c>
 80088ec:	9b07      	ldr	r3, [sp, #28]
 80088ee:	2b00      	cmp	r3, #0
 80088f0:	f340 8101 	ble.w	8008af6 <_dtoa_r+0x66e>
 80088f4:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80088f8:	4656      	mov	r6, sl
 80088fa:	e9dd 2300 	ldrd	r2, r3, [sp]
 80088fe:	4620      	mov	r0, r4
 8008900:	4629      	mov	r1, r5
 8008902:	f7f7 ffa3 	bl	800084c <__aeabi_ddiv>
 8008906:	f7f8 f927 	bl	8000b58 <__aeabi_d2iz>
 800890a:	4680      	mov	r8, r0
 800890c:	f7f7 fe0a 	bl	8000524 <__aeabi_i2d>
 8008910:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008914:	f7f7 fe70 	bl	80005f8 <__aeabi_dmul>
 8008918:	4602      	mov	r2, r0
 800891a:	460b      	mov	r3, r1
 800891c:	4620      	mov	r0, r4
 800891e:	4629      	mov	r1, r5
 8008920:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8008924:	f7f7 fcb0 	bl	8000288 <__aeabi_dsub>
 8008928:	f806 4b01 	strb.w	r4, [r6], #1
 800892c:	9d07      	ldr	r5, [sp, #28]
 800892e:	eba6 040a 	sub.w	r4, r6, sl
 8008932:	42a5      	cmp	r5, r4
 8008934:	4602      	mov	r2, r0
 8008936:	460b      	mov	r3, r1
 8008938:	f040 8117 	bne.w	8008b6a <_dtoa_r+0x6e2>
 800893c:	f7f7 fca6 	bl	800028c <__adddf3>
 8008940:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008944:	4604      	mov	r4, r0
 8008946:	460d      	mov	r5, r1
 8008948:	f7f8 f8e6 	bl	8000b18 <__aeabi_dcmpgt>
 800894c:	2800      	cmp	r0, #0
 800894e:	f040 80f9 	bne.w	8008b44 <_dtoa_r+0x6bc>
 8008952:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008956:	4620      	mov	r0, r4
 8008958:	4629      	mov	r1, r5
 800895a:	f7f8 f8b5 	bl	8000ac8 <__aeabi_dcmpeq>
 800895e:	b118      	cbz	r0, 8008968 <_dtoa_r+0x4e0>
 8008960:	f018 0f01 	tst.w	r8, #1
 8008964:	f040 80ee 	bne.w	8008b44 <_dtoa_r+0x6bc>
 8008968:	4649      	mov	r1, r9
 800896a:	4658      	mov	r0, fp
 800896c:	f001 f994 	bl	8009c98 <_Bfree>
 8008970:	2300      	movs	r3, #0
 8008972:	7033      	strb	r3, [r6, #0]
 8008974:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008976:	3701      	adds	r7, #1
 8008978:	601f      	str	r7, [r3, #0]
 800897a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800897c:	2b00      	cmp	r3, #0
 800897e:	f000 831d 	beq.w	8008fbc <_dtoa_r+0xb34>
 8008982:	601e      	str	r6, [r3, #0]
 8008984:	e31a      	b.n	8008fbc <_dtoa_r+0xb34>
 8008986:	07e2      	lsls	r2, r4, #31
 8008988:	d505      	bpl.n	8008996 <_dtoa_r+0x50e>
 800898a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800898e:	f7f7 fe33 	bl	80005f8 <__aeabi_dmul>
 8008992:	3601      	adds	r6, #1
 8008994:	2301      	movs	r3, #1
 8008996:	1064      	asrs	r4, r4, #1
 8008998:	3508      	adds	r5, #8
 800899a:	e73f      	b.n	800881c <_dtoa_r+0x394>
 800899c:	2602      	movs	r6, #2
 800899e:	e742      	b.n	8008826 <_dtoa_r+0x39e>
 80089a0:	9c07      	ldr	r4, [sp, #28]
 80089a2:	9704      	str	r7, [sp, #16]
 80089a4:	e761      	b.n	800886a <_dtoa_r+0x3e2>
 80089a6:	4b27      	ldr	r3, [pc, #156]	@ (8008a44 <_dtoa_r+0x5bc>)
 80089a8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80089aa:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80089ae:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80089b2:	4454      	add	r4, sl
 80089b4:	2900      	cmp	r1, #0
 80089b6:	d053      	beq.n	8008a60 <_dtoa_r+0x5d8>
 80089b8:	4928      	ldr	r1, [pc, #160]	@ (8008a5c <_dtoa_r+0x5d4>)
 80089ba:	2000      	movs	r0, #0
 80089bc:	f7f7 ff46 	bl	800084c <__aeabi_ddiv>
 80089c0:	4633      	mov	r3, r6
 80089c2:	462a      	mov	r2, r5
 80089c4:	f7f7 fc60 	bl	8000288 <__aeabi_dsub>
 80089c8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80089cc:	4656      	mov	r6, sl
 80089ce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80089d2:	f7f8 f8c1 	bl	8000b58 <__aeabi_d2iz>
 80089d6:	4605      	mov	r5, r0
 80089d8:	f7f7 fda4 	bl	8000524 <__aeabi_i2d>
 80089dc:	4602      	mov	r2, r0
 80089de:	460b      	mov	r3, r1
 80089e0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80089e4:	f7f7 fc50 	bl	8000288 <__aeabi_dsub>
 80089e8:	3530      	adds	r5, #48	@ 0x30
 80089ea:	4602      	mov	r2, r0
 80089ec:	460b      	mov	r3, r1
 80089ee:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80089f2:	f806 5b01 	strb.w	r5, [r6], #1
 80089f6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80089fa:	f7f8 f86f 	bl	8000adc <__aeabi_dcmplt>
 80089fe:	2800      	cmp	r0, #0
 8008a00:	d171      	bne.n	8008ae6 <_dtoa_r+0x65e>
 8008a02:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008a06:	4911      	ldr	r1, [pc, #68]	@ (8008a4c <_dtoa_r+0x5c4>)
 8008a08:	2000      	movs	r0, #0
 8008a0a:	f7f7 fc3d 	bl	8000288 <__aeabi_dsub>
 8008a0e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008a12:	f7f8 f863 	bl	8000adc <__aeabi_dcmplt>
 8008a16:	2800      	cmp	r0, #0
 8008a18:	f040 8095 	bne.w	8008b46 <_dtoa_r+0x6be>
 8008a1c:	42a6      	cmp	r6, r4
 8008a1e:	f43f af50 	beq.w	80088c2 <_dtoa_r+0x43a>
 8008a22:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8008a26:	4b0a      	ldr	r3, [pc, #40]	@ (8008a50 <_dtoa_r+0x5c8>)
 8008a28:	2200      	movs	r2, #0
 8008a2a:	f7f7 fde5 	bl	80005f8 <__aeabi_dmul>
 8008a2e:	4b08      	ldr	r3, [pc, #32]	@ (8008a50 <_dtoa_r+0x5c8>)
 8008a30:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008a34:	2200      	movs	r2, #0
 8008a36:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008a3a:	f7f7 fddd 	bl	80005f8 <__aeabi_dmul>
 8008a3e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008a42:	e7c4      	b.n	80089ce <_dtoa_r+0x546>
 8008a44:	0800b388 	.word	0x0800b388
 8008a48:	0800b360 	.word	0x0800b360
 8008a4c:	3ff00000 	.word	0x3ff00000
 8008a50:	40240000 	.word	0x40240000
 8008a54:	401c0000 	.word	0x401c0000
 8008a58:	40140000 	.word	0x40140000
 8008a5c:	3fe00000 	.word	0x3fe00000
 8008a60:	4631      	mov	r1, r6
 8008a62:	4628      	mov	r0, r5
 8008a64:	f7f7 fdc8 	bl	80005f8 <__aeabi_dmul>
 8008a68:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008a6c:	9415      	str	r4, [sp, #84]	@ 0x54
 8008a6e:	4656      	mov	r6, sl
 8008a70:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008a74:	f7f8 f870 	bl	8000b58 <__aeabi_d2iz>
 8008a78:	4605      	mov	r5, r0
 8008a7a:	f7f7 fd53 	bl	8000524 <__aeabi_i2d>
 8008a7e:	4602      	mov	r2, r0
 8008a80:	460b      	mov	r3, r1
 8008a82:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008a86:	f7f7 fbff 	bl	8000288 <__aeabi_dsub>
 8008a8a:	3530      	adds	r5, #48	@ 0x30
 8008a8c:	f806 5b01 	strb.w	r5, [r6], #1
 8008a90:	4602      	mov	r2, r0
 8008a92:	460b      	mov	r3, r1
 8008a94:	42a6      	cmp	r6, r4
 8008a96:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008a9a:	f04f 0200 	mov.w	r2, #0
 8008a9e:	d124      	bne.n	8008aea <_dtoa_r+0x662>
 8008aa0:	4bac      	ldr	r3, [pc, #688]	@ (8008d54 <_dtoa_r+0x8cc>)
 8008aa2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8008aa6:	f7f7 fbf1 	bl	800028c <__adddf3>
 8008aaa:	4602      	mov	r2, r0
 8008aac:	460b      	mov	r3, r1
 8008aae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008ab2:	f7f8 f831 	bl	8000b18 <__aeabi_dcmpgt>
 8008ab6:	2800      	cmp	r0, #0
 8008ab8:	d145      	bne.n	8008b46 <_dtoa_r+0x6be>
 8008aba:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008abe:	49a5      	ldr	r1, [pc, #660]	@ (8008d54 <_dtoa_r+0x8cc>)
 8008ac0:	2000      	movs	r0, #0
 8008ac2:	f7f7 fbe1 	bl	8000288 <__aeabi_dsub>
 8008ac6:	4602      	mov	r2, r0
 8008ac8:	460b      	mov	r3, r1
 8008aca:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008ace:	f7f8 f805 	bl	8000adc <__aeabi_dcmplt>
 8008ad2:	2800      	cmp	r0, #0
 8008ad4:	f43f aef5 	beq.w	80088c2 <_dtoa_r+0x43a>
 8008ad8:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8008ada:	1e73      	subs	r3, r6, #1
 8008adc:	9315      	str	r3, [sp, #84]	@ 0x54
 8008ade:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008ae2:	2b30      	cmp	r3, #48	@ 0x30
 8008ae4:	d0f8      	beq.n	8008ad8 <_dtoa_r+0x650>
 8008ae6:	9f04      	ldr	r7, [sp, #16]
 8008ae8:	e73e      	b.n	8008968 <_dtoa_r+0x4e0>
 8008aea:	4b9b      	ldr	r3, [pc, #620]	@ (8008d58 <_dtoa_r+0x8d0>)
 8008aec:	f7f7 fd84 	bl	80005f8 <__aeabi_dmul>
 8008af0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008af4:	e7bc      	b.n	8008a70 <_dtoa_r+0x5e8>
 8008af6:	d10c      	bne.n	8008b12 <_dtoa_r+0x68a>
 8008af8:	4b98      	ldr	r3, [pc, #608]	@ (8008d5c <_dtoa_r+0x8d4>)
 8008afa:	2200      	movs	r2, #0
 8008afc:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008b00:	f7f7 fd7a 	bl	80005f8 <__aeabi_dmul>
 8008b04:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008b08:	f7f7 fffc 	bl	8000b04 <__aeabi_dcmpge>
 8008b0c:	2800      	cmp	r0, #0
 8008b0e:	f000 8157 	beq.w	8008dc0 <_dtoa_r+0x938>
 8008b12:	2400      	movs	r4, #0
 8008b14:	4625      	mov	r5, r4
 8008b16:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008b18:	43db      	mvns	r3, r3
 8008b1a:	9304      	str	r3, [sp, #16]
 8008b1c:	4656      	mov	r6, sl
 8008b1e:	2700      	movs	r7, #0
 8008b20:	4621      	mov	r1, r4
 8008b22:	4658      	mov	r0, fp
 8008b24:	f001 f8b8 	bl	8009c98 <_Bfree>
 8008b28:	2d00      	cmp	r5, #0
 8008b2a:	d0dc      	beq.n	8008ae6 <_dtoa_r+0x65e>
 8008b2c:	b12f      	cbz	r7, 8008b3a <_dtoa_r+0x6b2>
 8008b2e:	42af      	cmp	r7, r5
 8008b30:	d003      	beq.n	8008b3a <_dtoa_r+0x6b2>
 8008b32:	4639      	mov	r1, r7
 8008b34:	4658      	mov	r0, fp
 8008b36:	f001 f8af 	bl	8009c98 <_Bfree>
 8008b3a:	4629      	mov	r1, r5
 8008b3c:	4658      	mov	r0, fp
 8008b3e:	f001 f8ab 	bl	8009c98 <_Bfree>
 8008b42:	e7d0      	b.n	8008ae6 <_dtoa_r+0x65e>
 8008b44:	9704      	str	r7, [sp, #16]
 8008b46:	4633      	mov	r3, r6
 8008b48:	461e      	mov	r6, r3
 8008b4a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008b4e:	2a39      	cmp	r2, #57	@ 0x39
 8008b50:	d107      	bne.n	8008b62 <_dtoa_r+0x6da>
 8008b52:	459a      	cmp	sl, r3
 8008b54:	d1f8      	bne.n	8008b48 <_dtoa_r+0x6c0>
 8008b56:	9a04      	ldr	r2, [sp, #16]
 8008b58:	3201      	adds	r2, #1
 8008b5a:	9204      	str	r2, [sp, #16]
 8008b5c:	2230      	movs	r2, #48	@ 0x30
 8008b5e:	f88a 2000 	strb.w	r2, [sl]
 8008b62:	781a      	ldrb	r2, [r3, #0]
 8008b64:	3201      	adds	r2, #1
 8008b66:	701a      	strb	r2, [r3, #0]
 8008b68:	e7bd      	b.n	8008ae6 <_dtoa_r+0x65e>
 8008b6a:	4b7b      	ldr	r3, [pc, #492]	@ (8008d58 <_dtoa_r+0x8d0>)
 8008b6c:	2200      	movs	r2, #0
 8008b6e:	f7f7 fd43 	bl	80005f8 <__aeabi_dmul>
 8008b72:	2200      	movs	r2, #0
 8008b74:	2300      	movs	r3, #0
 8008b76:	4604      	mov	r4, r0
 8008b78:	460d      	mov	r5, r1
 8008b7a:	f7f7 ffa5 	bl	8000ac8 <__aeabi_dcmpeq>
 8008b7e:	2800      	cmp	r0, #0
 8008b80:	f43f aebb 	beq.w	80088fa <_dtoa_r+0x472>
 8008b84:	e6f0      	b.n	8008968 <_dtoa_r+0x4e0>
 8008b86:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8008b88:	2a00      	cmp	r2, #0
 8008b8a:	f000 80db 	beq.w	8008d44 <_dtoa_r+0x8bc>
 8008b8e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008b90:	2a01      	cmp	r2, #1
 8008b92:	f300 80bf 	bgt.w	8008d14 <_dtoa_r+0x88c>
 8008b96:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8008b98:	2a00      	cmp	r2, #0
 8008b9a:	f000 80b7 	beq.w	8008d0c <_dtoa_r+0x884>
 8008b9e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8008ba2:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8008ba4:	4646      	mov	r6, r8
 8008ba6:	9a08      	ldr	r2, [sp, #32]
 8008ba8:	2101      	movs	r1, #1
 8008baa:	441a      	add	r2, r3
 8008bac:	4658      	mov	r0, fp
 8008bae:	4498      	add	r8, r3
 8008bb0:	9208      	str	r2, [sp, #32]
 8008bb2:	f001 f96f 	bl	8009e94 <__i2b>
 8008bb6:	4605      	mov	r5, r0
 8008bb8:	b15e      	cbz	r6, 8008bd2 <_dtoa_r+0x74a>
 8008bba:	9b08      	ldr	r3, [sp, #32]
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	dd08      	ble.n	8008bd2 <_dtoa_r+0x74a>
 8008bc0:	42b3      	cmp	r3, r6
 8008bc2:	9a08      	ldr	r2, [sp, #32]
 8008bc4:	bfa8      	it	ge
 8008bc6:	4633      	movge	r3, r6
 8008bc8:	eba8 0803 	sub.w	r8, r8, r3
 8008bcc:	1af6      	subs	r6, r6, r3
 8008bce:	1ad3      	subs	r3, r2, r3
 8008bd0:	9308      	str	r3, [sp, #32]
 8008bd2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008bd4:	b1f3      	cbz	r3, 8008c14 <_dtoa_r+0x78c>
 8008bd6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008bd8:	2b00      	cmp	r3, #0
 8008bda:	f000 80b7 	beq.w	8008d4c <_dtoa_r+0x8c4>
 8008bde:	b18c      	cbz	r4, 8008c04 <_dtoa_r+0x77c>
 8008be0:	4629      	mov	r1, r5
 8008be2:	4622      	mov	r2, r4
 8008be4:	4658      	mov	r0, fp
 8008be6:	f001 fa15 	bl	800a014 <__pow5mult>
 8008bea:	464a      	mov	r2, r9
 8008bec:	4601      	mov	r1, r0
 8008bee:	4605      	mov	r5, r0
 8008bf0:	4658      	mov	r0, fp
 8008bf2:	f001 f965 	bl	8009ec0 <__multiply>
 8008bf6:	4649      	mov	r1, r9
 8008bf8:	9004      	str	r0, [sp, #16]
 8008bfa:	4658      	mov	r0, fp
 8008bfc:	f001 f84c 	bl	8009c98 <_Bfree>
 8008c00:	9b04      	ldr	r3, [sp, #16]
 8008c02:	4699      	mov	r9, r3
 8008c04:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008c06:	1b1a      	subs	r2, r3, r4
 8008c08:	d004      	beq.n	8008c14 <_dtoa_r+0x78c>
 8008c0a:	4649      	mov	r1, r9
 8008c0c:	4658      	mov	r0, fp
 8008c0e:	f001 fa01 	bl	800a014 <__pow5mult>
 8008c12:	4681      	mov	r9, r0
 8008c14:	2101      	movs	r1, #1
 8008c16:	4658      	mov	r0, fp
 8008c18:	f001 f93c 	bl	8009e94 <__i2b>
 8008c1c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008c1e:	4604      	mov	r4, r0
 8008c20:	2b00      	cmp	r3, #0
 8008c22:	f000 81cf 	beq.w	8008fc4 <_dtoa_r+0xb3c>
 8008c26:	461a      	mov	r2, r3
 8008c28:	4601      	mov	r1, r0
 8008c2a:	4658      	mov	r0, fp
 8008c2c:	f001 f9f2 	bl	800a014 <__pow5mult>
 8008c30:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008c32:	2b01      	cmp	r3, #1
 8008c34:	4604      	mov	r4, r0
 8008c36:	f300 8095 	bgt.w	8008d64 <_dtoa_r+0x8dc>
 8008c3a:	9b02      	ldr	r3, [sp, #8]
 8008c3c:	2b00      	cmp	r3, #0
 8008c3e:	f040 8087 	bne.w	8008d50 <_dtoa_r+0x8c8>
 8008c42:	9b03      	ldr	r3, [sp, #12]
 8008c44:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008c48:	2b00      	cmp	r3, #0
 8008c4a:	f040 8089 	bne.w	8008d60 <_dtoa_r+0x8d8>
 8008c4e:	9b03      	ldr	r3, [sp, #12]
 8008c50:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008c54:	0d1b      	lsrs	r3, r3, #20
 8008c56:	051b      	lsls	r3, r3, #20
 8008c58:	b12b      	cbz	r3, 8008c66 <_dtoa_r+0x7de>
 8008c5a:	9b08      	ldr	r3, [sp, #32]
 8008c5c:	3301      	adds	r3, #1
 8008c5e:	9308      	str	r3, [sp, #32]
 8008c60:	f108 0801 	add.w	r8, r8, #1
 8008c64:	2301      	movs	r3, #1
 8008c66:	930a      	str	r3, [sp, #40]	@ 0x28
 8008c68:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	f000 81b0 	beq.w	8008fd0 <_dtoa_r+0xb48>
 8008c70:	6923      	ldr	r3, [r4, #16]
 8008c72:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008c76:	6918      	ldr	r0, [r3, #16]
 8008c78:	f001 f8c0 	bl	8009dfc <__hi0bits>
 8008c7c:	f1c0 0020 	rsb	r0, r0, #32
 8008c80:	9b08      	ldr	r3, [sp, #32]
 8008c82:	4418      	add	r0, r3
 8008c84:	f010 001f 	ands.w	r0, r0, #31
 8008c88:	d077      	beq.n	8008d7a <_dtoa_r+0x8f2>
 8008c8a:	f1c0 0320 	rsb	r3, r0, #32
 8008c8e:	2b04      	cmp	r3, #4
 8008c90:	dd6b      	ble.n	8008d6a <_dtoa_r+0x8e2>
 8008c92:	9b08      	ldr	r3, [sp, #32]
 8008c94:	f1c0 001c 	rsb	r0, r0, #28
 8008c98:	4403      	add	r3, r0
 8008c9a:	4480      	add	r8, r0
 8008c9c:	4406      	add	r6, r0
 8008c9e:	9308      	str	r3, [sp, #32]
 8008ca0:	f1b8 0f00 	cmp.w	r8, #0
 8008ca4:	dd05      	ble.n	8008cb2 <_dtoa_r+0x82a>
 8008ca6:	4649      	mov	r1, r9
 8008ca8:	4642      	mov	r2, r8
 8008caa:	4658      	mov	r0, fp
 8008cac:	f001 fa0c 	bl	800a0c8 <__lshift>
 8008cb0:	4681      	mov	r9, r0
 8008cb2:	9b08      	ldr	r3, [sp, #32]
 8008cb4:	2b00      	cmp	r3, #0
 8008cb6:	dd05      	ble.n	8008cc4 <_dtoa_r+0x83c>
 8008cb8:	4621      	mov	r1, r4
 8008cba:	461a      	mov	r2, r3
 8008cbc:	4658      	mov	r0, fp
 8008cbe:	f001 fa03 	bl	800a0c8 <__lshift>
 8008cc2:	4604      	mov	r4, r0
 8008cc4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008cc6:	2b00      	cmp	r3, #0
 8008cc8:	d059      	beq.n	8008d7e <_dtoa_r+0x8f6>
 8008cca:	4621      	mov	r1, r4
 8008ccc:	4648      	mov	r0, r9
 8008cce:	f001 fa67 	bl	800a1a0 <__mcmp>
 8008cd2:	2800      	cmp	r0, #0
 8008cd4:	da53      	bge.n	8008d7e <_dtoa_r+0x8f6>
 8008cd6:	1e7b      	subs	r3, r7, #1
 8008cd8:	9304      	str	r3, [sp, #16]
 8008cda:	4649      	mov	r1, r9
 8008cdc:	2300      	movs	r3, #0
 8008cde:	220a      	movs	r2, #10
 8008ce0:	4658      	mov	r0, fp
 8008ce2:	f000 fffb 	bl	8009cdc <__multadd>
 8008ce6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008ce8:	4681      	mov	r9, r0
 8008cea:	2b00      	cmp	r3, #0
 8008cec:	f000 8172 	beq.w	8008fd4 <_dtoa_r+0xb4c>
 8008cf0:	2300      	movs	r3, #0
 8008cf2:	4629      	mov	r1, r5
 8008cf4:	220a      	movs	r2, #10
 8008cf6:	4658      	mov	r0, fp
 8008cf8:	f000 fff0 	bl	8009cdc <__multadd>
 8008cfc:	9b00      	ldr	r3, [sp, #0]
 8008cfe:	2b00      	cmp	r3, #0
 8008d00:	4605      	mov	r5, r0
 8008d02:	dc67      	bgt.n	8008dd4 <_dtoa_r+0x94c>
 8008d04:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008d06:	2b02      	cmp	r3, #2
 8008d08:	dc41      	bgt.n	8008d8e <_dtoa_r+0x906>
 8008d0a:	e063      	b.n	8008dd4 <_dtoa_r+0x94c>
 8008d0c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8008d0e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8008d12:	e746      	b.n	8008ba2 <_dtoa_r+0x71a>
 8008d14:	9b07      	ldr	r3, [sp, #28]
 8008d16:	1e5c      	subs	r4, r3, #1
 8008d18:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008d1a:	42a3      	cmp	r3, r4
 8008d1c:	bfbf      	itttt	lt
 8008d1e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8008d20:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8008d22:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8008d24:	1ae3      	sublt	r3, r4, r3
 8008d26:	bfb4      	ite	lt
 8008d28:	18d2      	addlt	r2, r2, r3
 8008d2a:	1b1c      	subge	r4, r3, r4
 8008d2c:	9b07      	ldr	r3, [sp, #28]
 8008d2e:	bfbc      	itt	lt
 8008d30:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8008d32:	2400      	movlt	r4, #0
 8008d34:	2b00      	cmp	r3, #0
 8008d36:	bfb5      	itete	lt
 8008d38:	eba8 0603 	sublt.w	r6, r8, r3
 8008d3c:	9b07      	ldrge	r3, [sp, #28]
 8008d3e:	2300      	movlt	r3, #0
 8008d40:	4646      	movge	r6, r8
 8008d42:	e730      	b.n	8008ba6 <_dtoa_r+0x71e>
 8008d44:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8008d46:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8008d48:	4646      	mov	r6, r8
 8008d4a:	e735      	b.n	8008bb8 <_dtoa_r+0x730>
 8008d4c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008d4e:	e75c      	b.n	8008c0a <_dtoa_r+0x782>
 8008d50:	2300      	movs	r3, #0
 8008d52:	e788      	b.n	8008c66 <_dtoa_r+0x7de>
 8008d54:	3fe00000 	.word	0x3fe00000
 8008d58:	40240000 	.word	0x40240000
 8008d5c:	40140000 	.word	0x40140000
 8008d60:	9b02      	ldr	r3, [sp, #8]
 8008d62:	e780      	b.n	8008c66 <_dtoa_r+0x7de>
 8008d64:	2300      	movs	r3, #0
 8008d66:	930a      	str	r3, [sp, #40]	@ 0x28
 8008d68:	e782      	b.n	8008c70 <_dtoa_r+0x7e8>
 8008d6a:	d099      	beq.n	8008ca0 <_dtoa_r+0x818>
 8008d6c:	9a08      	ldr	r2, [sp, #32]
 8008d6e:	331c      	adds	r3, #28
 8008d70:	441a      	add	r2, r3
 8008d72:	4498      	add	r8, r3
 8008d74:	441e      	add	r6, r3
 8008d76:	9208      	str	r2, [sp, #32]
 8008d78:	e792      	b.n	8008ca0 <_dtoa_r+0x818>
 8008d7a:	4603      	mov	r3, r0
 8008d7c:	e7f6      	b.n	8008d6c <_dtoa_r+0x8e4>
 8008d7e:	9b07      	ldr	r3, [sp, #28]
 8008d80:	9704      	str	r7, [sp, #16]
 8008d82:	2b00      	cmp	r3, #0
 8008d84:	dc20      	bgt.n	8008dc8 <_dtoa_r+0x940>
 8008d86:	9300      	str	r3, [sp, #0]
 8008d88:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008d8a:	2b02      	cmp	r3, #2
 8008d8c:	dd1e      	ble.n	8008dcc <_dtoa_r+0x944>
 8008d8e:	9b00      	ldr	r3, [sp, #0]
 8008d90:	2b00      	cmp	r3, #0
 8008d92:	f47f aec0 	bne.w	8008b16 <_dtoa_r+0x68e>
 8008d96:	4621      	mov	r1, r4
 8008d98:	2205      	movs	r2, #5
 8008d9a:	4658      	mov	r0, fp
 8008d9c:	f000 ff9e 	bl	8009cdc <__multadd>
 8008da0:	4601      	mov	r1, r0
 8008da2:	4604      	mov	r4, r0
 8008da4:	4648      	mov	r0, r9
 8008da6:	f001 f9fb 	bl	800a1a0 <__mcmp>
 8008daa:	2800      	cmp	r0, #0
 8008dac:	f77f aeb3 	ble.w	8008b16 <_dtoa_r+0x68e>
 8008db0:	4656      	mov	r6, sl
 8008db2:	2331      	movs	r3, #49	@ 0x31
 8008db4:	f806 3b01 	strb.w	r3, [r6], #1
 8008db8:	9b04      	ldr	r3, [sp, #16]
 8008dba:	3301      	adds	r3, #1
 8008dbc:	9304      	str	r3, [sp, #16]
 8008dbe:	e6ae      	b.n	8008b1e <_dtoa_r+0x696>
 8008dc0:	9c07      	ldr	r4, [sp, #28]
 8008dc2:	9704      	str	r7, [sp, #16]
 8008dc4:	4625      	mov	r5, r4
 8008dc6:	e7f3      	b.n	8008db0 <_dtoa_r+0x928>
 8008dc8:	9b07      	ldr	r3, [sp, #28]
 8008dca:	9300      	str	r3, [sp, #0]
 8008dcc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008dce:	2b00      	cmp	r3, #0
 8008dd0:	f000 8104 	beq.w	8008fdc <_dtoa_r+0xb54>
 8008dd4:	2e00      	cmp	r6, #0
 8008dd6:	dd05      	ble.n	8008de4 <_dtoa_r+0x95c>
 8008dd8:	4629      	mov	r1, r5
 8008dda:	4632      	mov	r2, r6
 8008ddc:	4658      	mov	r0, fp
 8008dde:	f001 f973 	bl	800a0c8 <__lshift>
 8008de2:	4605      	mov	r5, r0
 8008de4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008de6:	2b00      	cmp	r3, #0
 8008de8:	d05a      	beq.n	8008ea0 <_dtoa_r+0xa18>
 8008dea:	6869      	ldr	r1, [r5, #4]
 8008dec:	4658      	mov	r0, fp
 8008dee:	f000 ff13 	bl	8009c18 <_Balloc>
 8008df2:	4606      	mov	r6, r0
 8008df4:	b928      	cbnz	r0, 8008e02 <_dtoa_r+0x97a>
 8008df6:	4b84      	ldr	r3, [pc, #528]	@ (8009008 <_dtoa_r+0xb80>)
 8008df8:	4602      	mov	r2, r0
 8008dfa:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8008dfe:	f7ff bb5a 	b.w	80084b6 <_dtoa_r+0x2e>
 8008e02:	692a      	ldr	r2, [r5, #16]
 8008e04:	3202      	adds	r2, #2
 8008e06:	0092      	lsls	r2, r2, #2
 8008e08:	f105 010c 	add.w	r1, r5, #12
 8008e0c:	300c      	adds	r0, #12
 8008e0e:	f7ff fa92 	bl	8008336 <memcpy>
 8008e12:	2201      	movs	r2, #1
 8008e14:	4631      	mov	r1, r6
 8008e16:	4658      	mov	r0, fp
 8008e18:	f001 f956 	bl	800a0c8 <__lshift>
 8008e1c:	f10a 0301 	add.w	r3, sl, #1
 8008e20:	9307      	str	r3, [sp, #28]
 8008e22:	9b00      	ldr	r3, [sp, #0]
 8008e24:	4453      	add	r3, sl
 8008e26:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008e28:	9b02      	ldr	r3, [sp, #8]
 8008e2a:	f003 0301 	and.w	r3, r3, #1
 8008e2e:	462f      	mov	r7, r5
 8008e30:	930a      	str	r3, [sp, #40]	@ 0x28
 8008e32:	4605      	mov	r5, r0
 8008e34:	9b07      	ldr	r3, [sp, #28]
 8008e36:	4621      	mov	r1, r4
 8008e38:	3b01      	subs	r3, #1
 8008e3a:	4648      	mov	r0, r9
 8008e3c:	9300      	str	r3, [sp, #0]
 8008e3e:	f7ff fa99 	bl	8008374 <quorem>
 8008e42:	4639      	mov	r1, r7
 8008e44:	9002      	str	r0, [sp, #8]
 8008e46:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8008e4a:	4648      	mov	r0, r9
 8008e4c:	f001 f9a8 	bl	800a1a0 <__mcmp>
 8008e50:	462a      	mov	r2, r5
 8008e52:	9008      	str	r0, [sp, #32]
 8008e54:	4621      	mov	r1, r4
 8008e56:	4658      	mov	r0, fp
 8008e58:	f001 f9be 	bl	800a1d8 <__mdiff>
 8008e5c:	68c2      	ldr	r2, [r0, #12]
 8008e5e:	4606      	mov	r6, r0
 8008e60:	bb02      	cbnz	r2, 8008ea4 <_dtoa_r+0xa1c>
 8008e62:	4601      	mov	r1, r0
 8008e64:	4648      	mov	r0, r9
 8008e66:	f001 f99b 	bl	800a1a0 <__mcmp>
 8008e6a:	4602      	mov	r2, r0
 8008e6c:	4631      	mov	r1, r6
 8008e6e:	4658      	mov	r0, fp
 8008e70:	920e      	str	r2, [sp, #56]	@ 0x38
 8008e72:	f000 ff11 	bl	8009c98 <_Bfree>
 8008e76:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008e78:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008e7a:	9e07      	ldr	r6, [sp, #28]
 8008e7c:	ea43 0102 	orr.w	r1, r3, r2
 8008e80:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008e82:	4319      	orrs	r1, r3
 8008e84:	d110      	bne.n	8008ea8 <_dtoa_r+0xa20>
 8008e86:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008e8a:	d029      	beq.n	8008ee0 <_dtoa_r+0xa58>
 8008e8c:	9b08      	ldr	r3, [sp, #32]
 8008e8e:	2b00      	cmp	r3, #0
 8008e90:	dd02      	ble.n	8008e98 <_dtoa_r+0xa10>
 8008e92:	9b02      	ldr	r3, [sp, #8]
 8008e94:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8008e98:	9b00      	ldr	r3, [sp, #0]
 8008e9a:	f883 8000 	strb.w	r8, [r3]
 8008e9e:	e63f      	b.n	8008b20 <_dtoa_r+0x698>
 8008ea0:	4628      	mov	r0, r5
 8008ea2:	e7bb      	b.n	8008e1c <_dtoa_r+0x994>
 8008ea4:	2201      	movs	r2, #1
 8008ea6:	e7e1      	b.n	8008e6c <_dtoa_r+0x9e4>
 8008ea8:	9b08      	ldr	r3, [sp, #32]
 8008eaa:	2b00      	cmp	r3, #0
 8008eac:	db04      	blt.n	8008eb8 <_dtoa_r+0xa30>
 8008eae:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008eb0:	430b      	orrs	r3, r1
 8008eb2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008eb4:	430b      	orrs	r3, r1
 8008eb6:	d120      	bne.n	8008efa <_dtoa_r+0xa72>
 8008eb8:	2a00      	cmp	r2, #0
 8008eba:	dded      	ble.n	8008e98 <_dtoa_r+0xa10>
 8008ebc:	4649      	mov	r1, r9
 8008ebe:	2201      	movs	r2, #1
 8008ec0:	4658      	mov	r0, fp
 8008ec2:	f001 f901 	bl	800a0c8 <__lshift>
 8008ec6:	4621      	mov	r1, r4
 8008ec8:	4681      	mov	r9, r0
 8008eca:	f001 f969 	bl	800a1a0 <__mcmp>
 8008ece:	2800      	cmp	r0, #0
 8008ed0:	dc03      	bgt.n	8008eda <_dtoa_r+0xa52>
 8008ed2:	d1e1      	bne.n	8008e98 <_dtoa_r+0xa10>
 8008ed4:	f018 0f01 	tst.w	r8, #1
 8008ed8:	d0de      	beq.n	8008e98 <_dtoa_r+0xa10>
 8008eda:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008ede:	d1d8      	bne.n	8008e92 <_dtoa_r+0xa0a>
 8008ee0:	9a00      	ldr	r2, [sp, #0]
 8008ee2:	2339      	movs	r3, #57	@ 0x39
 8008ee4:	7013      	strb	r3, [r2, #0]
 8008ee6:	4633      	mov	r3, r6
 8008ee8:	461e      	mov	r6, r3
 8008eea:	3b01      	subs	r3, #1
 8008eec:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008ef0:	2a39      	cmp	r2, #57	@ 0x39
 8008ef2:	d052      	beq.n	8008f9a <_dtoa_r+0xb12>
 8008ef4:	3201      	adds	r2, #1
 8008ef6:	701a      	strb	r2, [r3, #0]
 8008ef8:	e612      	b.n	8008b20 <_dtoa_r+0x698>
 8008efa:	2a00      	cmp	r2, #0
 8008efc:	dd07      	ble.n	8008f0e <_dtoa_r+0xa86>
 8008efe:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008f02:	d0ed      	beq.n	8008ee0 <_dtoa_r+0xa58>
 8008f04:	9a00      	ldr	r2, [sp, #0]
 8008f06:	f108 0301 	add.w	r3, r8, #1
 8008f0a:	7013      	strb	r3, [r2, #0]
 8008f0c:	e608      	b.n	8008b20 <_dtoa_r+0x698>
 8008f0e:	9b07      	ldr	r3, [sp, #28]
 8008f10:	9a07      	ldr	r2, [sp, #28]
 8008f12:	f803 8c01 	strb.w	r8, [r3, #-1]
 8008f16:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008f18:	4293      	cmp	r3, r2
 8008f1a:	d028      	beq.n	8008f6e <_dtoa_r+0xae6>
 8008f1c:	4649      	mov	r1, r9
 8008f1e:	2300      	movs	r3, #0
 8008f20:	220a      	movs	r2, #10
 8008f22:	4658      	mov	r0, fp
 8008f24:	f000 feda 	bl	8009cdc <__multadd>
 8008f28:	42af      	cmp	r7, r5
 8008f2a:	4681      	mov	r9, r0
 8008f2c:	f04f 0300 	mov.w	r3, #0
 8008f30:	f04f 020a 	mov.w	r2, #10
 8008f34:	4639      	mov	r1, r7
 8008f36:	4658      	mov	r0, fp
 8008f38:	d107      	bne.n	8008f4a <_dtoa_r+0xac2>
 8008f3a:	f000 fecf 	bl	8009cdc <__multadd>
 8008f3e:	4607      	mov	r7, r0
 8008f40:	4605      	mov	r5, r0
 8008f42:	9b07      	ldr	r3, [sp, #28]
 8008f44:	3301      	adds	r3, #1
 8008f46:	9307      	str	r3, [sp, #28]
 8008f48:	e774      	b.n	8008e34 <_dtoa_r+0x9ac>
 8008f4a:	f000 fec7 	bl	8009cdc <__multadd>
 8008f4e:	4629      	mov	r1, r5
 8008f50:	4607      	mov	r7, r0
 8008f52:	2300      	movs	r3, #0
 8008f54:	220a      	movs	r2, #10
 8008f56:	4658      	mov	r0, fp
 8008f58:	f000 fec0 	bl	8009cdc <__multadd>
 8008f5c:	4605      	mov	r5, r0
 8008f5e:	e7f0      	b.n	8008f42 <_dtoa_r+0xaba>
 8008f60:	9b00      	ldr	r3, [sp, #0]
 8008f62:	2b00      	cmp	r3, #0
 8008f64:	bfcc      	ite	gt
 8008f66:	461e      	movgt	r6, r3
 8008f68:	2601      	movle	r6, #1
 8008f6a:	4456      	add	r6, sl
 8008f6c:	2700      	movs	r7, #0
 8008f6e:	4649      	mov	r1, r9
 8008f70:	2201      	movs	r2, #1
 8008f72:	4658      	mov	r0, fp
 8008f74:	f001 f8a8 	bl	800a0c8 <__lshift>
 8008f78:	4621      	mov	r1, r4
 8008f7a:	4681      	mov	r9, r0
 8008f7c:	f001 f910 	bl	800a1a0 <__mcmp>
 8008f80:	2800      	cmp	r0, #0
 8008f82:	dcb0      	bgt.n	8008ee6 <_dtoa_r+0xa5e>
 8008f84:	d102      	bne.n	8008f8c <_dtoa_r+0xb04>
 8008f86:	f018 0f01 	tst.w	r8, #1
 8008f8a:	d1ac      	bne.n	8008ee6 <_dtoa_r+0xa5e>
 8008f8c:	4633      	mov	r3, r6
 8008f8e:	461e      	mov	r6, r3
 8008f90:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008f94:	2a30      	cmp	r2, #48	@ 0x30
 8008f96:	d0fa      	beq.n	8008f8e <_dtoa_r+0xb06>
 8008f98:	e5c2      	b.n	8008b20 <_dtoa_r+0x698>
 8008f9a:	459a      	cmp	sl, r3
 8008f9c:	d1a4      	bne.n	8008ee8 <_dtoa_r+0xa60>
 8008f9e:	9b04      	ldr	r3, [sp, #16]
 8008fa0:	3301      	adds	r3, #1
 8008fa2:	9304      	str	r3, [sp, #16]
 8008fa4:	2331      	movs	r3, #49	@ 0x31
 8008fa6:	f88a 3000 	strb.w	r3, [sl]
 8008faa:	e5b9      	b.n	8008b20 <_dtoa_r+0x698>
 8008fac:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008fae:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800900c <_dtoa_r+0xb84>
 8008fb2:	b11b      	cbz	r3, 8008fbc <_dtoa_r+0xb34>
 8008fb4:	f10a 0308 	add.w	r3, sl, #8
 8008fb8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8008fba:	6013      	str	r3, [r2, #0]
 8008fbc:	4650      	mov	r0, sl
 8008fbe:	b019      	add	sp, #100	@ 0x64
 8008fc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008fc4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008fc6:	2b01      	cmp	r3, #1
 8008fc8:	f77f ae37 	ble.w	8008c3a <_dtoa_r+0x7b2>
 8008fcc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008fce:	930a      	str	r3, [sp, #40]	@ 0x28
 8008fd0:	2001      	movs	r0, #1
 8008fd2:	e655      	b.n	8008c80 <_dtoa_r+0x7f8>
 8008fd4:	9b00      	ldr	r3, [sp, #0]
 8008fd6:	2b00      	cmp	r3, #0
 8008fd8:	f77f aed6 	ble.w	8008d88 <_dtoa_r+0x900>
 8008fdc:	4656      	mov	r6, sl
 8008fde:	4621      	mov	r1, r4
 8008fe0:	4648      	mov	r0, r9
 8008fe2:	f7ff f9c7 	bl	8008374 <quorem>
 8008fe6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8008fea:	f806 8b01 	strb.w	r8, [r6], #1
 8008fee:	9b00      	ldr	r3, [sp, #0]
 8008ff0:	eba6 020a 	sub.w	r2, r6, sl
 8008ff4:	4293      	cmp	r3, r2
 8008ff6:	ddb3      	ble.n	8008f60 <_dtoa_r+0xad8>
 8008ff8:	4649      	mov	r1, r9
 8008ffa:	2300      	movs	r3, #0
 8008ffc:	220a      	movs	r2, #10
 8008ffe:	4658      	mov	r0, fp
 8009000:	f000 fe6c 	bl	8009cdc <__multadd>
 8009004:	4681      	mov	r9, r0
 8009006:	e7ea      	b.n	8008fde <_dtoa_r+0xb56>
 8009008:	0800b275 	.word	0x0800b275
 800900c:	0800b1f9 	.word	0x0800b1f9

08009010 <rshift>:
 8009010:	6903      	ldr	r3, [r0, #16]
 8009012:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8009016:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800901a:	ea4f 1261 	mov.w	r2, r1, asr #5
 800901e:	f100 0414 	add.w	r4, r0, #20
 8009022:	dd45      	ble.n	80090b0 <rshift+0xa0>
 8009024:	f011 011f 	ands.w	r1, r1, #31
 8009028:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800902c:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8009030:	d10c      	bne.n	800904c <rshift+0x3c>
 8009032:	f100 0710 	add.w	r7, r0, #16
 8009036:	4629      	mov	r1, r5
 8009038:	42b1      	cmp	r1, r6
 800903a:	d334      	bcc.n	80090a6 <rshift+0x96>
 800903c:	1a9b      	subs	r3, r3, r2
 800903e:	009b      	lsls	r3, r3, #2
 8009040:	1eea      	subs	r2, r5, #3
 8009042:	4296      	cmp	r6, r2
 8009044:	bf38      	it	cc
 8009046:	2300      	movcc	r3, #0
 8009048:	4423      	add	r3, r4
 800904a:	e015      	b.n	8009078 <rshift+0x68>
 800904c:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8009050:	f1c1 0820 	rsb	r8, r1, #32
 8009054:	40cf      	lsrs	r7, r1
 8009056:	f105 0e04 	add.w	lr, r5, #4
 800905a:	46a1      	mov	r9, r4
 800905c:	4576      	cmp	r6, lr
 800905e:	46f4      	mov	ip, lr
 8009060:	d815      	bhi.n	800908e <rshift+0x7e>
 8009062:	1a9a      	subs	r2, r3, r2
 8009064:	0092      	lsls	r2, r2, #2
 8009066:	3a04      	subs	r2, #4
 8009068:	3501      	adds	r5, #1
 800906a:	42ae      	cmp	r6, r5
 800906c:	bf38      	it	cc
 800906e:	2200      	movcc	r2, #0
 8009070:	18a3      	adds	r3, r4, r2
 8009072:	50a7      	str	r7, [r4, r2]
 8009074:	b107      	cbz	r7, 8009078 <rshift+0x68>
 8009076:	3304      	adds	r3, #4
 8009078:	1b1a      	subs	r2, r3, r4
 800907a:	42a3      	cmp	r3, r4
 800907c:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8009080:	bf08      	it	eq
 8009082:	2300      	moveq	r3, #0
 8009084:	6102      	str	r2, [r0, #16]
 8009086:	bf08      	it	eq
 8009088:	6143      	streq	r3, [r0, #20]
 800908a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800908e:	f8dc c000 	ldr.w	ip, [ip]
 8009092:	fa0c fc08 	lsl.w	ip, ip, r8
 8009096:	ea4c 0707 	orr.w	r7, ip, r7
 800909a:	f849 7b04 	str.w	r7, [r9], #4
 800909e:	f85e 7b04 	ldr.w	r7, [lr], #4
 80090a2:	40cf      	lsrs	r7, r1
 80090a4:	e7da      	b.n	800905c <rshift+0x4c>
 80090a6:	f851 cb04 	ldr.w	ip, [r1], #4
 80090aa:	f847 cf04 	str.w	ip, [r7, #4]!
 80090ae:	e7c3      	b.n	8009038 <rshift+0x28>
 80090b0:	4623      	mov	r3, r4
 80090b2:	e7e1      	b.n	8009078 <rshift+0x68>

080090b4 <__hexdig_fun>:
 80090b4:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 80090b8:	2b09      	cmp	r3, #9
 80090ba:	d802      	bhi.n	80090c2 <__hexdig_fun+0xe>
 80090bc:	3820      	subs	r0, #32
 80090be:	b2c0      	uxtb	r0, r0
 80090c0:	4770      	bx	lr
 80090c2:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 80090c6:	2b05      	cmp	r3, #5
 80090c8:	d801      	bhi.n	80090ce <__hexdig_fun+0x1a>
 80090ca:	3847      	subs	r0, #71	@ 0x47
 80090cc:	e7f7      	b.n	80090be <__hexdig_fun+0xa>
 80090ce:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 80090d2:	2b05      	cmp	r3, #5
 80090d4:	d801      	bhi.n	80090da <__hexdig_fun+0x26>
 80090d6:	3827      	subs	r0, #39	@ 0x27
 80090d8:	e7f1      	b.n	80090be <__hexdig_fun+0xa>
 80090da:	2000      	movs	r0, #0
 80090dc:	4770      	bx	lr
	...

080090e0 <__gethex>:
 80090e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80090e4:	b085      	sub	sp, #20
 80090e6:	468a      	mov	sl, r1
 80090e8:	9302      	str	r3, [sp, #8]
 80090ea:	680b      	ldr	r3, [r1, #0]
 80090ec:	9001      	str	r0, [sp, #4]
 80090ee:	4690      	mov	r8, r2
 80090f0:	1c9c      	adds	r4, r3, #2
 80090f2:	46a1      	mov	r9, r4
 80090f4:	f814 0b01 	ldrb.w	r0, [r4], #1
 80090f8:	2830      	cmp	r0, #48	@ 0x30
 80090fa:	d0fa      	beq.n	80090f2 <__gethex+0x12>
 80090fc:	eba9 0303 	sub.w	r3, r9, r3
 8009100:	f1a3 0b02 	sub.w	fp, r3, #2
 8009104:	f7ff ffd6 	bl	80090b4 <__hexdig_fun>
 8009108:	4605      	mov	r5, r0
 800910a:	2800      	cmp	r0, #0
 800910c:	d168      	bne.n	80091e0 <__gethex+0x100>
 800910e:	49a0      	ldr	r1, [pc, #640]	@ (8009390 <__gethex+0x2b0>)
 8009110:	2201      	movs	r2, #1
 8009112:	4648      	mov	r0, r9
 8009114:	f7ff f8c4 	bl	80082a0 <strncmp>
 8009118:	4607      	mov	r7, r0
 800911a:	2800      	cmp	r0, #0
 800911c:	d167      	bne.n	80091ee <__gethex+0x10e>
 800911e:	f899 0001 	ldrb.w	r0, [r9, #1]
 8009122:	4626      	mov	r6, r4
 8009124:	f7ff ffc6 	bl	80090b4 <__hexdig_fun>
 8009128:	2800      	cmp	r0, #0
 800912a:	d062      	beq.n	80091f2 <__gethex+0x112>
 800912c:	4623      	mov	r3, r4
 800912e:	7818      	ldrb	r0, [r3, #0]
 8009130:	2830      	cmp	r0, #48	@ 0x30
 8009132:	4699      	mov	r9, r3
 8009134:	f103 0301 	add.w	r3, r3, #1
 8009138:	d0f9      	beq.n	800912e <__gethex+0x4e>
 800913a:	f7ff ffbb 	bl	80090b4 <__hexdig_fun>
 800913e:	fab0 f580 	clz	r5, r0
 8009142:	096d      	lsrs	r5, r5, #5
 8009144:	f04f 0b01 	mov.w	fp, #1
 8009148:	464a      	mov	r2, r9
 800914a:	4616      	mov	r6, r2
 800914c:	3201      	adds	r2, #1
 800914e:	7830      	ldrb	r0, [r6, #0]
 8009150:	f7ff ffb0 	bl	80090b4 <__hexdig_fun>
 8009154:	2800      	cmp	r0, #0
 8009156:	d1f8      	bne.n	800914a <__gethex+0x6a>
 8009158:	498d      	ldr	r1, [pc, #564]	@ (8009390 <__gethex+0x2b0>)
 800915a:	2201      	movs	r2, #1
 800915c:	4630      	mov	r0, r6
 800915e:	f7ff f89f 	bl	80082a0 <strncmp>
 8009162:	2800      	cmp	r0, #0
 8009164:	d13f      	bne.n	80091e6 <__gethex+0x106>
 8009166:	b944      	cbnz	r4, 800917a <__gethex+0x9a>
 8009168:	1c74      	adds	r4, r6, #1
 800916a:	4622      	mov	r2, r4
 800916c:	4616      	mov	r6, r2
 800916e:	3201      	adds	r2, #1
 8009170:	7830      	ldrb	r0, [r6, #0]
 8009172:	f7ff ff9f 	bl	80090b4 <__hexdig_fun>
 8009176:	2800      	cmp	r0, #0
 8009178:	d1f8      	bne.n	800916c <__gethex+0x8c>
 800917a:	1ba4      	subs	r4, r4, r6
 800917c:	00a7      	lsls	r7, r4, #2
 800917e:	7833      	ldrb	r3, [r6, #0]
 8009180:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8009184:	2b50      	cmp	r3, #80	@ 0x50
 8009186:	d13e      	bne.n	8009206 <__gethex+0x126>
 8009188:	7873      	ldrb	r3, [r6, #1]
 800918a:	2b2b      	cmp	r3, #43	@ 0x2b
 800918c:	d033      	beq.n	80091f6 <__gethex+0x116>
 800918e:	2b2d      	cmp	r3, #45	@ 0x2d
 8009190:	d034      	beq.n	80091fc <__gethex+0x11c>
 8009192:	1c71      	adds	r1, r6, #1
 8009194:	2400      	movs	r4, #0
 8009196:	7808      	ldrb	r0, [r1, #0]
 8009198:	f7ff ff8c 	bl	80090b4 <__hexdig_fun>
 800919c:	1e43      	subs	r3, r0, #1
 800919e:	b2db      	uxtb	r3, r3
 80091a0:	2b18      	cmp	r3, #24
 80091a2:	d830      	bhi.n	8009206 <__gethex+0x126>
 80091a4:	f1a0 0210 	sub.w	r2, r0, #16
 80091a8:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80091ac:	f7ff ff82 	bl	80090b4 <__hexdig_fun>
 80091b0:	f100 3cff 	add.w	ip, r0, #4294967295	@ 0xffffffff
 80091b4:	fa5f fc8c 	uxtb.w	ip, ip
 80091b8:	f1bc 0f18 	cmp.w	ip, #24
 80091bc:	f04f 030a 	mov.w	r3, #10
 80091c0:	d91e      	bls.n	8009200 <__gethex+0x120>
 80091c2:	b104      	cbz	r4, 80091c6 <__gethex+0xe6>
 80091c4:	4252      	negs	r2, r2
 80091c6:	4417      	add	r7, r2
 80091c8:	f8ca 1000 	str.w	r1, [sl]
 80091cc:	b1ed      	cbz	r5, 800920a <__gethex+0x12a>
 80091ce:	f1bb 0f00 	cmp.w	fp, #0
 80091d2:	bf0c      	ite	eq
 80091d4:	2506      	moveq	r5, #6
 80091d6:	2500      	movne	r5, #0
 80091d8:	4628      	mov	r0, r5
 80091da:	b005      	add	sp, #20
 80091dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80091e0:	2500      	movs	r5, #0
 80091e2:	462c      	mov	r4, r5
 80091e4:	e7b0      	b.n	8009148 <__gethex+0x68>
 80091e6:	2c00      	cmp	r4, #0
 80091e8:	d1c7      	bne.n	800917a <__gethex+0x9a>
 80091ea:	4627      	mov	r7, r4
 80091ec:	e7c7      	b.n	800917e <__gethex+0x9e>
 80091ee:	464e      	mov	r6, r9
 80091f0:	462f      	mov	r7, r5
 80091f2:	2501      	movs	r5, #1
 80091f4:	e7c3      	b.n	800917e <__gethex+0x9e>
 80091f6:	2400      	movs	r4, #0
 80091f8:	1cb1      	adds	r1, r6, #2
 80091fa:	e7cc      	b.n	8009196 <__gethex+0xb6>
 80091fc:	2401      	movs	r4, #1
 80091fe:	e7fb      	b.n	80091f8 <__gethex+0x118>
 8009200:	fb03 0002 	mla	r0, r3, r2, r0
 8009204:	e7ce      	b.n	80091a4 <__gethex+0xc4>
 8009206:	4631      	mov	r1, r6
 8009208:	e7de      	b.n	80091c8 <__gethex+0xe8>
 800920a:	eba6 0309 	sub.w	r3, r6, r9
 800920e:	3b01      	subs	r3, #1
 8009210:	4629      	mov	r1, r5
 8009212:	2b07      	cmp	r3, #7
 8009214:	dc0a      	bgt.n	800922c <__gethex+0x14c>
 8009216:	9801      	ldr	r0, [sp, #4]
 8009218:	f000 fcfe 	bl	8009c18 <_Balloc>
 800921c:	4604      	mov	r4, r0
 800921e:	b940      	cbnz	r0, 8009232 <__gethex+0x152>
 8009220:	4b5c      	ldr	r3, [pc, #368]	@ (8009394 <__gethex+0x2b4>)
 8009222:	4602      	mov	r2, r0
 8009224:	21e4      	movs	r1, #228	@ 0xe4
 8009226:	485c      	ldr	r0, [pc, #368]	@ (8009398 <__gethex+0x2b8>)
 8009228:	f001 fa96 	bl	800a758 <__assert_func>
 800922c:	3101      	adds	r1, #1
 800922e:	105b      	asrs	r3, r3, #1
 8009230:	e7ef      	b.n	8009212 <__gethex+0x132>
 8009232:	f100 0a14 	add.w	sl, r0, #20
 8009236:	2300      	movs	r3, #0
 8009238:	4655      	mov	r5, sl
 800923a:	469b      	mov	fp, r3
 800923c:	45b1      	cmp	r9, r6
 800923e:	d337      	bcc.n	80092b0 <__gethex+0x1d0>
 8009240:	f845 bb04 	str.w	fp, [r5], #4
 8009244:	eba5 050a 	sub.w	r5, r5, sl
 8009248:	10ad      	asrs	r5, r5, #2
 800924a:	6125      	str	r5, [r4, #16]
 800924c:	4658      	mov	r0, fp
 800924e:	f000 fdd5 	bl	8009dfc <__hi0bits>
 8009252:	016d      	lsls	r5, r5, #5
 8009254:	f8d8 6000 	ldr.w	r6, [r8]
 8009258:	1a2d      	subs	r5, r5, r0
 800925a:	42b5      	cmp	r5, r6
 800925c:	dd54      	ble.n	8009308 <__gethex+0x228>
 800925e:	1bad      	subs	r5, r5, r6
 8009260:	4629      	mov	r1, r5
 8009262:	4620      	mov	r0, r4
 8009264:	f001 f969 	bl	800a53a <__any_on>
 8009268:	4681      	mov	r9, r0
 800926a:	b178      	cbz	r0, 800928c <__gethex+0x1ac>
 800926c:	1e6b      	subs	r3, r5, #1
 800926e:	1159      	asrs	r1, r3, #5
 8009270:	f003 021f 	and.w	r2, r3, #31
 8009274:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8009278:	f04f 0901 	mov.w	r9, #1
 800927c:	fa09 f202 	lsl.w	r2, r9, r2
 8009280:	420a      	tst	r2, r1
 8009282:	d003      	beq.n	800928c <__gethex+0x1ac>
 8009284:	454b      	cmp	r3, r9
 8009286:	dc36      	bgt.n	80092f6 <__gethex+0x216>
 8009288:	f04f 0902 	mov.w	r9, #2
 800928c:	4629      	mov	r1, r5
 800928e:	4620      	mov	r0, r4
 8009290:	f7ff febe 	bl	8009010 <rshift>
 8009294:	442f      	add	r7, r5
 8009296:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800929a:	42bb      	cmp	r3, r7
 800929c:	da42      	bge.n	8009324 <__gethex+0x244>
 800929e:	9801      	ldr	r0, [sp, #4]
 80092a0:	4621      	mov	r1, r4
 80092a2:	f000 fcf9 	bl	8009c98 <_Bfree>
 80092a6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80092a8:	2300      	movs	r3, #0
 80092aa:	6013      	str	r3, [r2, #0]
 80092ac:	25a3      	movs	r5, #163	@ 0xa3
 80092ae:	e793      	b.n	80091d8 <__gethex+0xf8>
 80092b0:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 80092b4:	2a2e      	cmp	r2, #46	@ 0x2e
 80092b6:	d012      	beq.n	80092de <__gethex+0x1fe>
 80092b8:	2b20      	cmp	r3, #32
 80092ba:	d104      	bne.n	80092c6 <__gethex+0x1e6>
 80092bc:	f845 bb04 	str.w	fp, [r5], #4
 80092c0:	f04f 0b00 	mov.w	fp, #0
 80092c4:	465b      	mov	r3, fp
 80092c6:	7830      	ldrb	r0, [r6, #0]
 80092c8:	9303      	str	r3, [sp, #12]
 80092ca:	f7ff fef3 	bl	80090b4 <__hexdig_fun>
 80092ce:	9b03      	ldr	r3, [sp, #12]
 80092d0:	f000 000f 	and.w	r0, r0, #15
 80092d4:	4098      	lsls	r0, r3
 80092d6:	ea4b 0b00 	orr.w	fp, fp, r0
 80092da:	3304      	adds	r3, #4
 80092dc:	e7ae      	b.n	800923c <__gethex+0x15c>
 80092de:	45b1      	cmp	r9, r6
 80092e0:	d8ea      	bhi.n	80092b8 <__gethex+0x1d8>
 80092e2:	492b      	ldr	r1, [pc, #172]	@ (8009390 <__gethex+0x2b0>)
 80092e4:	9303      	str	r3, [sp, #12]
 80092e6:	2201      	movs	r2, #1
 80092e8:	4630      	mov	r0, r6
 80092ea:	f7fe ffd9 	bl	80082a0 <strncmp>
 80092ee:	9b03      	ldr	r3, [sp, #12]
 80092f0:	2800      	cmp	r0, #0
 80092f2:	d1e1      	bne.n	80092b8 <__gethex+0x1d8>
 80092f4:	e7a2      	b.n	800923c <__gethex+0x15c>
 80092f6:	1ea9      	subs	r1, r5, #2
 80092f8:	4620      	mov	r0, r4
 80092fa:	f001 f91e 	bl	800a53a <__any_on>
 80092fe:	2800      	cmp	r0, #0
 8009300:	d0c2      	beq.n	8009288 <__gethex+0x1a8>
 8009302:	f04f 0903 	mov.w	r9, #3
 8009306:	e7c1      	b.n	800928c <__gethex+0x1ac>
 8009308:	da09      	bge.n	800931e <__gethex+0x23e>
 800930a:	1b75      	subs	r5, r6, r5
 800930c:	4621      	mov	r1, r4
 800930e:	9801      	ldr	r0, [sp, #4]
 8009310:	462a      	mov	r2, r5
 8009312:	f000 fed9 	bl	800a0c8 <__lshift>
 8009316:	1b7f      	subs	r7, r7, r5
 8009318:	4604      	mov	r4, r0
 800931a:	f100 0a14 	add.w	sl, r0, #20
 800931e:	f04f 0900 	mov.w	r9, #0
 8009322:	e7b8      	b.n	8009296 <__gethex+0x1b6>
 8009324:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8009328:	42bd      	cmp	r5, r7
 800932a:	dd6f      	ble.n	800940c <__gethex+0x32c>
 800932c:	1bed      	subs	r5, r5, r7
 800932e:	42ae      	cmp	r6, r5
 8009330:	dc34      	bgt.n	800939c <__gethex+0x2bc>
 8009332:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009336:	2b02      	cmp	r3, #2
 8009338:	d022      	beq.n	8009380 <__gethex+0x2a0>
 800933a:	2b03      	cmp	r3, #3
 800933c:	d024      	beq.n	8009388 <__gethex+0x2a8>
 800933e:	2b01      	cmp	r3, #1
 8009340:	d115      	bne.n	800936e <__gethex+0x28e>
 8009342:	42ae      	cmp	r6, r5
 8009344:	d113      	bne.n	800936e <__gethex+0x28e>
 8009346:	2e01      	cmp	r6, #1
 8009348:	d10b      	bne.n	8009362 <__gethex+0x282>
 800934a:	9a02      	ldr	r2, [sp, #8]
 800934c:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8009350:	6013      	str	r3, [r2, #0]
 8009352:	2301      	movs	r3, #1
 8009354:	6123      	str	r3, [r4, #16]
 8009356:	f8ca 3000 	str.w	r3, [sl]
 800935a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800935c:	2562      	movs	r5, #98	@ 0x62
 800935e:	601c      	str	r4, [r3, #0]
 8009360:	e73a      	b.n	80091d8 <__gethex+0xf8>
 8009362:	1e71      	subs	r1, r6, #1
 8009364:	4620      	mov	r0, r4
 8009366:	f001 f8e8 	bl	800a53a <__any_on>
 800936a:	2800      	cmp	r0, #0
 800936c:	d1ed      	bne.n	800934a <__gethex+0x26a>
 800936e:	9801      	ldr	r0, [sp, #4]
 8009370:	4621      	mov	r1, r4
 8009372:	f000 fc91 	bl	8009c98 <_Bfree>
 8009376:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009378:	2300      	movs	r3, #0
 800937a:	6013      	str	r3, [r2, #0]
 800937c:	2550      	movs	r5, #80	@ 0x50
 800937e:	e72b      	b.n	80091d8 <__gethex+0xf8>
 8009380:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009382:	2b00      	cmp	r3, #0
 8009384:	d1f3      	bne.n	800936e <__gethex+0x28e>
 8009386:	e7e0      	b.n	800934a <__gethex+0x26a>
 8009388:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800938a:	2b00      	cmp	r3, #0
 800938c:	d1dd      	bne.n	800934a <__gethex+0x26a>
 800938e:	e7ee      	b.n	800936e <__gethex+0x28e>
 8009390:	0800b09d 	.word	0x0800b09d
 8009394:	0800b275 	.word	0x0800b275
 8009398:	0800b286 	.word	0x0800b286
 800939c:	1e6f      	subs	r7, r5, #1
 800939e:	f1b9 0f00 	cmp.w	r9, #0
 80093a2:	d130      	bne.n	8009406 <__gethex+0x326>
 80093a4:	b127      	cbz	r7, 80093b0 <__gethex+0x2d0>
 80093a6:	4639      	mov	r1, r7
 80093a8:	4620      	mov	r0, r4
 80093aa:	f001 f8c6 	bl	800a53a <__any_on>
 80093ae:	4681      	mov	r9, r0
 80093b0:	117a      	asrs	r2, r7, #5
 80093b2:	2301      	movs	r3, #1
 80093b4:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 80093b8:	f007 071f 	and.w	r7, r7, #31
 80093bc:	40bb      	lsls	r3, r7
 80093be:	4213      	tst	r3, r2
 80093c0:	4629      	mov	r1, r5
 80093c2:	4620      	mov	r0, r4
 80093c4:	bf18      	it	ne
 80093c6:	f049 0902 	orrne.w	r9, r9, #2
 80093ca:	f7ff fe21 	bl	8009010 <rshift>
 80093ce:	f8d8 7004 	ldr.w	r7, [r8, #4]
 80093d2:	1b76      	subs	r6, r6, r5
 80093d4:	2502      	movs	r5, #2
 80093d6:	f1b9 0f00 	cmp.w	r9, #0
 80093da:	d047      	beq.n	800946c <__gethex+0x38c>
 80093dc:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80093e0:	2b02      	cmp	r3, #2
 80093e2:	d015      	beq.n	8009410 <__gethex+0x330>
 80093e4:	2b03      	cmp	r3, #3
 80093e6:	d017      	beq.n	8009418 <__gethex+0x338>
 80093e8:	2b01      	cmp	r3, #1
 80093ea:	d109      	bne.n	8009400 <__gethex+0x320>
 80093ec:	f019 0f02 	tst.w	r9, #2
 80093f0:	d006      	beq.n	8009400 <__gethex+0x320>
 80093f2:	f8da 3000 	ldr.w	r3, [sl]
 80093f6:	ea49 0903 	orr.w	r9, r9, r3
 80093fa:	f019 0f01 	tst.w	r9, #1
 80093fe:	d10e      	bne.n	800941e <__gethex+0x33e>
 8009400:	f045 0510 	orr.w	r5, r5, #16
 8009404:	e032      	b.n	800946c <__gethex+0x38c>
 8009406:	f04f 0901 	mov.w	r9, #1
 800940a:	e7d1      	b.n	80093b0 <__gethex+0x2d0>
 800940c:	2501      	movs	r5, #1
 800940e:	e7e2      	b.n	80093d6 <__gethex+0x2f6>
 8009410:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009412:	f1c3 0301 	rsb	r3, r3, #1
 8009416:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009418:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800941a:	2b00      	cmp	r3, #0
 800941c:	d0f0      	beq.n	8009400 <__gethex+0x320>
 800941e:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8009422:	f104 0314 	add.w	r3, r4, #20
 8009426:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800942a:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800942e:	f04f 0c00 	mov.w	ip, #0
 8009432:	4618      	mov	r0, r3
 8009434:	f853 2b04 	ldr.w	r2, [r3], #4
 8009438:	f1b2 3fff 	cmp.w	r2, #4294967295	@ 0xffffffff
 800943c:	d01b      	beq.n	8009476 <__gethex+0x396>
 800943e:	3201      	adds	r2, #1
 8009440:	6002      	str	r2, [r0, #0]
 8009442:	2d02      	cmp	r5, #2
 8009444:	f104 0314 	add.w	r3, r4, #20
 8009448:	d13c      	bne.n	80094c4 <__gethex+0x3e4>
 800944a:	f8d8 2000 	ldr.w	r2, [r8]
 800944e:	3a01      	subs	r2, #1
 8009450:	42b2      	cmp	r2, r6
 8009452:	d109      	bne.n	8009468 <__gethex+0x388>
 8009454:	1171      	asrs	r1, r6, #5
 8009456:	2201      	movs	r2, #1
 8009458:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800945c:	f006 061f 	and.w	r6, r6, #31
 8009460:	fa02 f606 	lsl.w	r6, r2, r6
 8009464:	421e      	tst	r6, r3
 8009466:	d13a      	bne.n	80094de <__gethex+0x3fe>
 8009468:	f045 0520 	orr.w	r5, r5, #32
 800946c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800946e:	601c      	str	r4, [r3, #0]
 8009470:	9b02      	ldr	r3, [sp, #8]
 8009472:	601f      	str	r7, [r3, #0]
 8009474:	e6b0      	b.n	80091d8 <__gethex+0xf8>
 8009476:	4299      	cmp	r1, r3
 8009478:	f843 cc04 	str.w	ip, [r3, #-4]
 800947c:	d8d9      	bhi.n	8009432 <__gethex+0x352>
 800947e:	68a3      	ldr	r3, [r4, #8]
 8009480:	459b      	cmp	fp, r3
 8009482:	db17      	blt.n	80094b4 <__gethex+0x3d4>
 8009484:	6861      	ldr	r1, [r4, #4]
 8009486:	9801      	ldr	r0, [sp, #4]
 8009488:	3101      	adds	r1, #1
 800948a:	f000 fbc5 	bl	8009c18 <_Balloc>
 800948e:	4681      	mov	r9, r0
 8009490:	b918      	cbnz	r0, 800949a <__gethex+0x3ba>
 8009492:	4b1a      	ldr	r3, [pc, #104]	@ (80094fc <__gethex+0x41c>)
 8009494:	4602      	mov	r2, r0
 8009496:	2184      	movs	r1, #132	@ 0x84
 8009498:	e6c5      	b.n	8009226 <__gethex+0x146>
 800949a:	6922      	ldr	r2, [r4, #16]
 800949c:	3202      	adds	r2, #2
 800949e:	f104 010c 	add.w	r1, r4, #12
 80094a2:	0092      	lsls	r2, r2, #2
 80094a4:	300c      	adds	r0, #12
 80094a6:	f7fe ff46 	bl	8008336 <memcpy>
 80094aa:	4621      	mov	r1, r4
 80094ac:	9801      	ldr	r0, [sp, #4]
 80094ae:	f000 fbf3 	bl	8009c98 <_Bfree>
 80094b2:	464c      	mov	r4, r9
 80094b4:	6923      	ldr	r3, [r4, #16]
 80094b6:	1c5a      	adds	r2, r3, #1
 80094b8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80094bc:	6122      	str	r2, [r4, #16]
 80094be:	2201      	movs	r2, #1
 80094c0:	615a      	str	r2, [r3, #20]
 80094c2:	e7be      	b.n	8009442 <__gethex+0x362>
 80094c4:	6922      	ldr	r2, [r4, #16]
 80094c6:	455a      	cmp	r2, fp
 80094c8:	dd0b      	ble.n	80094e2 <__gethex+0x402>
 80094ca:	2101      	movs	r1, #1
 80094cc:	4620      	mov	r0, r4
 80094ce:	f7ff fd9f 	bl	8009010 <rshift>
 80094d2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80094d6:	3701      	adds	r7, #1
 80094d8:	42bb      	cmp	r3, r7
 80094da:	f6ff aee0 	blt.w	800929e <__gethex+0x1be>
 80094de:	2501      	movs	r5, #1
 80094e0:	e7c2      	b.n	8009468 <__gethex+0x388>
 80094e2:	f016 061f 	ands.w	r6, r6, #31
 80094e6:	d0fa      	beq.n	80094de <__gethex+0x3fe>
 80094e8:	4453      	add	r3, sl
 80094ea:	f1c6 0620 	rsb	r6, r6, #32
 80094ee:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80094f2:	f000 fc83 	bl	8009dfc <__hi0bits>
 80094f6:	42b0      	cmp	r0, r6
 80094f8:	dbe7      	blt.n	80094ca <__gethex+0x3ea>
 80094fa:	e7f0      	b.n	80094de <__gethex+0x3fe>
 80094fc:	0800b275 	.word	0x0800b275

08009500 <L_shift>:
 8009500:	f1c2 0208 	rsb	r2, r2, #8
 8009504:	0092      	lsls	r2, r2, #2
 8009506:	b570      	push	{r4, r5, r6, lr}
 8009508:	f1c2 0620 	rsb	r6, r2, #32
 800950c:	6843      	ldr	r3, [r0, #4]
 800950e:	6804      	ldr	r4, [r0, #0]
 8009510:	fa03 f506 	lsl.w	r5, r3, r6
 8009514:	432c      	orrs	r4, r5
 8009516:	40d3      	lsrs	r3, r2
 8009518:	6004      	str	r4, [r0, #0]
 800951a:	f840 3f04 	str.w	r3, [r0, #4]!
 800951e:	4288      	cmp	r0, r1
 8009520:	d3f4      	bcc.n	800950c <L_shift+0xc>
 8009522:	bd70      	pop	{r4, r5, r6, pc}

08009524 <__match>:
 8009524:	b530      	push	{r4, r5, lr}
 8009526:	6803      	ldr	r3, [r0, #0]
 8009528:	3301      	adds	r3, #1
 800952a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800952e:	b914      	cbnz	r4, 8009536 <__match+0x12>
 8009530:	6003      	str	r3, [r0, #0]
 8009532:	2001      	movs	r0, #1
 8009534:	bd30      	pop	{r4, r5, pc}
 8009536:	f813 2b01 	ldrb.w	r2, [r3], #1
 800953a:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800953e:	2d19      	cmp	r5, #25
 8009540:	bf98      	it	ls
 8009542:	3220      	addls	r2, #32
 8009544:	42a2      	cmp	r2, r4
 8009546:	d0f0      	beq.n	800952a <__match+0x6>
 8009548:	2000      	movs	r0, #0
 800954a:	e7f3      	b.n	8009534 <__match+0x10>

0800954c <__hexnan>:
 800954c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009550:	680b      	ldr	r3, [r1, #0]
 8009552:	6801      	ldr	r1, [r0, #0]
 8009554:	115e      	asrs	r6, r3, #5
 8009556:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800955a:	f013 031f 	ands.w	r3, r3, #31
 800955e:	b087      	sub	sp, #28
 8009560:	bf18      	it	ne
 8009562:	3604      	addne	r6, #4
 8009564:	2500      	movs	r5, #0
 8009566:	1f37      	subs	r7, r6, #4
 8009568:	4682      	mov	sl, r0
 800956a:	4690      	mov	r8, r2
 800956c:	9301      	str	r3, [sp, #4]
 800956e:	f846 5c04 	str.w	r5, [r6, #-4]
 8009572:	46b9      	mov	r9, r7
 8009574:	463c      	mov	r4, r7
 8009576:	9502      	str	r5, [sp, #8]
 8009578:	46ab      	mov	fp, r5
 800957a:	784a      	ldrb	r2, [r1, #1]
 800957c:	1c4b      	adds	r3, r1, #1
 800957e:	9303      	str	r3, [sp, #12]
 8009580:	b342      	cbz	r2, 80095d4 <__hexnan+0x88>
 8009582:	4610      	mov	r0, r2
 8009584:	9105      	str	r1, [sp, #20]
 8009586:	9204      	str	r2, [sp, #16]
 8009588:	f7ff fd94 	bl	80090b4 <__hexdig_fun>
 800958c:	2800      	cmp	r0, #0
 800958e:	d151      	bne.n	8009634 <__hexnan+0xe8>
 8009590:	9a04      	ldr	r2, [sp, #16]
 8009592:	9905      	ldr	r1, [sp, #20]
 8009594:	2a20      	cmp	r2, #32
 8009596:	d818      	bhi.n	80095ca <__hexnan+0x7e>
 8009598:	9b02      	ldr	r3, [sp, #8]
 800959a:	459b      	cmp	fp, r3
 800959c:	dd13      	ble.n	80095c6 <__hexnan+0x7a>
 800959e:	454c      	cmp	r4, r9
 80095a0:	d206      	bcs.n	80095b0 <__hexnan+0x64>
 80095a2:	2d07      	cmp	r5, #7
 80095a4:	dc04      	bgt.n	80095b0 <__hexnan+0x64>
 80095a6:	462a      	mov	r2, r5
 80095a8:	4649      	mov	r1, r9
 80095aa:	4620      	mov	r0, r4
 80095ac:	f7ff ffa8 	bl	8009500 <L_shift>
 80095b0:	4544      	cmp	r4, r8
 80095b2:	d952      	bls.n	800965a <__hexnan+0x10e>
 80095b4:	2300      	movs	r3, #0
 80095b6:	f1a4 0904 	sub.w	r9, r4, #4
 80095ba:	f844 3c04 	str.w	r3, [r4, #-4]
 80095be:	f8cd b008 	str.w	fp, [sp, #8]
 80095c2:	464c      	mov	r4, r9
 80095c4:	461d      	mov	r5, r3
 80095c6:	9903      	ldr	r1, [sp, #12]
 80095c8:	e7d7      	b.n	800957a <__hexnan+0x2e>
 80095ca:	2a29      	cmp	r2, #41	@ 0x29
 80095cc:	d157      	bne.n	800967e <__hexnan+0x132>
 80095ce:	3102      	adds	r1, #2
 80095d0:	f8ca 1000 	str.w	r1, [sl]
 80095d4:	f1bb 0f00 	cmp.w	fp, #0
 80095d8:	d051      	beq.n	800967e <__hexnan+0x132>
 80095da:	454c      	cmp	r4, r9
 80095dc:	d206      	bcs.n	80095ec <__hexnan+0xa0>
 80095de:	2d07      	cmp	r5, #7
 80095e0:	dc04      	bgt.n	80095ec <__hexnan+0xa0>
 80095e2:	462a      	mov	r2, r5
 80095e4:	4649      	mov	r1, r9
 80095e6:	4620      	mov	r0, r4
 80095e8:	f7ff ff8a 	bl	8009500 <L_shift>
 80095ec:	4544      	cmp	r4, r8
 80095ee:	d936      	bls.n	800965e <__hexnan+0x112>
 80095f0:	f1a8 0204 	sub.w	r2, r8, #4
 80095f4:	4623      	mov	r3, r4
 80095f6:	f853 1b04 	ldr.w	r1, [r3], #4
 80095fa:	f842 1f04 	str.w	r1, [r2, #4]!
 80095fe:	429f      	cmp	r7, r3
 8009600:	d2f9      	bcs.n	80095f6 <__hexnan+0xaa>
 8009602:	1b3b      	subs	r3, r7, r4
 8009604:	f023 0303 	bic.w	r3, r3, #3
 8009608:	3304      	adds	r3, #4
 800960a:	3401      	adds	r4, #1
 800960c:	3e03      	subs	r6, #3
 800960e:	42b4      	cmp	r4, r6
 8009610:	bf88      	it	hi
 8009612:	2304      	movhi	r3, #4
 8009614:	4443      	add	r3, r8
 8009616:	2200      	movs	r2, #0
 8009618:	f843 2b04 	str.w	r2, [r3], #4
 800961c:	429f      	cmp	r7, r3
 800961e:	d2fb      	bcs.n	8009618 <__hexnan+0xcc>
 8009620:	683b      	ldr	r3, [r7, #0]
 8009622:	b91b      	cbnz	r3, 800962c <__hexnan+0xe0>
 8009624:	4547      	cmp	r7, r8
 8009626:	d128      	bne.n	800967a <__hexnan+0x12e>
 8009628:	2301      	movs	r3, #1
 800962a:	603b      	str	r3, [r7, #0]
 800962c:	2005      	movs	r0, #5
 800962e:	b007      	add	sp, #28
 8009630:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009634:	3501      	adds	r5, #1
 8009636:	2d08      	cmp	r5, #8
 8009638:	f10b 0b01 	add.w	fp, fp, #1
 800963c:	dd06      	ble.n	800964c <__hexnan+0x100>
 800963e:	4544      	cmp	r4, r8
 8009640:	d9c1      	bls.n	80095c6 <__hexnan+0x7a>
 8009642:	2300      	movs	r3, #0
 8009644:	f844 3c04 	str.w	r3, [r4, #-4]
 8009648:	2501      	movs	r5, #1
 800964a:	3c04      	subs	r4, #4
 800964c:	6822      	ldr	r2, [r4, #0]
 800964e:	f000 000f 	and.w	r0, r0, #15
 8009652:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8009656:	6020      	str	r0, [r4, #0]
 8009658:	e7b5      	b.n	80095c6 <__hexnan+0x7a>
 800965a:	2508      	movs	r5, #8
 800965c:	e7b3      	b.n	80095c6 <__hexnan+0x7a>
 800965e:	9b01      	ldr	r3, [sp, #4]
 8009660:	2b00      	cmp	r3, #0
 8009662:	d0dd      	beq.n	8009620 <__hexnan+0xd4>
 8009664:	f1c3 0320 	rsb	r3, r3, #32
 8009668:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800966c:	40da      	lsrs	r2, r3
 800966e:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8009672:	4013      	ands	r3, r2
 8009674:	f846 3c04 	str.w	r3, [r6, #-4]
 8009678:	e7d2      	b.n	8009620 <__hexnan+0xd4>
 800967a:	3f04      	subs	r7, #4
 800967c:	e7d0      	b.n	8009620 <__hexnan+0xd4>
 800967e:	2004      	movs	r0, #4
 8009680:	e7d5      	b.n	800962e <__hexnan+0xe2>

08009682 <__ssputs_r>:
 8009682:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009686:	688e      	ldr	r6, [r1, #8]
 8009688:	461f      	mov	r7, r3
 800968a:	42be      	cmp	r6, r7
 800968c:	680b      	ldr	r3, [r1, #0]
 800968e:	4682      	mov	sl, r0
 8009690:	460c      	mov	r4, r1
 8009692:	4690      	mov	r8, r2
 8009694:	d82d      	bhi.n	80096f2 <__ssputs_r+0x70>
 8009696:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800969a:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800969e:	d026      	beq.n	80096ee <__ssputs_r+0x6c>
 80096a0:	6965      	ldr	r5, [r4, #20]
 80096a2:	6909      	ldr	r1, [r1, #16]
 80096a4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80096a8:	eba3 0901 	sub.w	r9, r3, r1
 80096ac:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80096b0:	1c7b      	adds	r3, r7, #1
 80096b2:	444b      	add	r3, r9
 80096b4:	106d      	asrs	r5, r5, #1
 80096b6:	429d      	cmp	r5, r3
 80096b8:	bf38      	it	cc
 80096ba:	461d      	movcc	r5, r3
 80096bc:	0553      	lsls	r3, r2, #21
 80096be:	d527      	bpl.n	8009710 <__ssputs_r+0x8e>
 80096c0:	4629      	mov	r1, r5
 80096c2:	f000 f95f 	bl	8009984 <_malloc_r>
 80096c6:	4606      	mov	r6, r0
 80096c8:	b360      	cbz	r0, 8009724 <__ssputs_r+0xa2>
 80096ca:	6921      	ldr	r1, [r4, #16]
 80096cc:	464a      	mov	r2, r9
 80096ce:	f7fe fe32 	bl	8008336 <memcpy>
 80096d2:	89a3      	ldrh	r3, [r4, #12]
 80096d4:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80096d8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80096dc:	81a3      	strh	r3, [r4, #12]
 80096de:	6126      	str	r6, [r4, #16]
 80096e0:	6165      	str	r5, [r4, #20]
 80096e2:	444e      	add	r6, r9
 80096e4:	eba5 0509 	sub.w	r5, r5, r9
 80096e8:	6026      	str	r6, [r4, #0]
 80096ea:	60a5      	str	r5, [r4, #8]
 80096ec:	463e      	mov	r6, r7
 80096ee:	42be      	cmp	r6, r7
 80096f0:	d900      	bls.n	80096f4 <__ssputs_r+0x72>
 80096f2:	463e      	mov	r6, r7
 80096f4:	6820      	ldr	r0, [r4, #0]
 80096f6:	4632      	mov	r2, r6
 80096f8:	4641      	mov	r1, r8
 80096fa:	f000 ffbd 	bl	800a678 <memmove>
 80096fe:	68a3      	ldr	r3, [r4, #8]
 8009700:	1b9b      	subs	r3, r3, r6
 8009702:	60a3      	str	r3, [r4, #8]
 8009704:	6823      	ldr	r3, [r4, #0]
 8009706:	4433      	add	r3, r6
 8009708:	6023      	str	r3, [r4, #0]
 800970a:	2000      	movs	r0, #0
 800970c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009710:	462a      	mov	r2, r5
 8009712:	f000 ff76 	bl	800a602 <_realloc_r>
 8009716:	4606      	mov	r6, r0
 8009718:	2800      	cmp	r0, #0
 800971a:	d1e0      	bne.n	80096de <__ssputs_r+0x5c>
 800971c:	6921      	ldr	r1, [r4, #16]
 800971e:	4650      	mov	r0, sl
 8009720:	f001 f84c 	bl	800a7bc <_free_r>
 8009724:	230c      	movs	r3, #12
 8009726:	f8ca 3000 	str.w	r3, [sl]
 800972a:	89a3      	ldrh	r3, [r4, #12]
 800972c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009730:	81a3      	strh	r3, [r4, #12]
 8009732:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009736:	e7e9      	b.n	800970c <__ssputs_r+0x8a>

08009738 <_svfiprintf_r>:
 8009738:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800973c:	4698      	mov	r8, r3
 800973e:	898b      	ldrh	r3, [r1, #12]
 8009740:	061b      	lsls	r3, r3, #24
 8009742:	b09d      	sub	sp, #116	@ 0x74
 8009744:	4607      	mov	r7, r0
 8009746:	460d      	mov	r5, r1
 8009748:	4614      	mov	r4, r2
 800974a:	d510      	bpl.n	800976e <_svfiprintf_r+0x36>
 800974c:	690b      	ldr	r3, [r1, #16]
 800974e:	b973      	cbnz	r3, 800976e <_svfiprintf_r+0x36>
 8009750:	2140      	movs	r1, #64	@ 0x40
 8009752:	f000 f917 	bl	8009984 <_malloc_r>
 8009756:	6028      	str	r0, [r5, #0]
 8009758:	6128      	str	r0, [r5, #16]
 800975a:	b930      	cbnz	r0, 800976a <_svfiprintf_r+0x32>
 800975c:	230c      	movs	r3, #12
 800975e:	603b      	str	r3, [r7, #0]
 8009760:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009764:	b01d      	add	sp, #116	@ 0x74
 8009766:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800976a:	2340      	movs	r3, #64	@ 0x40
 800976c:	616b      	str	r3, [r5, #20]
 800976e:	2300      	movs	r3, #0
 8009770:	9309      	str	r3, [sp, #36]	@ 0x24
 8009772:	2320      	movs	r3, #32
 8009774:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009778:	f8cd 800c 	str.w	r8, [sp, #12]
 800977c:	2330      	movs	r3, #48	@ 0x30
 800977e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800991c <_svfiprintf_r+0x1e4>
 8009782:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009786:	f04f 0901 	mov.w	r9, #1
 800978a:	4623      	mov	r3, r4
 800978c:	469a      	mov	sl, r3
 800978e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009792:	b10a      	cbz	r2, 8009798 <_svfiprintf_r+0x60>
 8009794:	2a25      	cmp	r2, #37	@ 0x25
 8009796:	d1f9      	bne.n	800978c <_svfiprintf_r+0x54>
 8009798:	ebba 0b04 	subs.w	fp, sl, r4
 800979c:	d00b      	beq.n	80097b6 <_svfiprintf_r+0x7e>
 800979e:	465b      	mov	r3, fp
 80097a0:	4622      	mov	r2, r4
 80097a2:	4629      	mov	r1, r5
 80097a4:	4638      	mov	r0, r7
 80097a6:	f7ff ff6c 	bl	8009682 <__ssputs_r>
 80097aa:	3001      	adds	r0, #1
 80097ac:	f000 80a7 	beq.w	80098fe <_svfiprintf_r+0x1c6>
 80097b0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80097b2:	445a      	add	r2, fp
 80097b4:	9209      	str	r2, [sp, #36]	@ 0x24
 80097b6:	f89a 3000 	ldrb.w	r3, [sl]
 80097ba:	2b00      	cmp	r3, #0
 80097bc:	f000 809f 	beq.w	80098fe <_svfiprintf_r+0x1c6>
 80097c0:	2300      	movs	r3, #0
 80097c2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80097c6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80097ca:	f10a 0a01 	add.w	sl, sl, #1
 80097ce:	9304      	str	r3, [sp, #16]
 80097d0:	9307      	str	r3, [sp, #28]
 80097d2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80097d6:	931a      	str	r3, [sp, #104]	@ 0x68
 80097d8:	4654      	mov	r4, sl
 80097da:	2205      	movs	r2, #5
 80097dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80097e0:	484e      	ldr	r0, [pc, #312]	@ (800991c <_svfiprintf_r+0x1e4>)
 80097e2:	f7f6 fcf5 	bl	80001d0 <memchr>
 80097e6:	9a04      	ldr	r2, [sp, #16]
 80097e8:	b9d8      	cbnz	r0, 8009822 <_svfiprintf_r+0xea>
 80097ea:	06d0      	lsls	r0, r2, #27
 80097ec:	bf44      	itt	mi
 80097ee:	2320      	movmi	r3, #32
 80097f0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80097f4:	0711      	lsls	r1, r2, #28
 80097f6:	bf44      	itt	mi
 80097f8:	232b      	movmi	r3, #43	@ 0x2b
 80097fa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80097fe:	f89a 3000 	ldrb.w	r3, [sl]
 8009802:	2b2a      	cmp	r3, #42	@ 0x2a
 8009804:	d015      	beq.n	8009832 <_svfiprintf_r+0xfa>
 8009806:	9a07      	ldr	r2, [sp, #28]
 8009808:	4654      	mov	r4, sl
 800980a:	2000      	movs	r0, #0
 800980c:	f04f 0c0a 	mov.w	ip, #10
 8009810:	4621      	mov	r1, r4
 8009812:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009816:	3b30      	subs	r3, #48	@ 0x30
 8009818:	2b09      	cmp	r3, #9
 800981a:	d94b      	bls.n	80098b4 <_svfiprintf_r+0x17c>
 800981c:	b1b0      	cbz	r0, 800984c <_svfiprintf_r+0x114>
 800981e:	9207      	str	r2, [sp, #28]
 8009820:	e014      	b.n	800984c <_svfiprintf_r+0x114>
 8009822:	eba0 0308 	sub.w	r3, r0, r8
 8009826:	fa09 f303 	lsl.w	r3, r9, r3
 800982a:	4313      	orrs	r3, r2
 800982c:	9304      	str	r3, [sp, #16]
 800982e:	46a2      	mov	sl, r4
 8009830:	e7d2      	b.n	80097d8 <_svfiprintf_r+0xa0>
 8009832:	9b03      	ldr	r3, [sp, #12]
 8009834:	1d19      	adds	r1, r3, #4
 8009836:	681b      	ldr	r3, [r3, #0]
 8009838:	9103      	str	r1, [sp, #12]
 800983a:	2b00      	cmp	r3, #0
 800983c:	bfbb      	ittet	lt
 800983e:	425b      	neglt	r3, r3
 8009840:	f042 0202 	orrlt.w	r2, r2, #2
 8009844:	9307      	strge	r3, [sp, #28]
 8009846:	9307      	strlt	r3, [sp, #28]
 8009848:	bfb8      	it	lt
 800984a:	9204      	strlt	r2, [sp, #16]
 800984c:	7823      	ldrb	r3, [r4, #0]
 800984e:	2b2e      	cmp	r3, #46	@ 0x2e
 8009850:	d10a      	bne.n	8009868 <_svfiprintf_r+0x130>
 8009852:	7863      	ldrb	r3, [r4, #1]
 8009854:	2b2a      	cmp	r3, #42	@ 0x2a
 8009856:	d132      	bne.n	80098be <_svfiprintf_r+0x186>
 8009858:	9b03      	ldr	r3, [sp, #12]
 800985a:	1d1a      	adds	r2, r3, #4
 800985c:	681b      	ldr	r3, [r3, #0]
 800985e:	9203      	str	r2, [sp, #12]
 8009860:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009864:	3402      	adds	r4, #2
 8009866:	9305      	str	r3, [sp, #20]
 8009868:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800992c <_svfiprintf_r+0x1f4>
 800986c:	7821      	ldrb	r1, [r4, #0]
 800986e:	2203      	movs	r2, #3
 8009870:	4650      	mov	r0, sl
 8009872:	f7f6 fcad 	bl	80001d0 <memchr>
 8009876:	b138      	cbz	r0, 8009888 <_svfiprintf_r+0x150>
 8009878:	9b04      	ldr	r3, [sp, #16]
 800987a:	eba0 000a 	sub.w	r0, r0, sl
 800987e:	2240      	movs	r2, #64	@ 0x40
 8009880:	4082      	lsls	r2, r0
 8009882:	4313      	orrs	r3, r2
 8009884:	3401      	adds	r4, #1
 8009886:	9304      	str	r3, [sp, #16]
 8009888:	f814 1b01 	ldrb.w	r1, [r4], #1
 800988c:	4824      	ldr	r0, [pc, #144]	@ (8009920 <_svfiprintf_r+0x1e8>)
 800988e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009892:	2206      	movs	r2, #6
 8009894:	f7f6 fc9c 	bl	80001d0 <memchr>
 8009898:	2800      	cmp	r0, #0
 800989a:	d036      	beq.n	800990a <_svfiprintf_r+0x1d2>
 800989c:	4b21      	ldr	r3, [pc, #132]	@ (8009924 <_svfiprintf_r+0x1ec>)
 800989e:	bb1b      	cbnz	r3, 80098e8 <_svfiprintf_r+0x1b0>
 80098a0:	9b03      	ldr	r3, [sp, #12]
 80098a2:	3307      	adds	r3, #7
 80098a4:	f023 0307 	bic.w	r3, r3, #7
 80098a8:	3308      	adds	r3, #8
 80098aa:	9303      	str	r3, [sp, #12]
 80098ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80098ae:	4433      	add	r3, r6
 80098b0:	9309      	str	r3, [sp, #36]	@ 0x24
 80098b2:	e76a      	b.n	800978a <_svfiprintf_r+0x52>
 80098b4:	fb0c 3202 	mla	r2, ip, r2, r3
 80098b8:	460c      	mov	r4, r1
 80098ba:	2001      	movs	r0, #1
 80098bc:	e7a8      	b.n	8009810 <_svfiprintf_r+0xd8>
 80098be:	2300      	movs	r3, #0
 80098c0:	3401      	adds	r4, #1
 80098c2:	9305      	str	r3, [sp, #20]
 80098c4:	4619      	mov	r1, r3
 80098c6:	f04f 0c0a 	mov.w	ip, #10
 80098ca:	4620      	mov	r0, r4
 80098cc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80098d0:	3a30      	subs	r2, #48	@ 0x30
 80098d2:	2a09      	cmp	r2, #9
 80098d4:	d903      	bls.n	80098de <_svfiprintf_r+0x1a6>
 80098d6:	2b00      	cmp	r3, #0
 80098d8:	d0c6      	beq.n	8009868 <_svfiprintf_r+0x130>
 80098da:	9105      	str	r1, [sp, #20]
 80098dc:	e7c4      	b.n	8009868 <_svfiprintf_r+0x130>
 80098de:	fb0c 2101 	mla	r1, ip, r1, r2
 80098e2:	4604      	mov	r4, r0
 80098e4:	2301      	movs	r3, #1
 80098e6:	e7f0      	b.n	80098ca <_svfiprintf_r+0x192>
 80098e8:	ab03      	add	r3, sp, #12
 80098ea:	9300      	str	r3, [sp, #0]
 80098ec:	462a      	mov	r2, r5
 80098ee:	4b0e      	ldr	r3, [pc, #56]	@ (8009928 <_svfiprintf_r+0x1f0>)
 80098f0:	a904      	add	r1, sp, #16
 80098f2:	4638      	mov	r0, r7
 80098f4:	f7fc ffa2 	bl	800683c <_printf_float>
 80098f8:	1c42      	adds	r2, r0, #1
 80098fa:	4606      	mov	r6, r0
 80098fc:	d1d6      	bne.n	80098ac <_svfiprintf_r+0x174>
 80098fe:	89ab      	ldrh	r3, [r5, #12]
 8009900:	065b      	lsls	r3, r3, #25
 8009902:	f53f af2d 	bmi.w	8009760 <_svfiprintf_r+0x28>
 8009906:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009908:	e72c      	b.n	8009764 <_svfiprintf_r+0x2c>
 800990a:	ab03      	add	r3, sp, #12
 800990c:	9300      	str	r3, [sp, #0]
 800990e:	462a      	mov	r2, r5
 8009910:	4b05      	ldr	r3, [pc, #20]	@ (8009928 <_svfiprintf_r+0x1f0>)
 8009912:	a904      	add	r1, sp, #16
 8009914:	4638      	mov	r0, r7
 8009916:	f7fd fa29 	bl	8006d6c <_printf_i>
 800991a:	e7ed      	b.n	80098f8 <_svfiprintf_r+0x1c0>
 800991c:	0800b2e6 	.word	0x0800b2e6
 8009920:	0800b2f0 	.word	0x0800b2f0
 8009924:	0800683d 	.word	0x0800683d
 8009928:	08009683 	.word	0x08009683
 800992c:	0800b2ec 	.word	0x0800b2ec

08009930 <malloc>:
 8009930:	4b02      	ldr	r3, [pc, #8]	@ (800993c <malloc+0xc>)
 8009932:	4601      	mov	r1, r0
 8009934:	6818      	ldr	r0, [r3, #0]
 8009936:	f000 b825 	b.w	8009984 <_malloc_r>
 800993a:	bf00      	nop
 800993c:	20000184 	.word	0x20000184

08009940 <sbrk_aligned>:
 8009940:	b570      	push	{r4, r5, r6, lr}
 8009942:	4e0f      	ldr	r6, [pc, #60]	@ (8009980 <sbrk_aligned+0x40>)
 8009944:	460c      	mov	r4, r1
 8009946:	6831      	ldr	r1, [r6, #0]
 8009948:	4605      	mov	r5, r0
 800994a:	b911      	cbnz	r1, 8009952 <sbrk_aligned+0x12>
 800994c:	f000 fee2 	bl	800a714 <_sbrk_r>
 8009950:	6030      	str	r0, [r6, #0]
 8009952:	4621      	mov	r1, r4
 8009954:	4628      	mov	r0, r5
 8009956:	f000 fedd 	bl	800a714 <_sbrk_r>
 800995a:	1c43      	adds	r3, r0, #1
 800995c:	d103      	bne.n	8009966 <sbrk_aligned+0x26>
 800995e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8009962:	4620      	mov	r0, r4
 8009964:	bd70      	pop	{r4, r5, r6, pc}
 8009966:	1cc4      	adds	r4, r0, #3
 8009968:	f024 0403 	bic.w	r4, r4, #3
 800996c:	42a0      	cmp	r0, r4
 800996e:	d0f8      	beq.n	8009962 <sbrk_aligned+0x22>
 8009970:	1a21      	subs	r1, r4, r0
 8009972:	4628      	mov	r0, r5
 8009974:	f000 fece 	bl	800a714 <_sbrk_r>
 8009978:	3001      	adds	r0, #1
 800997a:	d1f2      	bne.n	8009962 <sbrk_aligned+0x22>
 800997c:	e7ef      	b.n	800995e <sbrk_aligned+0x1e>
 800997e:	bf00      	nop
 8009980:	200004b8 	.word	0x200004b8

08009984 <_malloc_r>:
 8009984:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009988:	1ccd      	adds	r5, r1, #3
 800998a:	f025 0503 	bic.w	r5, r5, #3
 800998e:	3508      	adds	r5, #8
 8009990:	2d0c      	cmp	r5, #12
 8009992:	bf38      	it	cc
 8009994:	250c      	movcc	r5, #12
 8009996:	2d00      	cmp	r5, #0
 8009998:	4606      	mov	r6, r0
 800999a:	db01      	blt.n	80099a0 <_malloc_r+0x1c>
 800999c:	42a9      	cmp	r1, r5
 800999e:	d904      	bls.n	80099aa <_malloc_r+0x26>
 80099a0:	230c      	movs	r3, #12
 80099a2:	6033      	str	r3, [r6, #0]
 80099a4:	2000      	movs	r0, #0
 80099a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80099aa:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009a80 <_malloc_r+0xfc>
 80099ae:	f000 f927 	bl	8009c00 <__malloc_lock>
 80099b2:	f8d8 3000 	ldr.w	r3, [r8]
 80099b6:	461c      	mov	r4, r3
 80099b8:	bb44      	cbnz	r4, 8009a0c <_malloc_r+0x88>
 80099ba:	4629      	mov	r1, r5
 80099bc:	4630      	mov	r0, r6
 80099be:	f7ff ffbf 	bl	8009940 <sbrk_aligned>
 80099c2:	1c43      	adds	r3, r0, #1
 80099c4:	4604      	mov	r4, r0
 80099c6:	d158      	bne.n	8009a7a <_malloc_r+0xf6>
 80099c8:	f8d8 4000 	ldr.w	r4, [r8]
 80099cc:	4627      	mov	r7, r4
 80099ce:	2f00      	cmp	r7, #0
 80099d0:	d143      	bne.n	8009a5a <_malloc_r+0xd6>
 80099d2:	2c00      	cmp	r4, #0
 80099d4:	d04b      	beq.n	8009a6e <_malloc_r+0xea>
 80099d6:	6823      	ldr	r3, [r4, #0]
 80099d8:	4639      	mov	r1, r7
 80099da:	4630      	mov	r0, r6
 80099dc:	eb04 0903 	add.w	r9, r4, r3
 80099e0:	f000 fe98 	bl	800a714 <_sbrk_r>
 80099e4:	4581      	cmp	r9, r0
 80099e6:	d142      	bne.n	8009a6e <_malloc_r+0xea>
 80099e8:	6821      	ldr	r1, [r4, #0]
 80099ea:	1a6d      	subs	r5, r5, r1
 80099ec:	4629      	mov	r1, r5
 80099ee:	4630      	mov	r0, r6
 80099f0:	f7ff ffa6 	bl	8009940 <sbrk_aligned>
 80099f4:	3001      	adds	r0, #1
 80099f6:	d03a      	beq.n	8009a6e <_malloc_r+0xea>
 80099f8:	6823      	ldr	r3, [r4, #0]
 80099fa:	442b      	add	r3, r5
 80099fc:	6023      	str	r3, [r4, #0]
 80099fe:	f8d8 3000 	ldr.w	r3, [r8]
 8009a02:	685a      	ldr	r2, [r3, #4]
 8009a04:	bb62      	cbnz	r2, 8009a60 <_malloc_r+0xdc>
 8009a06:	f8c8 7000 	str.w	r7, [r8]
 8009a0a:	e00f      	b.n	8009a2c <_malloc_r+0xa8>
 8009a0c:	6822      	ldr	r2, [r4, #0]
 8009a0e:	1b52      	subs	r2, r2, r5
 8009a10:	d420      	bmi.n	8009a54 <_malloc_r+0xd0>
 8009a12:	2a0b      	cmp	r2, #11
 8009a14:	d917      	bls.n	8009a46 <_malloc_r+0xc2>
 8009a16:	1961      	adds	r1, r4, r5
 8009a18:	42a3      	cmp	r3, r4
 8009a1a:	6025      	str	r5, [r4, #0]
 8009a1c:	bf18      	it	ne
 8009a1e:	6059      	strne	r1, [r3, #4]
 8009a20:	6863      	ldr	r3, [r4, #4]
 8009a22:	bf08      	it	eq
 8009a24:	f8c8 1000 	streq.w	r1, [r8]
 8009a28:	5162      	str	r2, [r4, r5]
 8009a2a:	604b      	str	r3, [r1, #4]
 8009a2c:	4630      	mov	r0, r6
 8009a2e:	f000 f8ed 	bl	8009c0c <__malloc_unlock>
 8009a32:	f104 000b 	add.w	r0, r4, #11
 8009a36:	1d23      	adds	r3, r4, #4
 8009a38:	f020 0007 	bic.w	r0, r0, #7
 8009a3c:	1ac2      	subs	r2, r0, r3
 8009a3e:	bf1c      	itt	ne
 8009a40:	1a1b      	subne	r3, r3, r0
 8009a42:	50a3      	strne	r3, [r4, r2]
 8009a44:	e7af      	b.n	80099a6 <_malloc_r+0x22>
 8009a46:	6862      	ldr	r2, [r4, #4]
 8009a48:	42a3      	cmp	r3, r4
 8009a4a:	bf0c      	ite	eq
 8009a4c:	f8c8 2000 	streq.w	r2, [r8]
 8009a50:	605a      	strne	r2, [r3, #4]
 8009a52:	e7eb      	b.n	8009a2c <_malloc_r+0xa8>
 8009a54:	4623      	mov	r3, r4
 8009a56:	6864      	ldr	r4, [r4, #4]
 8009a58:	e7ae      	b.n	80099b8 <_malloc_r+0x34>
 8009a5a:	463c      	mov	r4, r7
 8009a5c:	687f      	ldr	r7, [r7, #4]
 8009a5e:	e7b6      	b.n	80099ce <_malloc_r+0x4a>
 8009a60:	461a      	mov	r2, r3
 8009a62:	685b      	ldr	r3, [r3, #4]
 8009a64:	42a3      	cmp	r3, r4
 8009a66:	d1fb      	bne.n	8009a60 <_malloc_r+0xdc>
 8009a68:	2300      	movs	r3, #0
 8009a6a:	6053      	str	r3, [r2, #4]
 8009a6c:	e7de      	b.n	8009a2c <_malloc_r+0xa8>
 8009a6e:	230c      	movs	r3, #12
 8009a70:	6033      	str	r3, [r6, #0]
 8009a72:	4630      	mov	r0, r6
 8009a74:	f000 f8ca 	bl	8009c0c <__malloc_unlock>
 8009a78:	e794      	b.n	80099a4 <_malloc_r+0x20>
 8009a7a:	6005      	str	r5, [r0, #0]
 8009a7c:	e7d6      	b.n	8009a2c <_malloc_r+0xa8>
 8009a7e:	bf00      	nop
 8009a80:	200004bc 	.word	0x200004bc

08009a84 <__ascii_mbtowc>:
 8009a84:	b082      	sub	sp, #8
 8009a86:	b901      	cbnz	r1, 8009a8a <__ascii_mbtowc+0x6>
 8009a88:	a901      	add	r1, sp, #4
 8009a8a:	b142      	cbz	r2, 8009a9e <__ascii_mbtowc+0x1a>
 8009a8c:	b14b      	cbz	r3, 8009aa2 <__ascii_mbtowc+0x1e>
 8009a8e:	7813      	ldrb	r3, [r2, #0]
 8009a90:	600b      	str	r3, [r1, #0]
 8009a92:	7812      	ldrb	r2, [r2, #0]
 8009a94:	1e10      	subs	r0, r2, #0
 8009a96:	bf18      	it	ne
 8009a98:	2001      	movne	r0, #1
 8009a9a:	b002      	add	sp, #8
 8009a9c:	4770      	bx	lr
 8009a9e:	4610      	mov	r0, r2
 8009aa0:	e7fb      	b.n	8009a9a <__ascii_mbtowc+0x16>
 8009aa2:	f06f 0001 	mvn.w	r0, #1
 8009aa6:	e7f8      	b.n	8009a9a <__ascii_mbtowc+0x16>

08009aa8 <__sflush_r>:
 8009aa8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009aac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009ab0:	0716      	lsls	r6, r2, #28
 8009ab2:	4605      	mov	r5, r0
 8009ab4:	460c      	mov	r4, r1
 8009ab6:	d454      	bmi.n	8009b62 <__sflush_r+0xba>
 8009ab8:	684b      	ldr	r3, [r1, #4]
 8009aba:	2b00      	cmp	r3, #0
 8009abc:	dc02      	bgt.n	8009ac4 <__sflush_r+0x1c>
 8009abe:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009ac0:	2b00      	cmp	r3, #0
 8009ac2:	dd48      	ble.n	8009b56 <__sflush_r+0xae>
 8009ac4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009ac6:	2e00      	cmp	r6, #0
 8009ac8:	d045      	beq.n	8009b56 <__sflush_r+0xae>
 8009aca:	2300      	movs	r3, #0
 8009acc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009ad0:	682f      	ldr	r7, [r5, #0]
 8009ad2:	6a21      	ldr	r1, [r4, #32]
 8009ad4:	602b      	str	r3, [r5, #0]
 8009ad6:	d030      	beq.n	8009b3a <__sflush_r+0x92>
 8009ad8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009ada:	89a3      	ldrh	r3, [r4, #12]
 8009adc:	0759      	lsls	r1, r3, #29
 8009ade:	d505      	bpl.n	8009aec <__sflush_r+0x44>
 8009ae0:	6863      	ldr	r3, [r4, #4]
 8009ae2:	1ad2      	subs	r2, r2, r3
 8009ae4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009ae6:	b10b      	cbz	r3, 8009aec <__sflush_r+0x44>
 8009ae8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009aea:	1ad2      	subs	r2, r2, r3
 8009aec:	2300      	movs	r3, #0
 8009aee:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009af0:	6a21      	ldr	r1, [r4, #32]
 8009af2:	4628      	mov	r0, r5
 8009af4:	47b0      	blx	r6
 8009af6:	1c43      	adds	r3, r0, #1
 8009af8:	89a3      	ldrh	r3, [r4, #12]
 8009afa:	d106      	bne.n	8009b0a <__sflush_r+0x62>
 8009afc:	6829      	ldr	r1, [r5, #0]
 8009afe:	291d      	cmp	r1, #29
 8009b00:	d82b      	bhi.n	8009b5a <__sflush_r+0xb2>
 8009b02:	4a2a      	ldr	r2, [pc, #168]	@ (8009bac <__sflush_r+0x104>)
 8009b04:	410a      	asrs	r2, r1
 8009b06:	07d6      	lsls	r6, r2, #31
 8009b08:	d427      	bmi.n	8009b5a <__sflush_r+0xb2>
 8009b0a:	2200      	movs	r2, #0
 8009b0c:	6062      	str	r2, [r4, #4]
 8009b0e:	04d9      	lsls	r1, r3, #19
 8009b10:	6922      	ldr	r2, [r4, #16]
 8009b12:	6022      	str	r2, [r4, #0]
 8009b14:	d504      	bpl.n	8009b20 <__sflush_r+0x78>
 8009b16:	1c42      	adds	r2, r0, #1
 8009b18:	d101      	bne.n	8009b1e <__sflush_r+0x76>
 8009b1a:	682b      	ldr	r3, [r5, #0]
 8009b1c:	b903      	cbnz	r3, 8009b20 <__sflush_r+0x78>
 8009b1e:	6560      	str	r0, [r4, #84]	@ 0x54
 8009b20:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009b22:	602f      	str	r7, [r5, #0]
 8009b24:	b1b9      	cbz	r1, 8009b56 <__sflush_r+0xae>
 8009b26:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009b2a:	4299      	cmp	r1, r3
 8009b2c:	d002      	beq.n	8009b34 <__sflush_r+0x8c>
 8009b2e:	4628      	mov	r0, r5
 8009b30:	f000 fe44 	bl	800a7bc <_free_r>
 8009b34:	2300      	movs	r3, #0
 8009b36:	6363      	str	r3, [r4, #52]	@ 0x34
 8009b38:	e00d      	b.n	8009b56 <__sflush_r+0xae>
 8009b3a:	2301      	movs	r3, #1
 8009b3c:	4628      	mov	r0, r5
 8009b3e:	47b0      	blx	r6
 8009b40:	4602      	mov	r2, r0
 8009b42:	1c50      	adds	r0, r2, #1
 8009b44:	d1c9      	bne.n	8009ada <__sflush_r+0x32>
 8009b46:	682b      	ldr	r3, [r5, #0]
 8009b48:	2b00      	cmp	r3, #0
 8009b4a:	d0c6      	beq.n	8009ada <__sflush_r+0x32>
 8009b4c:	2b1d      	cmp	r3, #29
 8009b4e:	d001      	beq.n	8009b54 <__sflush_r+0xac>
 8009b50:	2b16      	cmp	r3, #22
 8009b52:	d11e      	bne.n	8009b92 <__sflush_r+0xea>
 8009b54:	602f      	str	r7, [r5, #0]
 8009b56:	2000      	movs	r0, #0
 8009b58:	e022      	b.n	8009ba0 <__sflush_r+0xf8>
 8009b5a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009b5e:	b21b      	sxth	r3, r3
 8009b60:	e01b      	b.n	8009b9a <__sflush_r+0xf2>
 8009b62:	690f      	ldr	r7, [r1, #16]
 8009b64:	2f00      	cmp	r7, #0
 8009b66:	d0f6      	beq.n	8009b56 <__sflush_r+0xae>
 8009b68:	0793      	lsls	r3, r2, #30
 8009b6a:	680e      	ldr	r6, [r1, #0]
 8009b6c:	bf08      	it	eq
 8009b6e:	694b      	ldreq	r3, [r1, #20]
 8009b70:	600f      	str	r7, [r1, #0]
 8009b72:	bf18      	it	ne
 8009b74:	2300      	movne	r3, #0
 8009b76:	eba6 0807 	sub.w	r8, r6, r7
 8009b7a:	608b      	str	r3, [r1, #8]
 8009b7c:	f1b8 0f00 	cmp.w	r8, #0
 8009b80:	dde9      	ble.n	8009b56 <__sflush_r+0xae>
 8009b82:	6a21      	ldr	r1, [r4, #32]
 8009b84:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009b86:	4643      	mov	r3, r8
 8009b88:	463a      	mov	r2, r7
 8009b8a:	4628      	mov	r0, r5
 8009b8c:	47b0      	blx	r6
 8009b8e:	2800      	cmp	r0, #0
 8009b90:	dc08      	bgt.n	8009ba4 <__sflush_r+0xfc>
 8009b92:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009b96:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009b9a:	81a3      	strh	r3, [r4, #12]
 8009b9c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009ba0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009ba4:	4407      	add	r7, r0
 8009ba6:	eba8 0800 	sub.w	r8, r8, r0
 8009baa:	e7e7      	b.n	8009b7c <__sflush_r+0xd4>
 8009bac:	dfbffffe 	.word	0xdfbffffe

08009bb0 <_fflush_r>:
 8009bb0:	b538      	push	{r3, r4, r5, lr}
 8009bb2:	690b      	ldr	r3, [r1, #16]
 8009bb4:	4605      	mov	r5, r0
 8009bb6:	460c      	mov	r4, r1
 8009bb8:	b913      	cbnz	r3, 8009bc0 <_fflush_r+0x10>
 8009bba:	2500      	movs	r5, #0
 8009bbc:	4628      	mov	r0, r5
 8009bbe:	bd38      	pop	{r3, r4, r5, pc}
 8009bc0:	b118      	cbz	r0, 8009bca <_fflush_r+0x1a>
 8009bc2:	6a03      	ldr	r3, [r0, #32]
 8009bc4:	b90b      	cbnz	r3, 8009bca <_fflush_r+0x1a>
 8009bc6:	f7fd fcb1 	bl	800752c <__sinit>
 8009bca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009bce:	2b00      	cmp	r3, #0
 8009bd0:	d0f3      	beq.n	8009bba <_fflush_r+0xa>
 8009bd2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009bd4:	07d0      	lsls	r0, r2, #31
 8009bd6:	d404      	bmi.n	8009be2 <_fflush_r+0x32>
 8009bd8:	0599      	lsls	r1, r3, #22
 8009bda:	d402      	bmi.n	8009be2 <_fflush_r+0x32>
 8009bdc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009bde:	f7fe fba8 	bl	8008332 <__retarget_lock_acquire_recursive>
 8009be2:	4628      	mov	r0, r5
 8009be4:	4621      	mov	r1, r4
 8009be6:	f7ff ff5f 	bl	8009aa8 <__sflush_r>
 8009bea:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009bec:	07da      	lsls	r2, r3, #31
 8009bee:	4605      	mov	r5, r0
 8009bf0:	d4e4      	bmi.n	8009bbc <_fflush_r+0xc>
 8009bf2:	89a3      	ldrh	r3, [r4, #12]
 8009bf4:	059b      	lsls	r3, r3, #22
 8009bf6:	d4e1      	bmi.n	8009bbc <_fflush_r+0xc>
 8009bf8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009bfa:	f7fe fb9b 	bl	8008334 <__retarget_lock_release_recursive>
 8009bfe:	e7dd      	b.n	8009bbc <_fflush_r+0xc>

08009c00 <__malloc_lock>:
 8009c00:	4801      	ldr	r0, [pc, #4]	@ (8009c08 <__malloc_lock+0x8>)
 8009c02:	f7fe bb96 	b.w	8008332 <__retarget_lock_acquire_recursive>
 8009c06:	bf00      	nop
 8009c08:	200004b4 	.word	0x200004b4

08009c0c <__malloc_unlock>:
 8009c0c:	4801      	ldr	r0, [pc, #4]	@ (8009c14 <__malloc_unlock+0x8>)
 8009c0e:	f7fe bb91 	b.w	8008334 <__retarget_lock_release_recursive>
 8009c12:	bf00      	nop
 8009c14:	200004b4 	.word	0x200004b4

08009c18 <_Balloc>:
 8009c18:	b570      	push	{r4, r5, r6, lr}
 8009c1a:	69c6      	ldr	r6, [r0, #28]
 8009c1c:	4604      	mov	r4, r0
 8009c1e:	460d      	mov	r5, r1
 8009c20:	b976      	cbnz	r6, 8009c40 <_Balloc+0x28>
 8009c22:	2010      	movs	r0, #16
 8009c24:	f7ff fe84 	bl	8009930 <malloc>
 8009c28:	4602      	mov	r2, r0
 8009c2a:	61e0      	str	r0, [r4, #28]
 8009c2c:	b920      	cbnz	r0, 8009c38 <_Balloc+0x20>
 8009c2e:	4b18      	ldr	r3, [pc, #96]	@ (8009c90 <_Balloc+0x78>)
 8009c30:	4818      	ldr	r0, [pc, #96]	@ (8009c94 <_Balloc+0x7c>)
 8009c32:	216b      	movs	r1, #107	@ 0x6b
 8009c34:	f000 fd90 	bl	800a758 <__assert_func>
 8009c38:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009c3c:	6006      	str	r6, [r0, #0]
 8009c3e:	60c6      	str	r6, [r0, #12]
 8009c40:	69e6      	ldr	r6, [r4, #28]
 8009c42:	68f3      	ldr	r3, [r6, #12]
 8009c44:	b183      	cbz	r3, 8009c68 <_Balloc+0x50>
 8009c46:	69e3      	ldr	r3, [r4, #28]
 8009c48:	68db      	ldr	r3, [r3, #12]
 8009c4a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009c4e:	b9b8      	cbnz	r0, 8009c80 <_Balloc+0x68>
 8009c50:	2101      	movs	r1, #1
 8009c52:	fa01 f605 	lsl.w	r6, r1, r5
 8009c56:	1d72      	adds	r2, r6, #5
 8009c58:	0092      	lsls	r2, r2, #2
 8009c5a:	4620      	mov	r0, r4
 8009c5c:	f000 fd9a 	bl	800a794 <_calloc_r>
 8009c60:	b160      	cbz	r0, 8009c7c <_Balloc+0x64>
 8009c62:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009c66:	e00e      	b.n	8009c86 <_Balloc+0x6e>
 8009c68:	2221      	movs	r2, #33	@ 0x21
 8009c6a:	2104      	movs	r1, #4
 8009c6c:	4620      	mov	r0, r4
 8009c6e:	f000 fd91 	bl	800a794 <_calloc_r>
 8009c72:	69e3      	ldr	r3, [r4, #28]
 8009c74:	60f0      	str	r0, [r6, #12]
 8009c76:	68db      	ldr	r3, [r3, #12]
 8009c78:	2b00      	cmp	r3, #0
 8009c7a:	d1e4      	bne.n	8009c46 <_Balloc+0x2e>
 8009c7c:	2000      	movs	r0, #0
 8009c7e:	bd70      	pop	{r4, r5, r6, pc}
 8009c80:	6802      	ldr	r2, [r0, #0]
 8009c82:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009c86:	2300      	movs	r3, #0
 8009c88:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009c8c:	e7f7      	b.n	8009c7e <_Balloc+0x66>
 8009c8e:	bf00      	nop
 8009c90:	0800b206 	.word	0x0800b206
 8009c94:	0800b2f7 	.word	0x0800b2f7

08009c98 <_Bfree>:
 8009c98:	b570      	push	{r4, r5, r6, lr}
 8009c9a:	69c6      	ldr	r6, [r0, #28]
 8009c9c:	4605      	mov	r5, r0
 8009c9e:	460c      	mov	r4, r1
 8009ca0:	b976      	cbnz	r6, 8009cc0 <_Bfree+0x28>
 8009ca2:	2010      	movs	r0, #16
 8009ca4:	f7ff fe44 	bl	8009930 <malloc>
 8009ca8:	4602      	mov	r2, r0
 8009caa:	61e8      	str	r0, [r5, #28]
 8009cac:	b920      	cbnz	r0, 8009cb8 <_Bfree+0x20>
 8009cae:	4b09      	ldr	r3, [pc, #36]	@ (8009cd4 <_Bfree+0x3c>)
 8009cb0:	4809      	ldr	r0, [pc, #36]	@ (8009cd8 <_Bfree+0x40>)
 8009cb2:	218f      	movs	r1, #143	@ 0x8f
 8009cb4:	f000 fd50 	bl	800a758 <__assert_func>
 8009cb8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009cbc:	6006      	str	r6, [r0, #0]
 8009cbe:	60c6      	str	r6, [r0, #12]
 8009cc0:	b13c      	cbz	r4, 8009cd2 <_Bfree+0x3a>
 8009cc2:	69eb      	ldr	r3, [r5, #28]
 8009cc4:	6862      	ldr	r2, [r4, #4]
 8009cc6:	68db      	ldr	r3, [r3, #12]
 8009cc8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009ccc:	6021      	str	r1, [r4, #0]
 8009cce:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009cd2:	bd70      	pop	{r4, r5, r6, pc}
 8009cd4:	0800b206 	.word	0x0800b206
 8009cd8:	0800b2f7 	.word	0x0800b2f7

08009cdc <__multadd>:
 8009cdc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009ce0:	690d      	ldr	r5, [r1, #16]
 8009ce2:	4607      	mov	r7, r0
 8009ce4:	460c      	mov	r4, r1
 8009ce6:	461e      	mov	r6, r3
 8009ce8:	f101 0c14 	add.w	ip, r1, #20
 8009cec:	2000      	movs	r0, #0
 8009cee:	f8dc 3000 	ldr.w	r3, [ip]
 8009cf2:	b299      	uxth	r1, r3
 8009cf4:	fb02 6101 	mla	r1, r2, r1, r6
 8009cf8:	0c1e      	lsrs	r6, r3, #16
 8009cfa:	0c0b      	lsrs	r3, r1, #16
 8009cfc:	fb02 3306 	mla	r3, r2, r6, r3
 8009d00:	b289      	uxth	r1, r1
 8009d02:	3001      	adds	r0, #1
 8009d04:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009d08:	4285      	cmp	r5, r0
 8009d0a:	f84c 1b04 	str.w	r1, [ip], #4
 8009d0e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009d12:	dcec      	bgt.n	8009cee <__multadd+0x12>
 8009d14:	b30e      	cbz	r6, 8009d5a <__multadd+0x7e>
 8009d16:	68a3      	ldr	r3, [r4, #8]
 8009d18:	42ab      	cmp	r3, r5
 8009d1a:	dc19      	bgt.n	8009d50 <__multadd+0x74>
 8009d1c:	6861      	ldr	r1, [r4, #4]
 8009d1e:	4638      	mov	r0, r7
 8009d20:	3101      	adds	r1, #1
 8009d22:	f7ff ff79 	bl	8009c18 <_Balloc>
 8009d26:	4680      	mov	r8, r0
 8009d28:	b928      	cbnz	r0, 8009d36 <__multadd+0x5a>
 8009d2a:	4602      	mov	r2, r0
 8009d2c:	4b0c      	ldr	r3, [pc, #48]	@ (8009d60 <__multadd+0x84>)
 8009d2e:	480d      	ldr	r0, [pc, #52]	@ (8009d64 <__multadd+0x88>)
 8009d30:	21ba      	movs	r1, #186	@ 0xba
 8009d32:	f000 fd11 	bl	800a758 <__assert_func>
 8009d36:	6922      	ldr	r2, [r4, #16]
 8009d38:	3202      	adds	r2, #2
 8009d3a:	f104 010c 	add.w	r1, r4, #12
 8009d3e:	0092      	lsls	r2, r2, #2
 8009d40:	300c      	adds	r0, #12
 8009d42:	f7fe faf8 	bl	8008336 <memcpy>
 8009d46:	4621      	mov	r1, r4
 8009d48:	4638      	mov	r0, r7
 8009d4a:	f7ff ffa5 	bl	8009c98 <_Bfree>
 8009d4e:	4644      	mov	r4, r8
 8009d50:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009d54:	3501      	adds	r5, #1
 8009d56:	615e      	str	r6, [r3, #20]
 8009d58:	6125      	str	r5, [r4, #16]
 8009d5a:	4620      	mov	r0, r4
 8009d5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009d60:	0800b275 	.word	0x0800b275
 8009d64:	0800b2f7 	.word	0x0800b2f7

08009d68 <__s2b>:
 8009d68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009d6c:	460c      	mov	r4, r1
 8009d6e:	4615      	mov	r5, r2
 8009d70:	461f      	mov	r7, r3
 8009d72:	2209      	movs	r2, #9
 8009d74:	3308      	adds	r3, #8
 8009d76:	4606      	mov	r6, r0
 8009d78:	fb93 f3f2 	sdiv	r3, r3, r2
 8009d7c:	2100      	movs	r1, #0
 8009d7e:	2201      	movs	r2, #1
 8009d80:	429a      	cmp	r2, r3
 8009d82:	db09      	blt.n	8009d98 <__s2b+0x30>
 8009d84:	4630      	mov	r0, r6
 8009d86:	f7ff ff47 	bl	8009c18 <_Balloc>
 8009d8a:	b940      	cbnz	r0, 8009d9e <__s2b+0x36>
 8009d8c:	4602      	mov	r2, r0
 8009d8e:	4b19      	ldr	r3, [pc, #100]	@ (8009df4 <__s2b+0x8c>)
 8009d90:	4819      	ldr	r0, [pc, #100]	@ (8009df8 <__s2b+0x90>)
 8009d92:	21d3      	movs	r1, #211	@ 0xd3
 8009d94:	f000 fce0 	bl	800a758 <__assert_func>
 8009d98:	0052      	lsls	r2, r2, #1
 8009d9a:	3101      	adds	r1, #1
 8009d9c:	e7f0      	b.n	8009d80 <__s2b+0x18>
 8009d9e:	9b08      	ldr	r3, [sp, #32]
 8009da0:	6143      	str	r3, [r0, #20]
 8009da2:	2d09      	cmp	r5, #9
 8009da4:	f04f 0301 	mov.w	r3, #1
 8009da8:	6103      	str	r3, [r0, #16]
 8009daa:	dd16      	ble.n	8009dda <__s2b+0x72>
 8009dac:	f104 0909 	add.w	r9, r4, #9
 8009db0:	46c8      	mov	r8, r9
 8009db2:	442c      	add	r4, r5
 8009db4:	f818 3b01 	ldrb.w	r3, [r8], #1
 8009db8:	4601      	mov	r1, r0
 8009dba:	3b30      	subs	r3, #48	@ 0x30
 8009dbc:	220a      	movs	r2, #10
 8009dbe:	4630      	mov	r0, r6
 8009dc0:	f7ff ff8c 	bl	8009cdc <__multadd>
 8009dc4:	45a0      	cmp	r8, r4
 8009dc6:	d1f5      	bne.n	8009db4 <__s2b+0x4c>
 8009dc8:	f1a5 0408 	sub.w	r4, r5, #8
 8009dcc:	444c      	add	r4, r9
 8009dce:	1b2d      	subs	r5, r5, r4
 8009dd0:	1963      	adds	r3, r4, r5
 8009dd2:	42bb      	cmp	r3, r7
 8009dd4:	db04      	blt.n	8009de0 <__s2b+0x78>
 8009dd6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009dda:	340a      	adds	r4, #10
 8009ddc:	2509      	movs	r5, #9
 8009dde:	e7f6      	b.n	8009dce <__s2b+0x66>
 8009de0:	f814 3b01 	ldrb.w	r3, [r4], #1
 8009de4:	4601      	mov	r1, r0
 8009de6:	3b30      	subs	r3, #48	@ 0x30
 8009de8:	220a      	movs	r2, #10
 8009dea:	4630      	mov	r0, r6
 8009dec:	f7ff ff76 	bl	8009cdc <__multadd>
 8009df0:	e7ee      	b.n	8009dd0 <__s2b+0x68>
 8009df2:	bf00      	nop
 8009df4:	0800b275 	.word	0x0800b275
 8009df8:	0800b2f7 	.word	0x0800b2f7

08009dfc <__hi0bits>:
 8009dfc:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8009e00:	4603      	mov	r3, r0
 8009e02:	bf36      	itet	cc
 8009e04:	0403      	lslcc	r3, r0, #16
 8009e06:	2000      	movcs	r0, #0
 8009e08:	2010      	movcc	r0, #16
 8009e0a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009e0e:	bf3c      	itt	cc
 8009e10:	021b      	lslcc	r3, r3, #8
 8009e12:	3008      	addcc	r0, #8
 8009e14:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009e18:	bf3c      	itt	cc
 8009e1a:	011b      	lslcc	r3, r3, #4
 8009e1c:	3004      	addcc	r0, #4
 8009e1e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009e22:	bf3c      	itt	cc
 8009e24:	009b      	lslcc	r3, r3, #2
 8009e26:	3002      	addcc	r0, #2
 8009e28:	2b00      	cmp	r3, #0
 8009e2a:	db05      	blt.n	8009e38 <__hi0bits+0x3c>
 8009e2c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8009e30:	f100 0001 	add.w	r0, r0, #1
 8009e34:	bf08      	it	eq
 8009e36:	2020      	moveq	r0, #32
 8009e38:	4770      	bx	lr

08009e3a <__lo0bits>:
 8009e3a:	6803      	ldr	r3, [r0, #0]
 8009e3c:	4602      	mov	r2, r0
 8009e3e:	f013 0007 	ands.w	r0, r3, #7
 8009e42:	d00b      	beq.n	8009e5c <__lo0bits+0x22>
 8009e44:	07d9      	lsls	r1, r3, #31
 8009e46:	d421      	bmi.n	8009e8c <__lo0bits+0x52>
 8009e48:	0798      	lsls	r0, r3, #30
 8009e4a:	bf49      	itett	mi
 8009e4c:	085b      	lsrmi	r3, r3, #1
 8009e4e:	089b      	lsrpl	r3, r3, #2
 8009e50:	2001      	movmi	r0, #1
 8009e52:	6013      	strmi	r3, [r2, #0]
 8009e54:	bf5c      	itt	pl
 8009e56:	6013      	strpl	r3, [r2, #0]
 8009e58:	2002      	movpl	r0, #2
 8009e5a:	4770      	bx	lr
 8009e5c:	b299      	uxth	r1, r3
 8009e5e:	b909      	cbnz	r1, 8009e64 <__lo0bits+0x2a>
 8009e60:	0c1b      	lsrs	r3, r3, #16
 8009e62:	2010      	movs	r0, #16
 8009e64:	b2d9      	uxtb	r1, r3
 8009e66:	b909      	cbnz	r1, 8009e6c <__lo0bits+0x32>
 8009e68:	3008      	adds	r0, #8
 8009e6a:	0a1b      	lsrs	r3, r3, #8
 8009e6c:	0719      	lsls	r1, r3, #28
 8009e6e:	bf04      	itt	eq
 8009e70:	091b      	lsreq	r3, r3, #4
 8009e72:	3004      	addeq	r0, #4
 8009e74:	0799      	lsls	r1, r3, #30
 8009e76:	bf04      	itt	eq
 8009e78:	089b      	lsreq	r3, r3, #2
 8009e7a:	3002      	addeq	r0, #2
 8009e7c:	07d9      	lsls	r1, r3, #31
 8009e7e:	d403      	bmi.n	8009e88 <__lo0bits+0x4e>
 8009e80:	085b      	lsrs	r3, r3, #1
 8009e82:	f100 0001 	add.w	r0, r0, #1
 8009e86:	d003      	beq.n	8009e90 <__lo0bits+0x56>
 8009e88:	6013      	str	r3, [r2, #0]
 8009e8a:	4770      	bx	lr
 8009e8c:	2000      	movs	r0, #0
 8009e8e:	4770      	bx	lr
 8009e90:	2020      	movs	r0, #32
 8009e92:	4770      	bx	lr

08009e94 <__i2b>:
 8009e94:	b510      	push	{r4, lr}
 8009e96:	460c      	mov	r4, r1
 8009e98:	2101      	movs	r1, #1
 8009e9a:	f7ff febd 	bl	8009c18 <_Balloc>
 8009e9e:	4602      	mov	r2, r0
 8009ea0:	b928      	cbnz	r0, 8009eae <__i2b+0x1a>
 8009ea2:	4b05      	ldr	r3, [pc, #20]	@ (8009eb8 <__i2b+0x24>)
 8009ea4:	4805      	ldr	r0, [pc, #20]	@ (8009ebc <__i2b+0x28>)
 8009ea6:	f240 1145 	movw	r1, #325	@ 0x145
 8009eaa:	f000 fc55 	bl	800a758 <__assert_func>
 8009eae:	2301      	movs	r3, #1
 8009eb0:	6144      	str	r4, [r0, #20]
 8009eb2:	6103      	str	r3, [r0, #16]
 8009eb4:	bd10      	pop	{r4, pc}
 8009eb6:	bf00      	nop
 8009eb8:	0800b275 	.word	0x0800b275
 8009ebc:	0800b2f7 	.word	0x0800b2f7

08009ec0 <__multiply>:
 8009ec0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ec4:	4614      	mov	r4, r2
 8009ec6:	690a      	ldr	r2, [r1, #16]
 8009ec8:	6923      	ldr	r3, [r4, #16]
 8009eca:	429a      	cmp	r2, r3
 8009ecc:	bfa8      	it	ge
 8009ece:	4623      	movge	r3, r4
 8009ed0:	460f      	mov	r7, r1
 8009ed2:	bfa4      	itt	ge
 8009ed4:	460c      	movge	r4, r1
 8009ed6:	461f      	movge	r7, r3
 8009ed8:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8009edc:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8009ee0:	68a3      	ldr	r3, [r4, #8]
 8009ee2:	6861      	ldr	r1, [r4, #4]
 8009ee4:	eb0a 0609 	add.w	r6, sl, r9
 8009ee8:	42b3      	cmp	r3, r6
 8009eea:	b085      	sub	sp, #20
 8009eec:	bfb8      	it	lt
 8009eee:	3101      	addlt	r1, #1
 8009ef0:	f7ff fe92 	bl	8009c18 <_Balloc>
 8009ef4:	b930      	cbnz	r0, 8009f04 <__multiply+0x44>
 8009ef6:	4602      	mov	r2, r0
 8009ef8:	4b44      	ldr	r3, [pc, #272]	@ (800a00c <__multiply+0x14c>)
 8009efa:	4845      	ldr	r0, [pc, #276]	@ (800a010 <__multiply+0x150>)
 8009efc:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8009f00:	f000 fc2a 	bl	800a758 <__assert_func>
 8009f04:	f100 0514 	add.w	r5, r0, #20
 8009f08:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8009f0c:	462b      	mov	r3, r5
 8009f0e:	2200      	movs	r2, #0
 8009f10:	4543      	cmp	r3, r8
 8009f12:	d321      	bcc.n	8009f58 <__multiply+0x98>
 8009f14:	f107 0114 	add.w	r1, r7, #20
 8009f18:	f104 0214 	add.w	r2, r4, #20
 8009f1c:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8009f20:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8009f24:	9302      	str	r3, [sp, #8]
 8009f26:	1b13      	subs	r3, r2, r4
 8009f28:	3b15      	subs	r3, #21
 8009f2a:	f023 0303 	bic.w	r3, r3, #3
 8009f2e:	3304      	adds	r3, #4
 8009f30:	f104 0715 	add.w	r7, r4, #21
 8009f34:	42ba      	cmp	r2, r7
 8009f36:	bf38      	it	cc
 8009f38:	2304      	movcc	r3, #4
 8009f3a:	9301      	str	r3, [sp, #4]
 8009f3c:	9b02      	ldr	r3, [sp, #8]
 8009f3e:	9103      	str	r1, [sp, #12]
 8009f40:	428b      	cmp	r3, r1
 8009f42:	d80c      	bhi.n	8009f5e <__multiply+0x9e>
 8009f44:	2e00      	cmp	r6, #0
 8009f46:	dd03      	ble.n	8009f50 <__multiply+0x90>
 8009f48:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009f4c:	2b00      	cmp	r3, #0
 8009f4e:	d05b      	beq.n	800a008 <__multiply+0x148>
 8009f50:	6106      	str	r6, [r0, #16]
 8009f52:	b005      	add	sp, #20
 8009f54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f58:	f843 2b04 	str.w	r2, [r3], #4
 8009f5c:	e7d8      	b.n	8009f10 <__multiply+0x50>
 8009f5e:	f8b1 a000 	ldrh.w	sl, [r1]
 8009f62:	f1ba 0f00 	cmp.w	sl, #0
 8009f66:	d024      	beq.n	8009fb2 <__multiply+0xf2>
 8009f68:	f104 0e14 	add.w	lr, r4, #20
 8009f6c:	46a9      	mov	r9, r5
 8009f6e:	f04f 0c00 	mov.w	ip, #0
 8009f72:	f85e 7b04 	ldr.w	r7, [lr], #4
 8009f76:	f8d9 3000 	ldr.w	r3, [r9]
 8009f7a:	fa1f fb87 	uxth.w	fp, r7
 8009f7e:	b29b      	uxth	r3, r3
 8009f80:	fb0a 330b 	mla	r3, sl, fp, r3
 8009f84:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8009f88:	f8d9 7000 	ldr.w	r7, [r9]
 8009f8c:	4463      	add	r3, ip
 8009f8e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8009f92:	fb0a c70b 	mla	r7, sl, fp, ip
 8009f96:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8009f9a:	b29b      	uxth	r3, r3
 8009f9c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8009fa0:	4572      	cmp	r2, lr
 8009fa2:	f849 3b04 	str.w	r3, [r9], #4
 8009fa6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8009faa:	d8e2      	bhi.n	8009f72 <__multiply+0xb2>
 8009fac:	9b01      	ldr	r3, [sp, #4]
 8009fae:	f845 c003 	str.w	ip, [r5, r3]
 8009fb2:	9b03      	ldr	r3, [sp, #12]
 8009fb4:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8009fb8:	3104      	adds	r1, #4
 8009fba:	f1b9 0f00 	cmp.w	r9, #0
 8009fbe:	d021      	beq.n	800a004 <__multiply+0x144>
 8009fc0:	682b      	ldr	r3, [r5, #0]
 8009fc2:	f104 0c14 	add.w	ip, r4, #20
 8009fc6:	46ae      	mov	lr, r5
 8009fc8:	f04f 0a00 	mov.w	sl, #0
 8009fcc:	f8bc b000 	ldrh.w	fp, [ip]
 8009fd0:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8009fd4:	fb09 770b 	mla	r7, r9, fp, r7
 8009fd8:	4457      	add	r7, sl
 8009fda:	b29b      	uxth	r3, r3
 8009fdc:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8009fe0:	f84e 3b04 	str.w	r3, [lr], #4
 8009fe4:	f85c 3b04 	ldr.w	r3, [ip], #4
 8009fe8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009fec:	f8be 3000 	ldrh.w	r3, [lr]
 8009ff0:	fb09 330a 	mla	r3, r9, sl, r3
 8009ff4:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8009ff8:	4562      	cmp	r2, ip
 8009ffa:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009ffe:	d8e5      	bhi.n	8009fcc <__multiply+0x10c>
 800a000:	9f01      	ldr	r7, [sp, #4]
 800a002:	51eb      	str	r3, [r5, r7]
 800a004:	3504      	adds	r5, #4
 800a006:	e799      	b.n	8009f3c <__multiply+0x7c>
 800a008:	3e01      	subs	r6, #1
 800a00a:	e79b      	b.n	8009f44 <__multiply+0x84>
 800a00c:	0800b275 	.word	0x0800b275
 800a010:	0800b2f7 	.word	0x0800b2f7

0800a014 <__pow5mult>:
 800a014:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a018:	4615      	mov	r5, r2
 800a01a:	f012 0203 	ands.w	r2, r2, #3
 800a01e:	4607      	mov	r7, r0
 800a020:	460e      	mov	r6, r1
 800a022:	d007      	beq.n	800a034 <__pow5mult+0x20>
 800a024:	4c25      	ldr	r4, [pc, #148]	@ (800a0bc <__pow5mult+0xa8>)
 800a026:	3a01      	subs	r2, #1
 800a028:	2300      	movs	r3, #0
 800a02a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a02e:	f7ff fe55 	bl	8009cdc <__multadd>
 800a032:	4606      	mov	r6, r0
 800a034:	10ad      	asrs	r5, r5, #2
 800a036:	d03d      	beq.n	800a0b4 <__pow5mult+0xa0>
 800a038:	69fc      	ldr	r4, [r7, #28]
 800a03a:	b97c      	cbnz	r4, 800a05c <__pow5mult+0x48>
 800a03c:	2010      	movs	r0, #16
 800a03e:	f7ff fc77 	bl	8009930 <malloc>
 800a042:	4602      	mov	r2, r0
 800a044:	61f8      	str	r0, [r7, #28]
 800a046:	b928      	cbnz	r0, 800a054 <__pow5mult+0x40>
 800a048:	4b1d      	ldr	r3, [pc, #116]	@ (800a0c0 <__pow5mult+0xac>)
 800a04a:	481e      	ldr	r0, [pc, #120]	@ (800a0c4 <__pow5mult+0xb0>)
 800a04c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800a050:	f000 fb82 	bl	800a758 <__assert_func>
 800a054:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a058:	6004      	str	r4, [r0, #0]
 800a05a:	60c4      	str	r4, [r0, #12]
 800a05c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800a060:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a064:	b94c      	cbnz	r4, 800a07a <__pow5mult+0x66>
 800a066:	f240 2171 	movw	r1, #625	@ 0x271
 800a06a:	4638      	mov	r0, r7
 800a06c:	f7ff ff12 	bl	8009e94 <__i2b>
 800a070:	2300      	movs	r3, #0
 800a072:	f8c8 0008 	str.w	r0, [r8, #8]
 800a076:	4604      	mov	r4, r0
 800a078:	6003      	str	r3, [r0, #0]
 800a07a:	f04f 0900 	mov.w	r9, #0
 800a07e:	07eb      	lsls	r3, r5, #31
 800a080:	d50a      	bpl.n	800a098 <__pow5mult+0x84>
 800a082:	4631      	mov	r1, r6
 800a084:	4622      	mov	r2, r4
 800a086:	4638      	mov	r0, r7
 800a088:	f7ff ff1a 	bl	8009ec0 <__multiply>
 800a08c:	4631      	mov	r1, r6
 800a08e:	4680      	mov	r8, r0
 800a090:	4638      	mov	r0, r7
 800a092:	f7ff fe01 	bl	8009c98 <_Bfree>
 800a096:	4646      	mov	r6, r8
 800a098:	106d      	asrs	r5, r5, #1
 800a09a:	d00b      	beq.n	800a0b4 <__pow5mult+0xa0>
 800a09c:	6820      	ldr	r0, [r4, #0]
 800a09e:	b938      	cbnz	r0, 800a0b0 <__pow5mult+0x9c>
 800a0a0:	4622      	mov	r2, r4
 800a0a2:	4621      	mov	r1, r4
 800a0a4:	4638      	mov	r0, r7
 800a0a6:	f7ff ff0b 	bl	8009ec0 <__multiply>
 800a0aa:	6020      	str	r0, [r4, #0]
 800a0ac:	f8c0 9000 	str.w	r9, [r0]
 800a0b0:	4604      	mov	r4, r0
 800a0b2:	e7e4      	b.n	800a07e <__pow5mult+0x6a>
 800a0b4:	4630      	mov	r0, r6
 800a0b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a0ba:	bf00      	nop
 800a0bc:	0800b350 	.word	0x0800b350
 800a0c0:	0800b206 	.word	0x0800b206
 800a0c4:	0800b2f7 	.word	0x0800b2f7

0800a0c8 <__lshift>:
 800a0c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a0cc:	460c      	mov	r4, r1
 800a0ce:	6849      	ldr	r1, [r1, #4]
 800a0d0:	6923      	ldr	r3, [r4, #16]
 800a0d2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a0d6:	68a3      	ldr	r3, [r4, #8]
 800a0d8:	4607      	mov	r7, r0
 800a0da:	4691      	mov	r9, r2
 800a0dc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a0e0:	f108 0601 	add.w	r6, r8, #1
 800a0e4:	42b3      	cmp	r3, r6
 800a0e6:	db0b      	blt.n	800a100 <__lshift+0x38>
 800a0e8:	4638      	mov	r0, r7
 800a0ea:	f7ff fd95 	bl	8009c18 <_Balloc>
 800a0ee:	4605      	mov	r5, r0
 800a0f0:	b948      	cbnz	r0, 800a106 <__lshift+0x3e>
 800a0f2:	4602      	mov	r2, r0
 800a0f4:	4b28      	ldr	r3, [pc, #160]	@ (800a198 <__lshift+0xd0>)
 800a0f6:	4829      	ldr	r0, [pc, #164]	@ (800a19c <__lshift+0xd4>)
 800a0f8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800a0fc:	f000 fb2c 	bl	800a758 <__assert_func>
 800a100:	3101      	adds	r1, #1
 800a102:	005b      	lsls	r3, r3, #1
 800a104:	e7ee      	b.n	800a0e4 <__lshift+0x1c>
 800a106:	2300      	movs	r3, #0
 800a108:	f100 0114 	add.w	r1, r0, #20
 800a10c:	f100 0210 	add.w	r2, r0, #16
 800a110:	4618      	mov	r0, r3
 800a112:	4553      	cmp	r3, sl
 800a114:	db33      	blt.n	800a17e <__lshift+0xb6>
 800a116:	6920      	ldr	r0, [r4, #16]
 800a118:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a11c:	f104 0314 	add.w	r3, r4, #20
 800a120:	f019 091f 	ands.w	r9, r9, #31
 800a124:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a128:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a12c:	d02b      	beq.n	800a186 <__lshift+0xbe>
 800a12e:	f1c9 0e20 	rsb	lr, r9, #32
 800a132:	468a      	mov	sl, r1
 800a134:	2200      	movs	r2, #0
 800a136:	6818      	ldr	r0, [r3, #0]
 800a138:	fa00 f009 	lsl.w	r0, r0, r9
 800a13c:	4310      	orrs	r0, r2
 800a13e:	f84a 0b04 	str.w	r0, [sl], #4
 800a142:	f853 2b04 	ldr.w	r2, [r3], #4
 800a146:	459c      	cmp	ip, r3
 800a148:	fa22 f20e 	lsr.w	r2, r2, lr
 800a14c:	d8f3      	bhi.n	800a136 <__lshift+0x6e>
 800a14e:	ebac 0304 	sub.w	r3, ip, r4
 800a152:	3b15      	subs	r3, #21
 800a154:	f023 0303 	bic.w	r3, r3, #3
 800a158:	3304      	adds	r3, #4
 800a15a:	f104 0015 	add.w	r0, r4, #21
 800a15e:	4584      	cmp	ip, r0
 800a160:	bf38      	it	cc
 800a162:	2304      	movcc	r3, #4
 800a164:	50ca      	str	r2, [r1, r3]
 800a166:	b10a      	cbz	r2, 800a16c <__lshift+0xa4>
 800a168:	f108 0602 	add.w	r6, r8, #2
 800a16c:	3e01      	subs	r6, #1
 800a16e:	4638      	mov	r0, r7
 800a170:	612e      	str	r6, [r5, #16]
 800a172:	4621      	mov	r1, r4
 800a174:	f7ff fd90 	bl	8009c98 <_Bfree>
 800a178:	4628      	mov	r0, r5
 800a17a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a17e:	f842 0f04 	str.w	r0, [r2, #4]!
 800a182:	3301      	adds	r3, #1
 800a184:	e7c5      	b.n	800a112 <__lshift+0x4a>
 800a186:	3904      	subs	r1, #4
 800a188:	f853 2b04 	ldr.w	r2, [r3], #4
 800a18c:	f841 2f04 	str.w	r2, [r1, #4]!
 800a190:	459c      	cmp	ip, r3
 800a192:	d8f9      	bhi.n	800a188 <__lshift+0xc0>
 800a194:	e7ea      	b.n	800a16c <__lshift+0xa4>
 800a196:	bf00      	nop
 800a198:	0800b275 	.word	0x0800b275
 800a19c:	0800b2f7 	.word	0x0800b2f7

0800a1a0 <__mcmp>:
 800a1a0:	690a      	ldr	r2, [r1, #16]
 800a1a2:	4603      	mov	r3, r0
 800a1a4:	6900      	ldr	r0, [r0, #16]
 800a1a6:	1a80      	subs	r0, r0, r2
 800a1a8:	b530      	push	{r4, r5, lr}
 800a1aa:	d10e      	bne.n	800a1ca <__mcmp+0x2a>
 800a1ac:	3314      	adds	r3, #20
 800a1ae:	3114      	adds	r1, #20
 800a1b0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800a1b4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800a1b8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a1bc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a1c0:	4295      	cmp	r5, r2
 800a1c2:	d003      	beq.n	800a1cc <__mcmp+0x2c>
 800a1c4:	d205      	bcs.n	800a1d2 <__mcmp+0x32>
 800a1c6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a1ca:	bd30      	pop	{r4, r5, pc}
 800a1cc:	42a3      	cmp	r3, r4
 800a1ce:	d3f3      	bcc.n	800a1b8 <__mcmp+0x18>
 800a1d0:	e7fb      	b.n	800a1ca <__mcmp+0x2a>
 800a1d2:	2001      	movs	r0, #1
 800a1d4:	e7f9      	b.n	800a1ca <__mcmp+0x2a>
	...

0800a1d8 <__mdiff>:
 800a1d8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a1dc:	4689      	mov	r9, r1
 800a1de:	4606      	mov	r6, r0
 800a1e0:	4611      	mov	r1, r2
 800a1e2:	4648      	mov	r0, r9
 800a1e4:	4614      	mov	r4, r2
 800a1e6:	f7ff ffdb 	bl	800a1a0 <__mcmp>
 800a1ea:	1e05      	subs	r5, r0, #0
 800a1ec:	d112      	bne.n	800a214 <__mdiff+0x3c>
 800a1ee:	4629      	mov	r1, r5
 800a1f0:	4630      	mov	r0, r6
 800a1f2:	f7ff fd11 	bl	8009c18 <_Balloc>
 800a1f6:	4602      	mov	r2, r0
 800a1f8:	b928      	cbnz	r0, 800a206 <__mdiff+0x2e>
 800a1fa:	4b3f      	ldr	r3, [pc, #252]	@ (800a2f8 <__mdiff+0x120>)
 800a1fc:	f240 2137 	movw	r1, #567	@ 0x237
 800a200:	483e      	ldr	r0, [pc, #248]	@ (800a2fc <__mdiff+0x124>)
 800a202:	f000 faa9 	bl	800a758 <__assert_func>
 800a206:	2301      	movs	r3, #1
 800a208:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a20c:	4610      	mov	r0, r2
 800a20e:	b003      	add	sp, #12
 800a210:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a214:	bfbc      	itt	lt
 800a216:	464b      	movlt	r3, r9
 800a218:	46a1      	movlt	r9, r4
 800a21a:	4630      	mov	r0, r6
 800a21c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800a220:	bfba      	itte	lt
 800a222:	461c      	movlt	r4, r3
 800a224:	2501      	movlt	r5, #1
 800a226:	2500      	movge	r5, #0
 800a228:	f7ff fcf6 	bl	8009c18 <_Balloc>
 800a22c:	4602      	mov	r2, r0
 800a22e:	b918      	cbnz	r0, 800a238 <__mdiff+0x60>
 800a230:	4b31      	ldr	r3, [pc, #196]	@ (800a2f8 <__mdiff+0x120>)
 800a232:	f240 2145 	movw	r1, #581	@ 0x245
 800a236:	e7e3      	b.n	800a200 <__mdiff+0x28>
 800a238:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800a23c:	6926      	ldr	r6, [r4, #16]
 800a23e:	60c5      	str	r5, [r0, #12]
 800a240:	f109 0310 	add.w	r3, r9, #16
 800a244:	f109 0514 	add.w	r5, r9, #20
 800a248:	f104 0e14 	add.w	lr, r4, #20
 800a24c:	f100 0b14 	add.w	fp, r0, #20
 800a250:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800a254:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800a258:	9301      	str	r3, [sp, #4]
 800a25a:	46d9      	mov	r9, fp
 800a25c:	f04f 0c00 	mov.w	ip, #0
 800a260:	9b01      	ldr	r3, [sp, #4]
 800a262:	f85e 0b04 	ldr.w	r0, [lr], #4
 800a266:	f853 af04 	ldr.w	sl, [r3, #4]!
 800a26a:	9301      	str	r3, [sp, #4]
 800a26c:	fa1f f38a 	uxth.w	r3, sl
 800a270:	4619      	mov	r1, r3
 800a272:	b283      	uxth	r3, r0
 800a274:	1acb      	subs	r3, r1, r3
 800a276:	0c00      	lsrs	r0, r0, #16
 800a278:	4463      	add	r3, ip
 800a27a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800a27e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800a282:	b29b      	uxth	r3, r3
 800a284:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800a288:	4576      	cmp	r6, lr
 800a28a:	f849 3b04 	str.w	r3, [r9], #4
 800a28e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a292:	d8e5      	bhi.n	800a260 <__mdiff+0x88>
 800a294:	1b33      	subs	r3, r6, r4
 800a296:	3b15      	subs	r3, #21
 800a298:	f023 0303 	bic.w	r3, r3, #3
 800a29c:	3415      	adds	r4, #21
 800a29e:	3304      	adds	r3, #4
 800a2a0:	42a6      	cmp	r6, r4
 800a2a2:	bf38      	it	cc
 800a2a4:	2304      	movcc	r3, #4
 800a2a6:	441d      	add	r5, r3
 800a2a8:	445b      	add	r3, fp
 800a2aa:	461e      	mov	r6, r3
 800a2ac:	462c      	mov	r4, r5
 800a2ae:	4544      	cmp	r4, r8
 800a2b0:	d30e      	bcc.n	800a2d0 <__mdiff+0xf8>
 800a2b2:	f108 0103 	add.w	r1, r8, #3
 800a2b6:	1b49      	subs	r1, r1, r5
 800a2b8:	f021 0103 	bic.w	r1, r1, #3
 800a2bc:	3d03      	subs	r5, #3
 800a2be:	45a8      	cmp	r8, r5
 800a2c0:	bf38      	it	cc
 800a2c2:	2100      	movcc	r1, #0
 800a2c4:	440b      	add	r3, r1
 800a2c6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a2ca:	b191      	cbz	r1, 800a2f2 <__mdiff+0x11a>
 800a2cc:	6117      	str	r7, [r2, #16]
 800a2ce:	e79d      	b.n	800a20c <__mdiff+0x34>
 800a2d0:	f854 1b04 	ldr.w	r1, [r4], #4
 800a2d4:	46e6      	mov	lr, ip
 800a2d6:	0c08      	lsrs	r0, r1, #16
 800a2d8:	fa1c fc81 	uxtah	ip, ip, r1
 800a2dc:	4471      	add	r1, lr
 800a2de:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800a2e2:	b289      	uxth	r1, r1
 800a2e4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800a2e8:	f846 1b04 	str.w	r1, [r6], #4
 800a2ec:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a2f0:	e7dd      	b.n	800a2ae <__mdiff+0xd6>
 800a2f2:	3f01      	subs	r7, #1
 800a2f4:	e7e7      	b.n	800a2c6 <__mdiff+0xee>
 800a2f6:	bf00      	nop
 800a2f8:	0800b275 	.word	0x0800b275
 800a2fc:	0800b2f7 	.word	0x0800b2f7

0800a300 <__ulp>:
 800a300:	b082      	sub	sp, #8
 800a302:	ed8d 0b00 	vstr	d0, [sp]
 800a306:	9a01      	ldr	r2, [sp, #4]
 800a308:	4b0f      	ldr	r3, [pc, #60]	@ (800a348 <__ulp+0x48>)
 800a30a:	4013      	ands	r3, r2
 800a30c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800a310:	2b00      	cmp	r3, #0
 800a312:	dc08      	bgt.n	800a326 <__ulp+0x26>
 800a314:	425b      	negs	r3, r3
 800a316:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800a31a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800a31e:	da04      	bge.n	800a32a <__ulp+0x2a>
 800a320:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800a324:	4113      	asrs	r3, r2
 800a326:	2200      	movs	r2, #0
 800a328:	e008      	b.n	800a33c <__ulp+0x3c>
 800a32a:	f1a2 0314 	sub.w	r3, r2, #20
 800a32e:	2b1e      	cmp	r3, #30
 800a330:	bfda      	itte	le
 800a332:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800a336:	40da      	lsrle	r2, r3
 800a338:	2201      	movgt	r2, #1
 800a33a:	2300      	movs	r3, #0
 800a33c:	4619      	mov	r1, r3
 800a33e:	4610      	mov	r0, r2
 800a340:	ec41 0b10 	vmov	d0, r0, r1
 800a344:	b002      	add	sp, #8
 800a346:	4770      	bx	lr
 800a348:	7ff00000 	.word	0x7ff00000

0800a34c <__b2d>:
 800a34c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a350:	6906      	ldr	r6, [r0, #16]
 800a352:	f100 0814 	add.w	r8, r0, #20
 800a356:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800a35a:	1f37      	subs	r7, r6, #4
 800a35c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800a360:	4610      	mov	r0, r2
 800a362:	f7ff fd4b 	bl	8009dfc <__hi0bits>
 800a366:	f1c0 0320 	rsb	r3, r0, #32
 800a36a:	280a      	cmp	r0, #10
 800a36c:	600b      	str	r3, [r1, #0]
 800a36e:	491b      	ldr	r1, [pc, #108]	@ (800a3dc <__b2d+0x90>)
 800a370:	dc15      	bgt.n	800a39e <__b2d+0x52>
 800a372:	f1c0 0c0b 	rsb	ip, r0, #11
 800a376:	fa22 f30c 	lsr.w	r3, r2, ip
 800a37a:	45b8      	cmp	r8, r7
 800a37c:	ea43 0501 	orr.w	r5, r3, r1
 800a380:	bf34      	ite	cc
 800a382:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800a386:	2300      	movcs	r3, #0
 800a388:	3015      	adds	r0, #21
 800a38a:	fa02 f000 	lsl.w	r0, r2, r0
 800a38e:	fa23 f30c 	lsr.w	r3, r3, ip
 800a392:	4303      	orrs	r3, r0
 800a394:	461c      	mov	r4, r3
 800a396:	ec45 4b10 	vmov	d0, r4, r5
 800a39a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a39e:	45b8      	cmp	r8, r7
 800a3a0:	bf3a      	itte	cc
 800a3a2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800a3a6:	f1a6 0708 	subcc.w	r7, r6, #8
 800a3aa:	2300      	movcs	r3, #0
 800a3ac:	380b      	subs	r0, #11
 800a3ae:	d012      	beq.n	800a3d6 <__b2d+0x8a>
 800a3b0:	f1c0 0120 	rsb	r1, r0, #32
 800a3b4:	fa23 f401 	lsr.w	r4, r3, r1
 800a3b8:	4082      	lsls	r2, r0
 800a3ba:	4322      	orrs	r2, r4
 800a3bc:	4547      	cmp	r7, r8
 800a3be:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800a3c2:	bf8c      	ite	hi
 800a3c4:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800a3c8:	2200      	movls	r2, #0
 800a3ca:	4083      	lsls	r3, r0
 800a3cc:	40ca      	lsrs	r2, r1
 800a3ce:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800a3d2:	4313      	orrs	r3, r2
 800a3d4:	e7de      	b.n	800a394 <__b2d+0x48>
 800a3d6:	ea42 0501 	orr.w	r5, r2, r1
 800a3da:	e7db      	b.n	800a394 <__b2d+0x48>
 800a3dc:	3ff00000 	.word	0x3ff00000

0800a3e0 <__d2b>:
 800a3e0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a3e4:	460f      	mov	r7, r1
 800a3e6:	2101      	movs	r1, #1
 800a3e8:	ec59 8b10 	vmov	r8, r9, d0
 800a3ec:	4616      	mov	r6, r2
 800a3ee:	f7ff fc13 	bl	8009c18 <_Balloc>
 800a3f2:	4604      	mov	r4, r0
 800a3f4:	b930      	cbnz	r0, 800a404 <__d2b+0x24>
 800a3f6:	4602      	mov	r2, r0
 800a3f8:	4b23      	ldr	r3, [pc, #140]	@ (800a488 <__d2b+0xa8>)
 800a3fa:	4824      	ldr	r0, [pc, #144]	@ (800a48c <__d2b+0xac>)
 800a3fc:	f240 310f 	movw	r1, #783	@ 0x30f
 800a400:	f000 f9aa 	bl	800a758 <__assert_func>
 800a404:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800a408:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a40c:	b10d      	cbz	r5, 800a412 <__d2b+0x32>
 800a40e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a412:	9301      	str	r3, [sp, #4]
 800a414:	f1b8 0300 	subs.w	r3, r8, #0
 800a418:	d023      	beq.n	800a462 <__d2b+0x82>
 800a41a:	4668      	mov	r0, sp
 800a41c:	9300      	str	r3, [sp, #0]
 800a41e:	f7ff fd0c 	bl	8009e3a <__lo0bits>
 800a422:	e9dd 1200 	ldrd	r1, r2, [sp]
 800a426:	b1d0      	cbz	r0, 800a45e <__d2b+0x7e>
 800a428:	f1c0 0320 	rsb	r3, r0, #32
 800a42c:	fa02 f303 	lsl.w	r3, r2, r3
 800a430:	430b      	orrs	r3, r1
 800a432:	40c2      	lsrs	r2, r0
 800a434:	6163      	str	r3, [r4, #20]
 800a436:	9201      	str	r2, [sp, #4]
 800a438:	9b01      	ldr	r3, [sp, #4]
 800a43a:	61a3      	str	r3, [r4, #24]
 800a43c:	2b00      	cmp	r3, #0
 800a43e:	bf0c      	ite	eq
 800a440:	2201      	moveq	r2, #1
 800a442:	2202      	movne	r2, #2
 800a444:	6122      	str	r2, [r4, #16]
 800a446:	b1a5      	cbz	r5, 800a472 <__d2b+0x92>
 800a448:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800a44c:	4405      	add	r5, r0
 800a44e:	603d      	str	r5, [r7, #0]
 800a450:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800a454:	6030      	str	r0, [r6, #0]
 800a456:	4620      	mov	r0, r4
 800a458:	b003      	add	sp, #12
 800a45a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a45e:	6161      	str	r1, [r4, #20]
 800a460:	e7ea      	b.n	800a438 <__d2b+0x58>
 800a462:	a801      	add	r0, sp, #4
 800a464:	f7ff fce9 	bl	8009e3a <__lo0bits>
 800a468:	9b01      	ldr	r3, [sp, #4]
 800a46a:	6163      	str	r3, [r4, #20]
 800a46c:	3020      	adds	r0, #32
 800a46e:	2201      	movs	r2, #1
 800a470:	e7e8      	b.n	800a444 <__d2b+0x64>
 800a472:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a476:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800a47a:	6038      	str	r0, [r7, #0]
 800a47c:	6918      	ldr	r0, [r3, #16]
 800a47e:	f7ff fcbd 	bl	8009dfc <__hi0bits>
 800a482:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a486:	e7e5      	b.n	800a454 <__d2b+0x74>
 800a488:	0800b275 	.word	0x0800b275
 800a48c:	0800b2f7 	.word	0x0800b2f7

0800a490 <__ratio>:
 800a490:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a494:	b085      	sub	sp, #20
 800a496:	e9cd 1000 	strd	r1, r0, [sp]
 800a49a:	a902      	add	r1, sp, #8
 800a49c:	f7ff ff56 	bl	800a34c <__b2d>
 800a4a0:	9800      	ldr	r0, [sp, #0]
 800a4a2:	a903      	add	r1, sp, #12
 800a4a4:	ec55 4b10 	vmov	r4, r5, d0
 800a4a8:	f7ff ff50 	bl	800a34c <__b2d>
 800a4ac:	9b01      	ldr	r3, [sp, #4]
 800a4ae:	6919      	ldr	r1, [r3, #16]
 800a4b0:	9b00      	ldr	r3, [sp, #0]
 800a4b2:	691b      	ldr	r3, [r3, #16]
 800a4b4:	1ac9      	subs	r1, r1, r3
 800a4b6:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800a4ba:	1a9b      	subs	r3, r3, r2
 800a4bc:	ec5b ab10 	vmov	sl, fp, d0
 800a4c0:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800a4c4:	2b00      	cmp	r3, #0
 800a4c6:	bfce      	itee	gt
 800a4c8:	462a      	movgt	r2, r5
 800a4ca:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800a4ce:	465a      	movle	r2, fp
 800a4d0:	462f      	mov	r7, r5
 800a4d2:	46d9      	mov	r9, fp
 800a4d4:	bfcc      	ite	gt
 800a4d6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800a4da:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800a4de:	464b      	mov	r3, r9
 800a4e0:	4652      	mov	r2, sl
 800a4e2:	4620      	mov	r0, r4
 800a4e4:	4639      	mov	r1, r7
 800a4e6:	f7f6 f9b1 	bl	800084c <__aeabi_ddiv>
 800a4ea:	ec41 0b10 	vmov	d0, r0, r1
 800a4ee:	b005      	add	sp, #20
 800a4f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a4f4 <__copybits>:
 800a4f4:	3901      	subs	r1, #1
 800a4f6:	b570      	push	{r4, r5, r6, lr}
 800a4f8:	1149      	asrs	r1, r1, #5
 800a4fa:	6914      	ldr	r4, [r2, #16]
 800a4fc:	3101      	adds	r1, #1
 800a4fe:	f102 0314 	add.w	r3, r2, #20
 800a502:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800a506:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800a50a:	1f05      	subs	r5, r0, #4
 800a50c:	42a3      	cmp	r3, r4
 800a50e:	d30c      	bcc.n	800a52a <__copybits+0x36>
 800a510:	1aa3      	subs	r3, r4, r2
 800a512:	3b11      	subs	r3, #17
 800a514:	f023 0303 	bic.w	r3, r3, #3
 800a518:	3211      	adds	r2, #17
 800a51a:	42a2      	cmp	r2, r4
 800a51c:	bf88      	it	hi
 800a51e:	2300      	movhi	r3, #0
 800a520:	4418      	add	r0, r3
 800a522:	2300      	movs	r3, #0
 800a524:	4288      	cmp	r0, r1
 800a526:	d305      	bcc.n	800a534 <__copybits+0x40>
 800a528:	bd70      	pop	{r4, r5, r6, pc}
 800a52a:	f853 6b04 	ldr.w	r6, [r3], #4
 800a52e:	f845 6f04 	str.w	r6, [r5, #4]!
 800a532:	e7eb      	b.n	800a50c <__copybits+0x18>
 800a534:	f840 3b04 	str.w	r3, [r0], #4
 800a538:	e7f4      	b.n	800a524 <__copybits+0x30>

0800a53a <__any_on>:
 800a53a:	f100 0214 	add.w	r2, r0, #20
 800a53e:	6900      	ldr	r0, [r0, #16]
 800a540:	114b      	asrs	r3, r1, #5
 800a542:	4298      	cmp	r0, r3
 800a544:	b510      	push	{r4, lr}
 800a546:	db11      	blt.n	800a56c <__any_on+0x32>
 800a548:	dd0a      	ble.n	800a560 <__any_on+0x26>
 800a54a:	f011 011f 	ands.w	r1, r1, #31
 800a54e:	d007      	beq.n	800a560 <__any_on+0x26>
 800a550:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800a554:	fa24 f001 	lsr.w	r0, r4, r1
 800a558:	fa00 f101 	lsl.w	r1, r0, r1
 800a55c:	428c      	cmp	r4, r1
 800a55e:	d10b      	bne.n	800a578 <__any_on+0x3e>
 800a560:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a564:	4293      	cmp	r3, r2
 800a566:	d803      	bhi.n	800a570 <__any_on+0x36>
 800a568:	2000      	movs	r0, #0
 800a56a:	bd10      	pop	{r4, pc}
 800a56c:	4603      	mov	r3, r0
 800a56e:	e7f7      	b.n	800a560 <__any_on+0x26>
 800a570:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a574:	2900      	cmp	r1, #0
 800a576:	d0f5      	beq.n	800a564 <__any_on+0x2a>
 800a578:	2001      	movs	r0, #1
 800a57a:	e7f6      	b.n	800a56a <__any_on+0x30>

0800a57c <__sread>:
 800a57c:	b510      	push	{r4, lr}
 800a57e:	460c      	mov	r4, r1
 800a580:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a584:	f000 f8b4 	bl	800a6f0 <_read_r>
 800a588:	2800      	cmp	r0, #0
 800a58a:	bfab      	itete	ge
 800a58c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800a58e:	89a3      	ldrhlt	r3, [r4, #12]
 800a590:	181b      	addge	r3, r3, r0
 800a592:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800a596:	bfac      	ite	ge
 800a598:	6563      	strge	r3, [r4, #84]	@ 0x54
 800a59a:	81a3      	strhlt	r3, [r4, #12]
 800a59c:	bd10      	pop	{r4, pc}

0800a59e <__swrite>:
 800a59e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a5a2:	461f      	mov	r7, r3
 800a5a4:	898b      	ldrh	r3, [r1, #12]
 800a5a6:	05db      	lsls	r3, r3, #23
 800a5a8:	4605      	mov	r5, r0
 800a5aa:	460c      	mov	r4, r1
 800a5ac:	4616      	mov	r6, r2
 800a5ae:	d505      	bpl.n	800a5bc <__swrite+0x1e>
 800a5b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a5b4:	2302      	movs	r3, #2
 800a5b6:	2200      	movs	r2, #0
 800a5b8:	f000 f888 	bl	800a6cc <_lseek_r>
 800a5bc:	89a3      	ldrh	r3, [r4, #12]
 800a5be:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a5c2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a5c6:	81a3      	strh	r3, [r4, #12]
 800a5c8:	4632      	mov	r2, r6
 800a5ca:	463b      	mov	r3, r7
 800a5cc:	4628      	mov	r0, r5
 800a5ce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a5d2:	f000 b8af 	b.w	800a734 <_write_r>

0800a5d6 <__sseek>:
 800a5d6:	b510      	push	{r4, lr}
 800a5d8:	460c      	mov	r4, r1
 800a5da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a5de:	f000 f875 	bl	800a6cc <_lseek_r>
 800a5e2:	1c43      	adds	r3, r0, #1
 800a5e4:	89a3      	ldrh	r3, [r4, #12]
 800a5e6:	bf15      	itete	ne
 800a5e8:	6560      	strne	r0, [r4, #84]	@ 0x54
 800a5ea:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800a5ee:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800a5f2:	81a3      	strheq	r3, [r4, #12]
 800a5f4:	bf18      	it	ne
 800a5f6:	81a3      	strhne	r3, [r4, #12]
 800a5f8:	bd10      	pop	{r4, pc}

0800a5fa <__sclose>:
 800a5fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a5fe:	f000 b855 	b.w	800a6ac <_close_r>

0800a602 <_realloc_r>:
 800a602:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a606:	4680      	mov	r8, r0
 800a608:	4615      	mov	r5, r2
 800a60a:	460c      	mov	r4, r1
 800a60c:	b921      	cbnz	r1, 800a618 <_realloc_r+0x16>
 800a60e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a612:	4611      	mov	r1, r2
 800a614:	f7ff b9b6 	b.w	8009984 <_malloc_r>
 800a618:	b92a      	cbnz	r2, 800a626 <_realloc_r+0x24>
 800a61a:	f000 f8cf 	bl	800a7bc <_free_r>
 800a61e:	2400      	movs	r4, #0
 800a620:	4620      	mov	r0, r4
 800a622:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a626:	f000 f913 	bl	800a850 <_malloc_usable_size_r>
 800a62a:	4285      	cmp	r5, r0
 800a62c:	4606      	mov	r6, r0
 800a62e:	d802      	bhi.n	800a636 <_realloc_r+0x34>
 800a630:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800a634:	d8f4      	bhi.n	800a620 <_realloc_r+0x1e>
 800a636:	4629      	mov	r1, r5
 800a638:	4640      	mov	r0, r8
 800a63a:	f7ff f9a3 	bl	8009984 <_malloc_r>
 800a63e:	4607      	mov	r7, r0
 800a640:	2800      	cmp	r0, #0
 800a642:	d0ec      	beq.n	800a61e <_realloc_r+0x1c>
 800a644:	42b5      	cmp	r5, r6
 800a646:	462a      	mov	r2, r5
 800a648:	4621      	mov	r1, r4
 800a64a:	bf28      	it	cs
 800a64c:	4632      	movcs	r2, r6
 800a64e:	f7fd fe72 	bl	8008336 <memcpy>
 800a652:	4621      	mov	r1, r4
 800a654:	4640      	mov	r0, r8
 800a656:	f000 f8b1 	bl	800a7bc <_free_r>
 800a65a:	463c      	mov	r4, r7
 800a65c:	e7e0      	b.n	800a620 <_realloc_r+0x1e>

0800a65e <__ascii_wctomb>:
 800a65e:	4603      	mov	r3, r0
 800a660:	4608      	mov	r0, r1
 800a662:	b141      	cbz	r1, 800a676 <__ascii_wctomb+0x18>
 800a664:	2aff      	cmp	r2, #255	@ 0xff
 800a666:	d904      	bls.n	800a672 <__ascii_wctomb+0x14>
 800a668:	228a      	movs	r2, #138	@ 0x8a
 800a66a:	601a      	str	r2, [r3, #0]
 800a66c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a670:	4770      	bx	lr
 800a672:	700a      	strb	r2, [r1, #0]
 800a674:	2001      	movs	r0, #1
 800a676:	4770      	bx	lr

0800a678 <memmove>:
 800a678:	4288      	cmp	r0, r1
 800a67a:	b510      	push	{r4, lr}
 800a67c:	eb01 0402 	add.w	r4, r1, r2
 800a680:	d902      	bls.n	800a688 <memmove+0x10>
 800a682:	4284      	cmp	r4, r0
 800a684:	4623      	mov	r3, r4
 800a686:	d807      	bhi.n	800a698 <memmove+0x20>
 800a688:	1e43      	subs	r3, r0, #1
 800a68a:	42a1      	cmp	r1, r4
 800a68c:	d008      	beq.n	800a6a0 <memmove+0x28>
 800a68e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a692:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a696:	e7f8      	b.n	800a68a <memmove+0x12>
 800a698:	4402      	add	r2, r0
 800a69a:	4601      	mov	r1, r0
 800a69c:	428a      	cmp	r2, r1
 800a69e:	d100      	bne.n	800a6a2 <memmove+0x2a>
 800a6a0:	bd10      	pop	{r4, pc}
 800a6a2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a6a6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a6aa:	e7f7      	b.n	800a69c <memmove+0x24>

0800a6ac <_close_r>:
 800a6ac:	b538      	push	{r3, r4, r5, lr}
 800a6ae:	4d06      	ldr	r5, [pc, #24]	@ (800a6c8 <_close_r+0x1c>)
 800a6b0:	2300      	movs	r3, #0
 800a6b2:	4604      	mov	r4, r0
 800a6b4:	4608      	mov	r0, r1
 800a6b6:	602b      	str	r3, [r5, #0]
 800a6b8:	f7f7 f930 	bl	800191c <_close>
 800a6bc:	1c43      	adds	r3, r0, #1
 800a6be:	d102      	bne.n	800a6c6 <_close_r+0x1a>
 800a6c0:	682b      	ldr	r3, [r5, #0]
 800a6c2:	b103      	cbz	r3, 800a6c6 <_close_r+0x1a>
 800a6c4:	6023      	str	r3, [r4, #0]
 800a6c6:	bd38      	pop	{r3, r4, r5, pc}
 800a6c8:	200004c0 	.word	0x200004c0

0800a6cc <_lseek_r>:
 800a6cc:	b538      	push	{r3, r4, r5, lr}
 800a6ce:	4d07      	ldr	r5, [pc, #28]	@ (800a6ec <_lseek_r+0x20>)
 800a6d0:	4604      	mov	r4, r0
 800a6d2:	4608      	mov	r0, r1
 800a6d4:	4611      	mov	r1, r2
 800a6d6:	2200      	movs	r2, #0
 800a6d8:	602a      	str	r2, [r5, #0]
 800a6da:	461a      	mov	r2, r3
 800a6dc:	f7f7 f945 	bl	800196a <_lseek>
 800a6e0:	1c43      	adds	r3, r0, #1
 800a6e2:	d102      	bne.n	800a6ea <_lseek_r+0x1e>
 800a6e4:	682b      	ldr	r3, [r5, #0]
 800a6e6:	b103      	cbz	r3, 800a6ea <_lseek_r+0x1e>
 800a6e8:	6023      	str	r3, [r4, #0]
 800a6ea:	bd38      	pop	{r3, r4, r5, pc}
 800a6ec:	200004c0 	.word	0x200004c0

0800a6f0 <_read_r>:
 800a6f0:	b538      	push	{r3, r4, r5, lr}
 800a6f2:	4d07      	ldr	r5, [pc, #28]	@ (800a710 <_read_r+0x20>)
 800a6f4:	4604      	mov	r4, r0
 800a6f6:	4608      	mov	r0, r1
 800a6f8:	4611      	mov	r1, r2
 800a6fa:	2200      	movs	r2, #0
 800a6fc:	602a      	str	r2, [r5, #0]
 800a6fe:	461a      	mov	r2, r3
 800a700:	f7f7 f8d3 	bl	80018aa <_read>
 800a704:	1c43      	adds	r3, r0, #1
 800a706:	d102      	bne.n	800a70e <_read_r+0x1e>
 800a708:	682b      	ldr	r3, [r5, #0]
 800a70a:	b103      	cbz	r3, 800a70e <_read_r+0x1e>
 800a70c:	6023      	str	r3, [r4, #0]
 800a70e:	bd38      	pop	{r3, r4, r5, pc}
 800a710:	200004c0 	.word	0x200004c0

0800a714 <_sbrk_r>:
 800a714:	b538      	push	{r3, r4, r5, lr}
 800a716:	4d06      	ldr	r5, [pc, #24]	@ (800a730 <_sbrk_r+0x1c>)
 800a718:	2300      	movs	r3, #0
 800a71a:	4604      	mov	r4, r0
 800a71c:	4608      	mov	r0, r1
 800a71e:	602b      	str	r3, [r5, #0]
 800a720:	f7f7 f930 	bl	8001984 <_sbrk>
 800a724:	1c43      	adds	r3, r0, #1
 800a726:	d102      	bne.n	800a72e <_sbrk_r+0x1a>
 800a728:	682b      	ldr	r3, [r5, #0]
 800a72a:	b103      	cbz	r3, 800a72e <_sbrk_r+0x1a>
 800a72c:	6023      	str	r3, [r4, #0]
 800a72e:	bd38      	pop	{r3, r4, r5, pc}
 800a730:	200004c0 	.word	0x200004c0

0800a734 <_write_r>:
 800a734:	b538      	push	{r3, r4, r5, lr}
 800a736:	4d07      	ldr	r5, [pc, #28]	@ (800a754 <_write_r+0x20>)
 800a738:	4604      	mov	r4, r0
 800a73a:	4608      	mov	r0, r1
 800a73c:	4611      	mov	r1, r2
 800a73e:	2200      	movs	r2, #0
 800a740:	602a      	str	r2, [r5, #0]
 800a742:	461a      	mov	r2, r3
 800a744:	f7f7 f8ce 	bl	80018e4 <_write>
 800a748:	1c43      	adds	r3, r0, #1
 800a74a:	d102      	bne.n	800a752 <_write_r+0x1e>
 800a74c:	682b      	ldr	r3, [r5, #0]
 800a74e:	b103      	cbz	r3, 800a752 <_write_r+0x1e>
 800a750:	6023      	str	r3, [r4, #0]
 800a752:	bd38      	pop	{r3, r4, r5, pc}
 800a754:	200004c0 	.word	0x200004c0

0800a758 <__assert_func>:
 800a758:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a75a:	4614      	mov	r4, r2
 800a75c:	461a      	mov	r2, r3
 800a75e:	4b09      	ldr	r3, [pc, #36]	@ (800a784 <__assert_func+0x2c>)
 800a760:	681b      	ldr	r3, [r3, #0]
 800a762:	4605      	mov	r5, r0
 800a764:	68d8      	ldr	r0, [r3, #12]
 800a766:	b954      	cbnz	r4, 800a77e <__assert_func+0x26>
 800a768:	4b07      	ldr	r3, [pc, #28]	@ (800a788 <__assert_func+0x30>)
 800a76a:	461c      	mov	r4, r3
 800a76c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a770:	9100      	str	r1, [sp, #0]
 800a772:	462b      	mov	r3, r5
 800a774:	4905      	ldr	r1, [pc, #20]	@ (800a78c <__assert_func+0x34>)
 800a776:	f000 f873 	bl	800a860 <fiprintf>
 800a77a:	f000 f883 	bl	800a884 <abort>
 800a77e:	4b04      	ldr	r3, [pc, #16]	@ (800a790 <__assert_func+0x38>)
 800a780:	e7f4      	b.n	800a76c <__assert_func+0x14>
 800a782:	bf00      	nop
 800a784:	20000184 	.word	0x20000184
 800a788:	0800b48b 	.word	0x0800b48b
 800a78c:	0800b45d 	.word	0x0800b45d
 800a790:	0800b450 	.word	0x0800b450

0800a794 <_calloc_r>:
 800a794:	b570      	push	{r4, r5, r6, lr}
 800a796:	fba1 5402 	umull	r5, r4, r1, r2
 800a79a:	b93c      	cbnz	r4, 800a7ac <_calloc_r+0x18>
 800a79c:	4629      	mov	r1, r5
 800a79e:	f7ff f8f1 	bl	8009984 <_malloc_r>
 800a7a2:	4606      	mov	r6, r0
 800a7a4:	b928      	cbnz	r0, 800a7b2 <_calloc_r+0x1e>
 800a7a6:	2600      	movs	r6, #0
 800a7a8:	4630      	mov	r0, r6
 800a7aa:	bd70      	pop	{r4, r5, r6, pc}
 800a7ac:	220c      	movs	r2, #12
 800a7ae:	6002      	str	r2, [r0, #0]
 800a7b0:	e7f9      	b.n	800a7a6 <_calloc_r+0x12>
 800a7b2:	462a      	mov	r2, r5
 800a7b4:	4621      	mov	r1, r4
 800a7b6:	f7fd fd85 	bl	80082c4 <memset>
 800a7ba:	e7f5      	b.n	800a7a8 <_calloc_r+0x14>

0800a7bc <_free_r>:
 800a7bc:	b538      	push	{r3, r4, r5, lr}
 800a7be:	4605      	mov	r5, r0
 800a7c0:	2900      	cmp	r1, #0
 800a7c2:	d041      	beq.n	800a848 <_free_r+0x8c>
 800a7c4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a7c8:	1f0c      	subs	r4, r1, #4
 800a7ca:	2b00      	cmp	r3, #0
 800a7cc:	bfb8      	it	lt
 800a7ce:	18e4      	addlt	r4, r4, r3
 800a7d0:	f7ff fa16 	bl	8009c00 <__malloc_lock>
 800a7d4:	4a1d      	ldr	r2, [pc, #116]	@ (800a84c <_free_r+0x90>)
 800a7d6:	6813      	ldr	r3, [r2, #0]
 800a7d8:	b933      	cbnz	r3, 800a7e8 <_free_r+0x2c>
 800a7da:	6063      	str	r3, [r4, #4]
 800a7dc:	6014      	str	r4, [r2, #0]
 800a7de:	4628      	mov	r0, r5
 800a7e0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a7e4:	f7ff ba12 	b.w	8009c0c <__malloc_unlock>
 800a7e8:	42a3      	cmp	r3, r4
 800a7ea:	d908      	bls.n	800a7fe <_free_r+0x42>
 800a7ec:	6820      	ldr	r0, [r4, #0]
 800a7ee:	1821      	adds	r1, r4, r0
 800a7f0:	428b      	cmp	r3, r1
 800a7f2:	bf01      	itttt	eq
 800a7f4:	6819      	ldreq	r1, [r3, #0]
 800a7f6:	685b      	ldreq	r3, [r3, #4]
 800a7f8:	1809      	addeq	r1, r1, r0
 800a7fa:	6021      	streq	r1, [r4, #0]
 800a7fc:	e7ed      	b.n	800a7da <_free_r+0x1e>
 800a7fe:	461a      	mov	r2, r3
 800a800:	685b      	ldr	r3, [r3, #4]
 800a802:	b10b      	cbz	r3, 800a808 <_free_r+0x4c>
 800a804:	42a3      	cmp	r3, r4
 800a806:	d9fa      	bls.n	800a7fe <_free_r+0x42>
 800a808:	6811      	ldr	r1, [r2, #0]
 800a80a:	1850      	adds	r0, r2, r1
 800a80c:	42a0      	cmp	r0, r4
 800a80e:	d10b      	bne.n	800a828 <_free_r+0x6c>
 800a810:	6820      	ldr	r0, [r4, #0]
 800a812:	4401      	add	r1, r0
 800a814:	1850      	adds	r0, r2, r1
 800a816:	4283      	cmp	r3, r0
 800a818:	6011      	str	r1, [r2, #0]
 800a81a:	d1e0      	bne.n	800a7de <_free_r+0x22>
 800a81c:	6818      	ldr	r0, [r3, #0]
 800a81e:	685b      	ldr	r3, [r3, #4]
 800a820:	6053      	str	r3, [r2, #4]
 800a822:	4408      	add	r0, r1
 800a824:	6010      	str	r0, [r2, #0]
 800a826:	e7da      	b.n	800a7de <_free_r+0x22>
 800a828:	d902      	bls.n	800a830 <_free_r+0x74>
 800a82a:	230c      	movs	r3, #12
 800a82c:	602b      	str	r3, [r5, #0]
 800a82e:	e7d6      	b.n	800a7de <_free_r+0x22>
 800a830:	6820      	ldr	r0, [r4, #0]
 800a832:	1821      	adds	r1, r4, r0
 800a834:	428b      	cmp	r3, r1
 800a836:	bf04      	itt	eq
 800a838:	6819      	ldreq	r1, [r3, #0]
 800a83a:	685b      	ldreq	r3, [r3, #4]
 800a83c:	6063      	str	r3, [r4, #4]
 800a83e:	bf04      	itt	eq
 800a840:	1809      	addeq	r1, r1, r0
 800a842:	6021      	streq	r1, [r4, #0]
 800a844:	6054      	str	r4, [r2, #4]
 800a846:	e7ca      	b.n	800a7de <_free_r+0x22>
 800a848:	bd38      	pop	{r3, r4, r5, pc}
 800a84a:	bf00      	nop
 800a84c:	200004bc 	.word	0x200004bc

0800a850 <_malloc_usable_size_r>:
 800a850:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a854:	1f18      	subs	r0, r3, #4
 800a856:	2b00      	cmp	r3, #0
 800a858:	bfbc      	itt	lt
 800a85a:	580b      	ldrlt	r3, [r1, r0]
 800a85c:	18c0      	addlt	r0, r0, r3
 800a85e:	4770      	bx	lr

0800a860 <fiprintf>:
 800a860:	b40e      	push	{r1, r2, r3}
 800a862:	b503      	push	{r0, r1, lr}
 800a864:	4601      	mov	r1, r0
 800a866:	ab03      	add	r3, sp, #12
 800a868:	4805      	ldr	r0, [pc, #20]	@ (800a880 <fiprintf+0x20>)
 800a86a:	f853 2b04 	ldr.w	r2, [r3], #4
 800a86e:	6800      	ldr	r0, [r0, #0]
 800a870:	9301      	str	r3, [sp, #4]
 800a872:	f000 f837 	bl	800a8e4 <_vfiprintf_r>
 800a876:	b002      	add	sp, #8
 800a878:	f85d eb04 	ldr.w	lr, [sp], #4
 800a87c:	b003      	add	sp, #12
 800a87e:	4770      	bx	lr
 800a880:	20000184 	.word	0x20000184

0800a884 <abort>:
 800a884:	b508      	push	{r3, lr}
 800a886:	2006      	movs	r0, #6
 800a888:	f000 fa84 	bl	800ad94 <raise>
 800a88c:	2001      	movs	r0, #1
 800a88e:	f7f7 f801 	bl	8001894 <_exit>

0800a892 <__sfputc_r>:
 800a892:	6893      	ldr	r3, [r2, #8]
 800a894:	3b01      	subs	r3, #1
 800a896:	2b00      	cmp	r3, #0
 800a898:	b410      	push	{r4}
 800a89a:	6093      	str	r3, [r2, #8]
 800a89c:	da08      	bge.n	800a8b0 <__sfputc_r+0x1e>
 800a89e:	6994      	ldr	r4, [r2, #24]
 800a8a0:	42a3      	cmp	r3, r4
 800a8a2:	db01      	blt.n	800a8a8 <__sfputc_r+0x16>
 800a8a4:	290a      	cmp	r1, #10
 800a8a6:	d103      	bne.n	800a8b0 <__sfputc_r+0x1e>
 800a8a8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a8ac:	f000 b932 	b.w	800ab14 <__swbuf_r>
 800a8b0:	6813      	ldr	r3, [r2, #0]
 800a8b2:	1c58      	adds	r0, r3, #1
 800a8b4:	6010      	str	r0, [r2, #0]
 800a8b6:	7019      	strb	r1, [r3, #0]
 800a8b8:	4608      	mov	r0, r1
 800a8ba:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a8be:	4770      	bx	lr

0800a8c0 <__sfputs_r>:
 800a8c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a8c2:	4606      	mov	r6, r0
 800a8c4:	460f      	mov	r7, r1
 800a8c6:	4614      	mov	r4, r2
 800a8c8:	18d5      	adds	r5, r2, r3
 800a8ca:	42ac      	cmp	r4, r5
 800a8cc:	d101      	bne.n	800a8d2 <__sfputs_r+0x12>
 800a8ce:	2000      	movs	r0, #0
 800a8d0:	e007      	b.n	800a8e2 <__sfputs_r+0x22>
 800a8d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a8d6:	463a      	mov	r2, r7
 800a8d8:	4630      	mov	r0, r6
 800a8da:	f7ff ffda 	bl	800a892 <__sfputc_r>
 800a8de:	1c43      	adds	r3, r0, #1
 800a8e0:	d1f3      	bne.n	800a8ca <__sfputs_r+0xa>
 800a8e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a8e4 <_vfiprintf_r>:
 800a8e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a8e8:	460d      	mov	r5, r1
 800a8ea:	b09d      	sub	sp, #116	@ 0x74
 800a8ec:	4614      	mov	r4, r2
 800a8ee:	4698      	mov	r8, r3
 800a8f0:	4606      	mov	r6, r0
 800a8f2:	b118      	cbz	r0, 800a8fc <_vfiprintf_r+0x18>
 800a8f4:	6a03      	ldr	r3, [r0, #32]
 800a8f6:	b90b      	cbnz	r3, 800a8fc <_vfiprintf_r+0x18>
 800a8f8:	f7fc fe18 	bl	800752c <__sinit>
 800a8fc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a8fe:	07d9      	lsls	r1, r3, #31
 800a900:	d405      	bmi.n	800a90e <_vfiprintf_r+0x2a>
 800a902:	89ab      	ldrh	r3, [r5, #12]
 800a904:	059a      	lsls	r2, r3, #22
 800a906:	d402      	bmi.n	800a90e <_vfiprintf_r+0x2a>
 800a908:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a90a:	f7fd fd12 	bl	8008332 <__retarget_lock_acquire_recursive>
 800a90e:	89ab      	ldrh	r3, [r5, #12]
 800a910:	071b      	lsls	r3, r3, #28
 800a912:	d501      	bpl.n	800a918 <_vfiprintf_r+0x34>
 800a914:	692b      	ldr	r3, [r5, #16]
 800a916:	b99b      	cbnz	r3, 800a940 <_vfiprintf_r+0x5c>
 800a918:	4629      	mov	r1, r5
 800a91a:	4630      	mov	r0, r6
 800a91c:	f000 f938 	bl	800ab90 <__swsetup_r>
 800a920:	b170      	cbz	r0, 800a940 <_vfiprintf_r+0x5c>
 800a922:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a924:	07dc      	lsls	r4, r3, #31
 800a926:	d504      	bpl.n	800a932 <_vfiprintf_r+0x4e>
 800a928:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a92c:	b01d      	add	sp, #116	@ 0x74
 800a92e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a932:	89ab      	ldrh	r3, [r5, #12]
 800a934:	0598      	lsls	r0, r3, #22
 800a936:	d4f7      	bmi.n	800a928 <_vfiprintf_r+0x44>
 800a938:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a93a:	f7fd fcfb 	bl	8008334 <__retarget_lock_release_recursive>
 800a93e:	e7f3      	b.n	800a928 <_vfiprintf_r+0x44>
 800a940:	2300      	movs	r3, #0
 800a942:	9309      	str	r3, [sp, #36]	@ 0x24
 800a944:	2320      	movs	r3, #32
 800a946:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a94a:	f8cd 800c 	str.w	r8, [sp, #12]
 800a94e:	2330      	movs	r3, #48	@ 0x30
 800a950:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800ab00 <_vfiprintf_r+0x21c>
 800a954:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a958:	f04f 0901 	mov.w	r9, #1
 800a95c:	4623      	mov	r3, r4
 800a95e:	469a      	mov	sl, r3
 800a960:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a964:	b10a      	cbz	r2, 800a96a <_vfiprintf_r+0x86>
 800a966:	2a25      	cmp	r2, #37	@ 0x25
 800a968:	d1f9      	bne.n	800a95e <_vfiprintf_r+0x7a>
 800a96a:	ebba 0b04 	subs.w	fp, sl, r4
 800a96e:	d00b      	beq.n	800a988 <_vfiprintf_r+0xa4>
 800a970:	465b      	mov	r3, fp
 800a972:	4622      	mov	r2, r4
 800a974:	4629      	mov	r1, r5
 800a976:	4630      	mov	r0, r6
 800a978:	f7ff ffa2 	bl	800a8c0 <__sfputs_r>
 800a97c:	3001      	adds	r0, #1
 800a97e:	f000 80a7 	beq.w	800aad0 <_vfiprintf_r+0x1ec>
 800a982:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a984:	445a      	add	r2, fp
 800a986:	9209      	str	r2, [sp, #36]	@ 0x24
 800a988:	f89a 3000 	ldrb.w	r3, [sl]
 800a98c:	2b00      	cmp	r3, #0
 800a98e:	f000 809f 	beq.w	800aad0 <_vfiprintf_r+0x1ec>
 800a992:	2300      	movs	r3, #0
 800a994:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a998:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a99c:	f10a 0a01 	add.w	sl, sl, #1
 800a9a0:	9304      	str	r3, [sp, #16]
 800a9a2:	9307      	str	r3, [sp, #28]
 800a9a4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a9a8:	931a      	str	r3, [sp, #104]	@ 0x68
 800a9aa:	4654      	mov	r4, sl
 800a9ac:	2205      	movs	r2, #5
 800a9ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a9b2:	4853      	ldr	r0, [pc, #332]	@ (800ab00 <_vfiprintf_r+0x21c>)
 800a9b4:	f7f5 fc0c 	bl	80001d0 <memchr>
 800a9b8:	9a04      	ldr	r2, [sp, #16]
 800a9ba:	b9d8      	cbnz	r0, 800a9f4 <_vfiprintf_r+0x110>
 800a9bc:	06d1      	lsls	r1, r2, #27
 800a9be:	bf44      	itt	mi
 800a9c0:	2320      	movmi	r3, #32
 800a9c2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a9c6:	0713      	lsls	r3, r2, #28
 800a9c8:	bf44      	itt	mi
 800a9ca:	232b      	movmi	r3, #43	@ 0x2b
 800a9cc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a9d0:	f89a 3000 	ldrb.w	r3, [sl]
 800a9d4:	2b2a      	cmp	r3, #42	@ 0x2a
 800a9d6:	d015      	beq.n	800aa04 <_vfiprintf_r+0x120>
 800a9d8:	9a07      	ldr	r2, [sp, #28]
 800a9da:	4654      	mov	r4, sl
 800a9dc:	2000      	movs	r0, #0
 800a9de:	f04f 0c0a 	mov.w	ip, #10
 800a9e2:	4621      	mov	r1, r4
 800a9e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a9e8:	3b30      	subs	r3, #48	@ 0x30
 800a9ea:	2b09      	cmp	r3, #9
 800a9ec:	d94b      	bls.n	800aa86 <_vfiprintf_r+0x1a2>
 800a9ee:	b1b0      	cbz	r0, 800aa1e <_vfiprintf_r+0x13a>
 800a9f0:	9207      	str	r2, [sp, #28]
 800a9f2:	e014      	b.n	800aa1e <_vfiprintf_r+0x13a>
 800a9f4:	eba0 0308 	sub.w	r3, r0, r8
 800a9f8:	fa09 f303 	lsl.w	r3, r9, r3
 800a9fc:	4313      	orrs	r3, r2
 800a9fe:	9304      	str	r3, [sp, #16]
 800aa00:	46a2      	mov	sl, r4
 800aa02:	e7d2      	b.n	800a9aa <_vfiprintf_r+0xc6>
 800aa04:	9b03      	ldr	r3, [sp, #12]
 800aa06:	1d19      	adds	r1, r3, #4
 800aa08:	681b      	ldr	r3, [r3, #0]
 800aa0a:	9103      	str	r1, [sp, #12]
 800aa0c:	2b00      	cmp	r3, #0
 800aa0e:	bfbb      	ittet	lt
 800aa10:	425b      	neglt	r3, r3
 800aa12:	f042 0202 	orrlt.w	r2, r2, #2
 800aa16:	9307      	strge	r3, [sp, #28]
 800aa18:	9307      	strlt	r3, [sp, #28]
 800aa1a:	bfb8      	it	lt
 800aa1c:	9204      	strlt	r2, [sp, #16]
 800aa1e:	7823      	ldrb	r3, [r4, #0]
 800aa20:	2b2e      	cmp	r3, #46	@ 0x2e
 800aa22:	d10a      	bne.n	800aa3a <_vfiprintf_r+0x156>
 800aa24:	7863      	ldrb	r3, [r4, #1]
 800aa26:	2b2a      	cmp	r3, #42	@ 0x2a
 800aa28:	d132      	bne.n	800aa90 <_vfiprintf_r+0x1ac>
 800aa2a:	9b03      	ldr	r3, [sp, #12]
 800aa2c:	1d1a      	adds	r2, r3, #4
 800aa2e:	681b      	ldr	r3, [r3, #0]
 800aa30:	9203      	str	r2, [sp, #12]
 800aa32:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800aa36:	3402      	adds	r4, #2
 800aa38:	9305      	str	r3, [sp, #20]
 800aa3a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800ab10 <_vfiprintf_r+0x22c>
 800aa3e:	7821      	ldrb	r1, [r4, #0]
 800aa40:	2203      	movs	r2, #3
 800aa42:	4650      	mov	r0, sl
 800aa44:	f7f5 fbc4 	bl	80001d0 <memchr>
 800aa48:	b138      	cbz	r0, 800aa5a <_vfiprintf_r+0x176>
 800aa4a:	9b04      	ldr	r3, [sp, #16]
 800aa4c:	eba0 000a 	sub.w	r0, r0, sl
 800aa50:	2240      	movs	r2, #64	@ 0x40
 800aa52:	4082      	lsls	r2, r0
 800aa54:	4313      	orrs	r3, r2
 800aa56:	3401      	adds	r4, #1
 800aa58:	9304      	str	r3, [sp, #16]
 800aa5a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aa5e:	4829      	ldr	r0, [pc, #164]	@ (800ab04 <_vfiprintf_r+0x220>)
 800aa60:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800aa64:	2206      	movs	r2, #6
 800aa66:	f7f5 fbb3 	bl	80001d0 <memchr>
 800aa6a:	2800      	cmp	r0, #0
 800aa6c:	d03f      	beq.n	800aaee <_vfiprintf_r+0x20a>
 800aa6e:	4b26      	ldr	r3, [pc, #152]	@ (800ab08 <_vfiprintf_r+0x224>)
 800aa70:	bb1b      	cbnz	r3, 800aaba <_vfiprintf_r+0x1d6>
 800aa72:	9b03      	ldr	r3, [sp, #12]
 800aa74:	3307      	adds	r3, #7
 800aa76:	f023 0307 	bic.w	r3, r3, #7
 800aa7a:	3308      	adds	r3, #8
 800aa7c:	9303      	str	r3, [sp, #12]
 800aa7e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aa80:	443b      	add	r3, r7
 800aa82:	9309      	str	r3, [sp, #36]	@ 0x24
 800aa84:	e76a      	b.n	800a95c <_vfiprintf_r+0x78>
 800aa86:	fb0c 3202 	mla	r2, ip, r2, r3
 800aa8a:	460c      	mov	r4, r1
 800aa8c:	2001      	movs	r0, #1
 800aa8e:	e7a8      	b.n	800a9e2 <_vfiprintf_r+0xfe>
 800aa90:	2300      	movs	r3, #0
 800aa92:	3401      	adds	r4, #1
 800aa94:	9305      	str	r3, [sp, #20]
 800aa96:	4619      	mov	r1, r3
 800aa98:	f04f 0c0a 	mov.w	ip, #10
 800aa9c:	4620      	mov	r0, r4
 800aa9e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800aaa2:	3a30      	subs	r2, #48	@ 0x30
 800aaa4:	2a09      	cmp	r2, #9
 800aaa6:	d903      	bls.n	800aab0 <_vfiprintf_r+0x1cc>
 800aaa8:	2b00      	cmp	r3, #0
 800aaaa:	d0c6      	beq.n	800aa3a <_vfiprintf_r+0x156>
 800aaac:	9105      	str	r1, [sp, #20]
 800aaae:	e7c4      	b.n	800aa3a <_vfiprintf_r+0x156>
 800aab0:	fb0c 2101 	mla	r1, ip, r1, r2
 800aab4:	4604      	mov	r4, r0
 800aab6:	2301      	movs	r3, #1
 800aab8:	e7f0      	b.n	800aa9c <_vfiprintf_r+0x1b8>
 800aaba:	ab03      	add	r3, sp, #12
 800aabc:	9300      	str	r3, [sp, #0]
 800aabe:	462a      	mov	r2, r5
 800aac0:	4b12      	ldr	r3, [pc, #72]	@ (800ab0c <_vfiprintf_r+0x228>)
 800aac2:	a904      	add	r1, sp, #16
 800aac4:	4630      	mov	r0, r6
 800aac6:	f7fb feb9 	bl	800683c <_printf_float>
 800aaca:	4607      	mov	r7, r0
 800aacc:	1c78      	adds	r0, r7, #1
 800aace:	d1d6      	bne.n	800aa7e <_vfiprintf_r+0x19a>
 800aad0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800aad2:	07d9      	lsls	r1, r3, #31
 800aad4:	d405      	bmi.n	800aae2 <_vfiprintf_r+0x1fe>
 800aad6:	89ab      	ldrh	r3, [r5, #12]
 800aad8:	059a      	lsls	r2, r3, #22
 800aada:	d402      	bmi.n	800aae2 <_vfiprintf_r+0x1fe>
 800aadc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800aade:	f7fd fc29 	bl	8008334 <__retarget_lock_release_recursive>
 800aae2:	89ab      	ldrh	r3, [r5, #12]
 800aae4:	065b      	lsls	r3, r3, #25
 800aae6:	f53f af1f 	bmi.w	800a928 <_vfiprintf_r+0x44>
 800aaea:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800aaec:	e71e      	b.n	800a92c <_vfiprintf_r+0x48>
 800aaee:	ab03      	add	r3, sp, #12
 800aaf0:	9300      	str	r3, [sp, #0]
 800aaf2:	462a      	mov	r2, r5
 800aaf4:	4b05      	ldr	r3, [pc, #20]	@ (800ab0c <_vfiprintf_r+0x228>)
 800aaf6:	a904      	add	r1, sp, #16
 800aaf8:	4630      	mov	r0, r6
 800aafa:	f7fc f937 	bl	8006d6c <_printf_i>
 800aafe:	e7e4      	b.n	800aaca <_vfiprintf_r+0x1e6>
 800ab00:	0800b2e6 	.word	0x0800b2e6
 800ab04:	0800b2f0 	.word	0x0800b2f0
 800ab08:	0800683d 	.word	0x0800683d
 800ab0c:	0800a8c1 	.word	0x0800a8c1
 800ab10:	0800b2ec 	.word	0x0800b2ec

0800ab14 <__swbuf_r>:
 800ab14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab16:	460e      	mov	r6, r1
 800ab18:	4614      	mov	r4, r2
 800ab1a:	4605      	mov	r5, r0
 800ab1c:	b118      	cbz	r0, 800ab26 <__swbuf_r+0x12>
 800ab1e:	6a03      	ldr	r3, [r0, #32]
 800ab20:	b90b      	cbnz	r3, 800ab26 <__swbuf_r+0x12>
 800ab22:	f7fc fd03 	bl	800752c <__sinit>
 800ab26:	69a3      	ldr	r3, [r4, #24]
 800ab28:	60a3      	str	r3, [r4, #8]
 800ab2a:	89a3      	ldrh	r3, [r4, #12]
 800ab2c:	071a      	lsls	r2, r3, #28
 800ab2e:	d501      	bpl.n	800ab34 <__swbuf_r+0x20>
 800ab30:	6923      	ldr	r3, [r4, #16]
 800ab32:	b943      	cbnz	r3, 800ab46 <__swbuf_r+0x32>
 800ab34:	4621      	mov	r1, r4
 800ab36:	4628      	mov	r0, r5
 800ab38:	f000 f82a 	bl	800ab90 <__swsetup_r>
 800ab3c:	b118      	cbz	r0, 800ab46 <__swbuf_r+0x32>
 800ab3e:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800ab42:	4638      	mov	r0, r7
 800ab44:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ab46:	6823      	ldr	r3, [r4, #0]
 800ab48:	6922      	ldr	r2, [r4, #16]
 800ab4a:	1a98      	subs	r0, r3, r2
 800ab4c:	6963      	ldr	r3, [r4, #20]
 800ab4e:	b2f6      	uxtb	r6, r6
 800ab50:	4283      	cmp	r3, r0
 800ab52:	4637      	mov	r7, r6
 800ab54:	dc05      	bgt.n	800ab62 <__swbuf_r+0x4e>
 800ab56:	4621      	mov	r1, r4
 800ab58:	4628      	mov	r0, r5
 800ab5a:	f7ff f829 	bl	8009bb0 <_fflush_r>
 800ab5e:	2800      	cmp	r0, #0
 800ab60:	d1ed      	bne.n	800ab3e <__swbuf_r+0x2a>
 800ab62:	68a3      	ldr	r3, [r4, #8]
 800ab64:	3b01      	subs	r3, #1
 800ab66:	60a3      	str	r3, [r4, #8]
 800ab68:	6823      	ldr	r3, [r4, #0]
 800ab6a:	1c5a      	adds	r2, r3, #1
 800ab6c:	6022      	str	r2, [r4, #0]
 800ab6e:	701e      	strb	r6, [r3, #0]
 800ab70:	6962      	ldr	r2, [r4, #20]
 800ab72:	1c43      	adds	r3, r0, #1
 800ab74:	429a      	cmp	r2, r3
 800ab76:	d004      	beq.n	800ab82 <__swbuf_r+0x6e>
 800ab78:	89a3      	ldrh	r3, [r4, #12]
 800ab7a:	07db      	lsls	r3, r3, #31
 800ab7c:	d5e1      	bpl.n	800ab42 <__swbuf_r+0x2e>
 800ab7e:	2e0a      	cmp	r6, #10
 800ab80:	d1df      	bne.n	800ab42 <__swbuf_r+0x2e>
 800ab82:	4621      	mov	r1, r4
 800ab84:	4628      	mov	r0, r5
 800ab86:	f7ff f813 	bl	8009bb0 <_fflush_r>
 800ab8a:	2800      	cmp	r0, #0
 800ab8c:	d0d9      	beq.n	800ab42 <__swbuf_r+0x2e>
 800ab8e:	e7d6      	b.n	800ab3e <__swbuf_r+0x2a>

0800ab90 <__swsetup_r>:
 800ab90:	b538      	push	{r3, r4, r5, lr}
 800ab92:	4b29      	ldr	r3, [pc, #164]	@ (800ac38 <__swsetup_r+0xa8>)
 800ab94:	4605      	mov	r5, r0
 800ab96:	6818      	ldr	r0, [r3, #0]
 800ab98:	460c      	mov	r4, r1
 800ab9a:	b118      	cbz	r0, 800aba4 <__swsetup_r+0x14>
 800ab9c:	6a03      	ldr	r3, [r0, #32]
 800ab9e:	b90b      	cbnz	r3, 800aba4 <__swsetup_r+0x14>
 800aba0:	f7fc fcc4 	bl	800752c <__sinit>
 800aba4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800aba8:	0719      	lsls	r1, r3, #28
 800abaa:	d422      	bmi.n	800abf2 <__swsetup_r+0x62>
 800abac:	06da      	lsls	r2, r3, #27
 800abae:	d407      	bmi.n	800abc0 <__swsetup_r+0x30>
 800abb0:	2209      	movs	r2, #9
 800abb2:	602a      	str	r2, [r5, #0]
 800abb4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800abb8:	81a3      	strh	r3, [r4, #12]
 800abba:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800abbe:	e033      	b.n	800ac28 <__swsetup_r+0x98>
 800abc0:	0758      	lsls	r0, r3, #29
 800abc2:	d512      	bpl.n	800abea <__swsetup_r+0x5a>
 800abc4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800abc6:	b141      	cbz	r1, 800abda <__swsetup_r+0x4a>
 800abc8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800abcc:	4299      	cmp	r1, r3
 800abce:	d002      	beq.n	800abd6 <__swsetup_r+0x46>
 800abd0:	4628      	mov	r0, r5
 800abd2:	f7ff fdf3 	bl	800a7bc <_free_r>
 800abd6:	2300      	movs	r3, #0
 800abd8:	6363      	str	r3, [r4, #52]	@ 0x34
 800abda:	89a3      	ldrh	r3, [r4, #12]
 800abdc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800abe0:	81a3      	strh	r3, [r4, #12]
 800abe2:	2300      	movs	r3, #0
 800abe4:	6063      	str	r3, [r4, #4]
 800abe6:	6923      	ldr	r3, [r4, #16]
 800abe8:	6023      	str	r3, [r4, #0]
 800abea:	89a3      	ldrh	r3, [r4, #12]
 800abec:	f043 0308 	orr.w	r3, r3, #8
 800abf0:	81a3      	strh	r3, [r4, #12]
 800abf2:	6923      	ldr	r3, [r4, #16]
 800abf4:	b94b      	cbnz	r3, 800ac0a <__swsetup_r+0x7a>
 800abf6:	89a3      	ldrh	r3, [r4, #12]
 800abf8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800abfc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ac00:	d003      	beq.n	800ac0a <__swsetup_r+0x7a>
 800ac02:	4621      	mov	r1, r4
 800ac04:	4628      	mov	r0, r5
 800ac06:	f000 f83f 	bl	800ac88 <__smakebuf_r>
 800ac0a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ac0e:	f013 0201 	ands.w	r2, r3, #1
 800ac12:	d00a      	beq.n	800ac2a <__swsetup_r+0x9a>
 800ac14:	2200      	movs	r2, #0
 800ac16:	60a2      	str	r2, [r4, #8]
 800ac18:	6962      	ldr	r2, [r4, #20]
 800ac1a:	4252      	negs	r2, r2
 800ac1c:	61a2      	str	r2, [r4, #24]
 800ac1e:	6922      	ldr	r2, [r4, #16]
 800ac20:	b942      	cbnz	r2, 800ac34 <__swsetup_r+0xa4>
 800ac22:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800ac26:	d1c5      	bne.n	800abb4 <__swsetup_r+0x24>
 800ac28:	bd38      	pop	{r3, r4, r5, pc}
 800ac2a:	0799      	lsls	r1, r3, #30
 800ac2c:	bf58      	it	pl
 800ac2e:	6962      	ldrpl	r2, [r4, #20]
 800ac30:	60a2      	str	r2, [r4, #8]
 800ac32:	e7f4      	b.n	800ac1e <__swsetup_r+0x8e>
 800ac34:	2000      	movs	r0, #0
 800ac36:	e7f7      	b.n	800ac28 <__swsetup_r+0x98>
 800ac38:	20000184 	.word	0x20000184

0800ac3c <__swhatbuf_r>:
 800ac3c:	b570      	push	{r4, r5, r6, lr}
 800ac3e:	460c      	mov	r4, r1
 800ac40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ac44:	2900      	cmp	r1, #0
 800ac46:	b096      	sub	sp, #88	@ 0x58
 800ac48:	4615      	mov	r5, r2
 800ac4a:	461e      	mov	r6, r3
 800ac4c:	da0d      	bge.n	800ac6a <__swhatbuf_r+0x2e>
 800ac4e:	89a3      	ldrh	r3, [r4, #12]
 800ac50:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800ac54:	f04f 0100 	mov.w	r1, #0
 800ac58:	bf14      	ite	ne
 800ac5a:	2340      	movne	r3, #64	@ 0x40
 800ac5c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800ac60:	2000      	movs	r0, #0
 800ac62:	6031      	str	r1, [r6, #0]
 800ac64:	602b      	str	r3, [r5, #0]
 800ac66:	b016      	add	sp, #88	@ 0x58
 800ac68:	bd70      	pop	{r4, r5, r6, pc}
 800ac6a:	466a      	mov	r2, sp
 800ac6c:	f000 f848 	bl	800ad00 <_fstat_r>
 800ac70:	2800      	cmp	r0, #0
 800ac72:	dbec      	blt.n	800ac4e <__swhatbuf_r+0x12>
 800ac74:	9901      	ldr	r1, [sp, #4]
 800ac76:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800ac7a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800ac7e:	4259      	negs	r1, r3
 800ac80:	4159      	adcs	r1, r3
 800ac82:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ac86:	e7eb      	b.n	800ac60 <__swhatbuf_r+0x24>

0800ac88 <__smakebuf_r>:
 800ac88:	898b      	ldrh	r3, [r1, #12]
 800ac8a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ac8c:	079d      	lsls	r5, r3, #30
 800ac8e:	4606      	mov	r6, r0
 800ac90:	460c      	mov	r4, r1
 800ac92:	d507      	bpl.n	800aca4 <__smakebuf_r+0x1c>
 800ac94:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800ac98:	6023      	str	r3, [r4, #0]
 800ac9a:	6123      	str	r3, [r4, #16]
 800ac9c:	2301      	movs	r3, #1
 800ac9e:	6163      	str	r3, [r4, #20]
 800aca0:	b003      	add	sp, #12
 800aca2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800aca4:	ab01      	add	r3, sp, #4
 800aca6:	466a      	mov	r2, sp
 800aca8:	f7ff ffc8 	bl	800ac3c <__swhatbuf_r>
 800acac:	9f00      	ldr	r7, [sp, #0]
 800acae:	4605      	mov	r5, r0
 800acb0:	4639      	mov	r1, r7
 800acb2:	4630      	mov	r0, r6
 800acb4:	f7fe fe66 	bl	8009984 <_malloc_r>
 800acb8:	b948      	cbnz	r0, 800acce <__smakebuf_r+0x46>
 800acba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800acbe:	059a      	lsls	r2, r3, #22
 800acc0:	d4ee      	bmi.n	800aca0 <__smakebuf_r+0x18>
 800acc2:	f023 0303 	bic.w	r3, r3, #3
 800acc6:	f043 0302 	orr.w	r3, r3, #2
 800acca:	81a3      	strh	r3, [r4, #12]
 800accc:	e7e2      	b.n	800ac94 <__smakebuf_r+0xc>
 800acce:	89a3      	ldrh	r3, [r4, #12]
 800acd0:	6020      	str	r0, [r4, #0]
 800acd2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800acd6:	81a3      	strh	r3, [r4, #12]
 800acd8:	9b01      	ldr	r3, [sp, #4]
 800acda:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800acde:	b15b      	cbz	r3, 800acf8 <__smakebuf_r+0x70>
 800ace0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ace4:	4630      	mov	r0, r6
 800ace6:	f000 f81d 	bl	800ad24 <_isatty_r>
 800acea:	b128      	cbz	r0, 800acf8 <__smakebuf_r+0x70>
 800acec:	89a3      	ldrh	r3, [r4, #12]
 800acee:	f023 0303 	bic.w	r3, r3, #3
 800acf2:	f043 0301 	orr.w	r3, r3, #1
 800acf6:	81a3      	strh	r3, [r4, #12]
 800acf8:	89a3      	ldrh	r3, [r4, #12]
 800acfa:	431d      	orrs	r5, r3
 800acfc:	81a5      	strh	r5, [r4, #12]
 800acfe:	e7cf      	b.n	800aca0 <__smakebuf_r+0x18>

0800ad00 <_fstat_r>:
 800ad00:	b538      	push	{r3, r4, r5, lr}
 800ad02:	4d07      	ldr	r5, [pc, #28]	@ (800ad20 <_fstat_r+0x20>)
 800ad04:	2300      	movs	r3, #0
 800ad06:	4604      	mov	r4, r0
 800ad08:	4608      	mov	r0, r1
 800ad0a:	4611      	mov	r1, r2
 800ad0c:	602b      	str	r3, [r5, #0]
 800ad0e:	f7f6 fe11 	bl	8001934 <_fstat>
 800ad12:	1c43      	adds	r3, r0, #1
 800ad14:	d102      	bne.n	800ad1c <_fstat_r+0x1c>
 800ad16:	682b      	ldr	r3, [r5, #0]
 800ad18:	b103      	cbz	r3, 800ad1c <_fstat_r+0x1c>
 800ad1a:	6023      	str	r3, [r4, #0]
 800ad1c:	bd38      	pop	{r3, r4, r5, pc}
 800ad1e:	bf00      	nop
 800ad20:	200004c0 	.word	0x200004c0

0800ad24 <_isatty_r>:
 800ad24:	b538      	push	{r3, r4, r5, lr}
 800ad26:	4d06      	ldr	r5, [pc, #24]	@ (800ad40 <_isatty_r+0x1c>)
 800ad28:	2300      	movs	r3, #0
 800ad2a:	4604      	mov	r4, r0
 800ad2c:	4608      	mov	r0, r1
 800ad2e:	602b      	str	r3, [r5, #0]
 800ad30:	f7f6 fe10 	bl	8001954 <_isatty>
 800ad34:	1c43      	adds	r3, r0, #1
 800ad36:	d102      	bne.n	800ad3e <_isatty_r+0x1a>
 800ad38:	682b      	ldr	r3, [r5, #0]
 800ad3a:	b103      	cbz	r3, 800ad3e <_isatty_r+0x1a>
 800ad3c:	6023      	str	r3, [r4, #0]
 800ad3e:	bd38      	pop	{r3, r4, r5, pc}
 800ad40:	200004c0 	.word	0x200004c0

0800ad44 <_raise_r>:
 800ad44:	291f      	cmp	r1, #31
 800ad46:	b538      	push	{r3, r4, r5, lr}
 800ad48:	4605      	mov	r5, r0
 800ad4a:	460c      	mov	r4, r1
 800ad4c:	d904      	bls.n	800ad58 <_raise_r+0x14>
 800ad4e:	2316      	movs	r3, #22
 800ad50:	6003      	str	r3, [r0, #0]
 800ad52:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ad56:	bd38      	pop	{r3, r4, r5, pc}
 800ad58:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800ad5a:	b112      	cbz	r2, 800ad62 <_raise_r+0x1e>
 800ad5c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ad60:	b94b      	cbnz	r3, 800ad76 <_raise_r+0x32>
 800ad62:	4628      	mov	r0, r5
 800ad64:	f000 f830 	bl	800adc8 <_getpid_r>
 800ad68:	4622      	mov	r2, r4
 800ad6a:	4601      	mov	r1, r0
 800ad6c:	4628      	mov	r0, r5
 800ad6e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ad72:	f000 b817 	b.w	800ada4 <_kill_r>
 800ad76:	2b01      	cmp	r3, #1
 800ad78:	d00a      	beq.n	800ad90 <_raise_r+0x4c>
 800ad7a:	1c59      	adds	r1, r3, #1
 800ad7c:	d103      	bne.n	800ad86 <_raise_r+0x42>
 800ad7e:	2316      	movs	r3, #22
 800ad80:	6003      	str	r3, [r0, #0]
 800ad82:	2001      	movs	r0, #1
 800ad84:	e7e7      	b.n	800ad56 <_raise_r+0x12>
 800ad86:	2100      	movs	r1, #0
 800ad88:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800ad8c:	4620      	mov	r0, r4
 800ad8e:	4798      	blx	r3
 800ad90:	2000      	movs	r0, #0
 800ad92:	e7e0      	b.n	800ad56 <_raise_r+0x12>

0800ad94 <raise>:
 800ad94:	4b02      	ldr	r3, [pc, #8]	@ (800ada0 <raise+0xc>)
 800ad96:	4601      	mov	r1, r0
 800ad98:	6818      	ldr	r0, [r3, #0]
 800ad9a:	f7ff bfd3 	b.w	800ad44 <_raise_r>
 800ad9e:	bf00      	nop
 800ada0:	20000184 	.word	0x20000184

0800ada4 <_kill_r>:
 800ada4:	b538      	push	{r3, r4, r5, lr}
 800ada6:	4d07      	ldr	r5, [pc, #28]	@ (800adc4 <_kill_r+0x20>)
 800ada8:	2300      	movs	r3, #0
 800adaa:	4604      	mov	r4, r0
 800adac:	4608      	mov	r0, r1
 800adae:	4611      	mov	r1, r2
 800adb0:	602b      	str	r3, [r5, #0]
 800adb2:	f7f6 fd5f 	bl	8001874 <_kill>
 800adb6:	1c43      	adds	r3, r0, #1
 800adb8:	d102      	bne.n	800adc0 <_kill_r+0x1c>
 800adba:	682b      	ldr	r3, [r5, #0]
 800adbc:	b103      	cbz	r3, 800adc0 <_kill_r+0x1c>
 800adbe:	6023      	str	r3, [r4, #0]
 800adc0:	bd38      	pop	{r3, r4, r5, pc}
 800adc2:	bf00      	nop
 800adc4:	200004c0 	.word	0x200004c0

0800adc8 <_getpid_r>:
 800adc8:	f7f6 bd4c 	b.w	8001864 <_getpid>

0800adcc <sqrt>:
 800adcc:	b538      	push	{r3, r4, r5, lr}
 800adce:	ed2d 8b02 	vpush	{d8}
 800add2:	ec55 4b10 	vmov	r4, r5, d0
 800add6:	f000 f825 	bl	800ae24 <__ieee754_sqrt>
 800adda:	4622      	mov	r2, r4
 800addc:	462b      	mov	r3, r5
 800adde:	4620      	mov	r0, r4
 800ade0:	4629      	mov	r1, r5
 800ade2:	eeb0 8a40 	vmov.f32	s16, s0
 800ade6:	eef0 8a60 	vmov.f32	s17, s1
 800adea:	f7f5 fe9f 	bl	8000b2c <__aeabi_dcmpun>
 800adee:	b990      	cbnz	r0, 800ae16 <sqrt+0x4a>
 800adf0:	2200      	movs	r2, #0
 800adf2:	2300      	movs	r3, #0
 800adf4:	4620      	mov	r0, r4
 800adf6:	4629      	mov	r1, r5
 800adf8:	f7f5 fe70 	bl	8000adc <__aeabi_dcmplt>
 800adfc:	b158      	cbz	r0, 800ae16 <sqrt+0x4a>
 800adfe:	f7fd fa6d 	bl	80082dc <__errno>
 800ae02:	2321      	movs	r3, #33	@ 0x21
 800ae04:	6003      	str	r3, [r0, #0]
 800ae06:	2200      	movs	r2, #0
 800ae08:	2300      	movs	r3, #0
 800ae0a:	4610      	mov	r0, r2
 800ae0c:	4619      	mov	r1, r3
 800ae0e:	f7f5 fd1d 	bl	800084c <__aeabi_ddiv>
 800ae12:	ec41 0b18 	vmov	d8, r0, r1
 800ae16:	eeb0 0a48 	vmov.f32	s0, s16
 800ae1a:	eef0 0a68 	vmov.f32	s1, s17
 800ae1e:	ecbd 8b02 	vpop	{d8}
 800ae22:	bd38      	pop	{r3, r4, r5, pc}

0800ae24 <__ieee754_sqrt>:
 800ae24:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae28:	4a68      	ldr	r2, [pc, #416]	@ (800afcc <__ieee754_sqrt+0x1a8>)
 800ae2a:	ec55 4b10 	vmov	r4, r5, d0
 800ae2e:	43aa      	bics	r2, r5
 800ae30:	462b      	mov	r3, r5
 800ae32:	4621      	mov	r1, r4
 800ae34:	d110      	bne.n	800ae58 <__ieee754_sqrt+0x34>
 800ae36:	4622      	mov	r2, r4
 800ae38:	4620      	mov	r0, r4
 800ae3a:	4629      	mov	r1, r5
 800ae3c:	f7f5 fbdc 	bl	80005f8 <__aeabi_dmul>
 800ae40:	4602      	mov	r2, r0
 800ae42:	460b      	mov	r3, r1
 800ae44:	4620      	mov	r0, r4
 800ae46:	4629      	mov	r1, r5
 800ae48:	f7f5 fa20 	bl	800028c <__adddf3>
 800ae4c:	4604      	mov	r4, r0
 800ae4e:	460d      	mov	r5, r1
 800ae50:	ec45 4b10 	vmov	d0, r4, r5
 800ae54:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae58:	2d00      	cmp	r5, #0
 800ae5a:	dc0e      	bgt.n	800ae7a <__ieee754_sqrt+0x56>
 800ae5c:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 800ae60:	4322      	orrs	r2, r4
 800ae62:	d0f5      	beq.n	800ae50 <__ieee754_sqrt+0x2c>
 800ae64:	b19d      	cbz	r5, 800ae8e <__ieee754_sqrt+0x6a>
 800ae66:	4622      	mov	r2, r4
 800ae68:	4620      	mov	r0, r4
 800ae6a:	4629      	mov	r1, r5
 800ae6c:	f7f5 fa0c 	bl	8000288 <__aeabi_dsub>
 800ae70:	4602      	mov	r2, r0
 800ae72:	460b      	mov	r3, r1
 800ae74:	f7f5 fcea 	bl	800084c <__aeabi_ddiv>
 800ae78:	e7e8      	b.n	800ae4c <__ieee754_sqrt+0x28>
 800ae7a:	152a      	asrs	r2, r5, #20
 800ae7c:	d115      	bne.n	800aeaa <__ieee754_sqrt+0x86>
 800ae7e:	2000      	movs	r0, #0
 800ae80:	e009      	b.n	800ae96 <__ieee754_sqrt+0x72>
 800ae82:	0acb      	lsrs	r3, r1, #11
 800ae84:	3a15      	subs	r2, #21
 800ae86:	0549      	lsls	r1, r1, #21
 800ae88:	2b00      	cmp	r3, #0
 800ae8a:	d0fa      	beq.n	800ae82 <__ieee754_sqrt+0x5e>
 800ae8c:	e7f7      	b.n	800ae7e <__ieee754_sqrt+0x5a>
 800ae8e:	462a      	mov	r2, r5
 800ae90:	e7fa      	b.n	800ae88 <__ieee754_sqrt+0x64>
 800ae92:	005b      	lsls	r3, r3, #1
 800ae94:	3001      	adds	r0, #1
 800ae96:	02dc      	lsls	r4, r3, #11
 800ae98:	d5fb      	bpl.n	800ae92 <__ieee754_sqrt+0x6e>
 800ae9a:	1e44      	subs	r4, r0, #1
 800ae9c:	1b12      	subs	r2, r2, r4
 800ae9e:	f1c0 0420 	rsb	r4, r0, #32
 800aea2:	fa21 f404 	lsr.w	r4, r1, r4
 800aea6:	4323      	orrs	r3, r4
 800aea8:	4081      	lsls	r1, r0
 800aeaa:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800aeae:	f2a2 35ff 	subw	r5, r2, #1023	@ 0x3ff
 800aeb2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800aeb6:	07d2      	lsls	r2, r2, #31
 800aeb8:	bf5c      	itt	pl
 800aeba:	005b      	lslpl	r3, r3, #1
 800aebc:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 800aec0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800aec4:	bf58      	it	pl
 800aec6:	0049      	lslpl	r1, r1, #1
 800aec8:	2600      	movs	r6, #0
 800aeca:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 800aece:	106d      	asrs	r5, r5, #1
 800aed0:	0049      	lsls	r1, r1, #1
 800aed2:	2016      	movs	r0, #22
 800aed4:	4632      	mov	r2, r6
 800aed6:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 800aeda:	1917      	adds	r7, r2, r4
 800aedc:	429f      	cmp	r7, r3
 800aede:	bfde      	ittt	le
 800aee0:	193a      	addle	r2, r7, r4
 800aee2:	1bdb      	suble	r3, r3, r7
 800aee4:	1936      	addle	r6, r6, r4
 800aee6:	0fcf      	lsrs	r7, r1, #31
 800aee8:	3801      	subs	r0, #1
 800aeea:	eb07 0343 	add.w	r3, r7, r3, lsl #1
 800aeee:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800aef2:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800aef6:	d1f0      	bne.n	800aeda <__ieee754_sqrt+0xb6>
 800aef8:	4604      	mov	r4, r0
 800aefa:	2720      	movs	r7, #32
 800aefc:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800af00:	429a      	cmp	r2, r3
 800af02:	eb00 0e0c 	add.w	lr, r0, ip
 800af06:	db02      	blt.n	800af0e <__ieee754_sqrt+0xea>
 800af08:	d113      	bne.n	800af32 <__ieee754_sqrt+0x10e>
 800af0a:	458e      	cmp	lr, r1
 800af0c:	d811      	bhi.n	800af32 <__ieee754_sqrt+0x10e>
 800af0e:	f1be 0f00 	cmp.w	lr, #0
 800af12:	eb0e 000c 	add.w	r0, lr, ip
 800af16:	da42      	bge.n	800af9e <__ieee754_sqrt+0x17a>
 800af18:	2800      	cmp	r0, #0
 800af1a:	db40      	blt.n	800af9e <__ieee754_sqrt+0x17a>
 800af1c:	f102 0801 	add.w	r8, r2, #1
 800af20:	1a9b      	subs	r3, r3, r2
 800af22:	458e      	cmp	lr, r1
 800af24:	bf88      	it	hi
 800af26:	f103 33ff 	addhi.w	r3, r3, #4294967295	@ 0xffffffff
 800af2a:	eba1 010e 	sub.w	r1, r1, lr
 800af2e:	4464      	add	r4, ip
 800af30:	4642      	mov	r2, r8
 800af32:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 800af36:	3f01      	subs	r7, #1
 800af38:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 800af3c:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800af40:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 800af44:	d1dc      	bne.n	800af00 <__ieee754_sqrt+0xdc>
 800af46:	4319      	orrs	r1, r3
 800af48:	d01b      	beq.n	800af82 <__ieee754_sqrt+0x15e>
 800af4a:	f8df a084 	ldr.w	sl, [pc, #132]	@ 800afd0 <__ieee754_sqrt+0x1ac>
 800af4e:	f8df b084 	ldr.w	fp, [pc, #132]	@ 800afd4 <__ieee754_sqrt+0x1b0>
 800af52:	e9da 0100 	ldrd	r0, r1, [sl]
 800af56:	e9db 2300 	ldrd	r2, r3, [fp]
 800af5a:	f7f5 f995 	bl	8000288 <__aeabi_dsub>
 800af5e:	e9da 8900 	ldrd	r8, r9, [sl]
 800af62:	4602      	mov	r2, r0
 800af64:	460b      	mov	r3, r1
 800af66:	4640      	mov	r0, r8
 800af68:	4649      	mov	r1, r9
 800af6a:	f7f5 fdc1 	bl	8000af0 <__aeabi_dcmple>
 800af6e:	b140      	cbz	r0, 800af82 <__ieee754_sqrt+0x15e>
 800af70:	f1b4 3fff 	cmp.w	r4, #4294967295	@ 0xffffffff
 800af74:	e9da 0100 	ldrd	r0, r1, [sl]
 800af78:	e9db 2300 	ldrd	r2, r3, [fp]
 800af7c:	d111      	bne.n	800afa2 <__ieee754_sqrt+0x17e>
 800af7e:	3601      	adds	r6, #1
 800af80:	463c      	mov	r4, r7
 800af82:	1072      	asrs	r2, r6, #1
 800af84:	0863      	lsrs	r3, r4, #1
 800af86:	07f1      	lsls	r1, r6, #31
 800af88:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 800af8c:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 800af90:	bf48      	it	mi
 800af92:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 800af96:	eb02 5105 	add.w	r1, r2, r5, lsl #20
 800af9a:	4618      	mov	r0, r3
 800af9c:	e756      	b.n	800ae4c <__ieee754_sqrt+0x28>
 800af9e:	4690      	mov	r8, r2
 800afa0:	e7be      	b.n	800af20 <__ieee754_sqrt+0xfc>
 800afa2:	f7f5 f973 	bl	800028c <__adddf3>
 800afa6:	e9da 8900 	ldrd	r8, r9, [sl]
 800afaa:	4602      	mov	r2, r0
 800afac:	460b      	mov	r3, r1
 800afae:	4640      	mov	r0, r8
 800afb0:	4649      	mov	r1, r9
 800afb2:	f7f5 fd93 	bl	8000adc <__aeabi_dcmplt>
 800afb6:	b120      	cbz	r0, 800afc2 <__ieee754_sqrt+0x19e>
 800afb8:	1ca0      	adds	r0, r4, #2
 800afba:	bf08      	it	eq
 800afbc:	3601      	addeq	r6, #1
 800afbe:	3402      	adds	r4, #2
 800afc0:	e7df      	b.n	800af82 <__ieee754_sqrt+0x15e>
 800afc2:	1c63      	adds	r3, r4, #1
 800afc4:	f023 0401 	bic.w	r4, r3, #1
 800afc8:	e7db      	b.n	800af82 <__ieee754_sqrt+0x15e>
 800afca:	bf00      	nop
 800afcc:	7ff00000 	.word	0x7ff00000
 800afd0:	200001e0 	.word	0x200001e0
 800afd4:	200001d8 	.word	0x200001d8

0800afd8 <_init>:
 800afd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800afda:	bf00      	nop
 800afdc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800afde:	bc08      	pop	{r3}
 800afe0:	469e      	mov	lr, r3
 800afe2:	4770      	bx	lr

0800afe4 <_fini>:
 800afe4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800afe6:	bf00      	nop
 800afe8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800afea:	bc08      	pop	{r3}
 800afec:	469e      	mov	lr, r3
 800afee:	4770      	bx	lr
