{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1624044991641 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624044991641 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 18 16:36:31 2021 " "Processing started: Fri Jun 18 16:36:31 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1624044991641 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624044991641 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Maquina_de_vendas -c Maquina_de_vendas " "Command: quartus_map --read_settings_files=on --write_settings_files=off Maquina_de_vendas -c Maquina_de_vendas" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624044991641 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1624044992069 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1624044992069 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "final maquina_de_vendas.v(55) " "Verilog HDL Declaration warning at maquina_de_vendas.v(55): \"final\" is SystemVerilog-2005 keyword" {  } { { "maquina_de_vendas.v" "" { Text "C:/Users/A/OneDrive/Documentos/PDFS UNI/2020.1/Maquina_de_vendas/maquina_de_vendas.v" 55 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1624045005082 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "clk_1Hz clk_1HZ maquina_de_vendas.v(24) " "Verilog HDL Declaration information at maquina_de_vendas.v(24): object \"clk_1Hz\" differs only in case from object \"clk_1HZ\" in the same scope" {  } { { "maquina_de_vendas.v" "" { Text "C:/Users/A/OneDrive/Documentos/PDFS UNI/2020.1/Maquina_de_vendas/maquina_de_vendas.v" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1624045005082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maquina_de_vendas.v 1 1 " "Found 1 design units, including 1 entities, in source file maquina_de_vendas.v" { { "Info" "ISGN_ENTITY_NAME" "1 maquina_de_vendas " "Found entity 1: maquina_de_vendas" {  } { { "maquina_de_vendas.v" "" { Text "C:/Users/A/OneDrive/Documentos/PDFS UNI/2020.1/Maquina_de_vendas/maquina_de_vendas.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624045005083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624045005083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitacao.v 1 1 " "Found 1 design units, including 1 entities, in source file digitacao.v" { { "Info" "ISGN_ENTITY_NAME" "1 digitacao " "Found entity 1: digitacao" {  } { { "digitacao.v" "" { Text "C:/Users/A/OneDrive/Documentos/PDFS UNI/2020.1/Maquina_de_vendas/digitacao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624045005085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624045005085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkvis.v 1 1 " "Found 1 design units, including 1 entities, in source file clkvis.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkVis " "Found entity 1: clkVis" {  } { { "clkVis.v" "" { Text "C:/Users/A/OneDrive/Documentos/PDFS UNI/2020.1/Maquina_de_vendas/clkVis.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624045005087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624045005087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acumula_compara.v 1 1 " "Found 1 design units, including 1 entities, in source file acumula_compara.v" { { "Info" "ISGN_ENTITY_NAME" "1 acumula_compara " "Found entity 1: acumula_compara" {  } { { "acumula_compara.v" "" { Text "C:/Users/A/OneDrive/Documentos/PDFS UNI/2020.1/Maquina_de_vendas/acumula_compara.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624045005089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624045005089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_1hz.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_1hz.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_1Hz " "Found entity 1: clk_1Hz" {  } { { "clk_1Hz.v" "" { Text "C:/Users/A/OneDrive/Documentos/PDFS UNI/2020.1/Maquina_de_vendas/clk_1Hz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624045005091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624045005091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_fim.v 2 2 " "Found 2 design units, including 2 entities, in source file reg_fim.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_fim " "Found entity 1: reg_fim" {  } { { "reg_fim.v" "" { Text "C:/Users/A/OneDrive/Documentos/PDFS UNI/2020.1/Maquina_de_vendas/reg_fim.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624045005092 ""} { "Info" "ISGN_ENTITY_NAME" "2 DFlipFlop " "Found entity 2: DFlipFlop" {  } { { "reg_fim.v" "" { Text "C:/Users/A/OneDrive/Documentos/PDFS UNI/2020.1/Maquina_de_vendas/reg_fim.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624045005092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624045005092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codificadorteclado.v 1 1 " "Found 1 design units, including 1 entities, in source file codificadorteclado.v" { { "Info" "ISGN_ENTITY_NAME" "1 codificadorTeclado " "Found entity 1: codificadorTeclado" {  } { { "codificadorTeclado.v" "" { Text "C:/Users/A/OneDrive/Documentos/PDFS UNI/2020.1/Maquina_de_vendas/codificadorTeclado.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624045005095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624045005095 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "selecionador.v(8) " "Verilog HDL information at selecionador.v(8): always construct contains both blocking and non-blocking assignments" {  } { { "selecionador.v" "" { Text "C:/Users/A/OneDrive/Documentos/PDFS UNI/2020.1/Maquina_de_vendas/selecionador.v" 8 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1624045005097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selecionador.v 1 1 " "Found 1 design units, including 1 entities, in source file selecionador.v" { { "Info" "ISGN_ENTITY_NAME" "1 selecionador " "Found entity 1: selecionador" {  } { { "selecionador.v" "" { Text "C:/Users/A/OneDrive/Documentos/PDFS UNI/2020.1/Maquina_de_vendas/selecionador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624045005097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624045005097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradores.v 1 1 " "Found 1 design units, including 1 entities, in source file registradores.v" { { "Info" "ISGN_ENTITY_NAME" "1 registradores " "Found entity 1: registradores" {  } { { "registradores.v" "" { Text "C:/Users/A/OneDrive/Documentos/PDFS UNI/2020.1/Maquina_de_vendas/registradores.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624045005099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624045005099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador.v 1 1 " "Found 1 design units, including 1 entities, in source file comparador.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "comparador.v" "" { Text "C:/Users/A/OneDrive/Documentos/PDFS UNI/2020.1/Maquina_de_vendas/comparador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624045005102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624045005102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controleprincipal.v 1 1 " "Found 1 design units, including 1 entities, in source file controleprincipal.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlePrincipal " "Found entity 1: controlePrincipal" {  } { { "controlePrincipal.v" "" { Text "C:/Users/A/OneDrive/Documentos/PDFS UNI/2020.1/Maquina_de_vendas/controlePrincipal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624045005104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624045005104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controledigitos.v 1 1 " "Found 1 design units, including 1 entities, in source file controledigitos.v" { { "Info" "ISGN_ENTITY_NAME" "1 controleDigitos " "Found entity 1: controleDigitos" {  } { { "controleDigitos.v" "" { Text "C:/Users/A/OneDrive/Documentos/PDFS UNI/2020.1/Maquina_de_vendas/controleDigitos.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624045005106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624045005106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acumulador.v 1 1 " "Found 1 design units, including 1 entities, in source file acumulador.v" { { "Info" "ISGN_ENTITY_NAME" "1 acumulador " "Found entity 1: acumulador" {  } { { "acumulador.v" "" { Text "C:/Users/A/OneDrive/Documentos/PDFS UNI/2020.1/Maquina_de_vendas/acumulador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624045005110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624045005110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4bits.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_4bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4bits " "Found entity 1: mux_4bits" {  } { { "mux_4bits.v" "" { Text "C:/Users/A/OneDrive/Documentos/PDFS UNI/2020.1/Maquina_de_vendas/mux_4bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624045005111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624045005111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux.v 1 1 " "Found 1 design units, including 1 entities, in source file demux.v" { { "Info" "ISGN_ENTITY_NAME" "1 demux " "Found entity 1: demux" {  } { { "demux.v" "" { Text "C:/Users/A/OneDrive/Documentos/PDFS UNI/2020.1/Maquina_de_vendas/demux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624045005114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624045005114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador.v 1 1 " "Found 1 design units, including 1 entities, in source file decodificador.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodificador " "Found entity 1: decodificador" {  } { { "decodificador.v" "" { Text "C:/Users/A/OneDrive/Documentos/PDFS UNI/2020.1/Maquina_de_vendas/decodificador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624045005116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624045005116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count.v 1 1 " "Found 1 design units, including 1 entities, in source file count.v" { { "Info" "ISGN_ENTITY_NAME" "1 count " "Found entity 1: count" {  } { { "count.v" "" { Text "C:/Users/A/OneDrive/Documentos/PDFS UNI/2020.1/Maquina_de_vendas/count.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624045005117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624045005117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acionardisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file acionardisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 acionarDisplay " "Found entity 1: acionarDisplay" {  } { { "acionarDisplay.v" "" { Text "C:/Users/A/OneDrive/Documentos/PDFS UNI/2020.1/Maquina_de_vendas/acionarDisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624045005120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624045005120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timeout.v 1 1 " "Found 1 design units, including 1 entities, in source file timeout.v" { { "Info" "ISGN_ENTITY_NAME" "1 timeOut " "Found entity 1: timeOut" {  } { { "timeOut.v" "" { Text "C:/Users/A/OneDrive/Documentos/PDFS UNI/2020.1/Maquina_de_vendas/timeOut.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624045005121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624045005121 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk1Hz maquina_de_vendas.v(38) " "Verilog HDL Implicit Net warning at maquina_de_vendas.v(38): created implicit net for \"clk1Hz\"" {  } { { "maquina_de_vendas.v" "" { Text "C:/Users/A/OneDrive/Documentos/PDFS UNI/2020.1/Maquina_de_vendas/maquina_de_vendas.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624045005122 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "digitacao.v(21) " "Verilog HDL Instantiation warning at digitacao.v(21): instance has no name" {  } { { "digitacao.v" "" { Text "C:/Users/A/OneDrive/Documentos/PDFS UNI/2020.1/Maquina_de_vendas/digitacao.v" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1624045005124 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "maquina_de_vendas " "Elaborating entity \"maquina_de_vendas\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1624045005166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "codificadorTeclado codificadorTeclado:codificadorTeclado " "Elaborating entity \"codificadorTeclado\" for hierarchy \"codificadorTeclado:codificadorTeclado\"" {  } { { "maquina_de_vendas.v" "codificadorTeclado" { Text "C:/Users/A/OneDrive/Documentos/PDFS UNI/2020.1/Maquina_de_vendas/maquina_de_vendas.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624045005180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controleDigitos controleDigitos:controleDigitos " "Elaborating entity \"controleDigitos\" for hierarchy \"controleDigitos:controleDigitos\"" {  } { { "maquina_de_vendas.v" "controleDigitos" { Text "C:/Users/A/OneDrive/Documentos/PDFS UNI/2020.1/Maquina_de_vendas/maquina_de_vendas.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624045005183 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "controleDigitos.v(46) " "Verilog HDL Case Statement information at controleDigitos.v(46): all case item expressions in this case statement are onehot" {  } { { "controleDigitos.v" "" { Text "C:/Users/A/OneDrive/Documentos/PDFS UNI/2020.1/Maquina_de_vendas/controleDigitos.v" 46 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1624045005184 "|maquina_de_vendas|controleDigitos:controleDigitos"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradores registradores:regs " "Elaborating entity \"registradores\" for hierarchy \"registradores:regs\"" {  } { { "maquina_de_vendas.v" "regs" { Text "C:/Users/A/OneDrive/Documentos/PDFS UNI/2020.1/Maquina_de_vendas/maquina_de_vendas.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624045005185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selecionador selecionador:selecionador " "Elaborating entity \"selecionador\" for hierarchy \"selecionador:selecionador\"" {  } { { "maquina_de_vendas.v" "selecionador" { Text "C:/Users/A/OneDrive/Documentos/PDFS UNI/2020.1/Maquina_de_vendas/maquina_de_vendas.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624045005186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timeOut timeOut:temporizador " "Elaborating entity \"timeOut\" for hierarchy \"timeOut:temporizador\"" {  } { { "maquina_de_vendas.v" "temporizador" { Text "C:/Users/A/OneDrive/Documentos/PDFS UNI/2020.1/Maquina_de_vendas/maquina_de_vendas.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624045005187 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 timeOut.v(12) " "Verilog HDL assignment warning at timeOut.v(12): truncated value with size 32 to match size of target (4)" {  } { { "timeOut.v" "" { Text "C:/Users/A/OneDrive/Documentos/PDFS UNI/2020.1/Maquina_de_vendas/timeOut.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624045005187 "|maquina_de_vendas|timeOut:temporizador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlePrincipal controlePrincipal:mef_principal " "Elaborating entity \"controlePrincipal\" for hierarchy \"controlePrincipal:mef_principal\"" {  } { { "maquina_de_vendas.v" "mef_principal" { Text "C:/Users/A/OneDrive/Documentos/PDFS UNI/2020.1/Maquina_de_vendas/maquina_de_vendas.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624045005188 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "controlePrincipal.v(44) " "Verilog HDL Case Statement information at controlePrincipal.v(44): all case item expressions in this case statement are onehot" {  } { { "controlePrincipal.v" "" { Text "C:/Users/A/OneDrive/Documentos/PDFS UNI/2020.1/Maquina_de_vendas/controlePrincipal.v" 44 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1624045005189 "|maquina_de_vendas|controlePrincipal:mef_principal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acumulador acumulador:acumulador " "Elaborating entity \"acumulador\" for hierarchy \"acumulador:acumulador\"" {  } { { "maquina_de_vendas.v" "acumulador" { Text "C:/Users/A/OneDrive/Documentos/PDFS UNI/2020.1/Maquina_de_vendas/maquina_de_vendas.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624045005189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador comparador:comparador " "Elaborating entity \"comparador\" for hierarchy \"comparador:comparador\"" {  } { { "maquina_de_vendas.v" "comparador" { Text "C:/Users/A/OneDrive/Documentos/PDFS UNI/2020.1/Maquina_de_vendas/maquina_de_vendas.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624045005192 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "liberarProduto comparador.v(10) " "Verilog HDL Always Construct warning at comparador.v(10): inferring latch(es) for variable \"liberarProduto\", which holds its previous value in one or more paths through the always construct" {  } { { "comparador.v" "" { Text "C:/Users/A/OneDrive/Documentos/PDFS UNI/2020.1/Maquina_de_vendas/comparador.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1624045005193 "|maquina_de_vendas|comparador:comparador"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "devolverMoedas comparador.v(10) " "Verilog HDL Always Construct warning at comparador.v(10): inferring latch(es) for variable \"devolverMoedas\", which holds its previous value in one or more paths through the always construct" {  } { { "comparador.v" "" { Text "C:/Users/A/OneDrive/Documentos/PDFS UNI/2020.1/Maquina_de_vendas/comparador.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1624045005193 "|maquina_de_vendas|comparador:comparador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "devolverMoedas comparador.v(10) " "Inferred latch for \"devolverMoedas\" at comparador.v(10)" {  } { { "comparador.v" "" { Text "C:/Users/A/OneDrive/Documentos/PDFS UNI/2020.1/Maquina_de_vendas/comparador.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624045005193 "|maquina_de_vendas|comparador:comparador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "liberarProduto comparador.v(10) " "Inferred latch for \"liberarProduto\" at comparador.v(10)" {  } { { "comparador.v" "" { Text "C:/Users/A/OneDrive/Documentos/PDFS UNI/2020.1/Maquina_de_vendas/comparador.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624045005193 "|maquina_de_vendas|comparador:comparador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_fim reg_fim:final " "Elaborating entity \"reg_fim\" for hierarchy \"reg_fim:final\"" {  } { { "maquina_de_vendas.v" "final" { Text "C:/Users/A/OneDrive/Documentos/PDFS UNI/2020.1/Maquina_de_vendas/maquina_de_vendas.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624045005194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFlipFlop reg_fim:final\|DFlipFlop:D3 " "Elaborating entity \"DFlipFlop\" for hierarchy \"reg_fim:final\|DFlipFlop:D3\"" {  } { { "reg_fim.v" "D3" { Text "C:/Users/A/OneDrive/Documentos/PDFS UNI/2020.1/Maquina_de_vendas/reg_fim.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624045005195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_1Hz clk_1Hz:clk_1HZ " "Elaborating entity \"clk_1Hz\" for hierarchy \"clk_1Hz:clk_1HZ\"" {  } { { "maquina_de_vendas.v" "clk_1HZ" { Text "C:/Users/A/OneDrive/Documentos/PDFS UNI/2020.1/Maquina_de_vendas/maquina_de_vendas.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624045005196 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 clk_1Hz.v(6) " "Verilog HDL assignment warning at clk_1Hz.v(6): truncated value with size 32 to match size of target (26)" {  } { { "clk_1Hz.v" "" { Text "C:/Users/A/OneDrive/Documentos/PDFS UNI/2020.1/Maquina_de_vendas/clk_1Hz.v" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624045005197 "|maquina_de_vendas|clk_1Hz:clk_1HZ"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkVis clkVis:clkDisplay " "Elaborating entity \"clkVis\" for hierarchy \"clkVis:clkDisplay\"" {  } { { "maquina_de_vendas.v" "clkDisplay" { Text "C:/Users/A/OneDrive/Documentos/PDFS UNI/2020.1/Maquina_de_vendas/maquina_de_vendas.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624045005198 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 clkVis.v(8) " "Verilog HDL assignment warning at clkVis.v(8): truncated value with size 32 to match size of target (16)" {  } { { "clkVis.v" "" { Text "C:/Users/A/OneDrive/Documentos/PDFS UNI/2020.1/Maquina_de_vendas/clkVis.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624045005199 "|maquina_de_vendas|clkVis:clkDisplay"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acionarDisplay acionarDisplay:display " "Elaborating entity \"acionarDisplay\" for hierarchy \"acionarDisplay:display\"" {  } { { "maquina_de_vendas.v" "display" { Text "C:/Users/A/OneDrive/Documentos/PDFS UNI/2020.1/Maquina_de_vendas/maquina_de_vendas.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624045005200 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "produto acionarDisplay.v(130) " "Verilog HDL Always Construct warning at acionarDisplay.v(130): variable \"produto\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "acionarDisplay.v" "" { Text "C:/Users/A/OneDrive/Documentos/PDFS UNI/2020.1/Maquina_de_vendas/acionarDisplay.v" 130 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624045005201 "|maquina_de_vendas|acionarDisplay:display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "codigo1 acionarDisplay.v(137) " "Verilog HDL Always Construct warning at acionarDisplay.v(137): variable \"codigo1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "acionarDisplay.v" "" { Text "C:/Users/A/OneDrive/Documentos/PDFS UNI/2020.1/Maquina_de_vendas/acionarDisplay.v" 137 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624045005201 "|maquina_de_vendas|acionarDisplay:display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "codigo2 acionarDisplay.v(138) " "Verilog HDL Always Construct warning at acionarDisplay.v(138): variable \"codigo2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "acionarDisplay.v" "" { Text "C:/Users/A/OneDrive/Documentos/PDFS UNI/2020.1/Maquina_de_vendas/acionarDisplay.v" 138 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624045005201 "|maquina_de_vendas|acionarDisplay:display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "valorMoedas acionarDisplay.v(146) " "Verilog HDL Always Construct warning at acionarDisplay.v(146): variable \"valorMoedas\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "acionarDisplay.v" "" { Text "C:/Users/A/OneDrive/Documentos/PDFS UNI/2020.1/Maquina_de_vendas/acionarDisplay.v" 146 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624045005201 "|maquina_de_vendas|acionarDisplay:display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "codigo1 acionarDisplay.v(148) " "Verilog HDL Always Construct warning at acionarDisplay.v(148): variable \"codigo1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "acionarDisplay.v" "" { Text "C:/Users/A/OneDrive/Documentos/PDFS UNI/2020.1/Maquina_de_vendas/acionarDisplay.v" 148 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624045005201 "|maquina_de_vendas|acionarDisplay:display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "codigo2 acionarDisplay.v(149) " "Verilog HDL Always Construct warning at acionarDisplay.v(149): variable \"codigo2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "acionarDisplay.v" "" { Text "C:/Users/A/OneDrive/Documentos/PDFS UNI/2020.1/Maquina_de_vendas/acionarDisplay.v" 149 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624045005201 "|maquina_de_vendas|acionarDisplay:display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "vM1 acionarDisplay.v(155) " "Verilog HDL Always Construct warning at acionarDisplay.v(155): variable \"vM1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "acionarDisplay.v" "" { Text "C:/Users/A/OneDrive/Documentos/PDFS UNI/2020.1/Maquina_de_vendas/acionarDisplay.v" 155 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624045005201 "|maquina_de_vendas|acionarDisplay:display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "vM2 acionarDisplay.v(157) " "Verilog HDL Always Construct warning at acionarDisplay.v(157): variable \"vM2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "acionarDisplay.v" "" { Text "C:/Users/A/OneDrive/Documentos/PDFS UNI/2020.1/Maquina_de_vendas/acionarDisplay.v" 157 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624045005201 "|maquina_de_vendas|acionarDisplay:display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "vM3 acionarDisplay.v(158) " "Verilog HDL Always Construct warning at acionarDisplay.v(158): variable \"vM3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "acionarDisplay.v" "" { Text "C:/Users/A/OneDrive/Documentos/PDFS UNI/2020.1/Maquina_de_vendas/acionarDisplay.v" 158 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624045005201 "|maquina_de_vendas|acionarDisplay:display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "devolver acionarDisplay.v(160) " "Verilog HDL Always Construct warning at acionarDisplay.v(160): variable \"devolver\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "acionarDisplay.v" "" { Text "C:/Users/A/OneDrive/Documentos/PDFS UNI/2020.1/Maquina_de_vendas/acionarDisplay.v" 160 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624045005202 "|maquina_de_vendas|acionarDisplay:display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count acionarDisplay:display\|count:contador " "Elaborating entity \"count\" for hierarchy \"acionarDisplay:display\|count:contador\"" {  } { { "acionarDisplay.v" "contador" { Text "C:/Users/A/OneDrive/Documentos/PDFS UNI/2020.1/Maquina_de_vendas/acionarDisplay.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624045005202 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 count.v(15) " "Verilog HDL assignment warning at count.v(15): truncated value with size 32 to match size of target (2)" {  } { { "count.v" "" { Text "C:/Users/A/OneDrive/Documentos/PDFS UNI/2020.1/Maquina_de_vendas/count.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624045005203 "|count"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux acionarDisplay:display\|demux:selecionarDigito " "Elaborating entity \"demux\" for hierarchy \"acionarDisplay:display\|demux:selecionarDigito\"" {  } { { "acionarDisplay.v" "selecionarDigito" { Text "C:/Users/A/OneDrive/Documentos/PDFS UNI/2020.1/Maquina_de_vendas/acionarDisplay.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624045005204 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "G demux.v(13) " "Verilog HDL Always Construct warning at demux.v(13): variable \"G\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "demux.v" "" { Text "C:/Users/A/OneDrive/Documentos/PDFS UNI/2020.1/Maquina_de_vendas/demux.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624045005204 "|maquina_de_vendas|acionarDisplay:display|demux:selecionarDigito"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "G demux.v(19) " "Verilog HDL Always Construct warning at demux.v(19): variable \"G\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "demux.v" "" { Text "C:/Users/A/OneDrive/Documentos/PDFS UNI/2020.1/Maquina_de_vendas/demux.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624045005204 "|maquina_de_vendas|acionarDisplay:display|demux:selecionarDigito"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "G demux.v(25) " "Verilog HDL Always Construct warning at demux.v(25): variable \"G\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "demux.v" "" { Text "C:/Users/A/OneDrive/Documentos/PDFS UNI/2020.1/Maquina_de_vendas/demux.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624045005204 "|maquina_de_vendas|acionarDisplay:display|demux:selecionarDigito"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "G demux.v(31) " "Verilog HDL Always Construct warning at demux.v(31): variable \"G\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "demux.v" "" { Text "C:/Users/A/OneDrive/Documentos/PDFS UNI/2020.1/Maquina_de_vendas/demux.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624045005204 "|maquina_de_vendas|acionarDisplay:display|demux:selecionarDigito"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4bits acionarDisplay:display\|mux_4bits:selecionarLetra " "Elaborating entity \"mux_4bits\" for hierarchy \"acionarDisplay:display\|mux_4bits:selecionarLetra\"" {  } { { "acionarDisplay.v" "selecionarLetra" { Text "C:/Users/A/OneDrive/Documentos/PDFS UNI/2020.1/Maquina_de_vendas/acionarDisplay.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624045005205 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a mux_4bits.v(5) " "Verilog HDL Always Construct warning at mux_4bits.v(5): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_4bits.v" "" { Text "C:/Users/A/OneDrive/Documentos/PDFS UNI/2020.1/Maquina_de_vendas/mux_4bits.v" 5 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624045005206 "|maquina_de_vendas|acionarDisplay:display|mux_4bits:selecionarLetra"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b mux_4bits.v(6) " "Verilog HDL Always Construct warning at mux_4bits.v(6): variable \"b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_4bits.v" "" { Text "C:/Users/A/OneDrive/Documentos/PDFS UNI/2020.1/Maquina_de_vendas/mux_4bits.v" 6 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624045005206 "|maquina_de_vendas|acionarDisplay:display|mux_4bits:selecionarLetra"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c mux_4bits.v(7) " "Verilog HDL Always Construct warning at mux_4bits.v(7): variable \"c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_4bits.v" "" { Text "C:/Users/A/OneDrive/Documentos/PDFS UNI/2020.1/Maquina_de_vendas/mux_4bits.v" 7 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624045005206 "|maquina_de_vendas|acionarDisplay:display|mux_4bits:selecionarLetra"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "d mux_4bits.v(8) " "Verilog HDL Always Construct warning at mux_4bits.v(8): variable \"d\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_4bits.v" "" { Text "C:/Users/A/OneDrive/Documentos/PDFS UNI/2020.1/Maquina_de_vendas/mux_4bits.v" 8 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624045005206 "|maquina_de_vendas|acionarDisplay:display|mux_4bits:selecionarLetra"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificador acionarDisplay:display\|decodificador:decoder7segs " "Elaborating entity \"decodificador\" for hierarchy \"acionarDisplay:display\|decodificador:decoder7segs\"" {  } { { "acionarDisplay.v" "decoder7segs" { Text "C:/Users/A/OneDrive/Documentos/PDFS UNI/2020.1/Maquina_de_vendas/acionarDisplay.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624045005207 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1624045005571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "comparador:comparador\|devolverMoedas " "Latch comparador:comparador\|devolverMoedas has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timeOut:temporizador\|clk15segs " "Ports D and ENA on the latch are fed by the same signal timeOut:temporizador\|clk15segs" {  } { { "timeOut.v" "" { Text "C:/Users/A/OneDrive/Documentos/PDFS UNI/2020.1/Maquina_de_vendas/timeOut.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624045005581 ""}  } { { "comparador.v" "" { Text "C:/Users/A/OneDrive/Documentos/PDFS UNI/2020.1/Maquina_de_vendas/comparador.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624045005581 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "comparador:comparador\|liberarProduto " "Latch comparador:comparador\|liberarProduto has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timeOut:temporizador\|clk15segs " "Ports D and ENA on the latch are fed by the same signal timeOut:temporizador\|clk15segs" {  } { { "timeOut.v" "" { Text "C:/Users/A/OneDrive/Documentos/PDFS UNI/2020.1/Maquina_de_vendas/timeOut.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624045005581 ""}  } { { "comparador.v" "" { Text "C:/Users/A/OneDrive/Documentos/PDFS UNI/2020.1/Maquina_de_vendas/comparador.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624045005581 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "43 " "43 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1624045005847 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "169 " "Implemented 169 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1624045005860 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1624045005860 ""} { "Info" "ICUT_CUT_TM_LCELLS" "144 " "Implemented 144 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1624045005860 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1624045005860 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/A/OneDrive/Documentos/PDFS UNI/2020.1/Maquina_de_vendas/output_files/Maquina_de_vendas.map.smsg " "Generated suppressed messages file C:/Users/A/OneDrive/Documentos/PDFS UNI/2020.1/Maquina_de_vendas/output_files/Maquina_de_vendas.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624045005944 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4698 " "Peak virtual memory: 4698 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1624045005997 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 18 16:36:45 2021 " "Processing ended: Fri Jun 18 16:36:45 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1624045005997 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1624045005997 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1624045005997 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1624045005997 ""}
