# read design
read_verilog XXXX.v

# generic synthesis
synth -auto-top
flatten

# mapping to mycells.lib
dfflibmap -liberty mycells.lib
abc -liberty mycells.lib
clean

# write synthesized design
write_verilog -noattr XXXX.v