Classic Timing Analyzer report for demo
Thu Mar 10 15:49:47 2022
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CP1'
  7. Clock Setup: 'CP0'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                 ;
+------------------------------+-------+---------------+----------------------------------+--------------------+-------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From               ; To                ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+--------------------+-------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 1.069 ns                         ; Start              ; control:inst|Done ; --         ; CP1      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 13.341 ns                        ; count:inst1|num[2] ; num[2]            ; CP0        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.691 ns                        ; Start              ; control:inst|Done ; --         ; CP0      ; 0            ;
; Clock Setup: 'CP0'           ; N/A   ; None          ; 327.23 MHz ( period = 3.056 ns ) ; count:inst1|num[0] ; control:inst|rst  ; CP0        ; CP0      ; 0            ;
; Clock Setup: 'CP1'           ; N/A   ; None          ; 327.23 MHz ( period = 3.056 ns ) ; count:inst1|num[0] ; control:inst|rst  ; CP1        ; CP1      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                    ;                   ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+--------------------+-------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CP1             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; CP0             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CP1'                                                                                                                                                                                                 ;
+-------+------------------------------------------------+-----------------------+-----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                  ; To                    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------+-----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 327.23 MHz ( period = 3.056 ns )               ; count:inst1|num[0]    ; control:inst|rst      ; CP1        ; CP1      ; None                        ; None                      ; 2.783 ns                ;
; N/A   ; 327.33 MHz ( period = 3.055 ns )               ; count:inst1|num[0]    ; control:inst|Done     ; CP1        ; CP1      ; None                        ; None                      ; 2.782 ns                ;
; N/A   ; 333.22 MHz ( period = 3.001 ns )               ; count:inst1|num[1]    ; control:inst|rst      ; CP1        ; CP1      ; None                        ; None                      ; 2.728 ns                ;
; N/A   ; 333.33 MHz ( period = 3.000 ns )               ; count:inst1|num[1]    ; control:inst|Done     ; CP1        ; CP1      ; None                        ; None                      ; 2.727 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; count:inst1|num[3]    ; control:inst|rst      ; CP1        ; CP1      ; None                        ; None                      ; 2.471 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; count:inst1|num[3]    ; control:inst|Done     ; CP1        ; CP1      ; None                        ; None                      ; 2.470 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; count:inst1|num[2]    ; control:inst|rst      ; CP1        ; CP1      ; None                        ; None                      ; 2.306 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; count:inst1|num[2]    ; control:inst|Done     ; CP1        ; CP1      ; None                        ; None                      ; 2.305 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; count:inst1|num[0]    ; control:inst|state[0] ; CP1        ; CP1      ; None                        ; None                      ; 2.211 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; count:inst1|num[1]    ; control:inst|state[0] ; CP1        ; CP1      ; None                        ; None                      ; 2.156 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; count:inst1|num[3]    ; control:inst|state[0] ; CP1        ; CP1      ; None                        ; None                      ; 1.899 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; count:inst1|num[2]    ; control:inst|state[0] ; CP1        ; CP1      ; None                        ; None                      ; 1.734 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; count:inst1|num[1]    ; count:inst1|num[3]    ; CP1        ; CP1      ; None                        ; None                      ; 1.536 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; control:inst|state[0] ; control:inst|Done     ; CP1        ; CP1      ; None                        ; None                      ; 1.530 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; control:inst|state[0] ; control:inst|rst      ; CP1        ; CP1      ; None                        ; None                      ; 1.495 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; count:inst2|num[0]    ; count:inst2|num[2]    ; CP1        ; CP1      ; None                        ; None                      ; 1.242 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; count:inst2|num[0]    ; count:inst2|num[3]    ; CP1        ; CP1      ; None                        ; None                      ; 1.240 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; count:inst1|num[0]    ; count:inst1|num[3]    ; CP1        ; CP1      ; None                        ; None                      ; 1.201 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; count:inst1|num[0]    ; count:inst1|num[2]    ; CP1        ; CP1      ; None                        ; None                      ; 1.196 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; count:inst2|num[2]    ; count:inst2|num[3]    ; CP1        ; CP1      ; None                        ; None                      ; 1.182 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; count:inst1|num[1]    ; count:inst1|num[2]    ; CP1        ; CP1      ; None                        ; None                      ; 1.061 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; count:inst1|num[0]    ; count:inst1|num[1]    ; CP1        ; CP1      ; None                        ; None                      ; 0.775 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; count:inst2|num[0]    ; count:inst2|num[1]    ; CP1        ; CP1      ; None                        ; None                      ; 0.764 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; count:inst2|num[1]    ; count:inst2|num[3]    ; CP1        ; CP1      ; None                        ; None                      ; 0.761 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; count:inst2|num[1]    ; count:inst2|num[2]    ; CP1        ; CP1      ; None                        ; None                      ; 0.759 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; count:inst1|num[2]    ; count:inst1|num[3]    ; CP1        ; CP1      ; None                        ; None                      ; 0.747 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; control:inst|Done     ; control:inst|Done     ; CP1        ; CP1      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; count:inst1|num[0]    ; count:inst1|num[0]    ; CP1        ; CP1      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; count:inst1|num[1]    ; count:inst1|num[1]    ; CP1        ; CP1      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; count:inst1|num[3]    ; count:inst1|num[3]    ; CP1        ; CP1      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; count:inst1|num[2]    ; count:inst1|num[2]    ; CP1        ; CP1      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; control:inst|rst      ; control:inst|rst      ; CP1        ; CP1      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; count:inst2|num[3]    ; count:inst2|num[3]    ; CP1        ; CP1      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; count:inst2|num[0]    ; count:inst2|num[0]    ; CP1        ; CP1      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; count:inst2|num[2]    ; count:inst2|num[2]    ; CP1        ; CP1      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; count:inst2|num[1]    ; count:inst2|num[1]    ; CP1        ; CP1      ; None                        ; None                      ; 0.501 ns                ;
+-------+------------------------------------------------+-----------------------+-----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CP0'                                                                                                                                                                                                 ;
+-------+------------------------------------------------+-----------------------+-----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                  ; To                    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------+-----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 327.23 MHz ( period = 3.056 ns )               ; count:inst1|num[0]    ; control:inst|rst      ; CP0        ; CP0      ; None                        ; None                      ; 2.783 ns                ;
; N/A   ; 327.33 MHz ( period = 3.055 ns )               ; count:inst1|num[0]    ; control:inst|Done     ; CP0        ; CP0      ; None                        ; None                      ; 2.782 ns                ;
; N/A   ; 333.22 MHz ( period = 3.001 ns )               ; count:inst1|num[1]    ; control:inst|rst      ; CP0        ; CP0      ; None                        ; None                      ; 2.728 ns                ;
; N/A   ; 333.33 MHz ( period = 3.000 ns )               ; count:inst1|num[1]    ; control:inst|Done     ; CP0        ; CP0      ; None                        ; None                      ; 2.727 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; count:inst1|num[3]    ; control:inst|rst      ; CP0        ; CP0      ; None                        ; None                      ; 2.471 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; count:inst1|num[3]    ; control:inst|Done     ; CP0        ; CP0      ; None                        ; None                      ; 2.470 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; count:inst1|num[2]    ; control:inst|rst      ; CP0        ; CP0      ; None                        ; None                      ; 2.306 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; count:inst1|num[2]    ; control:inst|Done     ; CP0        ; CP0      ; None                        ; None                      ; 2.305 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; count:inst1|num[0]    ; control:inst|state[0] ; CP0        ; CP0      ; None                        ; None                      ; 2.211 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; count:inst1|num[1]    ; control:inst|state[0] ; CP0        ; CP0      ; None                        ; None                      ; 2.156 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; count:inst1|num[3]    ; control:inst|state[0] ; CP0        ; CP0      ; None                        ; None                      ; 1.899 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; count:inst1|num[2]    ; control:inst|state[0] ; CP0        ; CP0      ; None                        ; None                      ; 1.734 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; count:inst1|num[1]    ; count:inst1|num[3]    ; CP0        ; CP0      ; None                        ; None                      ; 1.536 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; control:inst|state[0] ; control:inst|Done     ; CP0        ; CP0      ; None                        ; None                      ; 1.530 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; control:inst|state[0] ; control:inst|rst      ; CP0        ; CP0      ; None                        ; None                      ; 1.495 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; count:inst1|num[0]    ; count:inst1|num[3]    ; CP0        ; CP0      ; None                        ; None                      ; 1.201 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; count:inst1|num[0]    ; count:inst1|num[2]    ; CP0        ; CP0      ; None                        ; None                      ; 1.196 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; count:inst1|num[1]    ; count:inst1|num[2]    ; CP0        ; CP0      ; None                        ; None                      ; 1.061 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; count:inst1|num[0]    ; count:inst1|num[1]    ; CP0        ; CP0      ; None                        ; None                      ; 0.775 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; count:inst1|num[2]    ; count:inst1|num[3]    ; CP0        ; CP0      ; None                        ; None                      ; 0.747 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; control:inst|Done     ; control:inst|Done     ; CP0        ; CP0      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; count:inst1|num[0]    ; count:inst1|num[0]    ; CP0        ; CP0      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; count:inst1|num[1]    ; count:inst1|num[1]    ; CP0        ; CP0      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; count:inst1|num[3]    ; count:inst1|num[3]    ; CP0        ; CP0      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; count:inst1|num[2]    ; count:inst1|num[2]    ; CP0        ; CP0      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; control:inst|rst      ; control:inst|rst      ; CP0        ; CP0      ; None                        ; None                      ; 0.501 ns                ;
+-------+------------------------------------------------+-----------------------+-----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------+
; tsu                                                                      ;
+-------+--------------+------------+-------+-------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                ; To Clock ;
+-------+--------------+------------+-------+-------------------+----------+
; N/A   ; None         ; 1.069 ns   ; Start ; control:inst|Done ; CP1      ;
; N/A   ; None         ; 0.957 ns   ; Start ; control:inst|Done ; CP0      ;
+-------+--------------+------------+-------+-------------------+----------+


+-----------------------------------------------------------------------------------+
; tco                                                                               ;
+-------+--------------+------------+-----------------------+----------+------------+
; Slack ; Required tco ; Actual tco ; From                  ; To       ; From Clock ;
+-------+--------------+------------+-----------------------+----------+------------+
; N/A   ; None         ; 13.341 ns  ; count:inst1|num[2]    ; num[2]   ; CP0        ;
; N/A   ; None         ; 13.229 ns  ; count:inst1|num[2]    ; num[2]   ; CP1        ;
; N/A   ; None         ; 12.092 ns  ; count:inst1|num[1]    ; num[1]   ; CP0        ;
; N/A   ; None         ; 11.980 ns  ; count:inst1|num[1]    ; num[1]   ; CP1        ;
; N/A   ; None         ; 11.950 ns  ; control:inst|state[0] ; state[0] ; CP0        ;
; N/A   ; None         ; 11.883 ns  ; count:inst1|num[0]    ; num[0]   ; CP0        ;
; N/A   ; None         ; 11.838 ns  ; control:inst|state[0] ; state[0] ; CP1        ;
; N/A   ; None         ; 11.791 ns  ; count:inst1|num[3]    ; num[3]   ; CP0        ;
; N/A   ; None         ; 11.771 ns  ; count:inst1|num[0]    ; num[0]   ; CP1        ;
; N/A   ; None         ; 11.679 ns  ; count:inst1|num[3]    ; num[3]   ; CP1        ;
; N/A   ; None         ; 11.582 ns  ; control:inst|Done     ; Done     ; CP0        ;
; N/A   ; None         ; 11.470 ns  ; control:inst|Done     ; Done     ; CP1        ;
; N/A   ; None         ; 9.593 ns   ; count:inst2|num[3]    ; Y[3]     ; CP1        ;
; N/A   ; None         ; 9.562 ns   ; count:inst2|num[2]    ; Y[2]     ; CP1        ;
; N/A   ; None         ; 9.523 ns   ; count:inst2|num[0]    ; Y[0]     ; CP1        ;
; N/A   ; None         ; 9.376 ns   ; count:inst2|num[1]    ; Y[1]     ; CP1        ;
+-------+--------------+------------+-----------------------+----------+------------+


+--------------------------------------------------------------------------------+
; th                                                                             ;
+---------------+-------------+-----------+-------+-------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                ; To Clock ;
+---------------+-------------+-----------+-------+-------------------+----------+
; N/A           ; None        ; -0.691 ns ; Start ; control:inst|Done ; CP0      ;
; N/A           ; None        ; -0.803 ns ; Start ; control:inst|Done ; CP1      ;
+---------------+-------------+-----------+-------+-------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Mar 10 15:49:47 2022
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off demo -c demo --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 8 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CP1" is an undefined clock
    Info: Assuming node "CP0" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "inst6" as buffer
Info: Clock "CP1" has Internal fmax of 327.23 MHz between source register "count:inst1|num[0]" and destination register "control:inst|rst" (period= 3.056 ns)
    Info: + Longest register to register delay is 2.783 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y4_N23; Fanout = 6; REG Node = 'count:inst1|num[0]'
        Info: 2: + IC(1.452 ns) + CELL(0.651 ns) = 2.103 ns; Loc. = LCCOMB_X3_Y4_N26; Fanout = 3; COMB Node = 'control:inst|Equal1~0'
        Info: 3: + IC(0.366 ns) + CELL(0.206 ns) = 2.675 ns; Loc. = LCCOMB_X3_Y4_N4; Fanout = 1; COMB Node = 'control:inst|rst~2'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.783 ns; Loc. = LCFF_X3_Y4_N5; Fanout = 2; REG Node = 'control:inst|rst'
        Info: Total cell delay = 0.965 ns ( 34.67 % )
        Info: Total interconnect delay = 1.818 ns ( 65.33 % )
    Info: - Smallest clock skew is -0.009 ns
        Info: + Shortest clock path from clock "CP1" to destination register is 6.588 ns
            Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_44; Fanout = 5; CLK Node = 'CP1'
            Info: 2: + IC(1.370 ns) + CELL(0.206 ns) = 2.530 ns; Loc. = LCCOMB_X5_Y1_N20; Fanout = 1; COMB Node = 'inst6'
            Info: 3: + IC(2.562 ns) + CELL(0.000 ns) = 5.092 ns; Loc. = CLKCTRL_G6; Fanout = 7; COMB Node = 'inst6~clkctrl'
            Info: 4: + IC(0.830 ns) + CELL(0.666 ns) = 6.588 ns; Loc. = LCFF_X3_Y4_N5; Fanout = 2; REG Node = 'control:inst|rst'
            Info: Total cell delay = 1.826 ns ( 27.72 % )
            Info: Total interconnect delay = 4.762 ns ( 72.28 % )
        Info: - Longest clock path from clock "CP1" to source register is 6.597 ns
            Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_44; Fanout = 5; CLK Node = 'CP1'
            Info: 2: + IC(1.370 ns) + CELL(0.206 ns) = 2.530 ns; Loc. = LCCOMB_X5_Y1_N20; Fanout = 1; COMB Node = 'inst6'
            Info: 3: + IC(2.562 ns) + CELL(0.000 ns) = 5.092 ns; Loc. = CLKCTRL_G6; Fanout = 7; COMB Node = 'inst6~clkctrl'
            Info: 4: + IC(0.839 ns) + CELL(0.666 ns) = 6.597 ns; Loc. = LCFF_X8_Y4_N23; Fanout = 6; REG Node = 'count:inst1|num[0]'
            Info: Total cell delay = 1.826 ns ( 27.68 % )
            Info: Total interconnect delay = 4.771 ns ( 72.32 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "CP0" has Internal fmax of 327.23 MHz between source register "count:inst1|num[0]" and destination register "control:inst|rst" (period= 3.056 ns)
    Info: + Longest register to register delay is 2.783 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y4_N23; Fanout = 6; REG Node = 'count:inst1|num[0]'
        Info: 2: + IC(1.452 ns) + CELL(0.651 ns) = 2.103 ns; Loc. = LCCOMB_X3_Y4_N26; Fanout = 3; COMB Node = 'control:inst|Equal1~0'
        Info: 3: + IC(0.366 ns) + CELL(0.206 ns) = 2.675 ns; Loc. = LCCOMB_X3_Y4_N4; Fanout = 1; COMB Node = 'control:inst|rst~2'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.783 ns; Loc. = LCFF_X3_Y4_N5; Fanout = 2; REG Node = 'control:inst|rst'
        Info: Total cell delay = 0.965 ns ( 34.67 % )
        Info: Total interconnect delay = 1.818 ns ( 65.33 % )
    Info: - Smallest clock skew is -0.009 ns
        Info: + Shortest clock path from clock "CP0" to destination register is 6.700 ns
            Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_45; Fanout = 1; CLK Node = 'CP0'
            Info: 2: + IC(1.369 ns) + CELL(0.319 ns) = 2.642 ns; Loc. = LCCOMB_X5_Y1_N20; Fanout = 1; COMB Node = 'inst6'
            Info: 3: + IC(2.562 ns) + CELL(0.000 ns) = 5.204 ns; Loc. = CLKCTRL_G6; Fanout = 7; COMB Node = 'inst6~clkctrl'
            Info: 4: + IC(0.830 ns) + CELL(0.666 ns) = 6.700 ns; Loc. = LCFF_X3_Y4_N5; Fanout = 2; REG Node = 'control:inst|rst'
            Info: Total cell delay = 1.939 ns ( 28.94 % )
            Info: Total interconnect delay = 4.761 ns ( 71.06 % )
        Info: - Longest clock path from clock "CP0" to source register is 6.709 ns
            Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_45; Fanout = 1; CLK Node = 'CP0'
            Info: 2: + IC(1.369 ns) + CELL(0.319 ns) = 2.642 ns; Loc. = LCCOMB_X5_Y1_N20; Fanout = 1; COMB Node = 'inst6'
            Info: 3: + IC(2.562 ns) + CELL(0.000 ns) = 5.204 ns; Loc. = CLKCTRL_G6; Fanout = 7; COMB Node = 'inst6~clkctrl'
            Info: 4: + IC(0.839 ns) + CELL(0.666 ns) = 6.709 ns; Loc. = LCFF_X8_Y4_N23; Fanout = 6; REG Node = 'count:inst1|num[0]'
            Info: Total cell delay = 1.939 ns ( 28.90 % )
            Info: Total interconnect delay = 4.770 ns ( 71.10 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: tsu for register "control:inst|Done" (data pin = "Start", clock pin = "CP1") is 1.069 ns
    Info: + Longest pin to register delay is 7.697 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_25; Fanout = 3; PIN Node = 'Start'
        Info: 2: + IC(6.020 ns) + CELL(0.624 ns) = 7.589 ns; Loc. = LCCOMB_X3_Y4_N8; Fanout = 1; COMB Node = 'control:inst|Done~2'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.697 ns; Loc. = LCFF_X3_Y4_N9; Fanout = 2; REG Node = 'control:inst|Done'
        Info: Total cell delay = 1.677 ns ( 21.79 % )
        Info: Total interconnect delay = 6.020 ns ( 78.21 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "CP1" to destination register is 6.588 ns
        Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_44; Fanout = 5; CLK Node = 'CP1'
        Info: 2: + IC(1.370 ns) + CELL(0.206 ns) = 2.530 ns; Loc. = LCCOMB_X5_Y1_N20; Fanout = 1; COMB Node = 'inst6'
        Info: 3: + IC(2.562 ns) + CELL(0.000 ns) = 5.092 ns; Loc. = CLKCTRL_G6; Fanout = 7; COMB Node = 'inst6~clkctrl'
        Info: 4: + IC(0.830 ns) + CELL(0.666 ns) = 6.588 ns; Loc. = LCFF_X3_Y4_N9; Fanout = 2; REG Node = 'control:inst|Done'
        Info: Total cell delay = 1.826 ns ( 27.72 % )
        Info: Total interconnect delay = 4.762 ns ( 72.28 % )
Info: tco from clock "CP0" to destination pin "num[2]" through register "count:inst1|num[2]" is 13.341 ns
    Info: + Longest clock path from clock "CP0" to source register is 6.709 ns
        Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_45; Fanout = 1; CLK Node = 'CP0'
        Info: 2: + IC(1.369 ns) + CELL(0.319 ns) = 2.642 ns; Loc. = LCCOMB_X5_Y1_N20; Fanout = 1; COMB Node = 'inst6'
        Info: 3: + IC(2.562 ns) + CELL(0.000 ns) = 5.204 ns; Loc. = CLKCTRL_G6; Fanout = 7; COMB Node = 'inst6~clkctrl'
        Info: 4: + IC(0.839 ns) + CELL(0.666 ns) = 6.709 ns; Loc. = LCFF_X8_Y4_N27; Fanout = 4; REG Node = 'count:inst1|num[2]'
        Info: Total cell delay = 1.939 ns ( 28.90 % )
        Info: Total interconnect delay = 4.770 ns ( 71.10 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 6.328 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y4_N27; Fanout = 4; REG Node = 'count:inst1|num[2]'
        Info: 2: + IC(3.252 ns) + CELL(3.076 ns) = 6.328 ns; Loc. = PIN_75; Fanout = 0; PIN Node = 'num[2]'
        Info: Total cell delay = 3.076 ns ( 48.61 % )
        Info: Total interconnect delay = 3.252 ns ( 51.39 % )
Info: th for register "control:inst|Done" (data pin = "Start", clock pin = "CP0") is -0.691 ns
    Info: + Longest clock path from clock "CP0" to destination register is 6.700 ns
        Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_45; Fanout = 1; CLK Node = 'CP0'
        Info: 2: + IC(1.369 ns) + CELL(0.319 ns) = 2.642 ns; Loc. = LCCOMB_X5_Y1_N20; Fanout = 1; COMB Node = 'inst6'
        Info: 3: + IC(2.562 ns) + CELL(0.000 ns) = 5.204 ns; Loc. = CLKCTRL_G6; Fanout = 7; COMB Node = 'inst6~clkctrl'
        Info: 4: + IC(0.830 ns) + CELL(0.666 ns) = 6.700 ns; Loc. = LCFF_X3_Y4_N9; Fanout = 2; REG Node = 'control:inst|Done'
        Info: Total cell delay = 1.939 ns ( 28.94 % )
        Info: Total interconnect delay = 4.761 ns ( 71.06 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 7.697 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_25; Fanout = 3; PIN Node = 'Start'
        Info: 2: + IC(6.020 ns) + CELL(0.624 ns) = 7.589 ns; Loc. = LCCOMB_X3_Y4_N8; Fanout = 1; COMB Node = 'control:inst|Done~2'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.697 ns; Loc. = LCFF_X3_Y4_N9; Fanout = 2; REG Node = 'control:inst|Done'
        Info: Total cell delay = 1.677 ns ( 21.79 % )
        Info: Total interconnect delay = 6.020 ns ( 78.21 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 213 megabytes
    Info: Processing ended: Thu Mar 10 15:49:47 2022
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


