// Seed: 2159204843
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wand id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_4 = 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd86
) (
    input supply0 id_0,
    input uwire _id_1
    , id_10,
    input wor id_2,
    input uwire id_3,
    input tri1 id_4,
    output tri0 id_5,
    input supply0 id_6,
    input tri1 id_7,
    output logic id_8
);
  wire id_11;
  assign id_11 = id_10[id_1];
  always id_8 <= #1 -1;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11
  );
endmodule
