Time resolution is 1 ps
$finish called at time : 100 ns : File "/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/labs/lab3/4_0/sequence_detector_000_111/sequence_detector_000_111.srcs/sim_1/new/sequence_detector_000_111_tb.v" Line 42
