Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr  2 10:15:58 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               58          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (47)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (47)
--------------------------------
 There are 47 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.349        0.000                      0                 1466        0.059        0.000                      0                 1466       54.305        0.000                       0                   537  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               6.349        0.000                      0                 1462        0.059        0.000                      0                 1462       54.305        0.000                       0                   537  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  106.623        0.000                      0                    4        0.538        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        6.349ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.349ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.345ns  (logic 61.129ns (58.584%)  route 43.216ns (41.416%))
  Logic Levels:           325  (CARRY4=287 LUT2=1 LUT3=28 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X37Y3          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDRE (Prop_fdre_C_Q)         0.456     5.605 f  sm/D_states_q_reg[6]/Q
                         net (fo=156, routed)         2.690     8.296    sm/D_states_q[6]
    SLICE_X41Y2          LUT3 (Prop_lut3_I2_O)        0.152     8.448 r  sm/D_states_q[6]_i_3/O
                         net (fo=2, routed)           0.634     9.082    sm/D_states_q[6]_i_3_n_0
    SLICE_X43Y4          LUT6 (Prop_lut6_I5_O)        0.332     9.414 f  sm/ram_reg_i_127/O
                         net (fo=2, routed)           0.653    10.067    sm/ram_reg_i_127_n_0
    SLICE_X45Y4          LUT6 (Prop_lut6_I3_O)        0.124    10.191 r  sm/ram_reg_i_96/O
                         net (fo=64, routed)          1.706    11.897    L_reg/M_sm_ra1[0]
    SLICE_X39Y32         LUT6 (Prop_lut6_I4_O)        0.124    12.021 r  L_reg/D_registers_q[7][31]_i_112/O
                         net (fo=2, routed)           1.007    13.028    L_reg/D_registers_q[7][31]_i_112_n_0
    SLICE_X43Y29         LUT3 (Prop_lut3_I2_O)        0.152    13.180 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=51, routed)          0.860    14.040    sm/M_alum_a[31]
    SLICE_X42Y24         LUT2 (Prop_lut2_I1_O)        0.326    14.366 r  sm/D_registers_q[7][31]_i_219/O
                         net (fo=1, routed)           0.000    14.366    alum/S[0]
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.879 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.009    14.888    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.005 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    15.005    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.122 r  alum/D_registers_q_reg[7][31]_i_200/CO[3]
                         net (fo=1, routed)           0.000    15.122    alum/D_registers_q_reg[7][31]_i_200_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.239 r  alum/D_registers_q_reg[7][31]_i_195/CO[3]
                         net (fo=1, routed)           0.000    15.239    alum/D_registers_q_reg[7][31]_i_195_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.356 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    15.356    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.473 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    15.473    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.590 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    15.590    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.707 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.707    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.961 r  alum/D_registers_q_reg[7][31]_i_83/CO[0]
                         net (fo=36, routed)          1.111    17.072    alum/temp_out0[31]
    SLICE_X35Y20         LUT3 (Prop_lut3_I0_O)        0.367    17.439 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    17.439    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.989 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.989    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.103 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    18.103    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.217 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.217    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.331 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.331    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.445 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.009    18.454    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.568 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.568    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.682 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.682    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.796 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.796    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.953 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.967    19.920    alum/temp_out0[30]
    SLICE_X29Y19         LUT3 (Prop_lut3_I0_O)        0.329    20.249 r  alum/D_registers_q[7][29]_i_71/O
                         net (fo=1, routed)           0.000    20.249    alum/D_registers_q[7][29]_i_71_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.799 r  alum/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    20.799    alum/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.913 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    20.913    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.027 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    21.027    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.141 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.141    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.255 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    21.255    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.369 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.009    21.378    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.492 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    21.492    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.606 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    21.606    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.763 r  alum/D_registers_q_reg[7][29]_i_16/CO[1]
                         net (fo=36, routed)          0.985    22.748    alum/temp_out0[29]
    SLICE_X37Y18         LUT3 (Prop_lut3_I0_O)        0.329    23.077 r  alum/D_registers_q[7][28]_i_62/O
                         net (fo=1, routed)           0.000    23.077    alum/D_registers_q[7][28]_i_62_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.627 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.627    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.741 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    23.741    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.855 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.855    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.969 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    23.969    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.083 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.083    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.197 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    24.197    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.311 r  alum/D_registers_q_reg[7][28]_i_20/CO[3]
                         net (fo=1, routed)           0.009    24.320    alum/D_registers_q_reg[7][28]_i_20_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.434 r  alum/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    24.434    alum/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.591 r  alum/D_registers_q_reg[7][28]_i_6/CO[1]
                         net (fo=36, routed)          1.087    25.678    alum/temp_out0[28]
    SLICE_X31Y14         LUT3 (Prop_lut3_I0_O)        0.329    26.007 r  alum/D_registers_q[7][27]_i_59/O
                         net (fo=1, routed)           0.000    26.007    alum/D_registers_q[7][27]_i_59_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.557 r  alum/D_registers_q_reg[7][27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    26.557    alum/D_registers_q_reg[7][27]_i_52_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.671 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.671    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.785 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.785    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.899 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.899    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.013 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.013    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.127 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.127    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.241 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.241    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.355 r  alum/D_registers_q_reg[7][27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.355    alum/D_registers_q_reg[7][27]_i_13_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.512 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.604    28.116    alum/temp_out0[27]
    SLICE_X32Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    28.901 r  alum/D_registers_q_reg[7][26]_i_59/CO[3]
                         net (fo=1, routed)           0.000    28.901    alum/D_registers_q_reg[7][26]_i_59_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.015 r  alum/D_registers_q_reg[7][26]_i_54/CO[3]
                         net (fo=1, routed)           0.000    29.015    alum/D_registers_q_reg[7][26]_i_54_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.129 r  alum/D_registers_q_reg[7][26]_i_49/CO[3]
                         net (fo=1, routed)           0.009    29.138    alum/D_registers_q_reg[7][26]_i_49_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.252 r  alum/D_registers_q_reg[7][26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    29.252    alum/D_registers_q_reg[7][26]_i_44_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.366 r  alum/D_registers_q_reg[7][26]_i_36/CO[3]
                         net (fo=1, routed)           0.000    29.366    alum/D_registers_q_reg[7][26]_i_36_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.480 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.480    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.594 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.594    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.708 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.708    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.865 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.926    30.792    alum/temp_out0[26]
    SLICE_X33Y22         LUT3 (Prop_lut3_I0_O)        0.329    31.121 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    31.121    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.671 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.671    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.785 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.785    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.899 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.009    31.908    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.022 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.022    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.136 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.136    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.250 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.250    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.364 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.364    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.478 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.478    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.635 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.959    33.594    alum/temp_out0[25]
    SLICE_X31Y23         LUT3 (Prop_lut3_I0_O)        0.329    33.923 r  alum/D_registers_q[7][24]_i_59/O
                         net (fo=1, routed)           0.000    33.923    alum/D_registers_q[7][24]_i_59_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.472 r  alum/D_registers_q_reg[7][24]_i_52/CO[3]
                         net (fo=1, routed)           0.000    34.472    alum/D_registers_q_reg[7][24]_i_52_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.586 r  alum/D_registers_q_reg[7][24]_i_47/CO[3]
                         net (fo=1, routed)           0.009    34.596    alum/D_registers_q_reg[7][24]_i_47_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.710 r  alum/D_registers_q_reg[7][24]_i_42/CO[3]
                         net (fo=1, routed)           0.000    34.710    alum/D_registers_q_reg[7][24]_i_42_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.824 r  alum/D_registers_q_reg[7][24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    34.824    alum/D_registers_q_reg[7][24]_i_37_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.938 r  alum/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.938    alum/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.052 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    35.052    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.166 r  alum/D_registers_q_reg[7][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    35.166    alum/D_registers_q_reg[7][24]_i_22_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.279 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.279    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.437 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.040    36.477    alum/temp_out0[24]
    SLICE_X30Y22         LUT3 (Prop_lut3_I0_O)        0.329    36.806 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.806    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.339 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    37.339    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.456 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.456    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.573 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.009    37.582    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.699 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.699    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.816 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.816    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.933 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.933    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.050 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.050    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.167 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.167    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.324 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.043    39.367    alum/temp_out0[23]
    SLICE_X36Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    40.155 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    40.155    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.269 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.009    40.278    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.392 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    40.392    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.506 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.506    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.620 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.620    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.734 r  alum/D_registers_q_reg[7][22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.734    alum/D_registers_q_reg[7][22]_i_20_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.848 r  alum/D_registers_q_reg[7][22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.848    alum/D_registers_q_reg[7][22]_i_15_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.962 r  alum/D_registers_q_reg[7][22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    40.962    alum/D_registers_q_reg[7][22]_i_11_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.119 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.906    42.025    alum/temp_out0[22]
    SLICE_X39Y23         LUT3 (Prop_lut3_I0_O)        0.329    42.354 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.354    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.904 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.904    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.018 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.009    43.027    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.141 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.141    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.255 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.255    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.369 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.369    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.483 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.483    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.597 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.597    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.711 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.711    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.868 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.896    44.763    alum/temp_out0[21]
    SLICE_X38Y23         LUT3 (Prop_lut3_I0_O)        0.329    45.092 r  alum/D_registers_q[7][20]_i_59/O
                         net (fo=1, routed)           0.000    45.092    alum/D_registers_q[7][20]_i_59_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.625 r  alum/D_registers_q_reg[7][20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    45.625    alum/D_registers_q_reg[7][20]_i_52_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.742 r  alum/D_registers_q_reg[7][20]_i_47/CO[3]
                         net (fo=1, routed)           0.009    45.751    alum/D_registers_q_reg[7][20]_i_47_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.868 r  alum/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    45.868    alum/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.985 r  alum/D_registers_q_reg[7][20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.985    alum/D_registers_q_reg[7][20]_i_37_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.102 r  alum/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    46.102    alum/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.219 r  alum/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    46.219    alum/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.336 r  alum/D_registers_q_reg[7][20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    46.336    alum/D_registers_q_reg[7][20]_i_20_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.453 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.453    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.610 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.149    47.759    alum/temp_out0[20]
    SLICE_X34Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    48.562 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.562    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.679 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.679    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.796 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.796    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.913 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.009    48.922    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.039 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.039    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.156 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.156    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.273 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.273    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.390 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.390    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.547 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.238    50.786    alum/temp_out0[19]
    SLICE_X38Y14         LUT3 (Prop_lut3_I0_O)        0.332    51.118 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    51.118    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.651 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.651    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.768 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.768    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.885 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.885    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.002 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.002    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.119 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.119    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.236 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.236    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.353 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.353    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.470 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.470    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.627 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.734    53.360    alum/temp_out0[18]
    SLICE_X43Y20         LUT3 (Prop_lut3_I0_O)        0.332    53.692 r  alum/D_registers_q[7][17]_i_52/O
                         net (fo=1, routed)           0.000    53.692    alum/D_registers_q[7][17]_i_52_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.242 r  alum/D_registers_q_reg[7][17]_i_45/CO[3]
                         net (fo=1, routed)           0.000    54.242    alum/D_registers_q_reg[7][17]_i_45_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.356 r  alum/D_registers_q_reg[7][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    54.356    alum/D_registers_q_reg[7][17]_i_40_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.470 r  alum/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.470    alum/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.584 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.584    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.698 r  alum/D_registers_q_reg[7][17]_i_25/CO[3]
                         net (fo=1, routed)           0.009    54.707    alum/D_registers_q_reg[7][17]_i_25_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.821 r  alum/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.821    alum/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.935 r  alum/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.935    alum/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.049 r  alum/D_registers_q_reg[7][17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    55.049    alum/D_registers_q_reg[7][17]_i_11_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.206 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.219    56.425    alum/temp_out0[17]
    SLICE_X48Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    57.210 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    57.210    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.324 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    57.324    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.438 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    57.438    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.552 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    57.552    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.666 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    57.666    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.780 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.009    57.789    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.903 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    57.903    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.017 r  alum/D_registers_q_reg[7][16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    58.017    alum/D_registers_q_reg[7][16]_i_12_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.174 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.000    59.173    alum/temp_out0[16]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.329    59.502 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.502    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.052 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    60.052    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.166 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.166    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.280 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.280    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.394 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.394    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.508 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.508    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.622 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.622    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.736 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.736    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.850 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.850    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.007 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.995    62.002    alum/temp_out0[15]
    SLICE_X50Y15         LUT3 (Prop_lut3_I0_O)        0.329    62.331 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.331    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.864 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.864    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.981 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.981    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.098 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.098    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.215 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.215    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.332 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.332    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.449 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.449    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.566 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.566    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.683 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.683    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.840 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.048    64.889    alum/temp_out0[14]
    SLICE_X46Y15         LUT3 (Prop_lut3_I0_O)        0.332    65.221 r  alum/D_registers_q[7][13]_i_58/O
                         net (fo=1, routed)           0.000    65.221    alum/D_registers_q[7][13]_i_58_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.754 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    65.754    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.871 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    65.871    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.988 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    65.988    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.105 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    66.105    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.222 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    66.222    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.339 r  alum/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    66.339    alum/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.456 r  alum/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    66.456    alum/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.573 r  alum/D_registers_q_reg[7][13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    66.573    alum/D_registers_q_reg[7][13]_i_11_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.730 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.306    68.036    alum/temp_out0[13]
    SLICE_X49Y14         LUT3 (Prop_lut3_I0_O)        0.332    68.368 r  alum/D_registers_q[7][12]_i_57/O
                         net (fo=1, routed)           0.000    68.368    alum/D_registers_q[7][12]_i_57_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.918 r  alum/D_registers_q_reg[7][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    68.918    alum/D_registers_q_reg[7][12]_i_50_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.032 r  alum/D_registers_q_reg[7][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    69.032    alum/D_registers_q_reg[7][12]_i_45_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.146 r  alum/D_registers_q_reg[7][12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    69.146    alum/D_registers_q_reg[7][12]_i_40_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.260 r  alum/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.260    alum/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.374 r  alum/D_registers_q_reg[7][12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    69.374    alum/D_registers_q_reg[7][12]_i_30_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.488 r  alum/D_registers_q_reg[7][12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    69.488    alum/D_registers_q_reg[7][12]_i_25_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.602 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    69.602    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.716 r  alum/D_registers_q_reg[7][12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    69.716    alum/D_registers_q_reg[7][12]_i_13_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.873 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.439    71.312    alum/temp_out0[12]
    SLICE_X47Y13         LUT3 (Prop_lut3_I0_O)        0.329    71.641 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    71.641    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.191 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    72.191    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.305 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    72.305    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.419 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    72.419    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.533 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    72.533    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.647 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    72.647    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.761 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.761    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.875 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.875    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.989 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.989    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.146 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.129    74.274    alum/temp_out0[11]
    SLICE_X32Y10         LUT3 (Prop_lut3_I0_O)        0.329    74.603 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    74.603    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.153 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    75.153    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.267 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    75.267    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.381 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.381    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.495 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    75.495    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.609 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    75.609    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.723 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    75.723    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.837 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.837    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.951 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.951    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.108 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.912    77.021    alum/temp_out0[10]
    SLICE_X33Y10         LUT3 (Prop_lut3_I0_O)        0.329    77.350 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    77.350    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.900 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.900    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.014 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.014    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.128 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.128    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.242 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.242    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.356 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.356    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.470 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    78.470    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.584 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.584    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.698 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.698    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.855 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.915    79.769    alum/temp_out0[9]
    SLICE_X40Y12         LUT3 (Prop_lut3_I0_O)        0.329    80.098 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    80.098    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.648 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.648    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.762 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    80.762    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.876 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.876    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.990 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.990    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.104 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    81.104    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.218 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.218    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.332 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.332    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.446 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.446    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.603 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.637    82.240    alum/temp_out0[8]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.329    82.569 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.569    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.119 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    83.119    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.233 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.233    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.347 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.347    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.461 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.461    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.575 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.575    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.689 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.009    83.698    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.812 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.812    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.926 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.926    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.083 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.125    85.208    alum/temp_out0[7]
    SLICE_X45Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    85.993 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.993    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.107 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    86.107    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.221 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    86.221    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.335 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.335    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.449 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.449    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.563 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.563    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.677 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.677    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.791 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.009    86.800    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.957 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.010    87.967    alum/temp_out0[6]
    SLICE_X44Y13         LUT3 (Prop_lut3_I0_O)        0.329    88.296 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.296    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.846 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.846    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.960 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.960    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.074 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    89.074    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.188 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.188    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.302 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.302    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.416 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.416    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.530 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.530    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.644 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.644    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.800 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.204    91.004    alum/temp_out0[5]
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.329    91.333 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    91.333    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.866 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.866    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.983 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.983    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.100 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    92.100    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.217 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.217    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.334 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.334    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.451 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.451    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.568 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.568    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.685 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.685    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.842 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.031    93.874    alum/temp_out0[4]
    SLICE_X39Y9          LUT3 (Prop_lut3_I0_O)        0.332    94.206 r  alum/D_registers_q[7][3]_i_146/O
                         net (fo=1, routed)           0.000    94.206    alum/D_registers_q[7][3]_i_146_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.756 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.756    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.870 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.870    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.984 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.984    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.098 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    95.098    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.212 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.212    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.326 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.326    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.440 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.440    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.597 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.943    96.540    alum/temp_out0[3]
    SLICE_X36Y8          LUT3 (Prop_lut3_I0_O)        0.329    96.869 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    96.869    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.419 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    97.419    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.533 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    97.533    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.647 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    97.647    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.761 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.761    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.875 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.875    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.989 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.989    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.103 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.103    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.217 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    98.217    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.374 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.937    99.311    alum/temp_out0[2]
    SLICE_X34Y9          LUT3 (Prop_lut3_I0_O)        0.329    99.640 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    99.640    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.173 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000   100.173    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.290 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.290    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.407 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.407    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.524 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.524    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.641 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.641    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.758 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.758    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.875 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.875    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.992 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.992    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.149 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.049   102.198    alum/temp_out0[1]
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.332   102.530 r  alum/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.000   102.530    alum/D_registers_q[7][0]_i_71_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   103.063 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   103.063    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.180 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   103.180    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.297 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   103.297    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.414 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   103.414    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.531 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   103.531    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.648 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   103.648    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.765 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   103.765    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.882 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   103.882    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.039 f  alum/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           0.812   104.851    sm/temp_out0[0]
    SLICE_X35Y7          LUT5 (Prop_lut5_I4_O)        0.332   105.183 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   105.183    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X35Y7          MUXF7 (Prop_muxf7_I0_O)      0.212   105.395 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.308   105.703    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X36Y7          LUT6 (Prop_lut6_I0_O)        0.299   106.002 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.081   107.083    sm/M_alum_out[0]
    SLICE_X33Y4          LUT4 (Prop_lut4_I0_O)        0.150   107.233 f  sm/D_states_q[3]_i_8/O
                         net (fo=1, routed)           0.407   107.640    sm/D_states_q[3]_i_8_n_0
    SLICE_X33Y3          LUT6 (Prop_lut6_I5_O)        0.332   107.972 r  sm/D_states_q[3]_i_2/O
                         net (fo=3, routed)           0.987   108.959    sm/D_states_q[3]_i_2_n_0
    SLICE_X35Y3          LUT5 (Prop_lut5_I0_O)        0.152   109.111 r  sm/D_states_q[3]_rep_i_1/O
                         net (fo=1, routed)           0.383   109.494    sm/D_states_q[3]_rep_i_1_n_0
    SLICE_X35Y3          FDSE                                         r  sm/D_states_q_reg[3]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.444   115.960    sm/clk_IBUF_BUFG
    SLICE_X35Y3          FDSE                                         r  sm/D_states_q_reg[3]_rep/C
                         clock pessimism              0.187   116.147    
                         clock uncertainty           -0.035   116.112    
    SLICE_X35Y3          FDSE (Setup_fdse_C_D)       -0.269   115.843    sm/D_states_q_reg[3]_rep
  -------------------------------------------------------------------
                         required time                        115.843    
                         arrival time                        -109.494    
  -------------------------------------------------------------------
                         slack                                  6.349    

Slack (MET) :             6.582ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.937ns  (logic 60.867ns (58.562%)  route 43.070ns (41.438%))
  Logic Levels:           325  (CARRY4=287 LUT2=1 LUT3=28 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 116.009 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X37Y3          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDRE (Prop_fdre_C_Q)         0.456     5.605 f  sm/D_states_q_reg[6]/Q
                         net (fo=156, routed)         2.690     8.296    sm/D_states_q[6]
    SLICE_X41Y2          LUT3 (Prop_lut3_I2_O)        0.152     8.448 r  sm/D_states_q[6]_i_3/O
                         net (fo=2, routed)           0.634     9.082    sm/D_states_q[6]_i_3_n_0
    SLICE_X43Y4          LUT6 (Prop_lut6_I5_O)        0.332     9.414 f  sm/ram_reg_i_127/O
                         net (fo=2, routed)           0.653    10.067    sm/ram_reg_i_127_n_0
    SLICE_X45Y4          LUT6 (Prop_lut6_I3_O)        0.124    10.191 r  sm/ram_reg_i_96/O
                         net (fo=64, routed)          1.706    11.897    L_reg/M_sm_ra1[0]
    SLICE_X39Y32         LUT6 (Prop_lut6_I4_O)        0.124    12.021 r  L_reg/D_registers_q[7][31]_i_112/O
                         net (fo=2, routed)           1.007    13.028    L_reg/D_registers_q[7][31]_i_112_n_0
    SLICE_X43Y29         LUT3 (Prop_lut3_I2_O)        0.152    13.180 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=51, routed)          0.860    14.040    sm/M_alum_a[31]
    SLICE_X42Y24         LUT2 (Prop_lut2_I1_O)        0.326    14.366 r  sm/D_registers_q[7][31]_i_219/O
                         net (fo=1, routed)           0.000    14.366    alum/S[0]
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.879 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.009    14.888    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.005 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    15.005    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.122 r  alum/D_registers_q_reg[7][31]_i_200/CO[3]
                         net (fo=1, routed)           0.000    15.122    alum/D_registers_q_reg[7][31]_i_200_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.239 r  alum/D_registers_q_reg[7][31]_i_195/CO[3]
                         net (fo=1, routed)           0.000    15.239    alum/D_registers_q_reg[7][31]_i_195_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.356 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    15.356    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.473 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    15.473    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.590 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    15.590    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.707 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.707    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.961 r  alum/D_registers_q_reg[7][31]_i_83/CO[0]
                         net (fo=36, routed)          1.111    17.072    alum/temp_out0[31]
    SLICE_X35Y20         LUT3 (Prop_lut3_I0_O)        0.367    17.439 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    17.439    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.989 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.989    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.103 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    18.103    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.217 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.217    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.331 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.331    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.445 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.009    18.454    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.568 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.568    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.682 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.682    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.796 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.796    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.953 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.967    19.920    alum/temp_out0[30]
    SLICE_X29Y19         LUT3 (Prop_lut3_I0_O)        0.329    20.249 r  alum/D_registers_q[7][29]_i_71/O
                         net (fo=1, routed)           0.000    20.249    alum/D_registers_q[7][29]_i_71_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.799 r  alum/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    20.799    alum/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.913 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    20.913    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.027 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    21.027    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.141 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.141    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.255 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    21.255    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.369 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.009    21.378    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.492 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    21.492    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.606 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    21.606    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.763 r  alum/D_registers_q_reg[7][29]_i_16/CO[1]
                         net (fo=36, routed)          0.985    22.748    alum/temp_out0[29]
    SLICE_X37Y18         LUT3 (Prop_lut3_I0_O)        0.329    23.077 r  alum/D_registers_q[7][28]_i_62/O
                         net (fo=1, routed)           0.000    23.077    alum/D_registers_q[7][28]_i_62_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.627 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.627    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.741 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    23.741    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.855 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.855    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.969 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    23.969    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.083 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.083    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.197 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    24.197    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.311 r  alum/D_registers_q_reg[7][28]_i_20/CO[3]
                         net (fo=1, routed)           0.009    24.320    alum/D_registers_q_reg[7][28]_i_20_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.434 r  alum/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    24.434    alum/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.591 r  alum/D_registers_q_reg[7][28]_i_6/CO[1]
                         net (fo=36, routed)          1.087    25.678    alum/temp_out0[28]
    SLICE_X31Y14         LUT3 (Prop_lut3_I0_O)        0.329    26.007 r  alum/D_registers_q[7][27]_i_59/O
                         net (fo=1, routed)           0.000    26.007    alum/D_registers_q[7][27]_i_59_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.557 r  alum/D_registers_q_reg[7][27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    26.557    alum/D_registers_q_reg[7][27]_i_52_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.671 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.671    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.785 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.785    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.899 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.899    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.013 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.013    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.127 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.127    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.241 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.241    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.355 r  alum/D_registers_q_reg[7][27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.355    alum/D_registers_q_reg[7][27]_i_13_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.512 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.604    28.116    alum/temp_out0[27]
    SLICE_X32Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    28.901 r  alum/D_registers_q_reg[7][26]_i_59/CO[3]
                         net (fo=1, routed)           0.000    28.901    alum/D_registers_q_reg[7][26]_i_59_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.015 r  alum/D_registers_q_reg[7][26]_i_54/CO[3]
                         net (fo=1, routed)           0.000    29.015    alum/D_registers_q_reg[7][26]_i_54_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.129 r  alum/D_registers_q_reg[7][26]_i_49/CO[3]
                         net (fo=1, routed)           0.009    29.138    alum/D_registers_q_reg[7][26]_i_49_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.252 r  alum/D_registers_q_reg[7][26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    29.252    alum/D_registers_q_reg[7][26]_i_44_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.366 r  alum/D_registers_q_reg[7][26]_i_36/CO[3]
                         net (fo=1, routed)           0.000    29.366    alum/D_registers_q_reg[7][26]_i_36_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.480 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.480    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.594 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.594    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.708 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.708    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.865 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.926    30.792    alum/temp_out0[26]
    SLICE_X33Y22         LUT3 (Prop_lut3_I0_O)        0.329    31.121 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    31.121    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.671 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.671    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.785 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.785    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.899 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.009    31.908    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.022 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.022    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.136 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.136    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.250 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.250    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.364 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.364    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.478 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.478    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.635 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.959    33.594    alum/temp_out0[25]
    SLICE_X31Y23         LUT3 (Prop_lut3_I0_O)        0.329    33.923 r  alum/D_registers_q[7][24]_i_59/O
                         net (fo=1, routed)           0.000    33.923    alum/D_registers_q[7][24]_i_59_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.472 r  alum/D_registers_q_reg[7][24]_i_52/CO[3]
                         net (fo=1, routed)           0.000    34.472    alum/D_registers_q_reg[7][24]_i_52_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.586 r  alum/D_registers_q_reg[7][24]_i_47/CO[3]
                         net (fo=1, routed)           0.009    34.596    alum/D_registers_q_reg[7][24]_i_47_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.710 r  alum/D_registers_q_reg[7][24]_i_42/CO[3]
                         net (fo=1, routed)           0.000    34.710    alum/D_registers_q_reg[7][24]_i_42_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.824 r  alum/D_registers_q_reg[7][24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    34.824    alum/D_registers_q_reg[7][24]_i_37_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.938 r  alum/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.938    alum/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.052 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    35.052    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.166 r  alum/D_registers_q_reg[7][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    35.166    alum/D_registers_q_reg[7][24]_i_22_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.279 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.279    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.437 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.040    36.477    alum/temp_out0[24]
    SLICE_X30Y22         LUT3 (Prop_lut3_I0_O)        0.329    36.806 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.806    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.339 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    37.339    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.456 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.456    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.573 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.009    37.582    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.699 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.699    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.816 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.816    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.933 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.933    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.050 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.050    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.167 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.167    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.324 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.043    39.367    alum/temp_out0[23]
    SLICE_X36Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    40.155 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    40.155    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.269 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.009    40.278    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.392 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    40.392    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.506 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.506    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.620 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.620    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.734 r  alum/D_registers_q_reg[7][22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.734    alum/D_registers_q_reg[7][22]_i_20_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.848 r  alum/D_registers_q_reg[7][22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.848    alum/D_registers_q_reg[7][22]_i_15_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.962 r  alum/D_registers_q_reg[7][22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    40.962    alum/D_registers_q_reg[7][22]_i_11_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.119 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.906    42.025    alum/temp_out0[22]
    SLICE_X39Y23         LUT3 (Prop_lut3_I0_O)        0.329    42.354 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.354    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.904 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.904    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.018 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.009    43.027    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.141 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.141    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.255 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.255    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.369 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.369    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.483 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.483    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.597 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.597    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.711 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.711    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.868 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.896    44.763    alum/temp_out0[21]
    SLICE_X38Y23         LUT3 (Prop_lut3_I0_O)        0.329    45.092 r  alum/D_registers_q[7][20]_i_59/O
                         net (fo=1, routed)           0.000    45.092    alum/D_registers_q[7][20]_i_59_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.625 r  alum/D_registers_q_reg[7][20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    45.625    alum/D_registers_q_reg[7][20]_i_52_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.742 r  alum/D_registers_q_reg[7][20]_i_47/CO[3]
                         net (fo=1, routed)           0.009    45.751    alum/D_registers_q_reg[7][20]_i_47_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.868 r  alum/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    45.868    alum/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.985 r  alum/D_registers_q_reg[7][20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.985    alum/D_registers_q_reg[7][20]_i_37_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.102 r  alum/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    46.102    alum/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.219 r  alum/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    46.219    alum/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.336 r  alum/D_registers_q_reg[7][20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    46.336    alum/D_registers_q_reg[7][20]_i_20_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.453 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.453    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.610 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.149    47.759    alum/temp_out0[20]
    SLICE_X34Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    48.562 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.562    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.679 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.679    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.796 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.796    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.913 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.009    48.922    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.039 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.039    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.156 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.156    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.273 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.273    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.390 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.390    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.547 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.238    50.786    alum/temp_out0[19]
    SLICE_X38Y14         LUT3 (Prop_lut3_I0_O)        0.332    51.118 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    51.118    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.651 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.651    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.768 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.768    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.885 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.885    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.002 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.002    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.119 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.119    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.236 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.236    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.353 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.353    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.470 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.470    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.627 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.734    53.360    alum/temp_out0[18]
    SLICE_X43Y20         LUT3 (Prop_lut3_I0_O)        0.332    53.692 r  alum/D_registers_q[7][17]_i_52/O
                         net (fo=1, routed)           0.000    53.692    alum/D_registers_q[7][17]_i_52_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.242 r  alum/D_registers_q_reg[7][17]_i_45/CO[3]
                         net (fo=1, routed)           0.000    54.242    alum/D_registers_q_reg[7][17]_i_45_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.356 r  alum/D_registers_q_reg[7][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    54.356    alum/D_registers_q_reg[7][17]_i_40_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.470 r  alum/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.470    alum/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.584 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.584    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.698 r  alum/D_registers_q_reg[7][17]_i_25/CO[3]
                         net (fo=1, routed)           0.009    54.707    alum/D_registers_q_reg[7][17]_i_25_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.821 r  alum/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.821    alum/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.935 r  alum/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.935    alum/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.049 r  alum/D_registers_q_reg[7][17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    55.049    alum/D_registers_q_reg[7][17]_i_11_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.206 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.219    56.425    alum/temp_out0[17]
    SLICE_X48Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    57.210 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    57.210    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.324 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    57.324    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.438 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    57.438    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.552 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    57.552    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.666 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    57.666    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.780 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.009    57.789    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.903 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    57.903    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.017 r  alum/D_registers_q_reg[7][16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    58.017    alum/D_registers_q_reg[7][16]_i_12_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.174 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.000    59.173    alum/temp_out0[16]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.329    59.502 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.502    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.052 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    60.052    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.166 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.166    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.280 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.280    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.394 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.394    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.508 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.508    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.622 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.622    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.736 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.736    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.850 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.850    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.007 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.995    62.002    alum/temp_out0[15]
    SLICE_X50Y15         LUT3 (Prop_lut3_I0_O)        0.329    62.331 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.331    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.864 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.864    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.981 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.981    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.098 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.098    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.215 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.215    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.332 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.332    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.449 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.449    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.566 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.566    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.683 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.683    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.840 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.048    64.889    alum/temp_out0[14]
    SLICE_X46Y15         LUT3 (Prop_lut3_I0_O)        0.332    65.221 r  alum/D_registers_q[7][13]_i_58/O
                         net (fo=1, routed)           0.000    65.221    alum/D_registers_q[7][13]_i_58_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.754 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    65.754    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.871 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    65.871    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.988 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    65.988    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.105 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    66.105    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.222 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    66.222    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.339 r  alum/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    66.339    alum/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.456 r  alum/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    66.456    alum/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.573 r  alum/D_registers_q_reg[7][13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    66.573    alum/D_registers_q_reg[7][13]_i_11_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.730 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.306    68.036    alum/temp_out0[13]
    SLICE_X49Y14         LUT3 (Prop_lut3_I0_O)        0.332    68.368 r  alum/D_registers_q[7][12]_i_57/O
                         net (fo=1, routed)           0.000    68.368    alum/D_registers_q[7][12]_i_57_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.918 r  alum/D_registers_q_reg[7][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    68.918    alum/D_registers_q_reg[7][12]_i_50_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.032 r  alum/D_registers_q_reg[7][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    69.032    alum/D_registers_q_reg[7][12]_i_45_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.146 r  alum/D_registers_q_reg[7][12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    69.146    alum/D_registers_q_reg[7][12]_i_40_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.260 r  alum/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.260    alum/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.374 r  alum/D_registers_q_reg[7][12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    69.374    alum/D_registers_q_reg[7][12]_i_30_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.488 r  alum/D_registers_q_reg[7][12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    69.488    alum/D_registers_q_reg[7][12]_i_25_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.602 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    69.602    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.716 r  alum/D_registers_q_reg[7][12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    69.716    alum/D_registers_q_reg[7][12]_i_13_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.873 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.439    71.312    alum/temp_out0[12]
    SLICE_X47Y13         LUT3 (Prop_lut3_I0_O)        0.329    71.641 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    71.641    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.191 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    72.191    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.305 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    72.305    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.419 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    72.419    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.533 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    72.533    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.647 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    72.647    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.761 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.761    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.875 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.875    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.989 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.989    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.146 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.129    74.274    alum/temp_out0[11]
    SLICE_X32Y10         LUT3 (Prop_lut3_I0_O)        0.329    74.603 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    74.603    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.153 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    75.153    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.267 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    75.267    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.381 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.381    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.495 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    75.495    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.609 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    75.609    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.723 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    75.723    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.837 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.837    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.951 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.951    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.108 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.912    77.021    alum/temp_out0[10]
    SLICE_X33Y10         LUT3 (Prop_lut3_I0_O)        0.329    77.350 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    77.350    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.900 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.900    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.014 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.014    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.128 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.128    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.242 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.242    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.356 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.356    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.470 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    78.470    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.584 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.584    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.698 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.698    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.855 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.915    79.769    alum/temp_out0[9]
    SLICE_X40Y12         LUT3 (Prop_lut3_I0_O)        0.329    80.098 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    80.098    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.648 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.648    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.762 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    80.762    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.876 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.876    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.990 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.990    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.104 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    81.104    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.218 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.218    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.332 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.332    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.446 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.446    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.603 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.637    82.240    alum/temp_out0[8]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.329    82.569 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.569    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.119 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    83.119    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.233 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.233    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.347 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.347    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.461 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.461    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.575 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.575    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.689 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.009    83.698    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.812 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.812    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.926 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.926    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.083 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.125    85.208    alum/temp_out0[7]
    SLICE_X45Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    85.993 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.993    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.107 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    86.107    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.221 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    86.221    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.335 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.335    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.449 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.449    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.563 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.563    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.677 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.677    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.791 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.009    86.800    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.957 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.010    87.967    alum/temp_out0[6]
    SLICE_X44Y13         LUT3 (Prop_lut3_I0_O)        0.329    88.296 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.296    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.846 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.846    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.960 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.960    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.074 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    89.074    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.188 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.188    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.302 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.302    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.416 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.416    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.530 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.530    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.644 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.644    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.800 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.204    91.004    alum/temp_out0[5]
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.329    91.333 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    91.333    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.866 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.866    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.983 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.983    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.100 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    92.100    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.217 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.217    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.334 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.334    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.451 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.451    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.568 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.568    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.685 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.685    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.842 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.031    93.874    alum/temp_out0[4]
    SLICE_X39Y9          LUT3 (Prop_lut3_I0_O)        0.332    94.206 r  alum/D_registers_q[7][3]_i_146/O
                         net (fo=1, routed)           0.000    94.206    alum/D_registers_q[7][3]_i_146_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.756 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.756    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.870 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.870    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.984 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.984    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.098 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    95.098    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.212 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.212    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.326 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.326    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.440 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.440    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.597 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.943    96.540    alum/temp_out0[3]
    SLICE_X36Y8          LUT3 (Prop_lut3_I0_O)        0.329    96.869 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    96.869    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.419 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    97.419    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.533 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    97.533    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.647 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    97.647    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.761 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.761    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.875 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.875    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.989 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.989    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.103 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.103    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.217 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    98.217    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.374 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.937    99.311    alum/temp_out0[2]
    SLICE_X34Y9          LUT3 (Prop_lut3_I0_O)        0.329    99.640 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    99.640    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.173 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000   100.173    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.290 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.290    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.407 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.407    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.524 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.524    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.641 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.641    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.758 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.758    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.875 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.875    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.992 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.992    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.149 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.049   102.198    alum/temp_out0[1]
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.332   102.530 r  alum/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.000   102.530    alum/D_registers_q[7][0]_i_71_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   103.063 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   103.063    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.180 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   103.180    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.297 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   103.297    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.414 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   103.414    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.531 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   103.531    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.648 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   103.648    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.765 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   103.765    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.882 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   103.882    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.039 r  alum/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           0.812   104.851    sm/temp_out0[0]
    SLICE_X35Y7          LUT5 (Prop_lut5_I4_O)        0.332   105.183 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   105.183    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X35Y7          MUXF7 (Prop_muxf7_I0_O)      0.212   105.395 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.308   105.703    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X36Y7          LUT6 (Prop_lut6_I0_O)        0.299   106.002 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.504   106.506    sm/M_alum_out[0]
    SLICE_X35Y8          LUT6 (Prop_lut6_I0_O)        0.124   106.630 r  sm/ram_reg_i_75/O
                         net (fo=1, routed)           0.517   107.147    display/M_sm_bra[0]
    SLICE_X34Y8          LUT6 (Prop_lut6_I5_O)        0.124   107.271 r  display/ram_reg_i_33/O
                         net (fo=2, routed)           0.964   108.235    sm/override_address
    SLICE_X48Y3          LUT6 (Prop_lut6_I3_O)        0.124   108.359 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.727   109.086    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.494   116.009    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.259   116.269    
                         clock uncertainty           -0.035   116.234    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.668    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        115.668    
                         arrival time                        -109.086    
  -------------------------------------------------------------------
                         slack                                  6.582    

Slack (MET) :             6.633ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.248ns  (logic 60.832ns (58.353%)  route 43.417ns (41.647%))
  Logic Levels:           325  (CARRY4=287 LUT2=1 LUT3=28 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X37Y3          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDRE (Prop_fdre_C_Q)         0.456     5.605 f  sm/D_states_q_reg[6]/Q
                         net (fo=156, routed)         2.690     8.296    sm/D_states_q[6]
    SLICE_X41Y2          LUT3 (Prop_lut3_I2_O)        0.152     8.448 r  sm/D_states_q[6]_i_3/O
                         net (fo=2, routed)           0.634     9.082    sm/D_states_q[6]_i_3_n_0
    SLICE_X43Y4          LUT6 (Prop_lut6_I5_O)        0.332     9.414 f  sm/ram_reg_i_127/O
                         net (fo=2, routed)           0.653    10.067    sm/ram_reg_i_127_n_0
    SLICE_X45Y4          LUT6 (Prop_lut6_I3_O)        0.124    10.191 r  sm/ram_reg_i_96/O
                         net (fo=64, routed)          1.706    11.897    L_reg/M_sm_ra1[0]
    SLICE_X39Y32         LUT6 (Prop_lut6_I4_O)        0.124    12.021 r  L_reg/D_registers_q[7][31]_i_112/O
                         net (fo=2, routed)           1.007    13.028    L_reg/D_registers_q[7][31]_i_112_n_0
    SLICE_X43Y29         LUT3 (Prop_lut3_I2_O)        0.152    13.180 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=51, routed)          0.860    14.040    sm/M_alum_a[31]
    SLICE_X42Y24         LUT2 (Prop_lut2_I1_O)        0.326    14.366 r  sm/D_registers_q[7][31]_i_219/O
                         net (fo=1, routed)           0.000    14.366    alum/S[0]
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.879 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.009    14.888    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.005 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    15.005    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.122 r  alum/D_registers_q_reg[7][31]_i_200/CO[3]
                         net (fo=1, routed)           0.000    15.122    alum/D_registers_q_reg[7][31]_i_200_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.239 r  alum/D_registers_q_reg[7][31]_i_195/CO[3]
                         net (fo=1, routed)           0.000    15.239    alum/D_registers_q_reg[7][31]_i_195_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.356 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    15.356    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.473 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    15.473    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.590 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    15.590    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.707 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.707    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.961 r  alum/D_registers_q_reg[7][31]_i_83/CO[0]
                         net (fo=36, routed)          1.111    17.072    alum/temp_out0[31]
    SLICE_X35Y20         LUT3 (Prop_lut3_I0_O)        0.367    17.439 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    17.439    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.989 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.989    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.103 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    18.103    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.217 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.217    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.331 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.331    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.445 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.009    18.454    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.568 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.568    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.682 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.682    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.796 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.796    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.953 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.967    19.920    alum/temp_out0[30]
    SLICE_X29Y19         LUT3 (Prop_lut3_I0_O)        0.329    20.249 r  alum/D_registers_q[7][29]_i_71/O
                         net (fo=1, routed)           0.000    20.249    alum/D_registers_q[7][29]_i_71_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.799 r  alum/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    20.799    alum/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.913 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    20.913    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.027 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    21.027    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.141 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.141    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.255 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    21.255    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.369 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.009    21.378    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.492 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    21.492    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.606 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    21.606    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.763 r  alum/D_registers_q_reg[7][29]_i_16/CO[1]
                         net (fo=36, routed)          0.985    22.748    alum/temp_out0[29]
    SLICE_X37Y18         LUT3 (Prop_lut3_I0_O)        0.329    23.077 r  alum/D_registers_q[7][28]_i_62/O
                         net (fo=1, routed)           0.000    23.077    alum/D_registers_q[7][28]_i_62_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.627 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.627    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.741 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    23.741    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.855 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.855    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.969 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    23.969    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.083 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.083    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.197 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    24.197    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.311 r  alum/D_registers_q_reg[7][28]_i_20/CO[3]
                         net (fo=1, routed)           0.009    24.320    alum/D_registers_q_reg[7][28]_i_20_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.434 r  alum/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    24.434    alum/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.591 r  alum/D_registers_q_reg[7][28]_i_6/CO[1]
                         net (fo=36, routed)          1.087    25.678    alum/temp_out0[28]
    SLICE_X31Y14         LUT3 (Prop_lut3_I0_O)        0.329    26.007 r  alum/D_registers_q[7][27]_i_59/O
                         net (fo=1, routed)           0.000    26.007    alum/D_registers_q[7][27]_i_59_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.557 r  alum/D_registers_q_reg[7][27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    26.557    alum/D_registers_q_reg[7][27]_i_52_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.671 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.671    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.785 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.785    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.899 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.899    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.013 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.013    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.127 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.127    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.241 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.241    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.355 r  alum/D_registers_q_reg[7][27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.355    alum/D_registers_q_reg[7][27]_i_13_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.512 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.604    28.116    alum/temp_out0[27]
    SLICE_X32Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    28.901 r  alum/D_registers_q_reg[7][26]_i_59/CO[3]
                         net (fo=1, routed)           0.000    28.901    alum/D_registers_q_reg[7][26]_i_59_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.015 r  alum/D_registers_q_reg[7][26]_i_54/CO[3]
                         net (fo=1, routed)           0.000    29.015    alum/D_registers_q_reg[7][26]_i_54_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.129 r  alum/D_registers_q_reg[7][26]_i_49/CO[3]
                         net (fo=1, routed)           0.009    29.138    alum/D_registers_q_reg[7][26]_i_49_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.252 r  alum/D_registers_q_reg[7][26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    29.252    alum/D_registers_q_reg[7][26]_i_44_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.366 r  alum/D_registers_q_reg[7][26]_i_36/CO[3]
                         net (fo=1, routed)           0.000    29.366    alum/D_registers_q_reg[7][26]_i_36_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.480 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.480    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.594 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.594    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.708 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.708    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.865 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.926    30.792    alum/temp_out0[26]
    SLICE_X33Y22         LUT3 (Prop_lut3_I0_O)        0.329    31.121 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    31.121    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.671 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.671    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.785 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.785    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.899 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.009    31.908    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.022 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.022    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.136 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.136    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.250 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.250    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.364 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.364    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.478 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.478    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.635 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.959    33.594    alum/temp_out0[25]
    SLICE_X31Y23         LUT3 (Prop_lut3_I0_O)        0.329    33.923 r  alum/D_registers_q[7][24]_i_59/O
                         net (fo=1, routed)           0.000    33.923    alum/D_registers_q[7][24]_i_59_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.472 r  alum/D_registers_q_reg[7][24]_i_52/CO[3]
                         net (fo=1, routed)           0.000    34.472    alum/D_registers_q_reg[7][24]_i_52_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.586 r  alum/D_registers_q_reg[7][24]_i_47/CO[3]
                         net (fo=1, routed)           0.009    34.596    alum/D_registers_q_reg[7][24]_i_47_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.710 r  alum/D_registers_q_reg[7][24]_i_42/CO[3]
                         net (fo=1, routed)           0.000    34.710    alum/D_registers_q_reg[7][24]_i_42_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.824 r  alum/D_registers_q_reg[7][24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    34.824    alum/D_registers_q_reg[7][24]_i_37_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.938 r  alum/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.938    alum/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.052 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    35.052    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.166 r  alum/D_registers_q_reg[7][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    35.166    alum/D_registers_q_reg[7][24]_i_22_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.279 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.279    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.437 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.040    36.477    alum/temp_out0[24]
    SLICE_X30Y22         LUT3 (Prop_lut3_I0_O)        0.329    36.806 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.806    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.339 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    37.339    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.456 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.456    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.573 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.009    37.582    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.699 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.699    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.816 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.816    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.933 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.933    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.050 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.050    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.167 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.167    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.324 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.043    39.367    alum/temp_out0[23]
    SLICE_X36Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    40.155 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    40.155    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.269 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.009    40.278    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.392 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    40.392    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.506 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.506    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.620 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.620    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.734 r  alum/D_registers_q_reg[7][22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.734    alum/D_registers_q_reg[7][22]_i_20_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.848 r  alum/D_registers_q_reg[7][22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.848    alum/D_registers_q_reg[7][22]_i_15_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.962 r  alum/D_registers_q_reg[7][22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    40.962    alum/D_registers_q_reg[7][22]_i_11_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.119 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.906    42.025    alum/temp_out0[22]
    SLICE_X39Y23         LUT3 (Prop_lut3_I0_O)        0.329    42.354 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.354    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.904 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.904    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.018 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.009    43.027    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.141 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.141    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.255 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.255    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.369 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.369    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.483 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.483    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.597 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.597    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.711 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.711    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.868 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.896    44.763    alum/temp_out0[21]
    SLICE_X38Y23         LUT3 (Prop_lut3_I0_O)        0.329    45.092 r  alum/D_registers_q[7][20]_i_59/O
                         net (fo=1, routed)           0.000    45.092    alum/D_registers_q[7][20]_i_59_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.625 r  alum/D_registers_q_reg[7][20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    45.625    alum/D_registers_q_reg[7][20]_i_52_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.742 r  alum/D_registers_q_reg[7][20]_i_47/CO[3]
                         net (fo=1, routed)           0.009    45.751    alum/D_registers_q_reg[7][20]_i_47_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.868 r  alum/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    45.868    alum/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.985 r  alum/D_registers_q_reg[7][20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.985    alum/D_registers_q_reg[7][20]_i_37_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.102 r  alum/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    46.102    alum/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.219 r  alum/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    46.219    alum/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.336 r  alum/D_registers_q_reg[7][20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    46.336    alum/D_registers_q_reg[7][20]_i_20_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.453 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.453    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.610 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.149    47.759    alum/temp_out0[20]
    SLICE_X34Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    48.562 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.562    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.679 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.679    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.796 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.796    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.913 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.009    48.922    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.039 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.039    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.156 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.156    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.273 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.273    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.390 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.390    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.547 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.238    50.786    alum/temp_out0[19]
    SLICE_X38Y14         LUT3 (Prop_lut3_I0_O)        0.332    51.118 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    51.118    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.651 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.651    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.768 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.768    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.885 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.885    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.002 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.002    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.119 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.119    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.236 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.236    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.353 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.353    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.470 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.470    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.627 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.734    53.360    alum/temp_out0[18]
    SLICE_X43Y20         LUT3 (Prop_lut3_I0_O)        0.332    53.692 r  alum/D_registers_q[7][17]_i_52/O
                         net (fo=1, routed)           0.000    53.692    alum/D_registers_q[7][17]_i_52_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.242 r  alum/D_registers_q_reg[7][17]_i_45/CO[3]
                         net (fo=1, routed)           0.000    54.242    alum/D_registers_q_reg[7][17]_i_45_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.356 r  alum/D_registers_q_reg[7][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    54.356    alum/D_registers_q_reg[7][17]_i_40_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.470 r  alum/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.470    alum/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.584 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.584    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.698 r  alum/D_registers_q_reg[7][17]_i_25/CO[3]
                         net (fo=1, routed)           0.009    54.707    alum/D_registers_q_reg[7][17]_i_25_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.821 r  alum/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.821    alum/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.935 r  alum/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.935    alum/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.049 r  alum/D_registers_q_reg[7][17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    55.049    alum/D_registers_q_reg[7][17]_i_11_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.206 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.219    56.425    alum/temp_out0[17]
    SLICE_X48Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    57.210 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    57.210    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.324 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    57.324    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.438 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    57.438    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.552 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    57.552    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.666 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    57.666    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.780 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.009    57.789    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.903 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    57.903    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.017 r  alum/D_registers_q_reg[7][16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    58.017    alum/D_registers_q_reg[7][16]_i_12_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.174 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.000    59.173    alum/temp_out0[16]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.329    59.502 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.502    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.052 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    60.052    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.166 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.166    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.280 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.280    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.394 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.394    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.508 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.508    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.622 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.622    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.736 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.736    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.850 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.850    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.007 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.995    62.002    alum/temp_out0[15]
    SLICE_X50Y15         LUT3 (Prop_lut3_I0_O)        0.329    62.331 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.331    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.864 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.864    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.981 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.981    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.098 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.098    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.215 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.215    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.332 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.332    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.449 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.449    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.566 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.566    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.683 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.683    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.840 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.048    64.889    alum/temp_out0[14]
    SLICE_X46Y15         LUT3 (Prop_lut3_I0_O)        0.332    65.221 r  alum/D_registers_q[7][13]_i_58/O
                         net (fo=1, routed)           0.000    65.221    alum/D_registers_q[7][13]_i_58_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.754 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    65.754    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.871 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    65.871    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.988 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    65.988    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.105 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    66.105    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.222 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    66.222    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.339 r  alum/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    66.339    alum/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.456 r  alum/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    66.456    alum/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.573 r  alum/D_registers_q_reg[7][13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    66.573    alum/D_registers_q_reg[7][13]_i_11_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.730 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.306    68.036    alum/temp_out0[13]
    SLICE_X49Y14         LUT3 (Prop_lut3_I0_O)        0.332    68.368 r  alum/D_registers_q[7][12]_i_57/O
                         net (fo=1, routed)           0.000    68.368    alum/D_registers_q[7][12]_i_57_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.918 r  alum/D_registers_q_reg[7][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    68.918    alum/D_registers_q_reg[7][12]_i_50_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.032 r  alum/D_registers_q_reg[7][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    69.032    alum/D_registers_q_reg[7][12]_i_45_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.146 r  alum/D_registers_q_reg[7][12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    69.146    alum/D_registers_q_reg[7][12]_i_40_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.260 r  alum/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.260    alum/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.374 r  alum/D_registers_q_reg[7][12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    69.374    alum/D_registers_q_reg[7][12]_i_30_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.488 r  alum/D_registers_q_reg[7][12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    69.488    alum/D_registers_q_reg[7][12]_i_25_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.602 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    69.602    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.716 r  alum/D_registers_q_reg[7][12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    69.716    alum/D_registers_q_reg[7][12]_i_13_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.873 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.439    71.312    alum/temp_out0[12]
    SLICE_X47Y13         LUT3 (Prop_lut3_I0_O)        0.329    71.641 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    71.641    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.191 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    72.191    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.305 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    72.305    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.419 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    72.419    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.533 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    72.533    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.647 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    72.647    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.761 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.761    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.875 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.875    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.989 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.989    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.146 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.129    74.274    alum/temp_out0[11]
    SLICE_X32Y10         LUT3 (Prop_lut3_I0_O)        0.329    74.603 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    74.603    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.153 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    75.153    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.267 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    75.267    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.381 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.381    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.495 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    75.495    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.609 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    75.609    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.723 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    75.723    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.837 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.837    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.951 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.951    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.108 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.912    77.021    alum/temp_out0[10]
    SLICE_X33Y10         LUT3 (Prop_lut3_I0_O)        0.329    77.350 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    77.350    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.900 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.900    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.014 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.014    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.128 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.128    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.242 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.242    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.356 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.356    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.470 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    78.470    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.584 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.584    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.698 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.698    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.855 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.915    79.769    alum/temp_out0[9]
    SLICE_X40Y12         LUT3 (Prop_lut3_I0_O)        0.329    80.098 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    80.098    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.648 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.648    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.762 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    80.762    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.876 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.876    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.990 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.990    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.104 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    81.104    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.218 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.218    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.332 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.332    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.446 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.446    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.603 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.637    82.240    alum/temp_out0[8]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.329    82.569 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.569    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.119 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    83.119    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.233 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.233    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.347 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.347    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.461 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.461    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.575 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.575    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.689 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.009    83.698    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.812 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.812    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.926 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.926    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.083 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.125    85.208    alum/temp_out0[7]
    SLICE_X45Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    85.993 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.993    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.107 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    86.107    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.221 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    86.221    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.335 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.335    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.449 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.449    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.563 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.563    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.677 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.677    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.791 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.009    86.800    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.957 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.010    87.967    alum/temp_out0[6]
    SLICE_X44Y13         LUT3 (Prop_lut3_I0_O)        0.329    88.296 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.296    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.846 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.846    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.960 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.960    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.074 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    89.074    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.188 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.188    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.302 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.302    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.416 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.416    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.530 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.530    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.644 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.644    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.800 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.204    91.004    alum/temp_out0[5]
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.329    91.333 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    91.333    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.866 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.866    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.983 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.983    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.100 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    92.100    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.217 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.217    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.334 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.334    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.451 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.451    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.568 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.568    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.685 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.685    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.842 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.031    93.874    alum/temp_out0[4]
    SLICE_X39Y9          LUT3 (Prop_lut3_I0_O)        0.332    94.206 r  alum/D_registers_q[7][3]_i_146/O
                         net (fo=1, routed)           0.000    94.206    alum/D_registers_q[7][3]_i_146_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.756 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.756    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.870 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.870    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.984 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.984    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.098 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    95.098    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.212 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.212    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.326 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.326    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.440 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.440    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.597 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.943    96.540    alum/temp_out0[3]
    SLICE_X36Y8          LUT3 (Prop_lut3_I0_O)        0.329    96.869 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    96.869    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.419 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    97.419    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.533 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    97.533    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.647 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    97.647    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.761 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.761    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.875 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.875    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.989 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.989    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.103 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.103    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.217 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    98.217    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.374 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.937    99.311    alum/temp_out0[2]
    SLICE_X34Y9          LUT3 (Prop_lut3_I0_O)        0.329    99.640 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    99.640    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.173 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000   100.173    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.290 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.290    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.407 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.407    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.524 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.524    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.641 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.641    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.758 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.758    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.875 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.875    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.992 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.992    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.149 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.049   102.198    alum/temp_out0[1]
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.332   102.530 r  alum/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.000   102.530    alum/D_registers_q[7][0]_i_71_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   103.063 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   103.063    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.180 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   103.180    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.297 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   103.297    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.414 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   103.414    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.531 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   103.531    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.648 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   103.648    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.765 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   103.765    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.882 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   103.882    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.039 r  alum/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           0.812   104.851    sm/temp_out0[0]
    SLICE_X35Y7          LUT5 (Prop_lut5_I4_O)        0.332   105.183 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.595   105.778    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X36Y7          LUT4 (Prop_lut4_I1_O)        0.150   105.928 r  sm/D_states_q[3]_i_26/O
                         net (fo=2, routed)           0.455   106.383    sm/D_states_q[3]_i_26_n_0
    SLICE_X36Y7          LUT6 (Prop_lut6_I5_O)        0.326   106.709 r  sm/D_states_q[3]_i_20/O
                         net (fo=1, routed)           0.436   107.145    sm/D_states_q[3]_i_20_n_0
    SLICE_X37Y6          LUT6 (Prop_lut6_I2_O)        0.124   107.269 r  sm/D_states_q[3]_i_13/O
                         net (fo=1, routed)           0.649   107.918    sm/D_states_q[3]_i_13_n_0
    SLICE_X35Y6          LUT6 (Prop_lut6_I0_O)        0.124   108.042 r  sm/D_states_q[3]_i_4/O
                         net (fo=3, routed)           0.697   108.739    sm/D_states_q[3]_i_4_n_0
    SLICE_X35Y3          LUT5 (Prop_lut5_I4_O)        0.124   108.863 r  sm/D_states_q[3]_i_1/O
                         net (fo=1, routed)           0.535   109.398    sm/D_states_d__0[3]
    SLICE_X35Y3          FDSE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.444   115.960    sm/clk_IBUF_BUFG
    SLICE_X35Y3          FDSE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.187   116.147    
                         clock uncertainty           -0.035   116.112    
    SLICE_X35Y3          FDSE (Setup_fdse_C_D)       -0.081   116.031    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        116.031    
                         arrival time                        -109.398    
  -------------------------------------------------------------------
                         slack                                  6.633    

Slack (MET) :             6.641ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.264ns  (logic 61.101ns (58.602%)  route 43.163ns (41.398%))
  Logic Levels:           325  (CARRY4=287 LUT2=1 LUT3=28 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X37Y3          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDRE (Prop_fdre_C_Q)         0.456     5.605 f  sm/D_states_q_reg[6]/Q
                         net (fo=156, routed)         2.690     8.296    sm/D_states_q[6]
    SLICE_X41Y2          LUT3 (Prop_lut3_I2_O)        0.152     8.448 r  sm/D_states_q[6]_i_3/O
                         net (fo=2, routed)           0.634     9.082    sm/D_states_q[6]_i_3_n_0
    SLICE_X43Y4          LUT6 (Prop_lut6_I5_O)        0.332     9.414 f  sm/ram_reg_i_127/O
                         net (fo=2, routed)           0.653    10.067    sm/ram_reg_i_127_n_0
    SLICE_X45Y4          LUT6 (Prop_lut6_I3_O)        0.124    10.191 r  sm/ram_reg_i_96/O
                         net (fo=64, routed)          1.706    11.897    L_reg/M_sm_ra1[0]
    SLICE_X39Y32         LUT6 (Prop_lut6_I4_O)        0.124    12.021 r  L_reg/D_registers_q[7][31]_i_112/O
                         net (fo=2, routed)           1.007    13.028    L_reg/D_registers_q[7][31]_i_112_n_0
    SLICE_X43Y29         LUT3 (Prop_lut3_I2_O)        0.152    13.180 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=51, routed)          0.860    14.040    sm/M_alum_a[31]
    SLICE_X42Y24         LUT2 (Prop_lut2_I1_O)        0.326    14.366 r  sm/D_registers_q[7][31]_i_219/O
                         net (fo=1, routed)           0.000    14.366    alum/S[0]
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.879 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.009    14.888    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.005 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    15.005    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.122 r  alum/D_registers_q_reg[7][31]_i_200/CO[3]
                         net (fo=1, routed)           0.000    15.122    alum/D_registers_q_reg[7][31]_i_200_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.239 r  alum/D_registers_q_reg[7][31]_i_195/CO[3]
                         net (fo=1, routed)           0.000    15.239    alum/D_registers_q_reg[7][31]_i_195_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.356 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    15.356    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.473 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    15.473    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.590 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    15.590    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.707 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.707    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.961 r  alum/D_registers_q_reg[7][31]_i_83/CO[0]
                         net (fo=36, routed)          1.111    17.072    alum/temp_out0[31]
    SLICE_X35Y20         LUT3 (Prop_lut3_I0_O)        0.367    17.439 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    17.439    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.989 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.989    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.103 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    18.103    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.217 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.217    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.331 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.331    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.445 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.009    18.454    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.568 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.568    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.682 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.682    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.796 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.796    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.953 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.967    19.920    alum/temp_out0[30]
    SLICE_X29Y19         LUT3 (Prop_lut3_I0_O)        0.329    20.249 r  alum/D_registers_q[7][29]_i_71/O
                         net (fo=1, routed)           0.000    20.249    alum/D_registers_q[7][29]_i_71_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.799 r  alum/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    20.799    alum/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.913 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    20.913    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.027 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    21.027    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.141 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.141    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.255 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    21.255    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.369 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.009    21.378    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.492 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    21.492    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.606 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    21.606    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.763 r  alum/D_registers_q_reg[7][29]_i_16/CO[1]
                         net (fo=36, routed)          0.985    22.748    alum/temp_out0[29]
    SLICE_X37Y18         LUT3 (Prop_lut3_I0_O)        0.329    23.077 r  alum/D_registers_q[7][28]_i_62/O
                         net (fo=1, routed)           0.000    23.077    alum/D_registers_q[7][28]_i_62_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.627 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.627    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.741 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    23.741    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.855 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.855    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.969 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    23.969    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.083 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.083    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.197 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    24.197    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.311 r  alum/D_registers_q_reg[7][28]_i_20/CO[3]
                         net (fo=1, routed)           0.009    24.320    alum/D_registers_q_reg[7][28]_i_20_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.434 r  alum/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    24.434    alum/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.591 r  alum/D_registers_q_reg[7][28]_i_6/CO[1]
                         net (fo=36, routed)          1.087    25.678    alum/temp_out0[28]
    SLICE_X31Y14         LUT3 (Prop_lut3_I0_O)        0.329    26.007 r  alum/D_registers_q[7][27]_i_59/O
                         net (fo=1, routed)           0.000    26.007    alum/D_registers_q[7][27]_i_59_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.557 r  alum/D_registers_q_reg[7][27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    26.557    alum/D_registers_q_reg[7][27]_i_52_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.671 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.671    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.785 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.785    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.899 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.899    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.013 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.013    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.127 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.127    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.241 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.241    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.355 r  alum/D_registers_q_reg[7][27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.355    alum/D_registers_q_reg[7][27]_i_13_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.512 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.604    28.116    alum/temp_out0[27]
    SLICE_X32Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    28.901 r  alum/D_registers_q_reg[7][26]_i_59/CO[3]
                         net (fo=1, routed)           0.000    28.901    alum/D_registers_q_reg[7][26]_i_59_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.015 r  alum/D_registers_q_reg[7][26]_i_54/CO[3]
                         net (fo=1, routed)           0.000    29.015    alum/D_registers_q_reg[7][26]_i_54_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.129 r  alum/D_registers_q_reg[7][26]_i_49/CO[3]
                         net (fo=1, routed)           0.009    29.138    alum/D_registers_q_reg[7][26]_i_49_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.252 r  alum/D_registers_q_reg[7][26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    29.252    alum/D_registers_q_reg[7][26]_i_44_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.366 r  alum/D_registers_q_reg[7][26]_i_36/CO[3]
                         net (fo=1, routed)           0.000    29.366    alum/D_registers_q_reg[7][26]_i_36_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.480 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.480    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.594 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.594    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.708 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.708    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.865 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.926    30.792    alum/temp_out0[26]
    SLICE_X33Y22         LUT3 (Prop_lut3_I0_O)        0.329    31.121 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    31.121    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.671 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.671    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.785 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.785    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.899 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.009    31.908    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.022 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.022    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.136 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.136    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.250 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.250    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.364 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.364    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.478 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.478    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.635 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.959    33.594    alum/temp_out0[25]
    SLICE_X31Y23         LUT3 (Prop_lut3_I0_O)        0.329    33.923 r  alum/D_registers_q[7][24]_i_59/O
                         net (fo=1, routed)           0.000    33.923    alum/D_registers_q[7][24]_i_59_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.472 r  alum/D_registers_q_reg[7][24]_i_52/CO[3]
                         net (fo=1, routed)           0.000    34.472    alum/D_registers_q_reg[7][24]_i_52_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.586 r  alum/D_registers_q_reg[7][24]_i_47/CO[3]
                         net (fo=1, routed)           0.009    34.596    alum/D_registers_q_reg[7][24]_i_47_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.710 r  alum/D_registers_q_reg[7][24]_i_42/CO[3]
                         net (fo=1, routed)           0.000    34.710    alum/D_registers_q_reg[7][24]_i_42_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.824 r  alum/D_registers_q_reg[7][24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    34.824    alum/D_registers_q_reg[7][24]_i_37_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.938 r  alum/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.938    alum/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.052 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    35.052    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.166 r  alum/D_registers_q_reg[7][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    35.166    alum/D_registers_q_reg[7][24]_i_22_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.279 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.279    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.437 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.040    36.477    alum/temp_out0[24]
    SLICE_X30Y22         LUT3 (Prop_lut3_I0_O)        0.329    36.806 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.806    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.339 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    37.339    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.456 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.456    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.573 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.009    37.582    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.699 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.699    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.816 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.816    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.933 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.933    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.050 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.050    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.167 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.167    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.324 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.043    39.367    alum/temp_out0[23]
    SLICE_X36Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    40.155 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    40.155    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.269 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.009    40.278    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.392 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    40.392    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.506 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.506    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.620 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.620    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.734 r  alum/D_registers_q_reg[7][22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.734    alum/D_registers_q_reg[7][22]_i_20_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.848 r  alum/D_registers_q_reg[7][22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.848    alum/D_registers_q_reg[7][22]_i_15_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.962 r  alum/D_registers_q_reg[7][22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    40.962    alum/D_registers_q_reg[7][22]_i_11_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.119 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.906    42.025    alum/temp_out0[22]
    SLICE_X39Y23         LUT3 (Prop_lut3_I0_O)        0.329    42.354 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.354    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.904 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.904    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.018 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.009    43.027    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.141 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.141    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.255 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.255    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.369 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.369    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.483 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.483    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.597 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.597    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.711 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.711    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.868 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.896    44.763    alum/temp_out0[21]
    SLICE_X38Y23         LUT3 (Prop_lut3_I0_O)        0.329    45.092 r  alum/D_registers_q[7][20]_i_59/O
                         net (fo=1, routed)           0.000    45.092    alum/D_registers_q[7][20]_i_59_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.625 r  alum/D_registers_q_reg[7][20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    45.625    alum/D_registers_q_reg[7][20]_i_52_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.742 r  alum/D_registers_q_reg[7][20]_i_47/CO[3]
                         net (fo=1, routed)           0.009    45.751    alum/D_registers_q_reg[7][20]_i_47_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.868 r  alum/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    45.868    alum/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.985 r  alum/D_registers_q_reg[7][20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.985    alum/D_registers_q_reg[7][20]_i_37_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.102 r  alum/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    46.102    alum/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.219 r  alum/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    46.219    alum/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.336 r  alum/D_registers_q_reg[7][20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    46.336    alum/D_registers_q_reg[7][20]_i_20_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.453 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.453    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.610 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.149    47.759    alum/temp_out0[20]
    SLICE_X34Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    48.562 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.562    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.679 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.679    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.796 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.796    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.913 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.009    48.922    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.039 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.039    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.156 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.156    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.273 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.273    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.390 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.390    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.547 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.238    50.786    alum/temp_out0[19]
    SLICE_X38Y14         LUT3 (Prop_lut3_I0_O)        0.332    51.118 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    51.118    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.651 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.651    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.768 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.768    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.885 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.885    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.002 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.002    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.119 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.119    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.236 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.236    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.353 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.353    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.470 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.470    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.627 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.734    53.360    alum/temp_out0[18]
    SLICE_X43Y20         LUT3 (Prop_lut3_I0_O)        0.332    53.692 r  alum/D_registers_q[7][17]_i_52/O
                         net (fo=1, routed)           0.000    53.692    alum/D_registers_q[7][17]_i_52_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.242 r  alum/D_registers_q_reg[7][17]_i_45/CO[3]
                         net (fo=1, routed)           0.000    54.242    alum/D_registers_q_reg[7][17]_i_45_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.356 r  alum/D_registers_q_reg[7][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    54.356    alum/D_registers_q_reg[7][17]_i_40_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.470 r  alum/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.470    alum/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.584 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.584    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.698 r  alum/D_registers_q_reg[7][17]_i_25/CO[3]
                         net (fo=1, routed)           0.009    54.707    alum/D_registers_q_reg[7][17]_i_25_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.821 r  alum/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.821    alum/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.935 r  alum/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.935    alum/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.049 r  alum/D_registers_q_reg[7][17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    55.049    alum/D_registers_q_reg[7][17]_i_11_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.206 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.219    56.425    alum/temp_out0[17]
    SLICE_X48Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    57.210 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    57.210    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.324 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    57.324    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.438 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    57.438    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.552 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    57.552    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.666 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    57.666    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.780 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.009    57.789    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.903 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    57.903    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.017 r  alum/D_registers_q_reg[7][16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    58.017    alum/D_registers_q_reg[7][16]_i_12_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.174 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.000    59.173    alum/temp_out0[16]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.329    59.502 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.502    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.052 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    60.052    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.166 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.166    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.280 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.280    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.394 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.394    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.508 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.508    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.622 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.622    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.736 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.736    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.850 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.850    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.007 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.995    62.002    alum/temp_out0[15]
    SLICE_X50Y15         LUT3 (Prop_lut3_I0_O)        0.329    62.331 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.331    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.864 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.864    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.981 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.981    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.098 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.098    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.215 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.215    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.332 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.332    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.449 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.449    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.566 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.566    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.683 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.683    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.840 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.048    64.889    alum/temp_out0[14]
    SLICE_X46Y15         LUT3 (Prop_lut3_I0_O)        0.332    65.221 r  alum/D_registers_q[7][13]_i_58/O
                         net (fo=1, routed)           0.000    65.221    alum/D_registers_q[7][13]_i_58_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.754 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    65.754    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.871 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    65.871    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.988 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    65.988    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.105 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    66.105    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.222 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    66.222    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.339 r  alum/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    66.339    alum/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.456 r  alum/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    66.456    alum/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.573 r  alum/D_registers_q_reg[7][13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    66.573    alum/D_registers_q_reg[7][13]_i_11_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.730 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.306    68.036    alum/temp_out0[13]
    SLICE_X49Y14         LUT3 (Prop_lut3_I0_O)        0.332    68.368 r  alum/D_registers_q[7][12]_i_57/O
                         net (fo=1, routed)           0.000    68.368    alum/D_registers_q[7][12]_i_57_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.918 r  alum/D_registers_q_reg[7][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    68.918    alum/D_registers_q_reg[7][12]_i_50_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.032 r  alum/D_registers_q_reg[7][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    69.032    alum/D_registers_q_reg[7][12]_i_45_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.146 r  alum/D_registers_q_reg[7][12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    69.146    alum/D_registers_q_reg[7][12]_i_40_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.260 r  alum/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.260    alum/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.374 r  alum/D_registers_q_reg[7][12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    69.374    alum/D_registers_q_reg[7][12]_i_30_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.488 r  alum/D_registers_q_reg[7][12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    69.488    alum/D_registers_q_reg[7][12]_i_25_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.602 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    69.602    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.716 r  alum/D_registers_q_reg[7][12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    69.716    alum/D_registers_q_reg[7][12]_i_13_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.873 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.439    71.312    alum/temp_out0[12]
    SLICE_X47Y13         LUT3 (Prop_lut3_I0_O)        0.329    71.641 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    71.641    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.191 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    72.191    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.305 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    72.305    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.419 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    72.419    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.533 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    72.533    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.647 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    72.647    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.761 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.761    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.875 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.875    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.989 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.989    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.146 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.129    74.274    alum/temp_out0[11]
    SLICE_X32Y10         LUT3 (Prop_lut3_I0_O)        0.329    74.603 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    74.603    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.153 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    75.153    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.267 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    75.267    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.381 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.381    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.495 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    75.495    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.609 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    75.609    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.723 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    75.723    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.837 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.837    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.951 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.951    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.108 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.912    77.021    alum/temp_out0[10]
    SLICE_X33Y10         LUT3 (Prop_lut3_I0_O)        0.329    77.350 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    77.350    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.900 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.900    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.014 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.014    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.128 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.128    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.242 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.242    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.356 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.356    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.470 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    78.470    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.584 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.584    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.698 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.698    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.855 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.915    79.769    alum/temp_out0[9]
    SLICE_X40Y12         LUT3 (Prop_lut3_I0_O)        0.329    80.098 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    80.098    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.648 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.648    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.762 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    80.762    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.876 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.876    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.990 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.990    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.104 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    81.104    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.218 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.218    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.332 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.332    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.446 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.446    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.603 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.637    82.240    alum/temp_out0[8]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.329    82.569 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.569    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.119 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    83.119    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.233 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.233    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.347 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.347    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.461 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.461    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.575 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.575    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.689 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.009    83.698    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.812 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.812    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.926 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.926    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.083 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.125    85.208    alum/temp_out0[7]
    SLICE_X45Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    85.993 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.993    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.107 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    86.107    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.221 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    86.221    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.335 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.335    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.449 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.449    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.563 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.563    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.677 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.677    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.791 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.009    86.800    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.957 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.010    87.967    alum/temp_out0[6]
    SLICE_X44Y13         LUT3 (Prop_lut3_I0_O)        0.329    88.296 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.296    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.846 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.846    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.960 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.960    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.074 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    89.074    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.188 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.188    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.302 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.302    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.416 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.416    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.530 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.530    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.644 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.644    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.800 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.204    91.004    alum/temp_out0[5]
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.329    91.333 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    91.333    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.866 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.866    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.983 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.983    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.100 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    92.100    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.217 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.217    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.334 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.334    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.451 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.451    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.568 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.568    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.685 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.685    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.842 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.031    93.874    alum/temp_out0[4]
    SLICE_X39Y9          LUT3 (Prop_lut3_I0_O)        0.332    94.206 r  alum/D_registers_q[7][3]_i_146/O
                         net (fo=1, routed)           0.000    94.206    alum/D_registers_q[7][3]_i_146_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.756 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.756    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.870 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.870    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.984 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.984    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.098 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    95.098    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.212 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.212    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.326 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.326    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.440 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.440    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.597 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.943    96.540    alum/temp_out0[3]
    SLICE_X36Y8          LUT3 (Prop_lut3_I0_O)        0.329    96.869 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    96.869    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.419 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    97.419    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.533 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    97.533    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.647 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    97.647    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.761 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.761    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.875 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.875    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.989 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.989    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.103 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.103    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.217 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    98.217    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.374 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.937    99.311    alum/temp_out0[2]
    SLICE_X34Y9          LUT3 (Prop_lut3_I0_O)        0.329    99.640 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    99.640    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.173 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000   100.173    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.290 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.290    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.407 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.407    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.524 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.524    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.641 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.641    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.758 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.758    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.875 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.875    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.992 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.992    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.149 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.049   102.198    alum/temp_out0[1]
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.332   102.530 r  alum/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.000   102.530    alum/D_registers_q[7][0]_i_71_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   103.063 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   103.063    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.180 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   103.180    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.297 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   103.297    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.414 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   103.414    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.531 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   103.531    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.648 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   103.648    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.765 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   103.765    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.882 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   103.882    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.039 f  alum/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           0.812   104.851    sm/temp_out0[0]
    SLICE_X35Y7          LUT5 (Prop_lut5_I4_O)        0.332   105.183 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   105.183    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X35Y7          MUXF7 (Prop_muxf7_I0_O)      0.212   105.395 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.308   105.703    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X36Y7          LUT6 (Prop_lut6_I0_O)        0.299   106.002 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.081   107.083    sm/M_alum_out[0]
    SLICE_X33Y4          LUT4 (Prop_lut4_I0_O)        0.150   107.233 f  sm/D_states_q[3]_i_8/O
                         net (fo=1, routed)           0.407   107.640    sm/D_states_q[3]_i_8_n_0
    SLICE_X33Y3          LUT6 (Prop_lut6_I5_O)        0.332   107.972 r  sm/D_states_q[3]_i_2/O
                         net (fo=3, routed)           0.987   108.959    sm/D_states_q[3]_i_2_n_0
    SLICE_X35Y3          LUT5 (Prop_lut5_I0_O)        0.124   109.083 r  sm/D_states_q[3]_rep__0_i_1/O
                         net (fo=1, routed)           0.330   109.413    sm/D_states_q[3]_rep__0_i_1_n_0
    SLICE_X35Y3          FDSE                                         r  sm/D_states_q_reg[3]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.444   115.960    sm/clk_IBUF_BUFG
    SLICE_X35Y3          FDSE                                         r  sm/D_states_q_reg[3]_rep__0/C
                         clock pessimism              0.187   116.147    
                         clock uncertainty           -0.035   116.112    
    SLICE_X35Y3          FDSE (Setup_fdse_C_D)       -0.058   116.054    sm/D_states_q_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                        116.054    
                         arrival time                        -109.413    
  -------------------------------------------------------------------
                         slack                                  6.641    

Slack (MET) :             6.736ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.782ns  (logic 60.867ns (58.649%)  route 42.915ns (41.351%))
  Logic Levels:           325  (CARRY4=287 LUT2=1 LUT3=28 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 116.009 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X37Y3          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDRE (Prop_fdre_C_Q)         0.456     5.605 f  sm/D_states_q_reg[6]/Q
                         net (fo=156, routed)         2.690     8.296    sm/D_states_q[6]
    SLICE_X41Y2          LUT3 (Prop_lut3_I2_O)        0.152     8.448 r  sm/D_states_q[6]_i_3/O
                         net (fo=2, routed)           0.634     9.082    sm/D_states_q[6]_i_3_n_0
    SLICE_X43Y4          LUT6 (Prop_lut6_I5_O)        0.332     9.414 f  sm/ram_reg_i_127/O
                         net (fo=2, routed)           0.653    10.067    sm/ram_reg_i_127_n_0
    SLICE_X45Y4          LUT6 (Prop_lut6_I3_O)        0.124    10.191 r  sm/ram_reg_i_96/O
                         net (fo=64, routed)          1.706    11.897    L_reg/M_sm_ra1[0]
    SLICE_X39Y32         LUT6 (Prop_lut6_I4_O)        0.124    12.021 r  L_reg/D_registers_q[7][31]_i_112/O
                         net (fo=2, routed)           1.007    13.028    L_reg/D_registers_q[7][31]_i_112_n_0
    SLICE_X43Y29         LUT3 (Prop_lut3_I2_O)        0.152    13.180 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=51, routed)          0.860    14.040    sm/M_alum_a[31]
    SLICE_X42Y24         LUT2 (Prop_lut2_I1_O)        0.326    14.366 r  sm/D_registers_q[7][31]_i_219/O
                         net (fo=1, routed)           0.000    14.366    alum/S[0]
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.879 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.009    14.888    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.005 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    15.005    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.122 r  alum/D_registers_q_reg[7][31]_i_200/CO[3]
                         net (fo=1, routed)           0.000    15.122    alum/D_registers_q_reg[7][31]_i_200_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.239 r  alum/D_registers_q_reg[7][31]_i_195/CO[3]
                         net (fo=1, routed)           0.000    15.239    alum/D_registers_q_reg[7][31]_i_195_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.356 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    15.356    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.473 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    15.473    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.590 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    15.590    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.707 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.707    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.961 r  alum/D_registers_q_reg[7][31]_i_83/CO[0]
                         net (fo=36, routed)          1.111    17.072    alum/temp_out0[31]
    SLICE_X35Y20         LUT3 (Prop_lut3_I0_O)        0.367    17.439 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    17.439    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.989 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.989    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.103 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    18.103    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.217 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.217    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.331 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.331    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.445 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.009    18.454    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.568 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.568    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.682 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.682    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.796 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.796    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.953 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.967    19.920    alum/temp_out0[30]
    SLICE_X29Y19         LUT3 (Prop_lut3_I0_O)        0.329    20.249 r  alum/D_registers_q[7][29]_i_71/O
                         net (fo=1, routed)           0.000    20.249    alum/D_registers_q[7][29]_i_71_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.799 r  alum/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    20.799    alum/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.913 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    20.913    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.027 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    21.027    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.141 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.141    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.255 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    21.255    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.369 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.009    21.378    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.492 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    21.492    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.606 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    21.606    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.763 r  alum/D_registers_q_reg[7][29]_i_16/CO[1]
                         net (fo=36, routed)          0.985    22.748    alum/temp_out0[29]
    SLICE_X37Y18         LUT3 (Prop_lut3_I0_O)        0.329    23.077 r  alum/D_registers_q[7][28]_i_62/O
                         net (fo=1, routed)           0.000    23.077    alum/D_registers_q[7][28]_i_62_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.627 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.627    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.741 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    23.741    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.855 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.855    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.969 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    23.969    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.083 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.083    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.197 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    24.197    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.311 r  alum/D_registers_q_reg[7][28]_i_20/CO[3]
                         net (fo=1, routed)           0.009    24.320    alum/D_registers_q_reg[7][28]_i_20_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.434 r  alum/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    24.434    alum/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.591 r  alum/D_registers_q_reg[7][28]_i_6/CO[1]
                         net (fo=36, routed)          1.087    25.678    alum/temp_out0[28]
    SLICE_X31Y14         LUT3 (Prop_lut3_I0_O)        0.329    26.007 r  alum/D_registers_q[7][27]_i_59/O
                         net (fo=1, routed)           0.000    26.007    alum/D_registers_q[7][27]_i_59_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.557 r  alum/D_registers_q_reg[7][27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    26.557    alum/D_registers_q_reg[7][27]_i_52_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.671 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.671    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.785 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.785    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.899 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.899    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.013 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.013    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.127 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.127    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.241 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.241    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.355 r  alum/D_registers_q_reg[7][27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.355    alum/D_registers_q_reg[7][27]_i_13_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.512 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.604    28.116    alum/temp_out0[27]
    SLICE_X32Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    28.901 r  alum/D_registers_q_reg[7][26]_i_59/CO[3]
                         net (fo=1, routed)           0.000    28.901    alum/D_registers_q_reg[7][26]_i_59_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.015 r  alum/D_registers_q_reg[7][26]_i_54/CO[3]
                         net (fo=1, routed)           0.000    29.015    alum/D_registers_q_reg[7][26]_i_54_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.129 r  alum/D_registers_q_reg[7][26]_i_49/CO[3]
                         net (fo=1, routed)           0.009    29.138    alum/D_registers_q_reg[7][26]_i_49_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.252 r  alum/D_registers_q_reg[7][26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    29.252    alum/D_registers_q_reg[7][26]_i_44_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.366 r  alum/D_registers_q_reg[7][26]_i_36/CO[3]
                         net (fo=1, routed)           0.000    29.366    alum/D_registers_q_reg[7][26]_i_36_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.480 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.480    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.594 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.594    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.708 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.708    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.865 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.926    30.792    alum/temp_out0[26]
    SLICE_X33Y22         LUT3 (Prop_lut3_I0_O)        0.329    31.121 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    31.121    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.671 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.671    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.785 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.785    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.899 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.009    31.908    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.022 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.022    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.136 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.136    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.250 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.250    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.364 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.364    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.478 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.478    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.635 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.959    33.594    alum/temp_out0[25]
    SLICE_X31Y23         LUT3 (Prop_lut3_I0_O)        0.329    33.923 r  alum/D_registers_q[7][24]_i_59/O
                         net (fo=1, routed)           0.000    33.923    alum/D_registers_q[7][24]_i_59_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.472 r  alum/D_registers_q_reg[7][24]_i_52/CO[3]
                         net (fo=1, routed)           0.000    34.472    alum/D_registers_q_reg[7][24]_i_52_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.586 r  alum/D_registers_q_reg[7][24]_i_47/CO[3]
                         net (fo=1, routed)           0.009    34.596    alum/D_registers_q_reg[7][24]_i_47_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.710 r  alum/D_registers_q_reg[7][24]_i_42/CO[3]
                         net (fo=1, routed)           0.000    34.710    alum/D_registers_q_reg[7][24]_i_42_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.824 r  alum/D_registers_q_reg[7][24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    34.824    alum/D_registers_q_reg[7][24]_i_37_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.938 r  alum/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.938    alum/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.052 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    35.052    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.166 r  alum/D_registers_q_reg[7][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    35.166    alum/D_registers_q_reg[7][24]_i_22_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.279 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.279    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.437 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.040    36.477    alum/temp_out0[24]
    SLICE_X30Y22         LUT3 (Prop_lut3_I0_O)        0.329    36.806 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.806    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.339 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    37.339    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.456 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.456    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.573 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.009    37.582    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.699 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.699    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.816 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.816    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.933 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.933    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.050 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.050    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.167 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.167    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.324 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.043    39.367    alum/temp_out0[23]
    SLICE_X36Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    40.155 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    40.155    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.269 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.009    40.278    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.392 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    40.392    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.506 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.506    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.620 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.620    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.734 r  alum/D_registers_q_reg[7][22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.734    alum/D_registers_q_reg[7][22]_i_20_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.848 r  alum/D_registers_q_reg[7][22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.848    alum/D_registers_q_reg[7][22]_i_15_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.962 r  alum/D_registers_q_reg[7][22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    40.962    alum/D_registers_q_reg[7][22]_i_11_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.119 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.906    42.025    alum/temp_out0[22]
    SLICE_X39Y23         LUT3 (Prop_lut3_I0_O)        0.329    42.354 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.354    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.904 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.904    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.018 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.009    43.027    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.141 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.141    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.255 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.255    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.369 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.369    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.483 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.483    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.597 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.597    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.711 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.711    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.868 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.896    44.763    alum/temp_out0[21]
    SLICE_X38Y23         LUT3 (Prop_lut3_I0_O)        0.329    45.092 r  alum/D_registers_q[7][20]_i_59/O
                         net (fo=1, routed)           0.000    45.092    alum/D_registers_q[7][20]_i_59_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.625 r  alum/D_registers_q_reg[7][20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    45.625    alum/D_registers_q_reg[7][20]_i_52_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.742 r  alum/D_registers_q_reg[7][20]_i_47/CO[3]
                         net (fo=1, routed)           0.009    45.751    alum/D_registers_q_reg[7][20]_i_47_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.868 r  alum/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    45.868    alum/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.985 r  alum/D_registers_q_reg[7][20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.985    alum/D_registers_q_reg[7][20]_i_37_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.102 r  alum/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    46.102    alum/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.219 r  alum/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    46.219    alum/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.336 r  alum/D_registers_q_reg[7][20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    46.336    alum/D_registers_q_reg[7][20]_i_20_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.453 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.453    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.610 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.149    47.759    alum/temp_out0[20]
    SLICE_X34Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    48.562 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.562    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.679 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.679    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.796 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.796    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.913 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.009    48.922    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.039 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.039    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.156 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.156    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.273 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.273    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.390 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.390    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.547 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.238    50.786    alum/temp_out0[19]
    SLICE_X38Y14         LUT3 (Prop_lut3_I0_O)        0.332    51.118 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    51.118    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.651 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.651    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.768 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.768    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.885 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.885    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.002 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.002    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.119 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.119    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.236 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.236    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.353 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.353    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.470 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.470    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.627 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.734    53.360    alum/temp_out0[18]
    SLICE_X43Y20         LUT3 (Prop_lut3_I0_O)        0.332    53.692 r  alum/D_registers_q[7][17]_i_52/O
                         net (fo=1, routed)           0.000    53.692    alum/D_registers_q[7][17]_i_52_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.242 r  alum/D_registers_q_reg[7][17]_i_45/CO[3]
                         net (fo=1, routed)           0.000    54.242    alum/D_registers_q_reg[7][17]_i_45_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.356 r  alum/D_registers_q_reg[7][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    54.356    alum/D_registers_q_reg[7][17]_i_40_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.470 r  alum/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.470    alum/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.584 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.584    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.698 r  alum/D_registers_q_reg[7][17]_i_25/CO[3]
                         net (fo=1, routed)           0.009    54.707    alum/D_registers_q_reg[7][17]_i_25_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.821 r  alum/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.821    alum/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.935 r  alum/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.935    alum/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.049 r  alum/D_registers_q_reg[7][17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    55.049    alum/D_registers_q_reg[7][17]_i_11_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.206 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.219    56.425    alum/temp_out0[17]
    SLICE_X48Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    57.210 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    57.210    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.324 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    57.324    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.438 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    57.438    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.552 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    57.552    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.666 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    57.666    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.780 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.009    57.789    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.903 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    57.903    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.017 r  alum/D_registers_q_reg[7][16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    58.017    alum/D_registers_q_reg[7][16]_i_12_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.174 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.000    59.173    alum/temp_out0[16]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.329    59.502 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.502    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.052 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    60.052    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.166 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.166    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.280 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.280    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.394 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.394    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.508 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.508    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.622 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.622    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.736 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.736    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.850 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.850    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.007 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.995    62.002    alum/temp_out0[15]
    SLICE_X50Y15         LUT3 (Prop_lut3_I0_O)        0.329    62.331 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.331    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.864 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.864    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.981 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.981    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.098 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.098    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.215 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.215    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.332 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.332    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.449 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.449    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.566 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.566    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.683 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.683    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.840 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.048    64.889    alum/temp_out0[14]
    SLICE_X46Y15         LUT3 (Prop_lut3_I0_O)        0.332    65.221 r  alum/D_registers_q[7][13]_i_58/O
                         net (fo=1, routed)           0.000    65.221    alum/D_registers_q[7][13]_i_58_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.754 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    65.754    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.871 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    65.871    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.988 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    65.988    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.105 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    66.105    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.222 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    66.222    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.339 r  alum/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    66.339    alum/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.456 r  alum/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    66.456    alum/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.573 r  alum/D_registers_q_reg[7][13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    66.573    alum/D_registers_q_reg[7][13]_i_11_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.730 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.306    68.036    alum/temp_out0[13]
    SLICE_X49Y14         LUT3 (Prop_lut3_I0_O)        0.332    68.368 r  alum/D_registers_q[7][12]_i_57/O
                         net (fo=1, routed)           0.000    68.368    alum/D_registers_q[7][12]_i_57_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.918 r  alum/D_registers_q_reg[7][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    68.918    alum/D_registers_q_reg[7][12]_i_50_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.032 r  alum/D_registers_q_reg[7][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    69.032    alum/D_registers_q_reg[7][12]_i_45_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.146 r  alum/D_registers_q_reg[7][12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    69.146    alum/D_registers_q_reg[7][12]_i_40_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.260 r  alum/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.260    alum/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.374 r  alum/D_registers_q_reg[7][12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    69.374    alum/D_registers_q_reg[7][12]_i_30_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.488 r  alum/D_registers_q_reg[7][12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    69.488    alum/D_registers_q_reg[7][12]_i_25_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.602 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    69.602    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.716 r  alum/D_registers_q_reg[7][12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    69.716    alum/D_registers_q_reg[7][12]_i_13_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.873 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.439    71.312    alum/temp_out0[12]
    SLICE_X47Y13         LUT3 (Prop_lut3_I0_O)        0.329    71.641 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    71.641    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.191 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    72.191    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.305 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    72.305    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.419 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    72.419    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.533 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    72.533    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.647 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    72.647    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.761 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.761    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.875 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.875    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.989 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.989    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.146 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.129    74.274    alum/temp_out0[11]
    SLICE_X32Y10         LUT3 (Prop_lut3_I0_O)        0.329    74.603 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    74.603    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.153 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    75.153    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.267 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    75.267    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.381 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.381    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.495 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    75.495    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.609 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    75.609    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.723 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    75.723    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.837 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.837    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.951 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.951    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.108 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.912    77.021    alum/temp_out0[10]
    SLICE_X33Y10         LUT3 (Prop_lut3_I0_O)        0.329    77.350 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    77.350    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.900 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.900    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.014 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.014    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.128 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.128    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.242 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.242    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.356 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.356    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.470 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    78.470    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.584 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.584    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.698 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.698    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.855 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.915    79.769    alum/temp_out0[9]
    SLICE_X40Y12         LUT3 (Prop_lut3_I0_O)        0.329    80.098 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    80.098    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.648 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.648    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.762 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    80.762    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.876 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.876    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.990 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.990    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.104 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    81.104    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.218 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.218    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.332 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.332    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.446 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.446    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.603 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.637    82.240    alum/temp_out0[8]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.329    82.569 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.569    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.119 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    83.119    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.233 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.233    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.347 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.347    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.461 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.461    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.575 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.575    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.689 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.009    83.698    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.812 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.812    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.926 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.926    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.083 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.125    85.208    alum/temp_out0[7]
    SLICE_X45Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    85.993 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.993    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.107 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    86.107    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.221 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    86.221    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.335 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.335    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.449 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.449    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.563 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.563    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.677 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.677    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.791 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.009    86.800    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.957 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.010    87.967    alum/temp_out0[6]
    SLICE_X44Y13         LUT3 (Prop_lut3_I0_O)        0.329    88.296 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.296    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.846 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.846    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.960 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.960    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.074 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    89.074    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.188 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.188    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.302 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.302    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.416 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.416    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.530 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.530    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.644 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.644    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.800 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.204    91.004    alum/temp_out0[5]
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.329    91.333 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    91.333    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.866 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.866    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.983 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.983    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.100 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    92.100    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.217 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.217    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.334 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.334    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.451 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.451    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.568 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.568    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.685 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.685    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.842 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.031    93.874    alum/temp_out0[4]
    SLICE_X39Y9          LUT3 (Prop_lut3_I0_O)        0.332    94.206 r  alum/D_registers_q[7][3]_i_146/O
                         net (fo=1, routed)           0.000    94.206    alum/D_registers_q[7][3]_i_146_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.756 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.756    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.870 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.870    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.984 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.984    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.098 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    95.098    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.212 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.212    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.326 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.326    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.440 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.440    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.597 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.943    96.540    alum/temp_out0[3]
    SLICE_X36Y8          LUT3 (Prop_lut3_I0_O)        0.329    96.869 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    96.869    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.419 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    97.419    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.533 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    97.533    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.647 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    97.647    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.761 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.761    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.875 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.875    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.989 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.989    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.103 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.103    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.217 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    98.217    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.374 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.937    99.311    alum/temp_out0[2]
    SLICE_X34Y9          LUT3 (Prop_lut3_I0_O)        0.329    99.640 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    99.640    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.173 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000   100.173    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.290 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.290    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.407 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.407    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.524 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.524    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.641 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.641    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.758 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.758    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.875 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.875    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.992 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.992    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.149 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.049   102.198    alum/temp_out0[1]
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.332   102.530 r  alum/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.000   102.530    alum/D_registers_q[7][0]_i_71_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   103.063 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   103.063    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.180 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   103.180    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.297 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   103.297    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.414 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   103.414    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.531 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   103.531    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.648 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   103.648    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.765 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   103.765    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.882 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   103.882    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.039 r  alum/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           0.812   104.851    sm/temp_out0[0]
    SLICE_X35Y7          LUT5 (Prop_lut5_I4_O)        0.332   105.183 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   105.183    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X35Y7          MUXF7 (Prop_muxf7_I0_O)      0.212   105.395 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.308   105.703    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X36Y7          LUT6 (Prop_lut6_I0_O)        0.299   106.002 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.504   106.506    sm/M_alum_out[0]
    SLICE_X35Y8          LUT6 (Prop_lut6_I0_O)        0.124   106.630 r  sm/ram_reg_i_75/O
                         net (fo=1, routed)           0.517   107.147    display/M_sm_bra[0]
    SLICE_X34Y8          LUT6 (Prop_lut6_I5_O)        0.124   107.271 r  display/ram_reg_i_33/O
                         net (fo=2, routed)           0.961   108.232    sm/override_address
    SLICE_X48Y3          LUT6 (Prop_lut6_I4_O)        0.124   108.356 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.576   108.931    brams/bram2/ram_reg_1[0]
    RAMB18_X1Y1          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.494   116.009    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y1          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.259   116.269    
                         clock uncertainty           -0.035   116.234    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.668    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        115.668    
                         arrival time                        -108.931    
  -------------------------------------------------------------------
                         slack                                  6.736    

Slack (MET) :             6.919ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.012ns  (logic 61.063ns (58.708%)  route 42.949ns (41.292%))
  Logic Levels:           325  (CARRY4=287 LUT2=1 LUT3=29 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X37Y3          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDRE (Prop_fdre_C_Q)         0.456     5.605 f  sm/D_states_q_reg[6]/Q
                         net (fo=156, routed)         2.690     8.296    sm/D_states_q[6]
    SLICE_X41Y2          LUT3 (Prop_lut3_I2_O)        0.152     8.448 r  sm/D_states_q[6]_i_3/O
                         net (fo=2, routed)           0.634     9.082    sm/D_states_q[6]_i_3_n_0
    SLICE_X43Y4          LUT6 (Prop_lut6_I5_O)        0.332     9.414 f  sm/ram_reg_i_127/O
                         net (fo=2, routed)           0.653    10.067    sm/ram_reg_i_127_n_0
    SLICE_X45Y4          LUT6 (Prop_lut6_I3_O)        0.124    10.191 r  sm/ram_reg_i_96/O
                         net (fo=64, routed)          1.706    11.897    L_reg/M_sm_ra1[0]
    SLICE_X39Y32         LUT6 (Prop_lut6_I4_O)        0.124    12.021 r  L_reg/D_registers_q[7][31]_i_112/O
                         net (fo=2, routed)           1.007    13.028    L_reg/D_registers_q[7][31]_i_112_n_0
    SLICE_X43Y29         LUT3 (Prop_lut3_I2_O)        0.152    13.180 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=51, routed)          0.860    14.040    sm/M_alum_a[31]
    SLICE_X42Y24         LUT2 (Prop_lut2_I1_O)        0.326    14.366 r  sm/D_registers_q[7][31]_i_219/O
                         net (fo=1, routed)           0.000    14.366    alum/S[0]
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.879 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.009    14.888    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.005 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    15.005    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.122 r  alum/D_registers_q_reg[7][31]_i_200/CO[3]
                         net (fo=1, routed)           0.000    15.122    alum/D_registers_q_reg[7][31]_i_200_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.239 r  alum/D_registers_q_reg[7][31]_i_195/CO[3]
                         net (fo=1, routed)           0.000    15.239    alum/D_registers_q_reg[7][31]_i_195_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.356 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    15.356    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.473 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    15.473    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.590 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    15.590    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.707 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.707    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.961 r  alum/D_registers_q_reg[7][31]_i_83/CO[0]
                         net (fo=36, routed)          1.111    17.072    alum/temp_out0[31]
    SLICE_X35Y20         LUT3 (Prop_lut3_I0_O)        0.367    17.439 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    17.439    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.989 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.989    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.103 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    18.103    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.217 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.217    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.331 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.331    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.445 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.009    18.454    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.568 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.568    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.682 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.682    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.796 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.796    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.953 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.967    19.920    alum/temp_out0[30]
    SLICE_X29Y19         LUT3 (Prop_lut3_I0_O)        0.329    20.249 r  alum/D_registers_q[7][29]_i_71/O
                         net (fo=1, routed)           0.000    20.249    alum/D_registers_q[7][29]_i_71_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.799 r  alum/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    20.799    alum/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.913 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    20.913    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.027 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    21.027    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.141 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.141    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.255 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    21.255    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.369 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.009    21.378    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.492 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    21.492    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.606 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    21.606    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.763 r  alum/D_registers_q_reg[7][29]_i_16/CO[1]
                         net (fo=36, routed)          0.985    22.748    alum/temp_out0[29]
    SLICE_X37Y18         LUT3 (Prop_lut3_I0_O)        0.329    23.077 r  alum/D_registers_q[7][28]_i_62/O
                         net (fo=1, routed)           0.000    23.077    alum/D_registers_q[7][28]_i_62_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.627 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.627    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.741 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    23.741    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.855 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.855    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.969 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    23.969    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.083 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.083    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.197 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    24.197    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.311 r  alum/D_registers_q_reg[7][28]_i_20/CO[3]
                         net (fo=1, routed)           0.009    24.320    alum/D_registers_q_reg[7][28]_i_20_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.434 r  alum/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    24.434    alum/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.591 r  alum/D_registers_q_reg[7][28]_i_6/CO[1]
                         net (fo=36, routed)          1.087    25.678    alum/temp_out0[28]
    SLICE_X31Y14         LUT3 (Prop_lut3_I0_O)        0.329    26.007 r  alum/D_registers_q[7][27]_i_59/O
                         net (fo=1, routed)           0.000    26.007    alum/D_registers_q[7][27]_i_59_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.557 r  alum/D_registers_q_reg[7][27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    26.557    alum/D_registers_q_reg[7][27]_i_52_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.671 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.671    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.785 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.785    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.899 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.899    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.013 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.013    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.127 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.127    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.241 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.241    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.355 r  alum/D_registers_q_reg[7][27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.355    alum/D_registers_q_reg[7][27]_i_13_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.512 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.604    28.116    alum/temp_out0[27]
    SLICE_X32Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    28.901 r  alum/D_registers_q_reg[7][26]_i_59/CO[3]
                         net (fo=1, routed)           0.000    28.901    alum/D_registers_q_reg[7][26]_i_59_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.015 r  alum/D_registers_q_reg[7][26]_i_54/CO[3]
                         net (fo=1, routed)           0.000    29.015    alum/D_registers_q_reg[7][26]_i_54_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.129 r  alum/D_registers_q_reg[7][26]_i_49/CO[3]
                         net (fo=1, routed)           0.009    29.138    alum/D_registers_q_reg[7][26]_i_49_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.252 r  alum/D_registers_q_reg[7][26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    29.252    alum/D_registers_q_reg[7][26]_i_44_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.366 r  alum/D_registers_q_reg[7][26]_i_36/CO[3]
                         net (fo=1, routed)           0.000    29.366    alum/D_registers_q_reg[7][26]_i_36_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.480 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.480    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.594 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.594    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.708 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.708    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.865 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.926    30.792    alum/temp_out0[26]
    SLICE_X33Y22         LUT3 (Prop_lut3_I0_O)        0.329    31.121 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    31.121    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.671 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.671    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.785 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.785    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.899 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.009    31.908    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.022 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.022    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.136 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.136    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.250 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.250    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.364 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.364    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.478 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.478    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.635 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.959    33.594    alum/temp_out0[25]
    SLICE_X31Y23         LUT3 (Prop_lut3_I0_O)        0.329    33.923 r  alum/D_registers_q[7][24]_i_59/O
                         net (fo=1, routed)           0.000    33.923    alum/D_registers_q[7][24]_i_59_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.472 r  alum/D_registers_q_reg[7][24]_i_52/CO[3]
                         net (fo=1, routed)           0.000    34.472    alum/D_registers_q_reg[7][24]_i_52_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.586 r  alum/D_registers_q_reg[7][24]_i_47/CO[3]
                         net (fo=1, routed)           0.009    34.596    alum/D_registers_q_reg[7][24]_i_47_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.710 r  alum/D_registers_q_reg[7][24]_i_42/CO[3]
                         net (fo=1, routed)           0.000    34.710    alum/D_registers_q_reg[7][24]_i_42_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.824 r  alum/D_registers_q_reg[7][24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    34.824    alum/D_registers_q_reg[7][24]_i_37_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.938 r  alum/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.938    alum/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.052 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    35.052    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.166 r  alum/D_registers_q_reg[7][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    35.166    alum/D_registers_q_reg[7][24]_i_22_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.279 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.279    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.437 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.040    36.477    alum/temp_out0[24]
    SLICE_X30Y22         LUT3 (Prop_lut3_I0_O)        0.329    36.806 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.806    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.339 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    37.339    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.456 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.456    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.573 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.009    37.582    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.699 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.699    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.816 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.816    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.933 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.933    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.050 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.050    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.167 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.167    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.324 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.043    39.367    alum/temp_out0[23]
    SLICE_X36Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    40.155 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    40.155    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.269 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.009    40.278    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.392 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    40.392    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.506 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.506    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.620 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.620    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.734 r  alum/D_registers_q_reg[7][22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.734    alum/D_registers_q_reg[7][22]_i_20_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.848 r  alum/D_registers_q_reg[7][22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.848    alum/D_registers_q_reg[7][22]_i_15_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.962 r  alum/D_registers_q_reg[7][22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    40.962    alum/D_registers_q_reg[7][22]_i_11_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.119 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.906    42.025    alum/temp_out0[22]
    SLICE_X39Y23         LUT3 (Prop_lut3_I0_O)        0.329    42.354 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.354    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.904 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.904    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.018 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.009    43.027    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.141 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.141    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.255 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.255    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.369 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.369    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.483 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.483    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.597 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.597    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.711 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.711    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.868 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.896    44.763    alum/temp_out0[21]
    SLICE_X38Y23         LUT3 (Prop_lut3_I0_O)        0.329    45.092 r  alum/D_registers_q[7][20]_i_59/O
                         net (fo=1, routed)           0.000    45.092    alum/D_registers_q[7][20]_i_59_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.625 r  alum/D_registers_q_reg[7][20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    45.625    alum/D_registers_q_reg[7][20]_i_52_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.742 r  alum/D_registers_q_reg[7][20]_i_47/CO[3]
                         net (fo=1, routed)           0.009    45.751    alum/D_registers_q_reg[7][20]_i_47_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.868 r  alum/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    45.868    alum/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.985 r  alum/D_registers_q_reg[7][20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.985    alum/D_registers_q_reg[7][20]_i_37_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.102 r  alum/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    46.102    alum/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.219 r  alum/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    46.219    alum/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.336 r  alum/D_registers_q_reg[7][20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    46.336    alum/D_registers_q_reg[7][20]_i_20_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.453 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.453    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.610 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.149    47.759    alum/temp_out0[20]
    SLICE_X34Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    48.562 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.562    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.679 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.679    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.796 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.796    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.913 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.009    48.922    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.039 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.039    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.156 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.156    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.273 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.273    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.390 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.390    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.547 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.238    50.786    alum/temp_out0[19]
    SLICE_X38Y14         LUT3 (Prop_lut3_I0_O)        0.332    51.118 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    51.118    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.651 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.651    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.768 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.768    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.885 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.885    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.002 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.002    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.119 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.119    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.236 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.236    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.353 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.353    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.470 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.470    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.627 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.734    53.360    alum/temp_out0[18]
    SLICE_X43Y20         LUT3 (Prop_lut3_I0_O)        0.332    53.692 r  alum/D_registers_q[7][17]_i_52/O
                         net (fo=1, routed)           0.000    53.692    alum/D_registers_q[7][17]_i_52_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.242 r  alum/D_registers_q_reg[7][17]_i_45/CO[3]
                         net (fo=1, routed)           0.000    54.242    alum/D_registers_q_reg[7][17]_i_45_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.356 r  alum/D_registers_q_reg[7][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    54.356    alum/D_registers_q_reg[7][17]_i_40_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.470 r  alum/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.470    alum/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.584 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.584    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.698 r  alum/D_registers_q_reg[7][17]_i_25/CO[3]
                         net (fo=1, routed)           0.009    54.707    alum/D_registers_q_reg[7][17]_i_25_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.821 r  alum/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.821    alum/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.935 r  alum/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.935    alum/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.049 r  alum/D_registers_q_reg[7][17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    55.049    alum/D_registers_q_reg[7][17]_i_11_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.206 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.219    56.425    alum/temp_out0[17]
    SLICE_X48Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    57.210 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    57.210    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.324 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    57.324    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.438 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    57.438    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.552 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    57.552    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.666 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    57.666    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.780 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.009    57.789    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.903 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    57.903    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.017 r  alum/D_registers_q_reg[7][16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    58.017    alum/D_registers_q_reg[7][16]_i_12_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.174 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.000    59.173    alum/temp_out0[16]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.329    59.502 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.502    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.052 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    60.052    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.166 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.166    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.280 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.280    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.394 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.394    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.508 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.508    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.622 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.622    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.736 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.736    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.850 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.850    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.007 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.995    62.002    alum/temp_out0[15]
    SLICE_X50Y15         LUT3 (Prop_lut3_I0_O)        0.329    62.331 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.331    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.864 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.864    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.981 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.981    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.098 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.098    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.215 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.215    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.332 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.332    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.449 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.449    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.566 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.566    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.683 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.683    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.840 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.048    64.889    alum/temp_out0[14]
    SLICE_X46Y15         LUT3 (Prop_lut3_I0_O)        0.332    65.221 r  alum/D_registers_q[7][13]_i_58/O
                         net (fo=1, routed)           0.000    65.221    alum/D_registers_q[7][13]_i_58_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.754 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    65.754    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.871 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    65.871    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.988 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    65.988    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.105 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    66.105    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.222 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    66.222    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.339 r  alum/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    66.339    alum/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.456 r  alum/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    66.456    alum/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.573 r  alum/D_registers_q_reg[7][13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    66.573    alum/D_registers_q_reg[7][13]_i_11_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.730 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.306    68.036    alum/temp_out0[13]
    SLICE_X49Y14         LUT3 (Prop_lut3_I0_O)        0.332    68.368 r  alum/D_registers_q[7][12]_i_57/O
                         net (fo=1, routed)           0.000    68.368    alum/D_registers_q[7][12]_i_57_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.918 r  alum/D_registers_q_reg[7][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    68.918    alum/D_registers_q_reg[7][12]_i_50_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.032 r  alum/D_registers_q_reg[7][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    69.032    alum/D_registers_q_reg[7][12]_i_45_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.146 r  alum/D_registers_q_reg[7][12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    69.146    alum/D_registers_q_reg[7][12]_i_40_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.260 r  alum/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.260    alum/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.374 r  alum/D_registers_q_reg[7][12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    69.374    alum/D_registers_q_reg[7][12]_i_30_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.488 r  alum/D_registers_q_reg[7][12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    69.488    alum/D_registers_q_reg[7][12]_i_25_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.602 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    69.602    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.716 r  alum/D_registers_q_reg[7][12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    69.716    alum/D_registers_q_reg[7][12]_i_13_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.873 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.439    71.312    alum/temp_out0[12]
    SLICE_X47Y13         LUT3 (Prop_lut3_I0_O)        0.329    71.641 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    71.641    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.191 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    72.191    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.305 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    72.305    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.419 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    72.419    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.533 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    72.533    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.647 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    72.647    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.761 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.761    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.875 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.875    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.989 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.989    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.146 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.129    74.274    alum/temp_out0[11]
    SLICE_X32Y10         LUT3 (Prop_lut3_I0_O)        0.329    74.603 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    74.603    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.153 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    75.153    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.267 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    75.267    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.381 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.381    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.495 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    75.495    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.609 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    75.609    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.723 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    75.723    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.837 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.837    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.951 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.951    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.108 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.912    77.021    alum/temp_out0[10]
    SLICE_X33Y10         LUT3 (Prop_lut3_I0_O)        0.329    77.350 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    77.350    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.900 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.900    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.014 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.014    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.128 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.128    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.242 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.242    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.356 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.356    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.470 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    78.470    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.584 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.584    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.698 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.698    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.855 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.915    79.769    alum/temp_out0[9]
    SLICE_X40Y12         LUT3 (Prop_lut3_I0_O)        0.329    80.098 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    80.098    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.648 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.648    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.762 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    80.762    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.876 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.876    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.990 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.990    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.104 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    81.104    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.218 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.218    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.332 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.332    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.446 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.446    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.603 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.637    82.240    alum/temp_out0[8]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.329    82.569 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.569    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.119 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    83.119    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.233 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.233    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.347 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.347    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.461 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.461    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.575 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.575    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.689 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.009    83.698    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.812 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.812    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.926 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.926    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.083 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.125    85.208    alum/temp_out0[7]
    SLICE_X45Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    85.993 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.993    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.107 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    86.107    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.221 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    86.221    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.335 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.335    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.449 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.449    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.563 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.563    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.677 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.677    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.791 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.009    86.800    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.957 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.010    87.967    alum/temp_out0[6]
    SLICE_X44Y13         LUT3 (Prop_lut3_I0_O)        0.329    88.296 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.296    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.846 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.846    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.960 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.960    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.074 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    89.074    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.188 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.188    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.302 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.302    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.416 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.416    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.530 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.530    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.644 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.644    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.800 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.204    91.004    alum/temp_out0[5]
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.329    91.333 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    91.333    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.866 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.866    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.983 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.983    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.100 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    92.100    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.217 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.217    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.334 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.334    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.451 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.451    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.568 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.568    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.685 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.685    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.842 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.031    93.874    alum/temp_out0[4]
    SLICE_X39Y9          LUT3 (Prop_lut3_I0_O)        0.332    94.206 r  alum/D_registers_q[7][3]_i_146/O
                         net (fo=1, routed)           0.000    94.206    alum/D_registers_q[7][3]_i_146_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.756 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.756    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.870 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.870    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.984 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.984    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.098 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    95.098    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.212 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.212    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.326 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.326    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.440 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.440    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.597 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.943    96.540    alum/temp_out0[3]
    SLICE_X36Y8          LUT3 (Prop_lut3_I0_O)        0.329    96.869 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    96.869    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.419 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    97.419    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.533 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    97.533    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.647 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    97.647    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.761 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.761    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.875 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.875    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.989 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.989    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.103 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.103    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.217 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    98.217    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.374 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.937    99.311    alum/temp_out0[2]
    SLICE_X34Y9          LUT3 (Prop_lut3_I0_O)        0.329    99.640 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    99.640    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.173 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000   100.173    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.290 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.290    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.407 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.407    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.524 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.524    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.641 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.641    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.758 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.758    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.875 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.875    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.992 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.992    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.149 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.049   102.198    alum/temp_out0[1]
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.332   102.530 r  alum/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.000   102.530    alum/D_registers_q[7][0]_i_71_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   103.063 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   103.063    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.180 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   103.180    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.297 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   103.297    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.414 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   103.414    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.531 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   103.531    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.648 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   103.648    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.765 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   103.765    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.882 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   103.882    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.039 r  alum/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           0.812   104.851    sm/temp_out0[0]
    SLICE_X35Y7          LUT5 (Prop_lut5_I4_O)        0.332   105.183 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   105.183    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X35Y7          MUXF7 (Prop_muxf7_I0_O)      0.212   105.395 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.308   105.703    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X36Y7          LUT6 (Prop_lut6_I0_O)        0.299   106.002 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.880   106.882    sm/M_alum_out[0]
    SLICE_X32Y3          LUT3 (Prop_lut3_I0_O)        0.118   107.000 f  sm/D_states_q[3]_i_7/O
                         net (fo=2, routed)           0.451   107.450    sm/D_states_q[3]_i_7_n_0
    SLICE_X32Y3          LUT6 (Prop_lut6_I4_O)        0.326   107.776 f  sm/D_states_q[1]_i_2/O
                         net (fo=1, routed)           0.925   108.701    sm/D_states_q[1]_i_2_n_0
    SLICE_X32Y3          LUT6 (Prop_lut6_I0_O)        0.124   108.825 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.336   109.161    sm/D_states_d__0[1]
    SLICE_X34Y3          FDRE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.444   115.960    sm/clk_IBUF_BUFG
    SLICE_X34Y3          FDRE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.187   116.147    
                         clock uncertainty           -0.035   116.112    
    SLICE_X34Y3          FDRE (Setup_fdre_C_D)       -0.031   116.081    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        116.081    
                         arrival time                        -109.162    
  -------------------------------------------------------------------
                         slack                                  6.919    

Slack (MET) :             7.280ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.735ns  (logic 61.095ns (58.896%)  route 42.640ns (41.105%))
  Logic Levels:           325  (CARRY4=287 LUT2=1 LUT3=28 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X37Y3          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDRE (Prop_fdre_C_Q)         0.456     5.605 f  sm/D_states_q_reg[6]/Q
                         net (fo=156, routed)         2.690     8.296    sm/D_states_q[6]
    SLICE_X41Y2          LUT3 (Prop_lut3_I2_O)        0.152     8.448 r  sm/D_states_q[6]_i_3/O
                         net (fo=2, routed)           0.634     9.082    sm/D_states_q[6]_i_3_n_0
    SLICE_X43Y4          LUT6 (Prop_lut6_I5_O)        0.332     9.414 f  sm/ram_reg_i_127/O
                         net (fo=2, routed)           0.653    10.067    sm/ram_reg_i_127_n_0
    SLICE_X45Y4          LUT6 (Prop_lut6_I3_O)        0.124    10.191 r  sm/ram_reg_i_96/O
                         net (fo=64, routed)          1.706    11.897    L_reg/M_sm_ra1[0]
    SLICE_X39Y32         LUT6 (Prop_lut6_I4_O)        0.124    12.021 r  L_reg/D_registers_q[7][31]_i_112/O
                         net (fo=2, routed)           1.007    13.028    L_reg/D_registers_q[7][31]_i_112_n_0
    SLICE_X43Y29         LUT3 (Prop_lut3_I2_O)        0.152    13.180 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=51, routed)          0.860    14.040    sm/M_alum_a[31]
    SLICE_X42Y24         LUT2 (Prop_lut2_I1_O)        0.326    14.366 r  sm/D_registers_q[7][31]_i_219/O
                         net (fo=1, routed)           0.000    14.366    alum/S[0]
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.879 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.009    14.888    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.005 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    15.005    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.122 r  alum/D_registers_q_reg[7][31]_i_200/CO[3]
                         net (fo=1, routed)           0.000    15.122    alum/D_registers_q_reg[7][31]_i_200_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.239 r  alum/D_registers_q_reg[7][31]_i_195/CO[3]
                         net (fo=1, routed)           0.000    15.239    alum/D_registers_q_reg[7][31]_i_195_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.356 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    15.356    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.473 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    15.473    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.590 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    15.590    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.707 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.707    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.961 r  alum/D_registers_q_reg[7][31]_i_83/CO[0]
                         net (fo=36, routed)          1.111    17.072    alum/temp_out0[31]
    SLICE_X35Y20         LUT3 (Prop_lut3_I0_O)        0.367    17.439 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    17.439    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.989 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.989    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.103 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    18.103    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.217 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.217    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.331 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.331    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.445 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.009    18.454    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.568 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.568    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.682 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.682    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.796 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.796    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.953 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.967    19.920    alum/temp_out0[30]
    SLICE_X29Y19         LUT3 (Prop_lut3_I0_O)        0.329    20.249 r  alum/D_registers_q[7][29]_i_71/O
                         net (fo=1, routed)           0.000    20.249    alum/D_registers_q[7][29]_i_71_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.799 r  alum/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    20.799    alum/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.913 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    20.913    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.027 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    21.027    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.141 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.141    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.255 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    21.255    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.369 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.009    21.378    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.492 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    21.492    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.606 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    21.606    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.763 r  alum/D_registers_q_reg[7][29]_i_16/CO[1]
                         net (fo=36, routed)          0.985    22.748    alum/temp_out0[29]
    SLICE_X37Y18         LUT3 (Prop_lut3_I0_O)        0.329    23.077 r  alum/D_registers_q[7][28]_i_62/O
                         net (fo=1, routed)           0.000    23.077    alum/D_registers_q[7][28]_i_62_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.627 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.627    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.741 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    23.741    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.855 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.855    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.969 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    23.969    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.083 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.083    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.197 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    24.197    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.311 r  alum/D_registers_q_reg[7][28]_i_20/CO[3]
                         net (fo=1, routed)           0.009    24.320    alum/D_registers_q_reg[7][28]_i_20_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.434 r  alum/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    24.434    alum/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.591 r  alum/D_registers_q_reg[7][28]_i_6/CO[1]
                         net (fo=36, routed)          1.087    25.678    alum/temp_out0[28]
    SLICE_X31Y14         LUT3 (Prop_lut3_I0_O)        0.329    26.007 r  alum/D_registers_q[7][27]_i_59/O
                         net (fo=1, routed)           0.000    26.007    alum/D_registers_q[7][27]_i_59_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.557 r  alum/D_registers_q_reg[7][27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    26.557    alum/D_registers_q_reg[7][27]_i_52_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.671 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.671    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.785 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.785    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.899 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.899    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.013 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.013    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.127 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.127    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.241 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.241    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.355 r  alum/D_registers_q_reg[7][27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.355    alum/D_registers_q_reg[7][27]_i_13_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.512 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.604    28.116    alum/temp_out0[27]
    SLICE_X32Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    28.901 r  alum/D_registers_q_reg[7][26]_i_59/CO[3]
                         net (fo=1, routed)           0.000    28.901    alum/D_registers_q_reg[7][26]_i_59_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.015 r  alum/D_registers_q_reg[7][26]_i_54/CO[3]
                         net (fo=1, routed)           0.000    29.015    alum/D_registers_q_reg[7][26]_i_54_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.129 r  alum/D_registers_q_reg[7][26]_i_49/CO[3]
                         net (fo=1, routed)           0.009    29.138    alum/D_registers_q_reg[7][26]_i_49_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.252 r  alum/D_registers_q_reg[7][26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    29.252    alum/D_registers_q_reg[7][26]_i_44_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.366 r  alum/D_registers_q_reg[7][26]_i_36/CO[3]
                         net (fo=1, routed)           0.000    29.366    alum/D_registers_q_reg[7][26]_i_36_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.480 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.480    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.594 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.594    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.708 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.708    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.865 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.926    30.792    alum/temp_out0[26]
    SLICE_X33Y22         LUT3 (Prop_lut3_I0_O)        0.329    31.121 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    31.121    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.671 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.671    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.785 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.785    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.899 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.009    31.908    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.022 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.022    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.136 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.136    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.250 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.250    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.364 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.364    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.478 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.478    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.635 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.959    33.594    alum/temp_out0[25]
    SLICE_X31Y23         LUT3 (Prop_lut3_I0_O)        0.329    33.923 r  alum/D_registers_q[7][24]_i_59/O
                         net (fo=1, routed)           0.000    33.923    alum/D_registers_q[7][24]_i_59_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.472 r  alum/D_registers_q_reg[7][24]_i_52/CO[3]
                         net (fo=1, routed)           0.000    34.472    alum/D_registers_q_reg[7][24]_i_52_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.586 r  alum/D_registers_q_reg[7][24]_i_47/CO[3]
                         net (fo=1, routed)           0.009    34.596    alum/D_registers_q_reg[7][24]_i_47_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.710 r  alum/D_registers_q_reg[7][24]_i_42/CO[3]
                         net (fo=1, routed)           0.000    34.710    alum/D_registers_q_reg[7][24]_i_42_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.824 r  alum/D_registers_q_reg[7][24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    34.824    alum/D_registers_q_reg[7][24]_i_37_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.938 r  alum/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.938    alum/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.052 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    35.052    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.166 r  alum/D_registers_q_reg[7][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    35.166    alum/D_registers_q_reg[7][24]_i_22_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.279 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.279    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.437 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.040    36.477    alum/temp_out0[24]
    SLICE_X30Y22         LUT3 (Prop_lut3_I0_O)        0.329    36.806 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.806    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.339 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    37.339    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.456 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.456    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.573 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.009    37.582    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.699 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.699    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.816 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.816    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.933 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.933    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.050 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.050    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.167 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.167    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.324 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.043    39.367    alum/temp_out0[23]
    SLICE_X36Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    40.155 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    40.155    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.269 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.009    40.278    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.392 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    40.392    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.506 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.506    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.620 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.620    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.734 r  alum/D_registers_q_reg[7][22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.734    alum/D_registers_q_reg[7][22]_i_20_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.848 r  alum/D_registers_q_reg[7][22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.848    alum/D_registers_q_reg[7][22]_i_15_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.962 r  alum/D_registers_q_reg[7][22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    40.962    alum/D_registers_q_reg[7][22]_i_11_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.119 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.906    42.025    alum/temp_out0[22]
    SLICE_X39Y23         LUT3 (Prop_lut3_I0_O)        0.329    42.354 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.354    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.904 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.904    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.018 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.009    43.027    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.141 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.141    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.255 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.255    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.369 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.369    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.483 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.483    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.597 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.597    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.711 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.711    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.868 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.896    44.763    alum/temp_out0[21]
    SLICE_X38Y23         LUT3 (Prop_lut3_I0_O)        0.329    45.092 r  alum/D_registers_q[7][20]_i_59/O
                         net (fo=1, routed)           0.000    45.092    alum/D_registers_q[7][20]_i_59_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.625 r  alum/D_registers_q_reg[7][20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    45.625    alum/D_registers_q_reg[7][20]_i_52_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.742 r  alum/D_registers_q_reg[7][20]_i_47/CO[3]
                         net (fo=1, routed)           0.009    45.751    alum/D_registers_q_reg[7][20]_i_47_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.868 r  alum/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    45.868    alum/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.985 r  alum/D_registers_q_reg[7][20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.985    alum/D_registers_q_reg[7][20]_i_37_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.102 r  alum/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    46.102    alum/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.219 r  alum/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    46.219    alum/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.336 r  alum/D_registers_q_reg[7][20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    46.336    alum/D_registers_q_reg[7][20]_i_20_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.453 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.453    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.610 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.149    47.759    alum/temp_out0[20]
    SLICE_X34Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    48.562 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.562    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.679 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.679    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.796 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.796    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.913 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.009    48.922    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.039 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.039    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.156 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.156    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.273 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.273    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.390 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.390    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.547 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.238    50.786    alum/temp_out0[19]
    SLICE_X38Y14         LUT3 (Prop_lut3_I0_O)        0.332    51.118 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    51.118    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.651 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.651    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.768 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.768    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.885 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.885    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.002 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.002    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.119 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.119    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.236 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.236    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.353 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.353    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.470 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.470    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.627 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.734    53.360    alum/temp_out0[18]
    SLICE_X43Y20         LUT3 (Prop_lut3_I0_O)        0.332    53.692 r  alum/D_registers_q[7][17]_i_52/O
                         net (fo=1, routed)           0.000    53.692    alum/D_registers_q[7][17]_i_52_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.242 r  alum/D_registers_q_reg[7][17]_i_45/CO[3]
                         net (fo=1, routed)           0.000    54.242    alum/D_registers_q_reg[7][17]_i_45_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.356 r  alum/D_registers_q_reg[7][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    54.356    alum/D_registers_q_reg[7][17]_i_40_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.470 r  alum/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.470    alum/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.584 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.584    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.698 r  alum/D_registers_q_reg[7][17]_i_25/CO[3]
                         net (fo=1, routed)           0.009    54.707    alum/D_registers_q_reg[7][17]_i_25_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.821 r  alum/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.821    alum/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.935 r  alum/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.935    alum/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.049 r  alum/D_registers_q_reg[7][17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    55.049    alum/D_registers_q_reg[7][17]_i_11_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.206 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.219    56.425    alum/temp_out0[17]
    SLICE_X48Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    57.210 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    57.210    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.324 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    57.324    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.438 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    57.438    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.552 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    57.552    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.666 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    57.666    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.780 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.009    57.789    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.903 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    57.903    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.017 r  alum/D_registers_q_reg[7][16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    58.017    alum/D_registers_q_reg[7][16]_i_12_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.174 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.000    59.173    alum/temp_out0[16]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.329    59.502 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.502    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.052 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    60.052    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.166 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.166    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.280 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.280    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.394 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.394    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.508 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.508    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.622 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.622    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.736 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.736    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.850 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.850    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.007 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.995    62.002    alum/temp_out0[15]
    SLICE_X50Y15         LUT3 (Prop_lut3_I0_O)        0.329    62.331 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.331    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.864 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.864    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.981 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.981    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.098 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.098    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.215 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.215    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.332 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.332    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.449 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.449    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.566 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.566    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.683 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.683    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.840 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.048    64.889    alum/temp_out0[14]
    SLICE_X46Y15         LUT3 (Prop_lut3_I0_O)        0.332    65.221 r  alum/D_registers_q[7][13]_i_58/O
                         net (fo=1, routed)           0.000    65.221    alum/D_registers_q[7][13]_i_58_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.754 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    65.754    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.871 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    65.871    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.988 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    65.988    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.105 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    66.105    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.222 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    66.222    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.339 r  alum/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    66.339    alum/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.456 r  alum/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    66.456    alum/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.573 r  alum/D_registers_q_reg[7][13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    66.573    alum/D_registers_q_reg[7][13]_i_11_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.730 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.306    68.036    alum/temp_out0[13]
    SLICE_X49Y14         LUT3 (Prop_lut3_I0_O)        0.332    68.368 r  alum/D_registers_q[7][12]_i_57/O
                         net (fo=1, routed)           0.000    68.368    alum/D_registers_q[7][12]_i_57_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.918 r  alum/D_registers_q_reg[7][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    68.918    alum/D_registers_q_reg[7][12]_i_50_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.032 r  alum/D_registers_q_reg[7][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    69.032    alum/D_registers_q_reg[7][12]_i_45_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.146 r  alum/D_registers_q_reg[7][12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    69.146    alum/D_registers_q_reg[7][12]_i_40_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.260 r  alum/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.260    alum/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.374 r  alum/D_registers_q_reg[7][12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    69.374    alum/D_registers_q_reg[7][12]_i_30_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.488 r  alum/D_registers_q_reg[7][12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    69.488    alum/D_registers_q_reg[7][12]_i_25_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.602 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    69.602    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.716 r  alum/D_registers_q_reg[7][12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    69.716    alum/D_registers_q_reg[7][12]_i_13_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.873 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.439    71.312    alum/temp_out0[12]
    SLICE_X47Y13         LUT3 (Prop_lut3_I0_O)        0.329    71.641 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    71.641    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.191 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    72.191    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.305 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    72.305    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.419 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    72.419    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.533 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    72.533    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.647 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    72.647    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.761 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.761    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.875 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.875    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.989 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.989    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.146 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.129    74.274    alum/temp_out0[11]
    SLICE_X32Y10         LUT3 (Prop_lut3_I0_O)        0.329    74.603 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    74.603    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.153 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    75.153    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.267 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    75.267    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.381 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.381    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.495 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    75.495    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.609 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    75.609    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.723 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    75.723    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.837 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.837    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.951 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.951    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.108 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.912    77.021    alum/temp_out0[10]
    SLICE_X33Y10         LUT3 (Prop_lut3_I0_O)        0.329    77.350 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    77.350    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.900 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.900    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.014 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.014    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.128 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.128    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.242 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.242    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.356 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.356    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.470 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    78.470    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.584 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.584    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.698 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.698    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.855 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.915    79.769    alum/temp_out0[9]
    SLICE_X40Y12         LUT3 (Prop_lut3_I0_O)        0.329    80.098 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    80.098    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.648 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.648    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.762 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    80.762    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.876 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.876    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.990 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.990    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.104 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    81.104    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.218 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.218    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.332 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.332    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.446 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.446    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.603 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.637    82.240    alum/temp_out0[8]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.329    82.569 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.569    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.119 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    83.119    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.233 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.233    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.347 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.347    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.461 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.461    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.575 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.575    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.689 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.009    83.698    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.812 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.812    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.926 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.926    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.083 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.125    85.208    alum/temp_out0[7]
    SLICE_X45Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    85.993 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.993    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.107 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    86.107    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.221 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    86.221    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.335 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.335    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.449 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.449    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.563 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.563    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.677 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.677    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.791 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.009    86.800    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.957 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.010    87.967    alum/temp_out0[6]
    SLICE_X44Y13         LUT3 (Prop_lut3_I0_O)        0.329    88.296 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.296    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.846 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.846    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.960 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.960    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.074 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    89.074    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.188 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.188    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.302 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.302    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.416 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.416    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.530 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.530    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.644 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.644    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.800 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.204    91.004    alum/temp_out0[5]
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.329    91.333 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    91.333    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.866 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.866    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.983 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.983    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.100 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    92.100    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.217 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.217    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.334 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.334    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.451 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.451    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.568 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.568    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.685 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.685    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.842 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.031    93.874    alum/temp_out0[4]
    SLICE_X39Y9          LUT3 (Prop_lut3_I0_O)        0.332    94.206 r  alum/D_registers_q[7][3]_i_146/O
                         net (fo=1, routed)           0.000    94.206    alum/D_registers_q[7][3]_i_146_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.756 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.756    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.870 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.870    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.984 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.984    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.098 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    95.098    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.212 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.212    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.326 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.326    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.440 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.440    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.597 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.943    96.540    alum/temp_out0[3]
    SLICE_X36Y8          LUT3 (Prop_lut3_I0_O)        0.329    96.869 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    96.869    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.419 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    97.419    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.533 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    97.533    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.647 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    97.647    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.761 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.761    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.875 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.875    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.989 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.989    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.103 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.103    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.217 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    98.217    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.374 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.937    99.311    alum/temp_out0[2]
    SLICE_X34Y9          LUT3 (Prop_lut3_I0_O)        0.329    99.640 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    99.640    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.173 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000   100.173    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.290 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.290    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.407 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.407    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.524 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.524    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.641 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.641    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.758 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.758    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.875 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.875    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.992 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.992    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.149 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.049   102.198    alum/temp_out0[1]
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.332   102.530 r  alum/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.000   102.530    alum/D_registers_q[7][0]_i_71_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   103.063 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   103.063    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.180 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   103.180    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.297 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   103.297    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.414 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   103.414    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.531 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   103.531    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.648 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   103.648    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.765 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   103.765    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.882 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   103.882    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.039 r  alum/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           0.812   104.851    sm/temp_out0[0]
    SLICE_X35Y7          LUT5 (Prop_lut5_I4_O)        0.332   105.183 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   105.183    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X35Y7          MUXF7 (Prop_muxf7_I0_O)      0.212   105.395 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.308   105.703    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X36Y7          LUT6 (Prop_lut6_I0_O)        0.299   106.002 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.821   106.823    sm/M_alum_out[0]
    SLICE_X36Y3          LUT5 (Prop_lut5_I4_O)        0.150   106.973 f  sm/D_states_q[7]_i_10/O
                         net (fo=2, routed)           0.448   107.421    sm/D_states_q[7]_i_10_n_0
    SLICE_X36Y2          LUT6 (Prop_lut6_I3_O)        0.326   107.747 r  sm/D_states_q[6]_i_5/O
                         net (fo=1, routed)           0.492   108.239    sm/D_states_q[6]_i_5_n_0
    SLICE_X36Y3          LUT6 (Prop_lut6_I3_O)        0.124   108.363 r  sm/D_states_q[6]_i_1/O
                         net (fo=1, routed)           0.521   108.884    sm/D_states_d__0[6]
    SLICE_X37Y3          FDRE                                         r  sm/D_states_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.445   115.961    sm/clk_IBUF_BUFG
    SLICE_X37Y3          FDRE                                         r  sm/D_states_q_reg[6]/C
                         clock pessimism              0.299   116.260    
                         clock uncertainty           -0.035   116.225    
    SLICE_X37Y3          FDRE (Setup_fdre_C_D)       -0.061   116.164    sm/D_states_q_reg[6]
  -------------------------------------------------------------------
                         required time                        116.164    
                         arrival time                        -108.884    
  -------------------------------------------------------------------
                         slack                                  7.280    

Slack (MET) :             7.408ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.600ns  (logic 60.867ns (58.752%)  route 42.733ns (41.248%))
  Logic Levels:           325  (CARRY4=287 LUT2=1 LUT3=28 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X37Y3          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDRE (Prop_fdre_C_Q)         0.456     5.605 f  sm/D_states_q_reg[6]/Q
                         net (fo=156, routed)         2.690     8.296    sm/D_states_q[6]
    SLICE_X41Y2          LUT3 (Prop_lut3_I2_O)        0.152     8.448 r  sm/D_states_q[6]_i_3/O
                         net (fo=2, routed)           0.634     9.082    sm/D_states_q[6]_i_3_n_0
    SLICE_X43Y4          LUT6 (Prop_lut6_I5_O)        0.332     9.414 f  sm/ram_reg_i_127/O
                         net (fo=2, routed)           0.653    10.067    sm/ram_reg_i_127_n_0
    SLICE_X45Y4          LUT6 (Prop_lut6_I3_O)        0.124    10.191 r  sm/ram_reg_i_96/O
                         net (fo=64, routed)          1.706    11.897    L_reg/M_sm_ra1[0]
    SLICE_X39Y32         LUT6 (Prop_lut6_I4_O)        0.124    12.021 r  L_reg/D_registers_q[7][31]_i_112/O
                         net (fo=2, routed)           1.007    13.028    L_reg/D_registers_q[7][31]_i_112_n_0
    SLICE_X43Y29         LUT3 (Prop_lut3_I2_O)        0.152    13.180 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=51, routed)          0.860    14.040    sm/M_alum_a[31]
    SLICE_X42Y24         LUT2 (Prop_lut2_I1_O)        0.326    14.366 r  sm/D_registers_q[7][31]_i_219/O
                         net (fo=1, routed)           0.000    14.366    alum/S[0]
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.879 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.009    14.888    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.005 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    15.005    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.122 r  alum/D_registers_q_reg[7][31]_i_200/CO[3]
                         net (fo=1, routed)           0.000    15.122    alum/D_registers_q_reg[7][31]_i_200_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.239 r  alum/D_registers_q_reg[7][31]_i_195/CO[3]
                         net (fo=1, routed)           0.000    15.239    alum/D_registers_q_reg[7][31]_i_195_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.356 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    15.356    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.473 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    15.473    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.590 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    15.590    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.707 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.707    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.961 r  alum/D_registers_q_reg[7][31]_i_83/CO[0]
                         net (fo=36, routed)          1.111    17.072    alum/temp_out0[31]
    SLICE_X35Y20         LUT3 (Prop_lut3_I0_O)        0.367    17.439 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    17.439    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.989 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.989    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.103 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    18.103    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.217 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.217    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.331 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.331    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.445 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.009    18.454    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.568 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.568    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.682 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.682    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.796 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.796    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.953 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.967    19.920    alum/temp_out0[30]
    SLICE_X29Y19         LUT3 (Prop_lut3_I0_O)        0.329    20.249 r  alum/D_registers_q[7][29]_i_71/O
                         net (fo=1, routed)           0.000    20.249    alum/D_registers_q[7][29]_i_71_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.799 r  alum/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    20.799    alum/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.913 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    20.913    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.027 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    21.027    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.141 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.141    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.255 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    21.255    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.369 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.009    21.378    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.492 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    21.492    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.606 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    21.606    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.763 r  alum/D_registers_q_reg[7][29]_i_16/CO[1]
                         net (fo=36, routed)          0.985    22.748    alum/temp_out0[29]
    SLICE_X37Y18         LUT3 (Prop_lut3_I0_O)        0.329    23.077 r  alum/D_registers_q[7][28]_i_62/O
                         net (fo=1, routed)           0.000    23.077    alum/D_registers_q[7][28]_i_62_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.627 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.627    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.741 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    23.741    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.855 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.855    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.969 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    23.969    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.083 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.083    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.197 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    24.197    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.311 r  alum/D_registers_q_reg[7][28]_i_20/CO[3]
                         net (fo=1, routed)           0.009    24.320    alum/D_registers_q_reg[7][28]_i_20_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.434 r  alum/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    24.434    alum/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.591 r  alum/D_registers_q_reg[7][28]_i_6/CO[1]
                         net (fo=36, routed)          1.087    25.678    alum/temp_out0[28]
    SLICE_X31Y14         LUT3 (Prop_lut3_I0_O)        0.329    26.007 r  alum/D_registers_q[7][27]_i_59/O
                         net (fo=1, routed)           0.000    26.007    alum/D_registers_q[7][27]_i_59_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.557 r  alum/D_registers_q_reg[7][27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    26.557    alum/D_registers_q_reg[7][27]_i_52_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.671 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.671    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.785 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.785    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.899 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.899    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.013 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.013    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.127 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.127    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.241 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.241    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.355 r  alum/D_registers_q_reg[7][27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.355    alum/D_registers_q_reg[7][27]_i_13_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.512 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.604    28.116    alum/temp_out0[27]
    SLICE_X32Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    28.901 r  alum/D_registers_q_reg[7][26]_i_59/CO[3]
                         net (fo=1, routed)           0.000    28.901    alum/D_registers_q_reg[7][26]_i_59_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.015 r  alum/D_registers_q_reg[7][26]_i_54/CO[3]
                         net (fo=1, routed)           0.000    29.015    alum/D_registers_q_reg[7][26]_i_54_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.129 r  alum/D_registers_q_reg[7][26]_i_49/CO[3]
                         net (fo=1, routed)           0.009    29.138    alum/D_registers_q_reg[7][26]_i_49_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.252 r  alum/D_registers_q_reg[7][26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    29.252    alum/D_registers_q_reg[7][26]_i_44_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.366 r  alum/D_registers_q_reg[7][26]_i_36/CO[3]
                         net (fo=1, routed)           0.000    29.366    alum/D_registers_q_reg[7][26]_i_36_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.480 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.480    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.594 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.594    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.708 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.708    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.865 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.926    30.792    alum/temp_out0[26]
    SLICE_X33Y22         LUT3 (Prop_lut3_I0_O)        0.329    31.121 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    31.121    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.671 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.671    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.785 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.785    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.899 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.009    31.908    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.022 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.022    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.136 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.136    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.250 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.250    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.364 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.364    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.478 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.478    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.635 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.959    33.594    alum/temp_out0[25]
    SLICE_X31Y23         LUT3 (Prop_lut3_I0_O)        0.329    33.923 r  alum/D_registers_q[7][24]_i_59/O
                         net (fo=1, routed)           0.000    33.923    alum/D_registers_q[7][24]_i_59_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.472 r  alum/D_registers_q_reg[7][24]_i_52/CO[3]
                         net (fo=1, routed)           0.000    34.472    alum/D_registers_q_reg[7][24]_i_52_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.586 r  alum/D_registers_q_reg[7][24]_i_47/CO[3]
                         net (fo=1, routed)           0.009    34.596    alum/D_registers_q_reg[7][24]_i_47_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.710 r  alum/D_registers_q_reg[7][24]_i_42/CO[3]
                         net (fo=1, routed)           0.000    34.710    alum/D_registers_q_reg[7][24]_i_42_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.824 r  alum/D_registers_q_reg[7][24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    34.824    alum/D_registers_q_reg[7][24]_i_37_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.938 r  alum/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.938    alum/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.052 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    35.052    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.166 r  alum/D_registers_q_reg[7][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    35.166    alum/D_registers_q_reg[7][24]_i_22_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.279 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.279    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.437 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.040    36.477    alum/temp_out0[24]
    SLICE_X30Y22         LUT3 (Prop_lut3_I0_O)        0.329    36.806 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.806    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.339 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    37.339    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.456 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.456    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.573 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.009    37.582    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.699 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.699    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.816 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.816    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.933 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.933    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.050 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.050    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.167 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.167    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.324 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.043    39.367    alum/temp_out0[23]
    SLICE_X36Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    40.155 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    40.155    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.269 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.009    40.278    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.392 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    40.392    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.506 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.506    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.620 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.620    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.734 r  alum/D_registers_q_reg[7][22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.734    alum/D_registers_q_reg[7][22]_i_20_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.848 r  alum/D_registers_q_reg[7][22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.848    alum/D_registers_q_reg[7][22]_i_15_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.962 r  alum/D_registers_q_reg[7][22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    40.962    alum/D_registers_q_reg[7][22]_i_11_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.119 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.906    42.025    alum/temp_out0[22]
    SLICE_X39Y23         LUT3 (Prop_lut3_I0_O)        0.329    42.354 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.354    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.904 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.904    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.018 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.009    43.027    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.141 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.141    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.255 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.255    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.369 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.369    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.483 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.483    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.597 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.597    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.711 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.711    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.868 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.896    44.763    alum/temp_out0[21]
    SLICE_X38Y23         LUT3 (Prop_lut3_I0_O)        0.329    45.092 r  alum/D_registers_q[7][20]_i_59/O
                         net (fo=1, routed)           0.000    45.092    alum/D_registers_q[7][20]_i_59_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.625 r  alum/D_registers_q_reg[7][20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    45.625    alum/D_registers_q_reg[7][20]_i_52_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.742 r  alum/D_registers_q_reg[7][20]_i_47/CO[3]
                         net (fo=1, routed)           0.009    45.751    alum/D_registers_q_reg[7][20]_i_47_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.868 r  alum/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    45.868    alum/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.985 r  alum/D_registers_q_reg[7][20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.985    alum/D_registers_q_reg[7][20]_i_37_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.102 r  alum/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    46.102    alum/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.219 r  alum/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    46.219    alum/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.336 r  alum/D_registers_q_reg[7][20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    46.336    alum/D_registers_q_reg[7][20]_i_20_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.453 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.453    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.610 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.149    47.759    alum/temp_out0[20]
    SLICE_X34Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    48.562 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.562    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.679 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.679    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.796 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.796    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.913 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.009    48.922    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.039 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.039    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.156 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.156    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.273 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.273    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.390 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.390    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.547 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.238    50.786    alum/temp_out0[19]
    SLICE_X38Y14         LUT3 (Prop_lut3_I0_O)        0.332    51.118 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    51.118    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.651 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.651    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.768 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.768    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.885 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.885    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.002 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.002    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.119 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.119    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.236 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.236    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.353 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.353    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.470 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.470    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.627 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.734    53.360    alum/temp_out0[18]
    SLICE_X43Y20         LUT3 (Prop_lut3_I0_O)        0.332    53.692 r  alum/D_registers_q[7][17]_i_52/O
                         net (fo=1, routed)           0.000    53.692    alum/D_registers_q[7][17]_i_52_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.242 r  alum/D_registers_q_reg[7][17]_i_45/CO[3]
                         net (fo=1, routed)           0.000    54.242    alum/D_registers_q_reg[7][17]_i_45_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.356 r  alum/D_registers_q_reg[7][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    54.356    alum/D_registers_q_reg[7][17]_i_40_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.470 r  alum/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.470    alum/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.584 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.584    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.698 r  alum/D_registers_q_reg[7][17]_i_25/CO[3]
                         net (fo=1, routed)           0.009    54.707    alum/D_registers_q_reg[7][17]_i_25_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.821 r  alum/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.821    alum/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.935 r  alum/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.935    alum/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.049 r  alum/D_registers_q_reg[7][17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    55.049    alum/D_registers_q_reg[7][17]_i_11_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.206 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.219    56.425    alum/temp_out0[17]
    SLICE_X48Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    57.210 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    57.210    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.324 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    57.324    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.438 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    57.438    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.552 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    57.552    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.666 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    57.666    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.780 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.009    57.789    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.903 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    57.903    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.017 r  alum/D_registers_q_reg[7][16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    58.017    alum/D_registers_q_reg[7][16]_i_12_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.174 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.000    59.173    alum/temp_out0[16]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.329    59.502 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.502    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.052 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    60.052    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.166 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.166    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.280 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.280    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.394 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.394    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.508 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.508    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.622 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.622    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.736 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.736    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.850 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.850    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.007 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.995    62.002    alum/temp_out0[15]
    SLICE_X50Y15         LUT3 (Prop_lut3_I0_O)        0.329    62.331 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.331    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.864 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.864    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.981 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.981    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.098 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.098    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.215 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.215    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.332 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.332    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.449 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.449    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.566 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.566    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.683 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.683    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.840 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.048    64.889    alum/temp_out0[14]
    SLICE_X46Y15         LUT3 (Prop_lut3_I0_O)        0.332    65.221 r  alum/D_registers_q[7][13]_i_58/O
                         net (fo=1, routed)           0.000    65.221    alum/D_registers_q[7][13]_i_58_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.754 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    65.754    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.871 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    65.871    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.988 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    65.988    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.105 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    66.105    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.222 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    66.222    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.339 r  alum/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    66.339    alum/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.456 r  alum/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    66.456    alum/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.573 r  alum/D_registers_q_reg[7][13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    66.573    alum/D_registers_q_reg[7][13]_i_11_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.730 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.306    68.036    alum/temp_out0[13]
    SLICE_X49Y14         LUT3 (Prop_lut3_I0_O)        0.332    68.368 r  alum/D_registers_q[7][12]_i_57/O
                         net (fo=1, routed)           0.000    68.368    alum/D_registers_q[7][12]_i_57_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.918 r  alum/D_registers_q_reg[7][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    68.918    alum/D_registers_q_reg[7][12]_i_50_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.032 r  alum/D_registers_q_reg[7][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    69.032    alum/D_registers_q_reg[7][12]_i_45_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.146 r  alum/D_registers_q_reg[7][12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    69.146    alum/D_registers_q_reg[7][12]_i_40_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.260 r  alum/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.260    alum/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.374 r  alum/D_registers_q_reg[7][12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    69.374    alum/D_registers_q_reg[7][12]_i_30_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.488 r  alum/D_registers_q_reg[7][12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    69.488    alum/D_registers_q_reg[7][12]_i_25_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.602 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    69.602    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.716 r  alum/D_registers_q_reg[7][12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    69.716    alum/D_registers_q_reg[7][12]_i_13_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.873 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.439    71.312    alum/temp_out0[12]
    SLICE_X47Y13         LUT3 (Prop_lut3_I0_O)        0.329    71.641 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    71.641    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.191 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    72.191    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.305 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    72.305    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.419 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    72.419    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.533 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    72.533    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.647 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    72.647    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.761 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.761    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.875 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.875    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.989 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.989    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.146 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.129    74.274    alum/temp_out0[11]
    SLICE_X32Y10         LUT3 (Prop_lut3_I0_O)        0.329    74.603 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    74.603    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.153 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    75.153    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.267 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    75.267    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.381 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.381    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.495 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    75.495    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.609 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    75.609    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.723 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    75.723    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.837 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.837    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.951 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.951    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.108 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.912    77.021    alum/temp_out0[10]
    SLICE_X33Y10         LUT3 (Prop_lut3_I0_O)        0.329    77.350 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    77.350    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.900 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.900    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.014 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.014    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.128 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.128    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.242 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.242    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.356 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.356    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.470 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    78.470    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.584 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.584    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.698 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.698    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.855 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.915    79.769    alum/temp_out0[9]
    SLICE_X40Y12         LUT3 (Prop_lut3_I0_O)        0.329    80.098 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    80.098    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.648 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.648    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.762 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    80.762    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.876 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.876    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.990 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.990    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.104 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    81.104    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.218 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.218    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.332 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.332    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.446 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.446    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.603 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.637    82.240    alum/temp_out0[8]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.329    82.569 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.569    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.119 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    83.119    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.233 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.233    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.347 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.347    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.461 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.461    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.575 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.575    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.689 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.009    83.698    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.812 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.812    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.926 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.926    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.083 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.125    85.208    alum/temp_out0[7]
    SLICE_X45Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    85.993 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.993    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.107 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    86.107    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.221 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    86.221    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.335 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.335    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.449 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.449    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.563 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.563    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.677 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.677    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.791 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.009    86.800    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.957 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.010    87.967    alum/temp_out0[6]
    SLICE_X44Y13         LUT3 (Prop_lut3_I0_O)        0.329    88.296 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.296    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.846 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.846    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.960 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.960    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.074 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    89.074    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.188 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.188    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.302 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.302    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.416 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.416    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.530 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.530    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.644 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.644    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.800 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.204    91.004    alum/temp_out0[5]
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.329    91.333 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    91.333    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.866 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.866    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.983 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.983    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.100 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    92.100    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.217 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.217    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.334 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.334    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.451 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.451    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.568 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.568    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.685 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.685    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.842 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.031    93.874    alum/temp_out0[4]
    SLICE_X39Y9          LUT3 (Prop_lut3_I0_O)        0.332    94.206 r  alum/D_registers_q[7][3]_i_146/O
                         net (fo=1, routed)           0.000    94.206    alum/D_registers_q[7][3]_i_146_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.756 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.756    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.870 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.870    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.984 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.984    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.098 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    95.098    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.212 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.212    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.326 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.326    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.440 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.440    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.597 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.943    96.540    alum/temp_out0[3]
    SLICE_X36Y8          LUT3 (Prop_lut3_I0_O)        0.329    96.869 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    96.869    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.419 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    97.419    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.533 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    97.533    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.647 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    97.647    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.761 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.761    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.875 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.875    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.989 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.989    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.103 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.103    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.217 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    98.217    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.374 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.937    99.311    alum/temp_out0[2]
    SLICE_X34Y9          LUT3 (Prop_lut3_I0_O)        0.329    99.640 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    99.640    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.173 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000   100.173    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.290 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.290    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.407 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.407    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.524 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.524    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.641 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.641    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.758 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.758    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.875 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.875    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.992 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.992    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.149 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.049   102.198    alum/temp_out0[1]
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.332   102.530 r  alum/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.000   102.530    alum/D_registers_q[7][0]_i_71_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   103.063 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   103.063    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.180 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   103.180    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.297 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   103.297    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.414 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   103.414    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.531 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   103.531    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.648 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   103.648    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.765 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   103.765    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.882 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   103.882    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.039 f  alum/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           0.812   104.851    sm/temp_out0[0]
    SLICE_X35Y7          LUT5 (Prop_lut5_I4_O)        0.332   105.183 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   105.183    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X35Y7          MUXF7 (Prop_muxf7_I0_O)      0.212   105.395 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.308   105.703    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X36Y7          LUT6 (Prop_lut6_I0_O)        0.299   106.002 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.821   106.823    sm/M_alum_out[0]
    SLICE_X36Y3          LUT5 (Prop_lut5_I3_O)        0.124   106.947 f  sm/D_states_q[4]_i_17/O
                         net (fo=1, routed)           0.503   107.450    sm/D_states_q[4]_i_17_n_0
    SLICE_X36Y3          LUT6 (Prop_lut6_I3_O)        0.124   107.574 r  sm/D_states_q[4]_i_6/O
                         net (fo=1, routed)           0.414   107.989    sm/D_states_q[4]_i_6_n_0
    SLICE_X38Y3          LUT6 (Prop_lut6_I5_O)        0.124   108.113 r  sm/D_states_q[4]_i_1/O
                         net (fo=1, routed)           0.637   108.749    sm/D_states_d__0[4]
    SLICE_X37Y3          FDSE                                         r  sm/D_states_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.445   115.961    sm/clk_IBUF_BUFG
    SLICE_X37Y3          FDSE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.299   116.260    
                         clock uncertainty           -0.035   116.225    
    SLICE_X37Y3          FDSE (Setup_fdse_C_D)       -0.067   116.158    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                        116.158    
                         arrival time                        -108.750    
  -------------------------------------------------------------------
                         slack                                  7.408    

Slack (MET) :             7.942ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.076ns  (logic 60.971ns (59.152%)  route 42.105ns (40.848%))
  Logic Levels:           324  (CARRY4=287 LUT2=1 LUT3=28 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X37Y3          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDRE (Prop_fdre_C_Q)         0.456     5.605 f  sm/D_states_q_reg[6]/Q
                         net (fo=156, routed)         2.690     8.296    sm/D_states_q[6]
    SLICE_X41Y2          LUT3 (Prop_lut3_I2_O)        0.152     8.448 r  sm/D_states_q[6]_i_3/O
                         net (fo=2, routed)           0.634     9.082    sm/D_states_q[6]_i_3_n_0
    SLICE_X43Y4          LUT6 (Prop_lut6_I5_O)        0.332     9.414 f  sm/ram_reg_i_127/O
                         net (fo=2, routed)           0.653    10.067    sm/ram_reg_i_127_n_0
    SLICE_X45Y4          LUT6 (Prop_lut6_I3_O)        0.124    10.191 r  sm/ram_reg_i_96/O
                         net (fo=64, routed)          1.706    11.897    L_reg/M_sm_ra1[0]
    SLICE_X39Y32         LUT6 (Prop_lut6_I4_O)        0.124    12.021 r  L_reg/D_registers_q[7][31]_i_112/O
                         net (fo=2, routed)           1.007    13.028    L_reg/D_registers_q[7][31]_i_112_n_0
    SLICE_X43Y29         LUT3 (Prop_lut3_I2_O)        0.152    13.180 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=51, routed)          0.860    14.040    sm/M_alum_a[31]
    SLICE_X42Y24         LUT2 (Prop_lut2_I1_O)        0.326    14.366 r  sm/D_registers_q[7][31]_i_219/O
                         net (fo=1, routed)           0.000    14.366    alum/S[0]
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.879 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.009    14.888    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.005 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    15.005    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.122 r  alum/D_registers_q_reg[7][31]_i_200/CO[3]
                         net (fo=1, routed)           0.000    15.122    alum/D_registers_q_reg[7][31]_i_200_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.239 r  alum/D_registers_q_reg[7][31]_i_195/CO[3]
                         net (fo=1, routed)           0.000    15.239    alum/D_registers_q_reg[7][31]_i_195_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.356 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    15.356    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.473 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    15.473    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.590 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    15.590    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.707 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.707    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.961 r  alum/D_registers_q_reg[7][31]_i_83/CO[0]
                         net (fo=36, routed)          1.111    17.072    alum/temp_out0[31]
    SLICE_X35Y20         LUT3 (Prop_lut3_I0_O)        0.367    17.439 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    17.439    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.989 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.989    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.103 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    18.103    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.217 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.217    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.331 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.331    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.445 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.009    18.454    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.568 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.568    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.682 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.682    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.796 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.796    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.953 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.967    19.920    alum/temp_out0[30]
    SLICE_X29Y19         LUT3 (Prop_lut3_I0_O)        0.329    20.249 r  alum/D_registers_q[7][29]_i_71/O
                         net (fo=1, routed)           0.000    20.249    alum/D_registers_q[7][29]_i_71_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.799 r  alum/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    20.799    alum/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.913 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    20.913    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.027 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    21.027    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.141 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.141    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.255 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    21.255    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.369 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.009    21.378    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.492 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    21.492    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.606 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    21.606    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.763 r  alum/D_registers_q_reg[7][29]_i_16/CO[1]
                         net (fo=36, routed)          0.985    22.748    alum/temp_out0[29]
    SLICE_X37Y18         LUT3 (Prop_lut3_I0_O)        0.329    23.077 r  alum/D_registers_q[7][28]_i_62/O
                         net (fo=1, routed)           0.000    23.077    alum/D_registers_q[7][28]_i_62_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.627 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.627    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.741 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    23.741    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.855 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.855    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.969 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    23.969    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.083 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.083    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.197 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    24.197    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.311 r  alum/D_registers_q_reg[7][28]_i_20/CO[3]
                         net (fo=1, routed)           0.009    24.320    alum/D_registers_q_reg[7][28]_i_20_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.434 r  alum/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    24.434    alum/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.591 r  alum/D_registers_q_reg[7][28]_i_6/CO[1]
                         net (fo=36, routed)          1.087    25.678    alum/temp_out0[28]
    SLICE_X31Y14         LUT3 (Prop_lut3_I0_O)        0.329    26.007 r  alum/D_registers_q[7][27]_i_59/O
                         net (fo=1, routed)           0.000    26.007    alum/D_registers_q[7][27]_i_59_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.557 r  alum/D_registers_q_reg[7][27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    26.557    alum/D_registers_q_reg[7][27]_i_52_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.671 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.671    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.785 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.785    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.899 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.899    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.013 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.013    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.127 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.127    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.241 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.241    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.355 r  alum/D_registers_q_reg[7][27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.355    alum/D_registers_q_reg[7][27]_i_13_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.512 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.604    28.116    alum/temp_out0[27]
    SLICE_X32Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    28.901 r  alum/D_registers_q_reg[7][26]_i_59/CO[3]
                         net (fo=1, routed)           0.000    28.901    alum/D_registers_q_reg[7][26]_i_59_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.015 r  alum/D_registers_q_reg[7][26]_i_54/CO[3]
                         net (fo=1, routed)           0.000    29.015    alum/D_registers_q_reg[7][26]_i_54_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.129 r  alum/D_registers_q_reg[7][26]_i_49/CO[3]
                         net (fo=1, routed)           0.009    29.138    alum/D_registers_q_reg[7][26]_i_49_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.252 r  alum/D_registers_q_reg[7][26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    29.252    alum/D_registers_q_reg[7][26]_i_44_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.366 r  alum/D_registers_q_reg[7][26]_i_36/CO[3]
                         net (fo=1, routed)           0.000    29.366    alum/D_registers_q_reg[7][26]_i_36_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.480 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.480    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.594 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.594    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.708 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.708    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.865 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.926    30.792    alum/temp_out0[26]
    SLICE_X33Y22         LUT3 (Prop_lut3_I0_O)        0.329    31.121 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    31.121    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.671 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.671    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.785 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.785    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.899 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.009    31.908    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.022 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.022    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.136 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.136    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.250 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.250    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.364 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.364    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.478 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.478    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.635 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.959    33.594    alum/temp_out0[25]
    SLICE_X31Y23         LUT3 (Prop_lut3_I0_O)        0.329    33.923 r  alum/D_registers_q[7][24]_i_59/O
                         net (fo=1, routed)           0.000    33.923    alum/D_registers_q[7][24]_i_59_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.472 r  alum/D_registers_q_reg[7][24]_i_52/CO[3]
                         net (fo=1, routed)           0.000    34.472    alum/D_registers_q_reg[7][24]_i_52_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.586 r  alum/D_registers_q_reg[7][24]_i_47/CO[3]
                         net (fo=1, routed)           0.009    34.596    alum/D_registers_q_reg[7][24]_i_47_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.710 r  alum/D_registers_q_reg[7][24]_i_42/CO[3]
                         net (fo=1, routed)           0.000    34.710    alum/D_registers_q_reg[7][24]_i_42_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.824 r  alum/D_registers_q_reg[7][24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    34.824    alum/D_registers_q_reg[7][24]_i_37_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.938 r  alum/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.938    alum/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.052 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    35.052    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.166 r  alum/D_registers_q_reg[7][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    35.166    alum/D_registers_q_reg[7][24]_i_22_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.279 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.279    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.437 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.040    36.477    alum/temp_out0[24]
    SLICE_X30Y22         LUT3 (Prop_lut3_I0_O)        0.329    36.806 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.806    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.339 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    37.339    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.456 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.456    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.573 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.009    37.582    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.699 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.699    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.816 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.816    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.933 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.933    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.050 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.050    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.167 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.167    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.324 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.043    39.367    alum/temp_out0[23]
    SLICE_X36Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    40.155 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    40.155    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.269 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.009    40.278    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.392 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    40.392    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.506 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.506    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.620 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.620    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.734 r  alum/D_registers_q_reg[7][22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.734    alum/D_registers_q_reg[7][22]_i_20_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.848 r  alum/D_registers_q_reg[7][22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.848    alum/D_registers_q_reg[7][22]_i_15_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.962 r  alum/D_registers_q_reg[7][22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    40.962    alum/D_registers_q_reg[7][22]_i_11_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.119 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.906    42.025    alum/temp_out0[22]
    SLICE_X39Y23         LUT3 (Prop_lut3_I0_O)        0.329    42.354 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.354    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.904 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.904    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.018 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.009    43.027    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.141 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.141    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.255 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.255    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.369 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.369    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.483 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.483    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.597 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.597    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.711 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.711    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.868 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.896    44.763    alum/temp_out0[21]
    SLICE_X38Y23         LUT3 (Prop_lut3_I0_O)        0.329    45.092 r  alum/D_registers_q[7][20]_i_59/O
                         net (fo=1, routed)           0.000    45.092    alum/D_registers_q[7][20]_i_59_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.625 r  alum/D_registers_q_reg[7][20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    45.625    alum/D_registers_q_reg[7][20]_i_52_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.742 r  alum/D_registers_q_reg[7][20]_i_47/CO[3]
                         net (fo=1, routed)           0.009    45.751    alum/D_registers_q_reg[7][20]_i_47_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.868 r  alum/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    45.868    alum/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.985 r  alum/D_registers_q_reg[7][20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.985    alum/D_registers_q_reg[7][20]_i_37_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.102 r  alum/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    46.102    alum/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.219 r  alum/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    46.219    alum/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.336 r  alum/D_registers_q_reg[7][20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    46.336    alum/D_registers_q_reg[7][20]_i_20_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.453 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.453    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.610 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.149    47.759    alum/temp_out0[20]
    SLICE_X34Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    48.562 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.562    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.679 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.679    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.796 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.796    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.913 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.009    48.922    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.039 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.039    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.156 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.156    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.273 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.273    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.390 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.390    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.547 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.238    50.786    alum/temp_out0[19]
    SLICE_X38Y14         LUT3 (Prop_lut3_I0_O)        0.332    51.118 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    51.118    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.651 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.651    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.768 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.768    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.885 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.885    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.002 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.002    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.119 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.119    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.236 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.236    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.353 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.353    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.470 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.470    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.627 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.734    53.360    alum/temp_out0[18]
    SLICE_X43Y20         LUT3 (Prop_lut3_I0_O)        0.332    53.692 r  alum/D_registers_q[7][17]_i_52/O
                         net (fo=1, routed)           0.000    53.692    alum/D_registers_q[7][17]_i_52_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.242 r  alum/D_registers_q_reg[7][17]_i_45/CO[3]
                         net (fo=1, routed)           0.000    54.242    alum/D_registers_q_reg[7][17]_i_45_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.356 r  alum/D_registers_q_reg[7][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    54.356    alum/D_registers_q_reg[7][17]_i_40_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.470 r  alum/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.470    alum/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.584 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.584    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.698 r  alum/D_registers_q_reg[7][17]_i_25/CO[3]
                         net (fo=1, routed)           0.009    54.707    alum/D_registers_q_reg[7][17]_i_25_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.821 r  alum/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.821    alum/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.935 r  alum/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.935    alum/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.049 r  alum/D_registers_q_reg[7][17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    55.049    alum/D_registers_q_reg[7][17]_i_11_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.206 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.219    56.425    alum/temp_out0[17]
    SLICE_X48Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    57.210 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    57.210    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.324 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    57.324    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.438 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    57.438    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.552 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    57.552    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.666 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    57.666    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.780 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.009    57.789    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.903 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    57.903    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.017 r  alum/D_registers_q_reg[7][16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    58.017    alum/D_registers_q_reg[7][16]_i_12_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.174 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.000    59.173    alum/temp_out0[16]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.329    59.502 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.502    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.052 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    60.052    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.166 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.166    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.280 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.280    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.394 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.394    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.508 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.508    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.622 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.622    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.736 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.736    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.850 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.850    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.007 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.995    62.002    alum/temp_out0[15]
    SLICE_X50Y15         LUT3 (Prop_lut3_I0_O)        0.329    62.331 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.331    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.864 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.864    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.981 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.981    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.098 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.098    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.215 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.215    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.332 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.332    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.449 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.449    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.566 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.566    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.683 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.683    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.840 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.048    64.889    alum/temp_out0[14]
    SLICE_X46Y15         LUT3 (Prop_lut3_I0_O)        0.332    65.221 r  alum/D_registers_q[7][13]_i_58/O
                         net (fo=1, routed)           0.000    65.221    alum/D_registers_q[7][13]_i_58_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.754 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    65.754    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.871 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    65.871    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.988 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    65.988    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.105 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    66.105    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.222 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    66.222    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.339 r  alum/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    66.339    alum/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.456 r  alum/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    66.456    alum/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.573 r  alum/D_registers_q_reg[7][13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    66.573    alum/D_registers_q_reg[7][13]_i_11_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.730 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.306    68.036    alum/temp_out0[13]
    SLICE_X49Y14         LUT3 (Prop_lut3_I0_O)        0.332    68.368 r  alum/D_registers_q[7][12]_i_57/O
                         net (fo=1, routed)           0.000    68.368    alum/D_registers_q[7][12]_i_57_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.918 r  alum/D_registers_q_reg[7][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    68.918    alum/D_registers_q_reg[7][12]_i_50_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.032 r  alum/D_registers_q_reg[7][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    69.032    alum/D_registers_q_reg[7][12]_i_45_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.146 r  alum/D_registers_q_reg[7][12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    69.146    alum/D_registers_q_reg[7][12]_i_40_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.260 r  alum/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.260    alum/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.374 r  alum/D_registers_q_reg[7][12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    69.374    alum/D_registers_q_reg[7][12]_i_30_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.488 r  alum/D_registers_q_reg[7][12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    69.488    alum/D_registers_q_reg[7][12]_i_25_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.602 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    69.602    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.716 r  alum/D_registers_q_reg[7][12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    69.716    alum/D_registers_q_reg[7][12]_i_13_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.873 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.439    71.312    alum/temp_out0[12]
    SLICE_X47Y13         LUT3 (Prop_lut3_I0_O)        0.329    71.641 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    71.641    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.191 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    72.191    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.305 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    72.305    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.419 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    72.419    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.533 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    72.533    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.647 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    72.647    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.761 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.761    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.875 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.875    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.989 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.989    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.146 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.129    74.274    alum/temp_out0[11]
    SLICE_X32Y10         LUT3 (Prop_lut3_I0_O)        0.329    74.603 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    74.603    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.153 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    75.153    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.267 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    75.267    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.381 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.381    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.495 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    75.495    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.609 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    75.609    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.723 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    75.723    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.837 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.837    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.951 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.951    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.108 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.912    77.021    alum/temp_out0[10]
    SLICE_X33Y10         LUT3 (Prop_lut3_I0_O)        0.329    77.350 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    77.350    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.900 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.900    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.014 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.014    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.128 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.128    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.242 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.242    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.356 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.356    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.470 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    78.470    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.584 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.584    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.698 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.698    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.855 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.915    79.769    alum/temp_out0[9]
    SLICE_X40Y12         LUT3 (Prop_lut3_I0_O)        0.329    80.098 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    80.098    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.648 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.648    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.762 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    80.762    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.876 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.876    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.990 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.990    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.104 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    81.104    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.218 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.218    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.332 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.332    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.446 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.446    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.603 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.637    82.240    alum/temp_out0[8]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.329    82.569 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.569    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.119 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    83.119    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.233 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.233    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.347 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.347    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.461 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.461    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.575 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.575    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.689 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.009    83.698    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.812 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.812    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.926 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.926    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.083 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.125    85.208    alum/temp_out0[7]
    SLICE_X45Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    85.993 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.993    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.107 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    86.107    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.221 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    86.221    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.335 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.335    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.449 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.449    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.563 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.563    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.677 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.677    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.791 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.009    86.800    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.957 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.010    87.967    alum/temp_out0[6]
    SLICE_X44Y13         LUT3 (Prop_lut3_I0_O)        0.329    88.296 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.296    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.846 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.846    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.960 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.960    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.074 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    89.074    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.188 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.188    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.302 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.302    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.416 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.416    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.530 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.530    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.644 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.644    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.800 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.204    91.004    alum/temp_out0[5]
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.329    91.333 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    91.333    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.866 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.866    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.983 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.983    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.100 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    92.100    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.217 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.217    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.334 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.334    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.451 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.451    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.568 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.568    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.685 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.685    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.842 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.031    93.874    alum/temp_out0[4]
    SLICE_X39Y9          LUT3 (Prop_lut3_I0_O)        0.332    94.206 r  alum/D_registers_q[7][3]_i_146/O
                         net (fo=1, routed)           0.000    94.206    alum/D_registers_q[7][3]_i_146_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.756 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.756    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.870 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.870    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.984 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.984    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.098 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    95.098    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.212 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.212    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.326 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.326    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.440 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.440    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.597 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.943    96.540    alum/temp_out0[3]
    SLICE_X36Y8          LUT3 (Prop_lut3_I0_O)        0.329    96.869 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    96.869    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.419 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    97.419    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.533 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    97.533    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.647 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    97.647    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.761 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.761    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.875 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.875    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.989 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.989    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.103 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.103    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.217 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    98.217    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.374 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.937    99.311    alum/temp_out0[2]
    SLICE_X34Y9          LUT3 (Prop_lut3_I0_O)        0.329    99.640 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    99.640    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.173 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000   100.173    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.290 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.290    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.407 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.407    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.524 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.524    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.641 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.641    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.758 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.758    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.875 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.875    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.992 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.992    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.149 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.049   102.198    alum/temp_out0[1]
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.332   102.530 r  alum/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.000   102.530    alum/D_registers_q[7][0]_i_71_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   103.063 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   103.063    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.180 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   103.180    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.297 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   103.297    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.414 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   103.414    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.531 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   103.531    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.648 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   103.648    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.765 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   103.765    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.882 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   103.882    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.039 f  alum/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           0.812   104.851    sm/temp_out0[0]
    SLICE_X35Y7          LUT5 (Prop_lut5_I4_O)        0.332   105.183 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   105.183    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X35Y7          MUXF7 (Prop_muxf7_I0_O)      0.212   105.395 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.308   105.703    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X36Y7          LUT6 (Prop_lut6_I0_O)        0.299   106.002 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.821   106.823    sm/M_alum_out[0]
    SLICE_X36Y3          LUT5 (Prop_lut5_I4_O)        0.150   106.973 r  sm/D_states_q[7]_i_10/O
                         net (fo=2, routed)           0.357   107.330    sm/D_states_q[7]_i_10_n_0
    SLICE_X37Y3          LUT6 (Prop_lut6_I2_O)        0.326   107.656 r  sm/D_states_q[7]_i_2/O
                         net (fo=1, routed)           0.569   108.225    sm/D_states_d__0[7]
    SLICE_X37Y3          FDSE                                         r  sm/D_states_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.445   115.961    sm/clk_IBUF_BUFG
    SLICE_X37Y3          FDSE                                         r  sm/D_states_q_reg[7]/C
                         clock pessimism              0.299   116.260    
                         clock uncertainty           -0.035   116.225    
    SLICE_X37Y3          FDSE (Setup_fdse_C_D)       -0.058   116.167    sm/D_states_q_reg[7]
  -------------------------------------------------------------------
                         required time                        116.167    
                         arrival time                        -108.225    
  -------------------------------------------------------------------
                         slack                                  7.942    

Slack (MET) :             8.007ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.073ns  (logic 60.867ns (59.053%)  route 42.206ns (40.948%))
  Logic Levels:           325  (CARRY4=287 LUT2=1 LUT3=28 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X37Y3          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDRE (Prop_fdre_C_Q)         0.456     5.605 f  sm/D_states_q_reg[6]/Q
                         net (fo=156, routed)         2.690     8.296    sm/D_states_q[6]
    SLICE_X41Y2          LUT3 (Prop_lut3_I2_O)        0.152     8.448 r  sm/D_states_q[6]_i_3/O
                         net (fo=2, routed)           0.634     9.082    sm/D_states_q[6]_i_3_n_0
    SLICE_X43Y4          LUT6 (Prop_lut6_I5_O)        0.332     9.414 f  sm/ram_reg_i_127/O
                         net (fo=2, routed)           0.653    10.067    sm/ram_reg_i_127_n_0
    SLICE_X45Y4          LUT6 (Prop_lut6_I3_O)        0.124    10.191 r  sm/ram_reg_i_96/O
                         net (fo=64, routed)          1.706    11.897    L_reg/M_sm_ra1[0]
    SLICE_X39Y32         LUT6 (Prop_lut6_I4_O)        0.124    12.021 r  L_reg/D_registers_q[7][31]_i_112/O
                         net (fo=2, routed)           1.007    13.028    L_reg/D_registers_q[7][31]_i_112_n_0
    SLICE_X43Y29         LUT3 (Prop_lut3_I2_O)        0.152    13.180 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=51, routed)          0.860    14.040    sm/M_alum_a[31]
    SLICE_X42Y24         LUT2 (Prop_lut2_I1_O)        0.326    14.366 r  sm/D_registers_q[7][31]_i_219/O
                         net (fo=1, routed)           0.000    14.366    alum/S[0]
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.879 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.009    14.888    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.005 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    15.005    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.122 r  alum/D_registers_q_reg[7][31]_i_200/CO[3]
                         net (fo=1, routed)           0.000    15.122    alum/D_registers_q_reg[7][31]_i_200_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.239 r  alum/D_registers_q_reg[7][31]_i_195/CO[3]
                         net (fo=1, routed)           0.000    15.239    alum/D_registers_q_reg[7][31]_i_195_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.356 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    15.356    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.473 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    15.473    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.590 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    15.590    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.707 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    15.707    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.961 r  alum/D_registers_q_reg[7][31]_i_83/CO[0]
                         net (fo=36, routed)          1.111    17.072    alum/temp_out0[31]
    SLICE_X35Y20         LUT3 (Prop_lut3_I0_O)        0.367    17.439 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    17.439    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.989 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.989    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.103 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    18.103    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.217 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.217    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.331 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.331    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.445 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.009    18.454    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.568 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    18.568    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.682 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.682    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.796 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.796    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.953 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.967    19.920    alum/temp_out0[30]
    SLICE_X29Y19         LUT3 (Prop_lut3_I0_O)        0.329    20.249 r  alum/D_registers_q[7][29]_i_71/O
                         net (fo=1, routed)           0.000    20.249    alum/D_registers_q[7][29]_i_71_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.799 r  alum/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    20.799    alum/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.913 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    20.913    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.027 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    21.027    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.141 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    21.141    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.255 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    21.255    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.369 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.009    21.378    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.492 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    21.492    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.606 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    21.606    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.763 r  alum/D_registers_q_reg[7][29]_i_16/CO[1]
                         net (fo=36, routed)          0.985    22.748    alum/temp_out0[29]
    SLICE_X37Y18         LUT3 (Prop_lut3_I0_O)        0.329    23.077 r  alum/D_registers_q[7][28]_i_62/O
                         net (fo=1, routed)           0.000    23.077    alum/D_registers_q[7][28]_i_62_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.627 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.627    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.741 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    23.741    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.855 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.855    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.969 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    23.969    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.083 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.083    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.197 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    24.197    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.311 r  alum/D_registers_q_reg[7][28]_i_20/CO[3]
                         net (fo=1, routed)           0.009    24.320    alum/D_registers_q_reg[7][28]_i_20_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.434 r  alum/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    24.434    alum/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.591 r  alum/D_registers_q_reg[7][28]_i_6/CO[1]
                         net (fo=36, routed)          1.087    25.678    alum/temp_out0[28]
    SLICE_X31Y14         LUT3 (Prop_lut3_I0_O)        0.329    26.007 r  alum/D_registers_q[7][27]_i_59/O
                         net (fo=1, routed)           0.000    26.007    alum/D_registers_q[7][27]_i_59_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.557 r  alum/D_registers_q_reg[7][27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    26.557    alum/D_registers_q_reg[7][27]_i_52_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.671 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.671    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.785 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.785    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.899 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    26.899    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.013 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.013    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.127 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.127    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.241 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.241    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.355 r  alum/D_registers_q_reg[7][27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.355    alum/D_registers_q_reg[7][27]_i_13_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.512 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.604    28.116    alum/temp_out0[27]
    SLICE_X32Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    28.901 r  alum/D_registers_q_reg[7][26]_i_59/CO[3]
                         net (fo=1, routed)           0.000    28.901    alum/D_registers_q_reg[7][26]_i_59_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.015 r  alum/D_registers_q_reg[7][26]_i_54/CO[3]
                         net (fo=1, routed)           0.000    29.015    alum/D_registers_q_reg[7][26]_i_54_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.129 r  alum/D_registers_q_reg[7][26]_i_49/CO[3]
                         net (fo=1, routed)           0.009    29.138    alum/D_registers_q_reg[7][26]_i_49_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.252 r  alum/D_registers_q_reg[7][26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    29.252    alum/D_registers_q_reg[7][26]_i_44_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.366 r  alum/D_registers_q_reg[7][26]_i_36/CO[3]
                         net (fo=1, routed)           0.000    29.366    alum/D_registers_q_reg[7][26]_i_36_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.480 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.480    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.594 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.594    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.708 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.708    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.865 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.926    30.792    alum/temp_out0[26]
    SLICE_X33Y22         LUT3 (Prop_lut3_I0_O)        0.329    31.121 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    31.121    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.671 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.671    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.785 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.785    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.899 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.009    31.908    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.022 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.022    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.136 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.136    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.250 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.250    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.364 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.364    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.478 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.478    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.635 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.959    33.594    alum/temp_out0[25]
    SLICE_X31Y23         LUT3 (Prop_lut3_I0_O)        0.329    33.923 r  alum/D_registers_q[7][24]_i_59/O
                         net (fo=1, routed)           0.000    33.923    alum/D_registers_q[7][24]_i_59_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.472 r  alum/D_registers_q_reg[7][24]_i_52/CO[3]
                         net (fo=1, routed)           0.000    34.472    alum/D_registers_q_reg[7][24]_i_52_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.586 r  alum/D_registers_q_reg[7][24]_i_47/CO[3]
                         net (fo=1, routed)           0.009    34.596    alum/D_registers_q_reg[7][24]_i_47_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.710 r  alum/D_registers_q_reg[7][24]_i_42/CO[3]
                         net (fo=1, routed)           0.000    34.710    alum/D_registers_q_reg[7][24]_i_42_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.824 r  alum/D_registers_q_reg[7][24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    34.824    alum/D_registers_q_reg[7][24]_i_37_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.938 r  alum/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.938    alum/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.052 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    35.052    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.166 r  alum/D_registers_q_reg[7][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    35.166    alum/D_registers_q_reg[7][24]_i_22_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.279 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.279    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.437 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.040    36.477    alum/temp_out0[24]
    SLICE_X30Y22         LUT3 (Prop_lut3_I0_O)        0.329    36.806 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.806    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.339 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    37.339    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.456 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.456    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.573 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.009    37.582    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.699 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.699    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.816 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.816    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.933 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.933    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.050 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.050    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.167 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.167    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.324 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.043    39.367    alum/temp_out0[23]
    SLICE_X36Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    40.155 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    40.155    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.269 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.009    40.278    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.392 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    40.392    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.506 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.506    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.620 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.620    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.734 r  alum/D_registers_q_reg[7][22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.734    alum/D_registers_q_reg[7][22]_i_20_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.848 r  alum/D_registers_q_reg[7][22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.848    alum/D_registers_q_reg[7][22]_i_15_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.962 r  alum/D_registers_q_reg[7][22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    40.962    alum/D_registers_q_reg[7][22]_i_11_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.119 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.906    42.025    alum/temp_out0[22]
    SLICE_X39Y23         LUT3 (Prop_lut3_I0_O)        0.329    42.354 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.354    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.904 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.904    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.018 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.009    43.027    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.141 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.141    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.255 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.255    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.369 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.369    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.483 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.483    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.597 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.597    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.711 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.711    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.868 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.896    44.763    alum/temp_out0[21]
    SLICE_X38Y23         LUT3 (Prop_lut3_I0_O)        0.329    45.092 r  alum/D_registers_q[7][20]_i_59/O
                         net (fo=1, routed)           0.000    45.092    alum/D_registers_q[7][20]_i_59_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.625 r  alum/D_registers_q_reg[7][20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    45.625    alum/D_registers_q_reg[7][20]_i_52_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.742 r  alum/D_registers_q_reg[7][20]_i_47/CO[3]
                         net (fo=1, routed)           0.009    45.751    alum/D_registers_q_reg[7][20]_i_47_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.868 r  alum/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    45.868    alum/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.985 r  alum/D_registers_q_reg[7][20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.985    alum/D_registers_q_reg[7][20]_i_37_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.102 r  alum/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    46.102    alum/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.219 r  alum/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    46.219    alum/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.336 r  alum/D_registers_q_reg[7][20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    46.336    alum/D_registers_q_reg[7][20]_i_20_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.453 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.453    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.610 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.149    47.759    alum/temp_out0[20]
    SLICE_X34Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    48.562 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.562    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.679 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.679    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.796 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.796    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.913 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.009    48.922    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.039 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.039    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.156 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.156    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.273 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.273    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.390 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.390    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.547 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.238    50.786    alum/temp_out0[19]
    SLICE_X38Y14         LUT3 (Prop_lut3_I0_O)        0.332    51.118 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    51.118    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.651 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.651    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.768 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.768    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.885 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.885    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.002 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.002    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.119 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.119    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.236 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.236    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.353 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.353    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.470 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.470    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.627 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.734    53.360    alum/temp_out0[18]
    SLICE_X43Y20         LUT3 (Prop_lut3_I0_O)        0.332    53.692 r  alum/D_registers_q[7][17]_i_52/O
                         net (fo=1, routed)           0.000    53.692    alum/D_registers_q[7][17]_i_52_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.242 r  alum/D_registers_q_reg[7][17]_i_45/CO[3]
                         net (fo=1, routed)           0.000    54.242    alum/D_registers_q_reg[7][17]_i_45_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.356 r  alum/D_registers_q_reg[7][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    54.356    alum/D_registers_q_reg[7][17]_i_40_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.470 r  alum/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.470    alum/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.584 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.584    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.698 r  alum/D_registers_q_reg[7][17]_i_25/CO[3]
                         net (fo=1, routed)           0.009    54.707    alum/D_registers_q_reg[7][17]_i_25_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.821 r  alum/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    54.821    alum/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.935 r  alum/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    54.935    alum/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.049 r  alum/D_registers_q_reg[7][17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    55.049    alum/D_registers_q_reg[7][17]_i_11_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.206 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.219    56.425    alum/temp_out0[17]
    SLICE_X48Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    57.210 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    57.210    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.324 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    57.324    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.438 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    57.438    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.552 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    57.552    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.666 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    57.666    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.780 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.009    57.789    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.903 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    57.903    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.017 r  alum/D_registers_q_reg[7][16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    58.017    alum/D_registers_q_reg[7][16]_i_12_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.174 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.000    59.173    alum/temp_out0[16]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.329    59.502 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.502    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.052 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    60.052    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.166 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.166    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.280 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.280    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.394 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.394    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.508 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.508    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.622 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.622    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.736 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.736    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.850 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.850    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.007 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.995    62.002    alum/temp_out0[15]
    SLICE_X50Y15         LUT3 (Prop_lut3_I0_O)        0.329    62.331 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    62.331    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.864 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.864    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.981 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.981    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.098 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.098    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.215 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.215    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.332 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.332    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.449 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.449    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.566 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.566    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.683 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.683    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.840 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.048    64.889    alum/temp_out0[14]
    SLICE_X46Y15         LUT3 (Prop_lut3_I0_O)        0.332    65.221 r  alum/D_registers_q[7][13]_i_58/O
                         net (fo=1, routed)           0.000    65.221    alum/D_registers_q[7][13]_i_58_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.754 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    65.754    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.871 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    65.871    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.988 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    65.988    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.105 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    66.105    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.222 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    66.222    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.339 r  alum/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    66.339    alum/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.456 r  alum/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    66.456    alum/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.573 r  alum/D_registers_q_reg[7][13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    66.573    alum/D_registers_q_reg[7][13]_i_11_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.730 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.306    68.036    alum/temp_out0[13]
    SLICE_X49Y14         LUT3 (Prop_lut3_I0_O)        0.332    68.368 r  alum/D_registers_q[7][12]_i_57/O
                         net (fo=1, routed)           0.000    68.368    alum/D_registers_q[7][12]_i_57_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.918 r  alum/D_registers_q_reg[7][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    68.918    alum/D_registers_q_reg[7][12]_i_50_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.032 r  alum/D_registers_q_reg[7][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    69.032    alum/D_registers_q_reg[7][12]_i_45_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.146 r  alum/D_registers_q_reg[7][12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    69.146    alum/D_registers_q_reg[7][12]_i_40_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.260 r  alum/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.260    alum/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.374 r  alum/D_registers_q_reg[7][12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    69.374    alum/D_registers_q_reg[7][12]_i_30_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.488 r  alum/D_registers_q_reg[7][12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    69.488    alum/D_registers_q_reg[7][12]_i_25_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.602 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    69.602    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.716 r  alum/D_registers_q_reg[7][12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    69.716    alum/D_registers_q_reg[7][12]_i_13_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.873 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.439    71.312    alum/temp_out0[12]
    SLICE_X47Y13         LUT3 (Prop_lut3_I0_O)        0.329    71.641 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    71.641    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.191 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    72.191    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.305 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    72.305    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.419 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    72.419    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.533 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    72.533    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.647 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    72.647    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.761 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.761    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.875 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.875    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.989 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.989    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.146 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.129    74.274    alum/temp_out0[11]
    SLICE_X32Y10         LUT3 (Prop_lut3_I0_O)        0.329    74.603 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    74.603    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.153 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    75.153    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.267 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    75.267    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.381 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.381    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.495 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    75.495    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.609 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    75.609    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.723 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    75.723    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.837 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.837    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.951 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.951    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.108 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.912    77.021    alum/temp_out0[10]
    SLICE_X33Y10         LUT3 (Prop_lut3_I0_O)        0.329    77.350 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    77.350    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.900 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.900    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.014 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.014    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.128 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.128    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.242 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.242    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.356 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.356    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.470 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    78.470    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.584 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.584    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.698 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.698    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.855 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.915    79.769    alum/temp_out0[9]
    SLICE_X40Y12         LUT3 (Prop_lut3_I0_O)        0.329    80.098 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    80.098    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.648 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.648    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.762 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    80.762    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.876 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.876    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.990 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.990    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.104 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    81.104    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.218 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.218    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.332 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    81.332    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.446 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.446    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.603 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.637    82.240    alum/temp_out0[8]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.329    82.569 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.569    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.119 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    83.119    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.233 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.233    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.347 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.347    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.461 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.461    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.575 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.575    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.689 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.009    83.698    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.812 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.812    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.926 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.926    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.083 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.125    85.208    alum/temp_out0[7]
    SLICE_X45Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    85.993 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.993    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.107 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    86.107    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.221 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    86.221    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.335 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.335    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.449 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.449    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.563 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.563    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.677 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.677    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.791 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.009    86.800    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.957 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.010    87.967    alum/temp_out0[6]
    SLICE_X44Y13         LUT3 (Prop_lut3_I0_O)        0.329    88.296 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.296    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.846 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.846    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.960 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.960    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.074 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    89.074    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.188 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.188    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.302 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.302    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.416 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.416    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.530 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.530    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.644 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.644    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.800 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.204    91.004    alum/temp_out0[5]
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.329    91.333 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    91.333    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.866 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.866    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.983 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.983    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.100 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    92.100    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.217 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.217    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.334 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.334    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.451 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.451    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.568 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.568    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.685 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.685    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.842 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.031    93.874    alum/temp_out0[4]
    SLICE_X39Y9          LUT3 (Prop_lut3_I0_O)        0.332    94.206 r  alum/D_registers_q[7][3]_i_146/O
                         net (fo=1, routed)           0.000    94.206    alum/D_registers_q[7][3]_i_146_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.756 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.756    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.870 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.870    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.984 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.984    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.098 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    95.098    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.212 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.212    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.326 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.326    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.440 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.440    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.597 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.943    96.540    alum/temp_out0[3]
    SLICE_X36Y8          LUT3 (Prop_lut3_I0_O)        0.329    96.869 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    96.869    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.419 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    97.419    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.533 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    97.533    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.647 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    97.647    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.761 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.761    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.875 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.875    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.989 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.989    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.103 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.103    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.217 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    98.217    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.374 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.937    99.311    alum/temp_out0[2]
    SLICE_X34Y9          LUT3 (Prop_lut3_I0_O)        0.329    99.640 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    99.640    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.173 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000   100.173    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.290 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.290    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.407 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.407    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.524 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.524    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.641 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.641    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.758 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.758    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.875 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.875    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.992 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.992    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.149 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.049   102.198    alum/temp_out0[1]
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.332   102.530 r  alum/D_registers_q[7][0]_i_71/O
                         net (fo=1, routed)           0.000   102.530    alum/D_registers_q[7][0]_i_71_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   103.063 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   103.063    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.180 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   103.180    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.297 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   103.297    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.414 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   103.414    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.531 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   103.531    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.648 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   103.648    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.765 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   103.765    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.882 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   103.882    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.039 r  alum/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           0.812   104.851    sm/temp_out0[0]
    SLICE_X35Y7          LUT5 (Prop_lut5_I4_O)        0.332   105.183 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   105.183    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X35Y7          MUXF7 (Prop_muxf7_I0_O)      0.212   105.395 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.308   105.703    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X36Y7          LUT6 (Prop_lut6_I0_O)        0.299   106.002 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.725   106.727    sm/M_alum_out[0]
    SLICE_X33Y4          LUT6 (Prop_lut6_I1_O)        0.124   106.851 f  sm/D_states_q[2]_i_16/O
                         net (fo=1, routed)           0.433   107.285    sm/D_states_q[2]_i_16_n_0
    SLICE_X33Y4          LUT6 (Prop_lut6_I3_O)        0.124   107.409 f  sm/D_states_q[2]_i_4/O
                         net (fo=1, routed)           0.689   108.098    sm/D_states_q[2]_i_4_n_0
    SLICE_X37Y4          LUT6 (Prop_lut6_I4_O)        0.124   108.222 r  sm/D_states_q[2]_i_1/O
                         net (fo=1, routed)           0.000   108.222    sm/D_states_d__0[2]
    SLICE_X37Y4          FDRE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.445   115.961    sm/clk_IBUF_BUFG
    SLICE_X37Y4          FDRE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.274   116.235    
                         clock uncertainty           -0.035   116.200    
    SLICE_X37Y4          FDRE (Setup_fdre_C_D)        0.029   116.229    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        116.229    
                         arrival time                        -108.222    
  -------------------------------------------------------------------
                         slack                                  8.007    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.951%)  route 0.241ns (63.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.564     1.508    sr3/clk_IBUF_BUFG
    SLICE_X31Y0          FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.241     1.889    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X30Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.833     2.023    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.502     1.521    
    SLICE_X30Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.831    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.951%)  route 0.241ns (63.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.564     1.508    sr3/clk_IBUF_BUFG
    SLICE_X31Y0          FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.241     1.889    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X30Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.833     2.023    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.502     1.521    
    SLICE_X30Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.831    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.951%)  route 0.241ns (63.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.564     1.508    sr3/clk_IBUF_BUFG
    SLICE_X31Y0          FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.241     1.889    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X30Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.833     2.023    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.502     1.521    
    SLICE_X30Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.831    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.951%)  route 0.241ns (63.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.564     1.508    sr3/clk_IBUF_BUFG
    SLICE_X31Y0          FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.241     1.889    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X30Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.833     2.023    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.502     1.521    
    SLICE_X30Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.831    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.259%)  route 0.296ns (67.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.564     1.508    sr2/clk_IBUF_BUFG
    SLICE_X32Y1          FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y1          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.296     1.945    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X34Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.832     2.022    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.542    
    SLICE_X34Y0          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.851    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.259%)  route 0.296ns (67.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.564     1.508    sr2/clk_IBUF_BUFG
    SLICE_X32Y1          FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y1          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.296     1.945    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X34Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.832     2.022    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.542    
    SLICE_X34Y0          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.851    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.259%)  route 0.296ns (67.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.564     1.508    sr2/clk_IBUF_BUFG
    SLICE_X32Y1          FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y1          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.296     1.945    sr2/ram/mem_reg_0_3_1_1/A1
    SLICE_X34Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.832     2.022    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.480     1.542    
    SLICE_X34Y0          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.851    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.259%)  route 0.296ns (67.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.564     1.508    sr2/clk_IBUF_BUFG
    SLICE_X32Y1          FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y1          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.296     1.945    sr2/ram/mem_reg_0_3_1_1/A1
    SLICE_X34Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.832     2.022    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.480     1.542    
    SLICE_X34Y0          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.851    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.661%)  route 0.291ns (67.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.564     1.508    sr3/clk_IBUF_BUFG
    SLICE_X31Y0          FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.291     1.939    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X30Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.833     2.023    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.502     1.521    
    SLICE_X30Y0          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.830    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.661%)  route 0.291ns (67.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.564     1.508    sr3/clk_IBUF_BUFG
    SLICE_X31Y0          FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.291     1.939    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X30Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.833     2.023    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.502     1.521    
    SLICE_X30Y0          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.830    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.110    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y0    brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y1    brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X32Y8    D_pixeldata_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X44Y7    D_pixeldata_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X51Y9    L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X50Y15   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X46Y14   L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X46Y19   L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X47Y24   L_reg/D_registers_q_reg[0][13]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y1    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y1    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y1    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y1    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y1    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y1    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y1    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y1    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y0    sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y0    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y1    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y1    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y1    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y1    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y1    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y1    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y1    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y1    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y0    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y0    sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      106.623ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             106.623ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.067ns  (logic 0.704ns (17.310%)  route 3.363ns (82.690%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X35Y3          FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDSE (Prop_fdse_C_Q)         0.456     5.604 r  sm/D_states_q_reg[0]/Q
                         net (fo=190, routed)         1.718     7.323    sm/D_states_q[0]
    SLICE_X34Y7          LUT2 (Prop_lut2_I0_O)        0.124     7.447 r  sm/D_stage_q[3]_i_3/O
                         net (fo=2, routed)           1.116     8.563    sm/D_states_q_reg[0]_0
    SLICE_X34Y4          LUT6 (Prop_lut6_I5_O)        0.124     8.687 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.529     9.215    fifo_reset_cond/AS[0]
    SLICE_X34Y4          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.444   115.960    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X34Y4          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.274   116.234    
                         clock uncertainty           -0.035   116.199    
    SLICE_X34Y4          FDPE (Recov_fdpe_C_PRE)     -0.361   115.838    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.838    
                         arrival time                          -9.215    
  -------------------------------------------------------------------
                         slack                                106.623    

Slack (MET) :             106.623ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.067ns  (logic 0.704ns (17.310%)  route 3.363ns (82.690%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X35Y3          FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDSE (Prop_fdse_C_Q)         0.456     5.604 r  sm/D_states_q_reg[0]/Q
                         net (fo=190, routed)         1.718     7.323    sm/D_states_q[0]
    SLICE_X34Y7          LUT2 (Prop_lut2_I0_O)        0.124     7.447 r  sm/D_stage_q[3]_i_3/O
                         net (fo=2, routed)           1.116     8.563    sm/D_states_q_reg[0]_0
    SLICE_X34Y4          LUT6 (Prop_lut6_I5_O)        0.124     8.687 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.529     9.215    fifo_reset_cond/AS[0]
    SLICE_X34Y4          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.444   115.960    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X34Y4          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.274   116.234    
                         clock uncertainty           -0.035   116.199    
    SLICE_X34Y4          FDPE (Recov_fdpe_C_PRE)     -0.361   115.838    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.838    
                         arrival time                          -9.215    
  -------------------------------------------------------------------
                         slack                                106.623    

Slack (MET) :             106.623ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.067ns  (logic 0.704ns (17.310%)  route 3.363ns (82.690%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X35Y3          FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDSE (Prop_fdse_C_Q)         0.456     5.604 r  sm/D_states_q_reg[0]/Q
                         net (fo=190, routed)         1.718     7.323    sm/D_states_q[0]
    SLICE_X34Y7          LUT2 (Prop_lut2_I0_O)        0.124     7.447 r  sm/D_stage_q[3]_i_3/O
                         net (fo=2, routed)           1.116     8.563    sm/D_states_q_reg[0]_0
    SLICE_X34Y4          LUT6 (Prop_lut6_I5_O)        0.124     8.687 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.529     9.215    fifo_reset_cond/AS[0]
    SLICE_X34Y4          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.444   115.960    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X34Y4          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.274   116.234    
                         clock uncertainty           -0.035   116.199    
    SLICE_X34Y4          FDPE (Recov_fdpe_C_PRE)     -0.361   115.838    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.838    
                         arrival time                          -9.215    
  -------------------------------------------------------------------
                         slack                                106.623    

Slack (MET) :             106.623ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.067ns  (logic 0.704ns (17.310%)  route 3.363ns (82.690%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X35Y3          FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDSE (Prop_fdse_C_Q)         0.456     5.604 r  sm/D_states_q_reg[0]/Q
                         net (fo=190, routed)         1.718     7.323    sm/D_states_q[0]
    SLICE_X34Y7          LUT2 (Prop_lut2_I0_O)        0.124     7.447 r  sm/D_stage_q[3]_i_3/O
                         net (fo=2, routed)           1.116     8.563    sm/D_states_q_reg[0]_0
    SLICE_X34Y4          LUT6 (Prop_lut6_I5_O)        0.124     8.687 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.529     9.215    fifo_reset_cond/AS[0]
    SLICE_X34Y4          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.444   115.960    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X34Y4          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.274   116.234    
                         clock uncertainty           -0.035   116.199    
    SLICE_X34Y4          FDPE (Recov_fdpe_C_PRE)     -0.361   115.838    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.838    
                         arrival time                          -9.215    
  -------------------------------------------------------------------
                         slack                                106.623    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.186ns (25.480%)  route 0.544ns (74.520%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X37Y3          FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDSE (Prop_fdse_C_Q)         0.141     1.648 r  sm/D_states_q_reg[7]/Q
                         net (fo=131, routed)         0.370     2.018    sm/D_states_q[7]
    SLICE_X34Y4          LUT6 (Prop_lut6_I4_O)        0.045     2.063 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.174     2.237    fifo_reset_cond/AS[0]
    SLICE_X34Y4          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.831     2.021    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X34Y4          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.251     1.770    
    SLICE_X34Y4          FDPE (Remov_fdpe_C_PRE)     -0.071     1.699    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           2.237    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.186ns (25.480%)  route 0.544ns (74.520%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X37Y3          FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDSE (Prop_fdse_C_Q)         0.141     1.648 r  sm/D_states_q_reg[7]/Q
                         net (fo=131, routed)         0.370     2.018    sm/D_states_q[7]
    SLICE_X34Y4          LUT6 (Prop_lut6_I4_O)        0.045     2.063 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.174     2.237    fifo_reset_cond/AS[0]
    SLICE_X34Y4          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.831     2.021    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X34Y4          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.251     1.770    
    SLICE_X34Y4          FDPE (Remov_fdpe_C_PRE)     -0.071     1.699    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           2.237    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.186ns (25.480%)  route 0.544ns (74.520%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X37Y3          FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDSE (Prop_fdse_C_Q)         0.141     1.648 r  sm/D_states_q_reg[7]/Q
                         net (fo=131, routed)         0.370     2.018    sm/D_states_q[7]
    SLICE_X34Y4          LUT6 (Prop_lut6_I4_O)        0.045     2.063 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.174     2.237    fifo_reset_cond/AS[0]
    SLICE_X34Y4          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.831     2.021    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X34Y4          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.251     1.770    
    SLICE_X34Y4          FDPE (Remov_fdpe_C_PRE)     -0.071     1.699    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           2.237    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.186ns (25.480%)  route 0.544ns (74.520%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X37Y3          FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDSE (Prop_fdse_C_Q)         0.141     1.648 r  sm/D_states_q_reg[7]/Q
                         net (fo=131, routed)         0.370     2.018    sm/D_states_q[7]
    SLICE_X34Y4          LUT6 (Prop_lut6_I4_O)        0.045     2.063 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.174     2.237    fifo_reset_cond/AS[0]
    SLICE_X34Y4          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.831     2.021    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X34Y4          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.251     1.770    
    SLICE_X34Y4          FDPE (Remov_fdpe_C_PRE)     -0.071     1.699    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           2.237    
  -------------------------------------------------------------------
                         slack                                  0.538    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            47 Endpoints
Min Delay            47 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.454ns  (logic 10.980ns (29.317%)  route 26.474ns (70.683%))
  Logic Levels:           31  (CARRY4=6 LUT2=1 LUT3=4 LUT4=5 LUT5=5 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X46Y21         FDRE                                         r  L_reg/D_registers_q_reg[6][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y21         FDRE (Prop_fdre_C_Q)         0.518     5.655 f  L_reg/D_registers_q_reg[6][13]/Q
                         net (fo=11, routed)          1.868     7.523    L_reg/M_sm_timer[13]
    SLICE_X54Y7          LUT2 (Prop_lut2_I1_O)        0.146     7.669 f  L_reg/L_526cffdf_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.836     8.506    L_reg/L_526cffdf_remainder0_carry_i_23__1_n_0
    SLICE_X56Y6          LUT6 (Prop_lut6_I2_O)        0.328     8.834 f  L_reg/L_526cffdf_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           1.074     9.908    L_reg/L_526cffdf_remainder0_carry_i_12__1_n_0
    SLICE_X56Y6          LUT3 (Prop_lut3_I0_O)        0.146    10.054 f  L_reg/L_526cffdf_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.965    11.019    L_reg/L_526cffdf_remainder0_carry_i_20__1_n_0
    SLICE_X58Y6          LUT5 (Prop_lut5_I4_O)        0.354    11.373 r  L_reg/L_526cffdf_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.058    12.431    L_reg/L_526cffdf_remainder0_carry_i_10__1_n_0
    SLICE_X57Y5          LUT4 (Prop_lut4_I1_O)        0.326    12.757 r  L_reg/L_526cffdf_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.757    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X57Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.307 r  timerseg_driver/decimal_renderer/L_526cffdf_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.307    timerseg_driver/decimal_renderer/L_526cffdf_remainder0_carry_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.620 r  timerseg_driver/decimal_renderer/L_526cffdf_remainder0_carry__0/O[3]
                         net (fo=5, routed)           1.066    14.686    L_reg/L_526cffdf_remainder0_3[7]
    SLICE_X59Y5          LUT5 (Prop_lut5_I2_O)        0.306    14.992 r  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.835    15.827    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X58Y4          LUT4 (Prop_lut4_I0_O)        0.124    15.951 f  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.657    16.609    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X59Y3          LUT6 (Prop_lut6_I0_O)        0.124    16.733 f  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           1.234    17.966    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X59Y2          LUT3 (Prop_lut3_I2_O)        0.152    18.118 r  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.683    18.801    L_reg/i__carry_i_20__4_n_0
    SLICE_X59Y2          LUT4 (Prop_lut4_I3_O)        0.332    19.133 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.965    20.098    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X61Y4          LUT4 (Prop_lut4_I3_O)        0.124    20.222 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.649    20.872    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X60Y4          LUT6 (Prop_lut6_I2_O)        0.124    20.996 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    20.996    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X60Y4          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.376 r  timerseg_driver/decimal_renderer/L_526cffdf_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.376    timerseg_driver/decimal_renderer/L_526cffdf_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.595 f  timerseg_driver/decimal_renderer/L_526cffdf_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.873    22.468    L_reg/L_526cffdf_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X61Y5          LUT5 (Prop_lut5_I2_O)        0.295    22.763 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.797    23.560    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X61Y4          LUT5 (Prop_lut5_I0_O)        0.124    23.684 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.781    24.465    L_reg/i__carry_i_14__1_0
    SLICE_X62Y2          LUT3 (Prop_lut3_I0_O)        0.124    24.589 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.681    25.270    L_reg/i__carry_i_25__3_n_0
    SLICE_X62Y2          LUT6 (Prop_lut6_I0_O)        0.124    25.394 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           1.172    26.566    L_reg/i__carry_i_20__3_n_0
    SLICE_X64Y3          LUT6 (Prop_lut6_I2_O)        0.124    26.690 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.808    27.498    L_reg/i__carry_i_13__3_n_0
    SLICE_X63Y3          LUT3 (Prop_lut3_I1_O)        0.154    27.652 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.504    28.156    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X62Y3          LUT5 (Prop_lut5_I0_O)        0.327    28.483 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.483    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.033 r  timerseg_driver/decimal_renderer/L_526cffdf_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.033    timerseg_driver/decimal_renderer/L_526cffdf_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y4          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.272 r  timerseg_driver/decimal_renderer/L_526cffdf_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           1.000    30.271    timerseg_driver/decimal_renderer/L_526cffdf_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X63Y4          LUT6 (Prop_lut6_I4_O)        0.302    30.573 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    30.725    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y4          LUT6 (Prop_lut6_I1_O)        0.124    30.849 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.975    31.823    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X63Y3          LUT6 (Prop_lut6_I2_O)        0.124    31.947 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.813    32.760    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X64Y3          LUT6 (Prop_lut6_I5_O)        0.124    32.884 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.161    34.045    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X64Y6          LUT4 (Prop_lut4_I0_O)        0.124    34.169 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.867    39.036    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    42.592 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    42.592    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.367ns  (logic 11.214ns (30.009%)  route 26.153ns (69.991%))
  Logic Levels:           31  (CARRY4=6 LUT2=1 LUT3=4 LUT4=5 LUT5=5 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X46Y21         FDRE                                         r  L_reg/D_registers_q_reg[6][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y21         FDRE (Prop_fdre_C_Q)         0.518     5.655 f  L_reg/D_registers_q_reg[6][13]/Q
                         net (fo=11, routed)          1.868     7.523    L_reg/M_sm_timer[13]
    SLICE_X54Y7          LUT2 (Prop_lut2_I1_O)        0.146     7.669 f  L_reg/L_526cffdf_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.836     8.506    L_reg/L_526cffdf_remainder0_carry_i_23__1_n_0
    SLICE_X56Y6          LUT6 (Prop_lut6_I2_O)        0.328     8.834 f  L_reg/L_526cffdf_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           1.074     9.908    L_reg/L_526cffdf_remainder0_carry_i_12__1_n_0
    SLICE_X56Y6          LUT3 (Prop_lut3_I0_O)        0.146    10.054 f  L_reg/L_526cffdf_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.965    11.019    L_reg/L_526cffdf_remainder0_carry_i_20__1_n_0
    SLICE_X58Y6          LUT5 (Prop_lut5_I4_O)        0.354    11.373 r  L_reg/L_526cffdf_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.058    12.431    L_reg/L_526cffdf_remainder0_carry_i_10__1_n_0
    SLICE_X57Y5          LUT4 (Prop_lut4_I1_O)        0.326    12.757 r  L_reg/L_526cffdf_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.757    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X57Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.307 r  timerseg_driver/decimal_renderer/L_526cffdf_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.307    timerseg_driver/decimal_renderer/L_526cffdf_remainder0_carry_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.620 r  timerseg_driver/decimal_renderer/L_526cffdf_remainder0_carry__0/O[3]
                         net (fo=5, routed)           1.066    14.686    L_reg/L_526cffdf_remainder0_3[7]
    SLICE_X59Y5          LUT5 (Prop_lut5_I2_O)        0.306    14.992 r  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.835    15.827    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X58Y4          LUT4 (Prop_lut4_I0_O)        0.124    15.951 f  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.657    16.609    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X59Y3          LUT6 (Prop_lut6_I0_O)        0.124    16.733 f  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           1.234    17.966    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X59Y2          LUT3 (Prop_lut3_I2_O)        0.152    18.118 r  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.683    18.801    L_reg/i__carry_i_20__4_n_0
    SLICE_X59Y2          LUT4 (Prop_lut4_I3_O)        0.332    19.133 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.965    20.098    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X61Y4          LUT4 (Prop_lut4_I3_O)        0.124    20.222 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.649    20.872    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X60Y4          LUT6 (Prop_lut6_I2_O)        0.124    20.996 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    20.996    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X60Y4          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.376 r  timerseg_driver/decimal_renderer/L_526cffdf_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.376    timerseg_driver/decimal_renderer/L_526cffdf_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.595 f  timerseg_driver/decimal_renderer/L_526cffdf_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.873    22.468    L_reg/L_526cffdf_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X61Y5          LUT5 (Prop_lut5_I2_O)        0.295    22.763 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.797    23.560    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X61Y4          LUT5 (Prop_lut5_I0_O)        0.124    23.684 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.781    24.465    L_reg/i__carry_i_14__1_0
    SLICE_X62Y2          LUT3 (Prop_lut3_I0_O)        0.124    24.589 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.681    25.270    L_reg/i__carry_i_25__3_n_0
    SLICE_X62Y2          LUT6 (Prop_lut6_I0_O)        0.124    25.394 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           1.172    26.566    L_reg/i__carry_i_20__3_n_0
    SLICE_X64Y3          LUT6 (Prop_lut6_I2_O)        0.124    26.690 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.808    27.498    L_reg/i__carry_i_13__3_n_0
    SLICE_X63Y3          LUT3 (Prop_lut3_I1_O)        0.154    27.652 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.504    28.156    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X62Y3          LUT5 (Prop_lut5_I0_O)        0.327    28.483 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.483    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.033 r  timerseg_driver/decimal_renderer/L_526cffdf_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.033    timerseg_driver/decimal_renderer/L_526cffdf_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y4          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.272 r  timerseg_driver/decimal_renderer/L_526cffdf_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           1.000    30.271    timerseg_driver/decimal_renderer/L_526cffdf_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X63Y4          LUT6 (Prop_lut6_I4_O)        0.302    30.573 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    30.725    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y4          LUT6 (Prop_lut6_I1_O)        0.124    30.849 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.975    31.823    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X63Y3          LUT6 (Prop_lut6_I2_O)        0.124    31.947 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.813    32.760    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X64Y3          LUT6 (Prop_lut6_I5_O)        0.124    32.884 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.186    34.070    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X64Y6          LUT4 (Prop_lut4_I1_O)        0.150    34.220 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.522    38.742    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.763    42.504 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    42.504    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.362ns  (logic 11.226ns (30.046%)  route 26.136ns (69.954%))
  Logic Levels:           31  (CARRY4=6 LUT2=1 LUT3=4 LUT4=5 LUT5=5 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X46Y21         FDRE                                         r  L_reg/D_registers_q_reg[6][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y21         FDRE (Prop_fdre_C_Q)         0.518     5.655 f  L_reg/D_registers_q_reg[6][13]/Q
                         net (fo=11, routed)          1.868     7.523    L_reg/M_sm_timer[13]
    SLICE_X54Y7          LUT2 (Prop_lut2_I1_O)        0.146     7.669 f  L_reg/L_526cffdf_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.836     8.506    L_reg/L_526cffdf_remainder0_carry_i_23__1_n_0
    SLICE_X56Y6          LUT6 (Prop_lut6_I2_O)        0.328     8.834 f  L_reg/L_526cffdf_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           1.074     9.908    L_reg/L_526cffdf_remainder0_carry_i_12__1_n_0
    SLICE_X56Y6          LUT3 (Prop_lut3_I0_O)        0.146    10.054 f  L_reg/L_526cffdf_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.965    11.019    L_reg/L_526cffdf_remainder0_carry_i_20__1_n_0
    SLICE_X58Y6          LUT5 (Prop_lut5_I4_O)        0.354    11.373 r  L_reg/L_526cffdf_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.058    12.431    L_reg/L_526cffdf_remainder0_carry_i_10__1_n_0
    SLICE_X57Y5          LUT4 (Prop_lut4_I1_O)        0.326    12.757 r  L_reg/L_526cffdf_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.757    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X57Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.307 r  timerseg_driver/decimal_renderer/L_526cffdf_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.307    timerseg_driver/decimal_renderer/L_526cffdf_remainder0_carry_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.620 r  timerseg_driver/decimal_renderer/L_526cffdf_remainder0_carry__0/O[3]
                         net (fo=5, routed)           1.066    14.686    L_reg/L_526cffdf_remainder0_3[7]
    SLICE_X59Y5          LUT5 (Prop_lut5_I2_O)        0.306    14.992 r  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.835    15.827    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X58Y4          LUT4 (Prop_lut4_I0_O)        0.124    15.951 f  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.657    16.609    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X59Y3          LUT6 (Prop_lut6_I0_O)        0.124    16.733 f  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           1.234    17.966    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X59Y2          LUT3 (Prop_lut3_I2_O)        0.152    18.118 r  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.683    18.801    L_reg/i__carry_i_20__4_n_0
    SLICE_X59Y2          LUT4 (Prop_lut4_I3_O)        0.332    19.133 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.965    20.098    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X61Y4          LUT4 (Prop_lut4_I3_O)        0.124    20.222 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.649    20.872    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X60Y4          LUT6 (Prop_lut6_I2_O)        0.124    20.996 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    20.996    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X60Y4          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.376 r  timerseg_driver/decimal_renderer/L_526cffdf_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.376    timerseg_driver/decimal_renderer/L_526cffdf_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.595 f  timerseg_driver/decimal_renderer/L_526cffdf_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.873    22.468    L_reg/L_526cffdf_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X61Y5          LUT5 (Prop_lut5_I2_O)        0.295    22.763 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.797    23.560    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X61Y4          LUT5 (Prop_lut5_I0_O)        0.124    23.684 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.781    24.465    L_reg/i__carry_i_14__1_0
    SLICE_X62Y2          LUT3 (Prop_lut3_I0_O)        0.124    24.589 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.681    25.270    L_reg/i__carry_i_25__3_n_0
    SLICE_X62Y2          LUT6 (Prop_lut6_I0_O)        0.124    25.394 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           1.172    26.566    L_reg/i__carry_i_20__3_n_0
    SLICE_X64Y3          LUT6 (Prop_lut6_I2_O)        0.124    26.690 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.808    27.498    L_reg/i__carry_i_13__3_n_0
    SLICE_X63Y3          LUT3 (Prop_lut3_I1_O)        0.154    27.652 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.504    28.156    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X62Y3          LUT5 (Prop_lut5_I0_O)        0.327    28.483 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.483    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.033 r  timerseg_driver/decimal_renderer/L_526cffdf_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.033    timerseg_driver/decimal_renderer/L_526cffdf_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y4          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.272 f  timerseg_driver/decimal_renderer/L_526cffdf_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           1.000    30.271    timerseg_driver/decimal_renderer/L_526cffdf_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X63Y4          LUT6 (Prop_lut6_I4_O)        0.302    30.573 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    30.725    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y4          LUT6 (Prop_lut6_I1_O)        0.124    30.849 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.975    31.823    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X63Y3          LUT6 (Prop_lut6_I2_O)        0.124    31.947 f  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.813    32.760    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X64Y3          LUT6 (Prop_lut6_I5_O)        0.124    32.884 f  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.176    34.060    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X64Y6          LUT4 (Prop_lut4_I0_O)        0.152    34.212 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.515    38.726    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.773    42.499 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    42.499    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.722ns  (logic 10.969ns (29.871%)  route 25.753ns (70.129%))
  Logic Levels:           31  (CARRY4=6 LUT2=1 LUT3=4 LUT4=5 LUT5=5 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X46Y21         FDRE                                         r  L_reg/D_registers_q_reg[6][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y21         FDRE (Prop_fdre_C_Q)         0.518     5.655 f  L_reg/D_registers_q_reg[6][13]/Q
                         net (fo=11, routed)          1.868     7.523    L_reg/M_sm_timer[13]
    SLICE_X54Y7          LUT2 (Prop_lut2_I1_O)        0.146     7.669 f  L_reg/L_526cffdf_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.836     8.506    L_reg/L_526cffdf_remainder0_carry_i_23__1_n_0
    SLICE_X56Y6          LUT6 (Prop_lut6_I2_O)        0.328     8.834 f  L_reg/L_526cffdf_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           1.074     9.908    L_reg/L_526cffdf_remainder0_carry_i_12__1_n_0
    SLICE_X56Y6          LUT3 (Prop_lut3_I0_O)        0.146    10.054 f  L_reg/L_526cffdf_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.965    11.019    L_reg/L_526cffdf_remainder0_carry_i_20__1_n_0
    SLICE_X58Y6          LUT5 (Prop_lut5_I4_O)        0.354    11.373 r  L_reg/L_526cffdf_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.058    12.431    L_reg/L_526cffdf_remainder0_carry_i_10__1_n_0
    SLICE_X57Y5          LUT4 (Prop_lut4_I1_O)        0.326    12.757 r  L_reg/L_526cffdf_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.757    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X57Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.307 r  timerseg_driver/decimal_renderer/L_526cffdf_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.307    timerseg_driver/decimal_renderer/L_526cffdf_remainder0_carry_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.620 r  timerseg_driver/decimal_renderer/L_526cffdf_remainder0_carry__0/O[3]
                         net (fo=5, routed)           1.066    14.686    L_reg/L_526cffdf_remainder0_3[7]
    SLICE_X59Y5          LUT5 (Prop_lut5_I2_O)        0.306    14.992 r  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.835    15.827    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X58Y4          LUT4 (Prop_lut4_I0_O)        0.124    15.951 f  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.657    16.609    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X59Y3          LUT6 (Prop_lut6_I0_O)        0.124    16.733 f  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           1.234    17.966    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X59Y2          LUT3 (Prop_lut3_I2_O)        0.152    18.118 r  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.683    18.801    L_reg/i__carry_i_20__4_n_0
    SLICE_X59Y2          LUT4 (Prop_lut4_I3_O)        0.332    19.133 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.965    20.098    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X61Y4          LUT4 (Prop_lut4_I3_O)        0.124    20.222 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.649    20.872    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X60Y4          LUT6 (Prop_lut6_I2_O)        0.124    20.996 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    20.996    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X60Y4          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.376 r  timerseg_driver/decimal_renderer/L_526cffdf_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.376    timerseg_driver/decimal_renderer/L_526cffdf_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.595 f  timerseg_driver/decimal_renderer/L_526cffdf_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.873    22.468    L_reg/L_526cffdf_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X61Y5          LUT5 (Prop_lut5_I2_O)        0.295    22.763 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.797    23.560    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X61Y4          LUT5 (Prop_lut5_I0_O)        0.124    23.684 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.781    24.465    L_reg/i__carry_i_14__1_0
    SLICE_X62Y2          LUT3 (Prop_lut3_I0_O)        0.124    24.589 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.681    25.270    L_reg/i__carry_i_25__3_n_0
    SLICE_X62Y2          LUT6 (Prop_lut6_I0_O)        0.124    25.394 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           1.172    26.566    L_reg/i__carry_i_20__3_n_0
    SLICE_X64Y3          LUT6 (Prop_lut6_I2_O)        0.124    26.690 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.808    27.498    L_reg/i__carry_i_13__3_n_0
    SLICE_X63Y3          LUT3 (Prop_lut3_I1_O)        0.154    27.652 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.504    28.156    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X62Y3          LUT5 (Prop_lut5_I0_O)        0.327    28.483 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.483    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.033 r  timerseg_driver/decimal_renderer/L_526cffdf_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.033    timerseg_driver/decimal_renderer/L_526cffdf_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y4          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.272 r  timerseg_driver/decimal_renderer/L_526cffdf_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           1.000    30.271    timerseg_driver/decimal_renderer/L_526cffdf_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X63Y4          LUT6 (Prop_lut6_I4_O)        0.302    30.573 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    30.725    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y4          LUT6 (Prop_lut6_I1_O)        0.124    30.849 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.975    31.823    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X63Y3          LUT6 (Prop_lut6_I2_O)        0.124    31.947 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.813    32.760    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X64Y3          LUT6 (Prop_lut6_I5_O)        0.124    32.884 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.176    34.060    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X64Y6          LUT4 (Prop_lut4_I1_O)        0.124    34.184 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.132    38.315    timerseg_OBUF[1]
    E2                   OBUF (Prop_obuf_I_O)         3.544    41.859 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.859    timerseg[1]
    E2                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.622ns  (logic 11.510ns (31.428%)  route 25.112ns (68.572%))
  Logic Levels:           31  (CARRY4=7 LUT2=4 LUT3=4 LUT4=1 LUT5=5 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.563     5.147    L_reg/clk_IBUF_BUFG
    SLICE_X52Y16         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y16         FDRE (Prop_fdre_C_Q)         0.518     5.665 r  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          1.839     7.504    L_reg/M_sm_pac[9]
    SLICE_X58Y17         LUT3 (Prop_lut3_I1_O)        0.124     7.628 r  L_reg/L_526cffdf_remainder0_carry_i_21/O
                         net (fo=4, routed)           0.893     8.522    L_reg/L_526cffdf_remainder0_carry_i_21_n_0
    SLICE_X60Y15         LUT6 (Prop_lut6_I1_O)        0.124     8.646 r  L_reg/L_526cffdf_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          1.251     9.897    L_reg/L_526cffdf_remainder0_carry__0_i_9_n_0
    SLICE_X58Y16         LUT2 (Prop_lut2_I1_O)        0.154    10.051 f  L_reg/L_526cffdf_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.674    10.725    L_reg/L_526cffdf_remainder0_carry_i_15_n_0
    SLICE_X58Y16         LUT6 (Prop_lut6_I3_O)        0.327    11.052 r  L_reg/L_526cffdf_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.654    11.706    L_reg/L_526cffdf_remainder0_carry_i_8_n_0
    SLICE_X58Y15         LUT2 (Prop_lut2_I0_O)        0.124    11.830 r  L_reg/L_526cffdf_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.190    12.020    aseg_driver/decimal_renderer/DI[2]
    SLICE_X59Y15         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.405 r  aseg_driver/decimal_renderer/L_526cffdf_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.405    aseg_driver/decimal_renderer/L_526cffdf_remainder0_carry_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.627 f  aseg_driver/decimal_renderer/L_526cffdf_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.780    13.407    L_reg/L_526cffdf_remainder0[4]
    SLICE_X63Y16         LUT3 (Prop_lut3_I0_O)        0.325    13.732 f  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           0.980    14.713    L_reg/i__carry__1_i_14_n_0
    SLICE_X63Y13         LUT5 (Prop_lut5_I2_O)        0.326    15.039 r  L_reg/i__carry_i_25__0/O
                         net (fo=1, routed)           0.873    15.911    L_reg/i__carry_i_25__0_n_0
    SLICE_X62Y13         LUT6 (Prop_lut6_I5_O)        0.124    16.035 f  L_reg/i__carry_i_22/O
                         net (fo=4, routed)           0.824    16.860    L_reg/i__carry_i_22_n_0
    SLICE_X64Y15         LUT5 (Prop_lut5_I3_O)        0.148    17.008 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.845    17.853    L_reg/i__carry_i_19_n_0
    SLICE_X64Y15         LUT3 (Prop_lut3_I0_O)        0.356    18.209 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.973    19.182    L_reg/i__carry_i_11_n_0
    SLICE_X59Y13         LUT2 (Prop_lut2_I1_O)        0.348    19.530 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.482    20.012    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X62Y14         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.519 r  aseg_driver/decimal_renderer/L_526cffdf_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.519    aseg_driver/decimal_renderer/L_526cffdf_remainder0_inferred__0/i__carry_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.633 r  aseg_driver/decimal_renderer/L_526cffdf_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.633    aseg_driver/decimal_renderer/L_526cffdf_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.967 f  aseg_driver/decimal_renderer/L_526cffdf_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.165    22.132    L_reg/L_526cffdf_remainder0_inferred__1/i__carry__2[1]
    SLICE_X58Y14         LUT5 (Prop_lut5_I4_O)        0.303    22.435 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.879    23.314    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X58Y14         LUT5 (Prop_lut5_I0_O)        0.124    23.438 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.357    24.795    aseg_driver/decimal_renderer/L_526cffdf_remainder0_inferred__0/i__carry__0_0
    SLICE_X56Y12         LUT2 (Prop_lut2_I0_O)        0.157    24.952 f  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.919    25.871    L_reg/i__carry_i_13_0
    SLICE_X55Y14         LUT6 (Prop_lut6_I0_O)        0.355    26.226 f  L_reg/i__carry_i_24/O
                         net (fo=1, routed)           0.642    26.868    L_reg/i__carry_i_24_n_0
    SLICE_X56Y14         LUT6 (Prop_lut6_I4_O)        0.124    26.992 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           1.013    28.005    L_reg/i__carry_i_13_n_0
    SLICE_X56Y12         LUT3 (Prop_lut3_I1_O)        0.146    28.151 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.702    28.852    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X57Y12         LUT5 (Prop_lut5_I0_O)        0.328    29.180 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    29.180    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X57Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.730 r  aseg_driver/decimal_renderer/L_526cffdf_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.730    aseg_driver/decimal_renderer/L_526cffdf_remainder0_inferred__1/i__carry_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.969 r  aseg_driver/decimal_renderer/L_526cffdf_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.835    30.804    aseg_driver/decimal_renderer/L_526cffdf_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X56Y14         LUT6 (Prop_lut6_I4_O)        0.302    31.106 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.423    31.529    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X56Y13         LUT6 (Prop_lut6_I1_O)        0.124    31.653 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.870    32.522    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X59Y13         LUT6 (Prop_lut6_I1_O)        0.124    32.646 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.544    33.190    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X59Y14         LUT6 (Prop_lut6_I5_O)        0.124    33.314 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.763    34.077    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X60Y17         LUT4 (Prop_lut4_I3_O)        0.150    34.227 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.742    37.970    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.800    41.770 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.770    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.506ns  (logic 10.978ns (30.073%)  route 25.528ns (69.927%))
  Logic Levels:           31  (CARRY4=6 LUT2=1 LUT3=5 LUT4=4 LUT5=5 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X46Y21         FDRE                                         r  L_reg/D_registers_q_reg[6][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y21         FDRE (Prop_fdre_C_Q)         0.518     5.655 f  L_reg/D_registers_q_reg[6][13]/Q
                         net (fo=11, routed)          1.868     7.523    L_reg/M_sm_timer[13]
    SLICE_X54Y7          LUT2 (Prop_lut2_I1_O)        0.146     7.669 f  L_reg/L_526cffdf_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.836     8.506    L_reg/L_526cffdf_remainder0_carry_i_23__1_n_0
    SLICE_X56Y6          LUT6 (Prop_lut6_I2_O)        0.328     8.834 f  L_reg/L_526cffdf_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           1.074     9.908    L_reg/L_526cffdf_remainder0_carry_i_12__1_n_0
    SLICE_X56Y6          LUT3 (Prop_lut3_I0_O)        0.146    10.054 f  L_reg/L_526cffdf_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.965    11.019    L_reg/L_526cffdf_remainder0_carry_i_20__1_n_0
    SLICE_X58Y6          LUT5 (Prop_lut5_I4_O)        0.354    11.373 r  L_reg/L_526cffdf_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.058    12.431    L_reg/L_526cffdf_remainder0_carry_i_10__1_n_0
    SLICE_X57Y5          LUT4 (Prop_lut4_I1_O)        0.326    12.757 r  L_reg/L_526cffdf_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.757    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X57Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.307 r  timerseg_driver/decimal_renderer/L_526cffdf_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.307    timerseg_driver/decimal_renderer/L_526cffdf_remainder0_carry_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.620 r  timerseg_driver/decimal_renderer/L_526cffdf_remainder0_carry__0/O[3]
                         net (fo=5, routed)           1.066    14.686    L_reg/L_526cffdf_remainder0_3[7]
    SLICE_X59Y5          LUT5 (Prop_lut5_I2_O)        0.306    14.992 r  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.835    15.827    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X58Y4          LUT4 (Prop_lut4_I0_O)        0.124    15.951 f  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.657    16.609    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X59Y3          LUT6 (Prop_lut6_I0_O)        0.124    16.733 f  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           1.234    17.966    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X59Y2          LUT3 (Prop_lut3_I2_O)        0.152    18.118 r  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.683    18.801    L_reg/i__carry_i_20__4_n_0
    SLICE_X59Y2          LUT4 (Prop_lut4_I3_O)        0.332    19.133 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.965    20.098    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X61Y4          LUT4 (Prop_lut4_I3_O)        0.124    20.222 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.649    20.872    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X60Y4          LUT6 (Prop_lut6_I2_O)        0.124    20.996 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    20.996    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X60Y4          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.376 r  timerseg_driver/decimal_renderer/L_526cffdf_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.376    timerseg_driver/decimal_renderer/L_526cffdf_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.595 f  timerseg_driver/decimal_renderer/L_526cffdf_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.873    22.468    L_reg/L_526cffdf_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X61Y5          LUT5 (Prop_lut5_I2_O)        0.295    22.763 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.797    23.560    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X61Y4          LUT5 (Prop_lut5_I0_O)        0.124    23.684 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.781    24.465    L_reg/i__carry_i_14__1_0
    SLICE_X62Y2          LUT3 (Prop_lut3_I0_O)        0.124    24.589 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.681    25.270    L_reg/i__carry_i_25__3_n_0
    SLICE_X62Y2          LUT6 (Prop_lut6_I0_O)        0.124    25.394 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           1.172    26.566    L_reg/i__carry_i_20__3_n_0
    SLICE_X64Y3          LUT6 (Prop_lut6_I2_O)        0.124    26.690 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.808    27.498    L_reg/i__carry_i_13__3_n_0
    SLICE_X63Y3          LUT3 (Prop_lut3_I1_O)        0.154    27.652 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.504    28.156    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X62Y3          LUT5 (Prop_lut5_I0_O)        0.327    28.483 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.483    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.033 r  timerseg_driver/decimal_renderer/L_526cffdf_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.033    timerseg_driver/decimal_renderer/L_526cffdf_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y4          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.272 r  timerseg_driver/decimal_renderer/L_526cffdf_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           1.000    30.271    timerseg_driver/decimal_renderer/L_526cffdf_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X63Y4          LUT6 (Prop_lut6_I4_O)        0.302    30.573 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    30.725    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y4          LUT6 (Prop_lut6_I1_O)        0.124    30.849 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.975    31.823    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X63Y3          LUT6 (Prop_lut6_I2_O)        0.124    31.947 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.813    32.760    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X64Y3          LUT6 (Prop_lut6_I5_O)        0.124    32.884 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.759    33.643    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X64Y6          LUT3 (Prop_lut3_I0_O)        0.124    33.767 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.323    38.090    timerseg_OBUF[0]
    D1                   OBUF (Prop_obuf_I_O)         3.553    41.643 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.643    timerseg[0]
    D1                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.344ns  (logic 11.252ns (30.960%)  route 25.092ns (69.040%))
  Logic Levels:           31  (CARRY4=7 LUT2=4 LUT3=4 LUT4=1 LUT5=5 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.563     5.147    L_reg/clk_IBUF_BUFG
    SLICE_X52Y16         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y16         FDRE (Prop_fdre_C_Q)         0.518     5.665 r  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          1.839     7.504    L_reg/M_sm_pac[9]
    SLICE_X58Y17         LUT3 (Prop_lut3_I1_O)        0.124     7.628 r  L_reg/L_526cffdf_remainder0_carry_i_21/O
                         net (fo=4, routed)           0.893     8.522    L_reg/L_526cffdf_remainder0_carry_i_21_n_0
    SLICE_X60Y15         LUT6 (Prop_lut6_I1_O)        0.124     8.646 r  L_reg/L_526cffdf_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          1.251     9.897    L_reg/L_526cffdf_remainder0_carry__0_i_9_n_0
    SLICE_X58Y16         LUT2 (Prop_lut2_I1_O)        0.154    10.051 f  L_reg/L_526cffdf_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.674    10.725    L_reg/L_526cffdf_remainder0_carry_i_15_n_0
    SLICE_X58Y16         LUT6 (Prop_lut6_I3_O)        0.327    11.052 r  L_reg/L_526cffdf_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.654    11.706    L_reg/L_526cffdf_remainder0_carry_i_8_n_0
    SLICE_X58Y15         LUT2 (Prop_lut2_I0_O)        0.124    11.830 r  L_reg/L_526cffdf_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.190    12.020    aseg_driver/decimal_renderer/DI[2]
    SLICE_X59Y15         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.405 r  aseg_driver/decimal_renderer/L_526cffdf_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.405    aseg_driver/decimal_renderer/L_526cffdf_remainder0_carry_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.627 f  aseg_driver/decimal_renderer/L_526cffdf_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.780    13.407    L_reg/L_526cffdf_remainder0[4]
    SLICE_X63Y16         LUT3 (Prop_lut3_I0_O)        0.325    13.732 f  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           0.980    14.713    L_reg/i__carry__1_i_14_n_0
    SLICE_X63Y13         LUT5 (Prop_lut5_I2_O)        0.326    15.039 r  L_reg/i__carry_i_25__0/O
                         net (fo=1, routed)           0.873    15.911    L_reg/i__carry_i_25__0_n_0
    SLICE_X62Y13         LUT6 (Prop_lut6_I5_O)        0.124    16.035 f  L_reg/i__carry_i_22/O
                         net (fo=4, routed)           0.824    16.860    L_reg/i__carry_i_22_n_0
    SLICE_X64Y15         LUT5 (Prop_lut5_I3_O)        0.148    17.008 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.845    17.853    L_reg/i__carry_i_19_n_0
    SLICE_X64Y15         LUT3 (Prop_lut3_I0_O)        0.356    18.209 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.973    19.182    L_reg/i__carry_i_11_n_0
    SLICE_X59Y13         LUT2 (Prop_lut2_I1_O)        0.348    19.530 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.482    20.012    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X62Y14         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.519 r  aseg_driver/decimal_renderer/L_526cffdf_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.519    aseg_driver/decimal_renderer/L_526cffdf_remainder0_inferred__0/i__carry_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.633 r  aseg_driver/decimal_renderer/L_526cffdf_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.633    aseg_driver/decimal_renderer/L_526cffdf_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.967 f  aseg_driver/decimal_renderer/L_526cffdf_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.165    22.132    L_reg/L_526cffdf_remainder0_inferred__1/i__carry__2[1]
    SLICE_X58Y14         LUT5 (Prop_lut5_I4_O)        0.303    22.435 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.879    23.314    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X58Y14         LUT5 (Prop_lut5_I0_O)        0.124    23.438 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.357    24.795    aseg_driver/decimal_renderer/L_526cffdf_remainder0_inferred__0/i__carry__0_0
    SLICE_X56Y12         LUT2 (Prop_lut2_I0_O)        0.157    24.952 f  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.919    25.871    L_reg/i__carry_i_13_0
    SLICE_X55Y14         LUT6 (Prop_lut6_I0_O)        0.355    26.226 f  L_reg/i__carry_i_24/O
                         net (fo=1, routed)           0.642    26.868    L_reg/i__carry_i_24_n_0
    SLICE_X56Y14         LUT6 (Prop_lut6_I4_O)        0.124    26.992 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           1.013    28.005    L_reg/i__carry_i_13_n_0
    SLICE_X56Y12         LUT3 (Prop_lut3_I1_O)        0.146    28.151 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.702    28.852    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X57Y12         LUT5 (Prop_lut5_I0_O)        0.328    29.180 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    29.180    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X57Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.730 r  aseg_driver/decimal_renderer/L_526cffdf_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.730    aseg_driver/decimal_renderer/L_526cffdf_remainder0_inferred__1/i__carry_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.969 r  aseg_driver/decimal_renderer/L_526cffdf_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.835    30.804    aseg_driver/decimal_renderer/L_526cffdf_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X56Y14         LUT6 (Prop_lut6_I4_O)        0.302    31.106 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.423    31.529    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X56Y13         LUT6 (Prop_lut6_I1_O)        0.124    31.653 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.870    32.522    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X59Y13         LUT6 (Prop_lut6_I1_O)        0.124    32.646 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.544    33.190    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X59Y14         LUT6 (Prop_lut6_I5_O)        0.124    33.314 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.763    34.077    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X60Y17         LUT4 (Prop_lut4_I3_O)        0.124    34.201 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.722    37.923    aseg_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         3.568    41.492 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.492    aseg[1]
    R11                                                               r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.138ns  (logic 10.976ns (30.371%)  route 25.163ns (69.629%))
  Logic Levels:           31  (CARRY4=6 LUT2=1 LUT3=4 LUT4=5 LUT5=5 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X46Y21         FDRE                                         r  L_reg/D_registers_q_reg[6][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y21         FDRE (Prop_fdre_C_Q)         0.518     5.655 f  L_reg/D_registers_q_reg[6][13]/Q
                         net (fo=11, routed)          1.868     7.523    L_reg/M_sm_timer[13]
    SLICE_X54Y7          LUT2 (Prop_lut2_I1_O)        0.146     7.669 f  L_reg/L_526cffdf_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.836     8.506    L_reg/L_526cffdf_remainder0_carry_i_23__1_n_0
    SLICE_X56Y6          LUT6 (Prop_lut6_I2_O)        0.328     8.834 f  L_reg/L_526cffdf_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           1.074     9.908    L_reg/L_526cffdf_remainder0_carry_i_12__1_n_0
    SLICE_X56Y6          LUT3 (Prop_lut3_I0_O)        0.146    10.054 f  L_reg/L_526cffdf_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.965    11.019    L_reg/L_526cffdf_remainder0_carry_i_20__1_n_0
    SLICE_X58Y6          LUT5 (Prop_lut5_I4_O)        0.354    11.373 r  L_reg/L_526cffdf_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.058    12.431    L_reg/L_526cffdf_remainder0_carry_i_10__1_n_0
    SLICE_X57Y5          LUT4 (Prop_lut4_I1_O)        0.326    12.757 r  L_reg/L_526cffdf_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.757    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X57Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.307 r  timerseg_driver/decimal_renderer/L_526cffdf_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.307    timerseg_driver/decimal_renderer/L_526cffdf_remainder0_carry_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.620 r  timerseg_driver/decimal_renderer/L_526cffdf_remainder0_carry__0/O[3]
                         net (fo=5, routed)           1.066    14.686    L_reg/L_526cffdf_remainder0_3[7]
    SLICE_X59Y5          LUT5 (Prop_lut5_I2_O)        0.306    14.992 r  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.835    15.827    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X58Y4          LUT4 (Prop_lut4_I0_O)        0.124    15.951 f  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.657    16.609    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X59Y3          LUT6 (Prop_lut6_I0_O)        0.124    16.733 f  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           1.234    17.966    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X59Y2          LUT3 (Prop_lut3_I2_O)        0.152    18.118 r  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.683    18.801    L_reg/i__carry_i_20__4_n_0
    SLICE_X59Y2          LUT4 (Prop_lut4_I3_O)        0.332    19.133 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.965    20.098    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X61Y4          LUT4 (Prop_lut4_I3_O)        0.124    20.222 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.649    20.872    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X60Y4          LUT6 (Prop_lut6_I2_O)        0.124    20.996 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    20.996    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X60Y4          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.376 r  timerseg_driver/decimal_renderer/L_526cffdf_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.376    timerseg_driver/decimal_renderer/L_526cffdf_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.595 f  timerseg_driver/decimal_renderer/L_526cffdf_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.873    22.468    L_reg/L_526cffdf_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X61Y5          LUT5 (Prop_lut5_I2_O)        0.295    22.763 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.797    23.560    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X61Y4          LUT5 (Prop_lut5_I0_O)        0.124    23.684 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.781    24.465    L_reg/i__carry_i_14__1_0
    SLICE_X62Y2          LUT3 (Prop_lut3_I0_O)        0.124    24.589 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.681    25.270    L_reg/i__carry_i_25__3_n_0
    SLICE_X62Y2          LUT6 (Prop_lut6_I0_O)        0.124    25.394 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           1.172    26.566    L_reg/i__carry_i_20__3_n_0
    SLICE_X64Y3          LUT6 (Prop_lut6_I2_O)        0.124    26.690 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.808    27.498    L_reg/i__carry_i_13__3_n_0
    SLICE_X63Y3          LUT3 (Prop_lut3_I1_O)        0.154    27.652 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.504    28.156    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X62Y3          LUT5 (Prop_lut5_I0_O)        0.327    28.483 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.483    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.033 r  timerseg_driver/decimal_renderer/L_526cffdf_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.033    timerseg_driver/decimal_renderer/L_526cffdf_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y4          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.272 r  timerseg_driver/decimal_renderer/L_526cffdf_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           1.000    30.271    timerseg_driver/decimal_renderer/L_526cffdf_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X63Y4          LUT6 (Prop_lut6_I4_O)        0.302    30.573 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    30.725    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y4          LUT6 (Prop_lut6_I1_O)        0.124    30.849 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.975    31.823    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X63Y3          LUT6 (Prop_lut6_I2_O)        0.124    31.947 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.813    32.760    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X64Y3          LUT6 (Prop_lut6_I5_O)        0.124    32.884 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.186    34.070    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X64Y6          LUT4 (Prop_lut4_I0_O)        0.124    34.194 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.531    37.725    timerseg_OBUF[10]
    D3                   OBUF (Prop_obuf_I_O)         3.551    41.276 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    41.276    timerseg[10]
    D3                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.038ns  (logic 11.450ns (31.773%)  route 24.588ns (68.227%))
  Logic Levels:           31  (CARRY4=7 LUT2=4 LUT3=4 LUT4=1 LUT5=5 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.563     5.147    L_reg/clk_IBUF_BUFG
    SLICE_X52Y16         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y16         FDRE (Prop_fdre_C_Q)         0.518     5.665 r  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          1.839     7.504    L_reg/M_sm_pac[9]
    SLICE_X58Y17         LUT3 (Prop_lut3_I1_O)        0.124     7.628 r  L_reg/L_526cffdf_remainder0_carry_i_21/O
                         net (fo=4, routed)           0.893     8.522    L_reg/L_526cffdf_remainder0_carry_i_21_n_0
    SLICE_X60Y15         LUT6 (Prop_lut6_I1_O)        0.124     8.646 r  L_reg/L_526cffdf_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          1.251     9.897    L_reg/L_526cffdf_remainder0_carry__0_i_9_n_0
    SLICE_X58Y16         LUT2 (Prop_lut2_I1_O)        0.154    10.051 f  L_reg/L_526cffdf_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.674    10.725    L_reg/L_526cffdf_remainder0_carry_i_15_n_0
    SLICE_X58Y16         LUT6 (Prop_lut6_I3_O)        0.327    11.052 r  L_reg/L_526cffdf_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.654    11.706    L_reg/L_526cffdf_remainder0_carry_i_8_n_0
    SLICE_X58Y15         LUT2 (Prop_lut2_I0_O)        0.124    11.830 r  L_reg/L_526cffdf_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.190    12.020    aseg_driver/decimal_renderer/DI[2]
    SLICE_X59Y15         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.405 r  aseg_driver/decimal_renderer/L_526cffdf_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.405    aseg_driver/decimal_renderer/L_526cffdf_remainder0_carry_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.627 f  aseg_driver/decimal_renderer/L_526cffdf_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.780    13.407    L_reg/L_526cffdf_remainder0[4]
    SLICE_X63Y16         LUT3 (Prop_lut3_I0_O)        0.325    13.732 f  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           0.980    14.713    L_reg/i__carry__1_i_14_n_0
    SLICE_X63Y13         LUT5 (Prop_lut5_I2_O)        0.326    15.039 r  L_reg/i__carry_i_25__0/O
                         net (fo=1, routed)           0.873    15.911    L_reg/i__carry_i_25__0_n_0
    SLICE_X62Y13         LUT6 (Prop_lut6_I5_O)        0.124    16.035 f  L_reg/i__carry_i_22/O
                         net (fo=4, routed)           0.824    16.860    L_reg/i__carry_i_22_n_0
    SLICE_X64Y15         LUT5 (Prop_lut5_I3_O)        0.148    17.008 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.845    17.853    L_reg/i__carry_i_19_n_0
    SLICE_X64Y15         LUT3 (Prop_lut3_I0_O)        0.356    18.209 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.973    19.182    L_reg/i__carry_i_11_n_0
    SLICE_X59Y13         LUT2 (Prop_lut2_I1_O)        0.348    19.530 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.482    20.012    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X62Y14         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.519 r  aseg_driver/decimal_renderer/L_526cffdf_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.519    aseg_driver/decimal_renderer/L_526cffdf_remainder0_inferred__0/i__carry_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.633 r  aseg_driver/decimal_renderer/L_526cffdf_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.633    aseg_driver/decimal_renderer/L_526cffdf_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.967 f  aseg_driver/decimal_renderer/L_526cffdf_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.165    22.132    L_reg/L_526cffdf_remainder0_inferred__1/i__carry__2[1]
    SLICE_X58Y14         LUT5 (Prop_lut5_I4_O)        0.303    22.435 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.879    23.314    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X58Y14         LUT5 (Prop_lut5_I0_O)        0.124    23.438 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.357    24.795    aseg_driver/decimal_renderer/L_526cffdf_remainder0_inferred__0/i__carry__0_0
    SLICE_X56Y12         LUT2 (Prop_lut2_I0_O)        0.157    24.952 f  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.919    25.871    L_reg/i__carry_i_13_0
    SLICE_X55Y14         LUT6 (Prop_lut6_I0_O)        0.355    26.226 f  L_reg/i__carry_i_24/O
                         net (fo=1, routed)           0.642    26.868    L_reg/i__carry_i_24_n_0
    SLICE_X56Y14         LUT6 (Prop_lut6_I4_O)        0.124    26.992 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           1.013    28.005    L_reg/i__carry_i_13_n_0
    SLICE_X56Y12         LUT3 (Prop_lut3_I1_O)        0.146    28.151 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.702    28.852    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X57Y12         LUT5 (Prop_lut5_I0_O)        0.328    29.180 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    29.180    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X57Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.730 r  aseg_driver/decimal_renderer/L_526cffdf_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.730    aseg_driver/decimal_renderer/L_526cffdf_remainder0_inferred__1/i__carry_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.969 r  aseg_driver/decimal_renderer/L_526cffdf_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.835    30.804    aseg_driver/decimal_renderer/L_526cffdf_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X56Y14         LUT6 (Prop_lut6_I4_O)        0.302    31.106 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.423    31.529    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X56Y13         LUT6 (Prop_lut6_I1_O)        0.124    31.653 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.718    32.371    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X58Y13         LUT6 (Prop_lut6_I2_O)        0.124    32.495 r  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.444    32.939    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X58Y13         LUT6 (Prop_lut6_I5_O)        0.124    33.063 r  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.586    34.649    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X62Y17         LUT4 (Prop_lut4_I0_O)        0.152    34.801 r  L_reg/aseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.646    37.447    aseg_OBUF[10]
    N1                   OBUF (Prop_obuf_I_O)         3.738    41.186 r  aseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    41.186    aseg[10]
    N1                                                                r  aseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.026ns  (logic 11.257ns (31.248%)  route 24.768ns (68.752%))
  Logic Levels:           31  (CARRY4=7 LUT2=4 LUT3=5 LUT5=5 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.563     5.147    L_reg/clk_IBUF_BUFG
    SLICE_X52Y16         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y16         FDRE (Prop_fdre_C_Q)         0.518     5.665 r  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          1.839     7.504    L_reg/M_sm_pac[9]
    SLICE_X58Y17         LUT3 (Prop_lut3_I1_O)        0.124     7.628 r  L_reg/L_526cffdf_remainder0_carry_i_21/O
                         net (fo=4, routed)           0.893     8.522    L_reg/L_526cffdf_remainder0_carry_i_21_n_0
    SLICE_X60Y15         LUT6 (Prop_lut6_I1_O)        0.124     8.646 r  L_reg/L_526cffdf_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          1.251     9.897    L_reg/L_526cffdf_remainder0_carry__0_i_9_n_0
    SLICE_X58Y16         LUT2 (Prop_lut2_I1_O)        0.154    10.051 f  L_reg/L_526cffdf_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.674    10.725    L_reg/L_526cffdf_remainder0_carry_i_15_n_0
    SLICE_X58Y16         LUT6 (Prop_lut6_I3_O)        0.327    11.052 r  L_reg/L_526cffdf_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.654    11.706    L_reg/L_526cffdf_remainder0_carry_i_8_n_0
    SLICE_X58Y15         LUT2 (Prop_lut2_I0_O)        0.124    11.830 r  L_reg/L_526cffdf_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.190    12.020    aseg_driver/decimal_renderer/DI[2]
    SLICE_X59Y15         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.405 r  aseg_driver/decimal_renderer/L_526cffdf_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.405    aseg_driver/decimal_renderer/L_526cffdf_remainder0_carry_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.627 f  aseg_driver/decimal_renderer/L_526cffdf_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.780    13.407    L_reg/L_526cffdf_remainder0[4]
    SLICE_X63Y16         LUT3 (Prop_lut3_I0_O)        0.325    13.732 f  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           0.980    14.713    L_reg/i__carry__1_i_14_n_0
    SLICE_X63Y13         LUT5 (Prop_lut5_I2_O)        0.326    15.039 r  L_reg/i__carry_i_25__0/O
                         net (fo=1, routed)           0.873    15.911    L_reg/i__carry_i_25__0_n_0
    SLICE_X62Y13         LUT6 (Prop_lut6_I5_O)        0.124    16.035 f  L_reg/i__carry_i_22/O
                         net (fo=4, routed)           0.824    16.860    L_reg/i__carry_i_22_n_0
    SLICE_X64Y15         LUT5 (Prop_lut5_I3_O)        0.148    17.008 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.845    17.853    L_reg/i__carry_i_19_n_0
    SLICE_X64Y15         LUT3 (Prop_lut3_I0_O)        0.356    18.209 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.973    19.182    L_reg/i__carry_i_11_n_0
    SLICE_X59Y13         LUT2 (Prop_lut2_I1_O)        0.348    19.530 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.482    20.012    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X62Y14         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.519 r  aseg_driver/decimal_renderer/L_526cffdf_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.519    aseg_driver/decimal_renderer/L_526cffdf_remainder0_inferred__0/i__carry_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.633 r  aseg_driver/decimal_renderer/L_526cffdf_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.633    aseg_driver/decimal_renderer/L_526cffdf_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.967 f  aseg_driver/decimal_renderer/L_526cffdf_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.165    22.132    L_reg/L_526cffdf_remainder0_inferred__1/i__carry__2[1]
    SLICE_X58Y14         LUT5 (Prop_lut5_I4_O)        0.303    22.435 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.879    23.314    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X58Y14         LUT5 (Prop_lut5_I0_O)        0.124    23.438 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.357    24.795    aseg_driver/decimal_renderer/L_526cffdf_remainder0_inferred__0/i__carry__0_0
    SLICE_X56Y12         LUT2 (Prop_lut2_I0_O)        0.157    24.952 f  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.919    25.871    L_reg/i__carry_i_13_0
    SLICE_X55Y14         LUT6 (Prop_lut6_I0_O)        0.355    26.226 f  L_reg/i__carry_i_24/O
                         net (fo=1, routed)           0.642    26.868    L_reg/i__carry_i_24_n_0
    SLICE_X56Y14         LUT6 (Prop_lut6_I4_O)        0.124    26.992 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           1.013    28.005    L_reg/i__carry_i_13_n_0
    SLICE_X56Y12         LUT3 (Prop_lut3_I1_O)        0.146    28.151 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.702    28.852    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X57Y12         LUT5 (Prop_lut5_I0_O)        0.328    29.180 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    29.180    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X57Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.730 r  aseg_driver/decimal_renderer/L_526cffdf_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.730    aseg_driver/decimal_renderer/L_526cffdf_remainder0_inferred__1/i__carry_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.969 r  aseg_driver/decimal_renderer/L_526cffdf_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.835    30.804    aseg_driver/decimal_renderer/L_526cffdf_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X56Y14         LUT6 (Prop_lut6_I4_O)        0.302    31.106 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.423    31.529    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X56Y13         LUT6 (Prop_lut6_I1_O)        0.124    31.653 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.718    32.371    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X58Y13         LUT6 (Prop_lut6_I2_O)        0.124    32.495 r  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.444    32.939    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X58Y13         LUT6 (Prop_lut6_I5_O)        0.124    33.063 r  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.822    33.885    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X59Y14         LUT3 (Prop_lut3_I0_O)        0.124    34.009 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.590    37.600    aseg_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         3.573    41.173 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.173    aseg[0]
    R10                                                               r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matoe
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.178ns  (logic 1.410ns (64.748%)  route 0.768ns (35.252%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X31Y9          FDRE                                         r  display/D_latch_blank_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  display/D_latch_blank_q_reg[0]/Q
                         net (fo=1, routed)           0.768     2.414    matoe_OBUF
    T8                   OBUF (Prop_obuf_I_O)         1.269     3.683 r  matoe_OBUF_inst/O
                         net (fo=0)                   0.000     3.683    matoe
    T8                                                                r  matoe (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.235ns  (logic 1.409ns (63.064%)  route 0.825ns (36.936%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.561     1.505    display/clk_IBUF_BUFG
    SLICE_X31Y10         FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y10         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.825     2.471    matclk_OBUF
    T5                   OBUF (Prop_obuf_I_O)         1.268     3.739 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.739    matclk
    T5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.216ns  (logic 1.479ns (66.744%)  route 0.737ns (33.256%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.582     1.526    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X59Y23         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDRE (Prop_fdre_C_Q)         0.141     1.667 f  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.402     2.069    bseg_driver/ctr/S[0]
    SLICE_X64Y29         LUT2 (Prop_lut2_I1_O)        0.047     2.116 r  bseg_driver/ctr/bseg_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.335     2.451    bseg_OBUF[8]
    P5                   OBUF (Prop_obuf_I_O)         1.291     3.741 r  bseg_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.741    bseg[8]
    P5                                                                r  bseg[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.227ns  (logic 1.431ns (64.261%)  route 0.796ns (35.739%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.582     1.526    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X59Y23         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.403     2.070    bseg_driver/ctr/S[0]
    SLICE_X64Y29         LUT2 (Prop_lut2_I1_O)        0.045     2.115 r  bseg_driver/ctr/bseg_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.393     2.507    bseg_OBUF[11]
    T3                   OBUF (Prop_obuf_I_O)         1.245     3.752 r  bseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.752    bseg[11]
    T3                                                                r  bseg[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.240ns  (logic 1.433ns (63.996%)  route 0.806ns (36.004%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.582     1.526    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X59Y23         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.402     2.069    bseg_driver/ctr/S[0]
    SLICE_X64Y29         LUT2 (Prop_lut2_I0_O)        0.045     2.114 r  bseg_driver/ctr/bseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.404     2.518    bseg_OBUF[7]
    T2                   OBUF (Prop_obuf_I_O)         1.247     3.765 r  bseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.765    bseg[7]
    T2                                                                r  bseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.286ns  (logic 1.430ns (62.565%)  route 0.856ns (37.435%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.556     1.500    display/clk_IBUF_BUFG
    SLICE_X30Y18         FDRE                                         r  display/D_pixel_idx_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y18         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  display/D_pixel_idx_q_reg[9]/Q
                         net (fo=3, routed)           0.856     2.519    mataddr_OBUF[3]
    P9                   OBUF (Prop_obuf_I_O)         1.266     3.786 r  mataddr_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.786    mataddr[3]
    P9                                                                r  mataddr[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.321ns  (logic 1.441ns (62.077%)  route 0.880ns (37.923%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.556     1.500    display/clk_IBUF_BUFG
    SLICE_X30Y18         FDRE                                         r  display/D_pixel_idx_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y18         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  display/D_pixel_idx_q_reg[8]/Q
                         net (fo=4, routed)           0.880     2.544    mataddr_OBUF[2]
    R8                   OBUF (Prop_obuf_I_O)         1.277     3.820 r  mataddr_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.820    mataddr[2]
    R8                                                                r  mataddr[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.303ns  (logic 1.460ns (63.367%)  route 0.844ns (36.633%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.582     1.526    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X59Y23         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDRE (Prop_fdre_C_Q)         0.141     1.667 f  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.403     2.070    bseg_driver/ctr/S[0]
    SLICE_X64Y29         LUT2 (Prop_lut2_I1_O)        0.046     2.116 r  bseg_driver/ctr/bseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.441     2.556    bseg_OBUF[5]
    N4                   OBUF (Prop_obuf_I_O)         1.273     3.829 r  bseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.829    bseg[5]
    N4                                                                r  bseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.375ns  (logic 1.453ns (61.188%)  route 0.922ns (38.812%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.561     1.505    display/clk_IBUF_BUFG
    SLICE_X42Y11         FDRE                                         r  display/D_rgb_data_0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y11         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  display/D_rgb_data_0_q_reg[1]/Q
                         net (fo=1, routed)           0.922     2.591    mattop_OBUF[1]
    N6                   OBUF (Prop_obuf_I_O)         1.289     3.880 r  mattop_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.880    mattop[1]
    N6                                                                r  mattop[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matlat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.466ns  (logic 1.420ns (57.588%)  route 1.046ns (42.412%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.556     1.500    display/clk_IBUF_BUFG
    SLICE_X35Y17         FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=18, routed)          1.046     2.687    matlat_OBUF
    R6                   OBUF (Prop_obuf_I_O)         1.279     3.966 r  matlat_OBUF_inst/O
                         net (fo=0)                   0.000     3.966    matlat
    R6                                                                r  matlat (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.940ns  (logic 1.643ns (33.258%)  route 3.297ns (66.742%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.888     3.407    reset_cond/butt_reset_IBUF
    SLICE_X28Y24         LUT1 (Prop_lut1_I0_O)        0.124     3.531 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.409     4.940    reset_cond/M_reset_cond_in
    SLICE_X37Y21         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.433     4.838    reset_cond/clk_IBUF_BUFG
    SLICE_X37Y21         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.777ns  (logic 1.643ns (34.392%)  route 3.134ns (65.608%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.888     3.407    reset_cond/butt_reset_IBUF
    SLICE_X28Y24         LUT1 (Prop_lut1_I0_O)        0.124     3.531 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.246     4.777    reset_cond/M_reset_cond_in
    SLICE_X42Y20         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.436     4.841    reset_cond/clk_IBUF_BUFG
    SLICE_X42Y20         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.471ns  (logic 1.643ns (36.741%)  route 2.829ns (63.259%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.888     3.407    reset_cond/butt_reset_IBUF
    SLICE_X28Y24         LUT1 (Prop_lut1_I0_O)        0.124     3.531 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.941     4.471    reset_cond/M_reset_cond_in
    SLICE_X33Y27         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.431     4.836    reset_cond/clk_IBUF_BUFG
    SLICE_X33Y27         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.471ns  (logic 1.643ns (36.741%)  route 2.829ns (63.259%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.888     3.407    reset_cond/butt_reset_IBUF
    SLICE_X28Y24         LUT1 (Prop_lut1_I0_O)        0.124     3.531 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.941     4.471    reset_cond/M_reset_cond_in
    SLICE_X33Y27         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.431     4.836    reset_cond/clk_IBUF_BUFG
    SLICE_X33Y27         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_573824320[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.042ns  (logic 1.640ns (40.573%)  route 2.402ns (59.427%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         1.516     1.516 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           2.402     3.918    forLoop_idx_0_573824320[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X28Y20         LUT1 (Prop_lut1_I0_O)        0.124     4.042 r  forLoop_idx_0_573824320[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     4.042    forLoop_idx_0_573824320[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X28Y20         FDRE                                         r  forLoop_idx_0_573824320[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.436     4.841    forLoop_idx_0_573824320[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X28Y20         FDRE                                         r  forLoop_idx_0_573824320[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1021200320[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.016ns  (logic 1.624ns (40.445%)  route 2.392ns (59.555%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.392     3.892    forLoop_idx_0_1021200320[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X30Y4          LUT1 (Prop_lut1_I0_O)        0.124     4.016 r  forLoop_idx_0_1021200320[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     4.016    forLoop_idx_0_1021200320[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X30Y4          FDRE                                         r  forLoop_idx_0_1021200320[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.445     4.850    forLoop_idx_0_1021200320[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X30Y4          FDRE                                         r  forLoop_idx_0_1021200320[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.823ns  (logic 1.641ns (42.935%)  route 2.182ns (57.065%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         1.517     1.517 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.182     3.699    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X12Y1          LUT1 (Prop_lut1_I0_O)        0.124     3.823 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     3.823    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X12Y1          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.451     4.856    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X12Y1          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1021200320[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.755ns  (logic 1.653ns (44.023%)  route 2.102ns (55.977%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.102     3.631    forLoop_idx_0_1021200320[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X14Y6          LUT1 (Prop_lut1_I0_O)        0.124     3.755 r  forLoop_idx_0_1021200320[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     3.755    forLoop_idx_0_1021200320[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X14Y6          FDRE                                         r  forLoop_idx_0_1021200320[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.450     4.855    forLoop_idx_0_1021200320[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X14Y6          FDRE                                         r  forLoop_idx_0_1021200320[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1021200320[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.633ns  (logic 1.658ns (45.648%)  route 1.975ns (54.352%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.975     3.509    forLoop_idx_0_1021200320[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X29Y18         LUT1 (Prop_lut1_I0_O)        0.124     3.633 r  forLoop_idx_0_1021200320[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     3.633    forLoop_idx_0_1021200320[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X29Y18         FDRE                                         r  forLoop_idx_0_1021200320[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.437     4.842    forLoop_idx_0_1021200320[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X29Y18         FDRE                                         r  forLoop_idx_0_1021200320[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1021200320[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.563ns  (logic 1.630ns (45.760%)  route 1.932ns (54.240%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.932     3.439    forLoop_idx_0_1021200320[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y10         LUT1 (Prop_lut1_I0_O)        0.124     3.563 r  forLoop_idx_0_1021200320[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     3.563    forLoop_idx_0_1021200320[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X28Y10         FDRE                                         r  forLoop_idx_0_1021200320[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.445     4.850    forLoop_idx_0_1021200320[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X28Y10         FDRE                                         r  forLoop_idx_0_1021200320[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_573824320[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.032ns  (logic 0.327ns (31.683%)  route 0.705ns (68.317%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         0.282     0.282 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.705     0.987    forLoop_idx_0_573824320[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X14Y17         LUT1 (Prop_lut1_I0_O)        0.045     1.032 r  forLoop_idx_0_573824320[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.032    forLoop_idx_0_573824320[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X14Y17         FDRE                                         r  forLoop_idx_0_573824320[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.828     2.018    forLoop_idx_0_573824320[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X14Y17         FDRE                                         r  forLoop_idx_0_573824320[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1021200320[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.199ns  (logic 0.341ns (28.467%)  route 0.858ns (71.533%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.858     1.154    forLoop_idx_0_1021200320[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X14Y6          LUT1 (Prop_lut1_I0_O)        0.045     1.199 r  forLoop_idx_0_1021200320[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.199    forLoop_idx_0_1021200320[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X14Y6          FDRE                                         r  forLoop_idx_0_1021200320[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.836     2.026    forLoop_idx_0_1021200320[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X14Y6          FDRE                                         r  forLoop_idx_0_1021200320[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1021200320[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.212ns  (logic 0.319ns (26.303%)  route 0.893ns (73.697%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.893     1.167    forLoop_idx_0_1021200320[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y10         LUT1 (Prop_lut1_I0_O)        0.045     1.212 r  forLoop_idx_0_1021200320[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.212    forLoop_idx_0_1021200320[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X28Y10         FDRE                                         r  forLoop_idx_0_1021200320[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.831     2.021    forLoop_idx_0_1021200320[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X28Y10         FDRE                                         r  forLoop_idx_0_1021200320[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1021200320[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.219ns  (logic 0.347ns (28.434%)  route 0.873ns (71.566%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.873     1.174    forLoop_idx_0_1021200320[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X29Y18         LUT1 (Prop_lut1_I0_O)        0.045     1.219 r  forLoop_idx_0_1021200320[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.219    forLoop_idx_0_1021200320[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X29Y18         FDRE                                         r  forLoop_idx_0_1021200320[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.824     2.014    forLoop_idx_0_1021200320[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X29Y18         FDRE                                         r  forLoop_idx_0_1021200320[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.253ns  (logic 0.330ns (26.339%)  route 0.923ns (73.661%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.923     1.208    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X12Y1          LUT1 (Prop_lut1_I0_O)        0.045     1.253 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.253    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X12Y1          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.837     2.027    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X12Y1          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1021200320[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.371ns  (logic 0.313ns (22.811%)  route 1.059ns (77.189%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.059     1.326    forLoop_idx_0_1021200320[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X30Y4          LUT1 (Prop_lut1_I0_O)        0.045     1.371 r  forLoop_idx_0_1021200320[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.371    forLoop_idx_0_1021200320[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X30Y4          FDRE                                         r  forLoop_idx_0_1021200320[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.832     2.022    forLoop_idx_0_1021200320[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X30Y4          FDRE                                         r  forLoop_idx_0_1021200320[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_573824320[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.379ns  (logic 0.329ns (23.831%)  route 1.050ns (76.169%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         0.284     0.284 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.050     1.334    forLoop_idx_0_573824320[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X28Y20         LUT1 (Prop_lut1_I0_O)        0.045     1.379 r  forLoop_idx_0_573824320[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.379    forLoop_idx_0_573824320[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X28Y20         FDRE                                         r  forLoop_idx_0_573824320[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.822     2.012    forLoop_idx_0_573824320[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X28Y20         FDRE                                         r  forLoop_idx_0_573824320[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.553ns  (logic 0.331ns (21.336%)  route 1.222ns (78.664%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.851     1.137    reset_cond/butt_reset_IBUF
    SLICE_X28Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.182 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.371     1.553    reset_cond/M_reset_cond_in
    SLICE_X33Y27         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.819     2.009    reset_cond/clk_IBUF_BUFG
    SLICE_X33Y27         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.553ns  (logic 0.331ns (21.336%)  route 1.222ns (78.664%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.851     1.137    reset_cond/butt_reset_IBUF
    SLICE_X28Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.182 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.371     1.553    reset_cond/M_reset_cond_in
    SLICE_X33Y27         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.819     2.009    reset_cond/clk_IBUF_BUFG
    SLICE_X33Y27         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.706ns  (logic 0.331ns (19.417%)  route 1.375ns (80.583%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.851     1.137    reset_cond/butt_reset_IBUF
    SLICE_X28Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.182 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.524     1.706    reset_cond/M_reset_cond_in
    SLICE_X42Y20         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.822     2.012    reset_cond/clk_IBUF_BUFG
    SLICE_X42Y20         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C





