===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 30.3908 seconds

  ----Wall Time----  ----Name----
    3.6858 ( 12.1%)  FIR Parser
    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    Parse OMIR
    3.0607 ( 10.1%)    Parse modules
    0.5989 (  2.0%)    Verify circuit
   23.1212 ( 76.1%)  'firrtl.circuit' Pipeline
    0.5826 (  1.9%)    LowerFIRRTLAnnotations
    1.9635 (  6.5%)    'firrtl.module' Pipeline
    0.6557 (  2.2%)      DropName
    1.3078 (  4.3%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    InjectDUTHierarchy
    0.0625 (  0.2%)    'firrtl.module' Pipeline
    0.0625 (  0.2%)      LowerCHIRRTLPass
    0.1011 (  0.3%)    InferWidths
    0.5611 (  1.8%)    MemToRegOfVec
    0.7642 (  2.5%)    InferResets
    0.0535 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0786 (  0.3%)    WireDFT
    0.4970 (  1.6%)    'firrtl.module' Pipeline
    0.4970 (  1.6%)      FlattenMemory
    0.6983 (  2.3%)    LowerFIRRTLTypes
    0.7473 (  2.5%)    'firrtl.module' Pipeline
    0.7167 (  2.4%)      ExpandWhens
    0.0306 (  0.1%)      SFCCompat
    0.6832 (  2.2%)    Inliner
    0.7698 (  2.5%)    'firrtl.module' Pipeline
    0.7698 (  2.5%)      RandomizeRegisterInit
    0.3823 (  1.3%)    CheckCombCycles
    0.0535 (  0.2%)      (A) circt::firrtl::InstanceGraph
    6.6415 ( 21.9%)    'firrtl.module' Pipeline
    6.2662 ( 20.6%)      Canonicalizer
    0.3753 (  1.2%)      InferReadWrite
    0.1409 (  0.5%)    PrefixModules
    0.0580 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    1.1593 (  3.8%)    IMConstProp
    0.0553 (  0.2%)    AddSeqMemPorts
    0.0552 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.3886 (  1.3%)    CreateSiFiveMetadata
    0.0282 (  0.1%)    ExtractInstances
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0000 (  0.0%)    GrandCentral
    0.0369 (  0.1%)    GrandCentralTaps
    0.0000 (  0.0%)    GrandCentralSignalMappings
    0.5285 (  1.7%)    SymbolDCE
    0.0562 (  0.2%)    BlackBoxReader
    0.0562 (  0.2%)      (A) circt::firrtl::InstanceGraph
    4.7118 ( 15.5%)    'firrtl.module' Pipeline
    0.3138 (  1.0%)      DropName
    4.3980 ( 14.5%)      Canonicalizer
    0.5046 (  1.7%)    IMDeadCodeElim
    0.0541 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    EmitOMIR
    0.0287 (  0.1%)    ResolveTraces
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.1626 (  0.5%)    LowerXMR
    0.0161 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.5337 (  1.8%)  LowerFIRRTLToHW
    0.0127 (  0.0%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    (A) circt::firrtl::NLATable
    0.7943 (  2.6%)  'hw.module' Pipeline
    0.1156 (  0.4%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    0.2112 (  0.7%)    Canonicalizer
    0.0985 (  0.3%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    0.3689 (  1.2%)    LowerSeqFIRRTLToSV
    0.0000 (  0.0%)  HWMemSimImpl
    0.7217 (  2.4%)  'hw.module' Pipeline
    0.2167 (  0.7%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    0.2601 (  0.9%)    Canonicalizer
    0.1023 (  0.3%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    0.1425 (  0.5%)    HWCleanup
    0.1839 (  0.6%)  'hw.module' Pipeline
    0.0190 (  0.1%)    HWLegalizeModules
    0.1648 (  0.5%)    PrettifyVerilog
    0.1495 (  0.5%)  StripDebugInfoWithPred
    1.1325 (  3.7%)  ExportVerilog
    0.3547 (  1.2%)  'builtin.module' Pipeline
    0.3247 (  1.1%)    'hw.module' Pipeline
    0.3247 (  1.1%)      PrepareForEmission
   -0.3520 ( -1.2%)  Rest
   30.3908 (100.0%)  Total

{
  totalTime: 30.423,
  maxMemory: 615219200
}
