
---------- Begin Simulation Statistics ----------
final_tick                                10779410000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    382                       # Simulator instruction rate (inst/s)
host_mem_usage                                7584744                       # Number of bytes of host memory used
host_op_rate                                      392                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 19228.19                       # Real time elapsed on the host
host_tick_rate                                 381254                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7344793                       # Number of instructions simulated
sim_ops                                       7528654                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007331                       # Number of seconds simulated
sim_ticks                                  7330825625                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             94.733566                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  242013                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               255467                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                512                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5221                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            259115                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3641                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4613                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              972                       # Number of indirect misses.
system.cpu.branchPred.lookups                  293357                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   12863                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          658                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1767427                       # Number of instructions committed
system.cpu.committedOps                       1802214                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.008166                       # CPI: cycles per instruction
system.cpu.discardedOps                         13348                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1009767                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             92111                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           449767                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1660500                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.332428                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      347                       # number of quiesce instructions executed
system.cpu.numCycles                          5316714                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       347                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1244294     69.04%     69.04% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1254      0.07%     69.11% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     69.11% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     69.11% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     69.11% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     69.11% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     69.11% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     69.11% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     69.11% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     69.11% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     69.11% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     69.11% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     69.11% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     69.11% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     69.11% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     69.11% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     69.11% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     69.11% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     69.11% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     69.11% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     69.11% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     69.11% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     69.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     69.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     69.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     69.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     69.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     69.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     69.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     69.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     69.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     69.11% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     69.11% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     69.11% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     69.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     69.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     69.11% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     69.11% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     69.11% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     69.11% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     69.11% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     69.11% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     69.11% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     69.11% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     69.11% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     69.11% # Class of committed instruction
system.cpu.op_class_0::MemRead                  92830      5.15%     74.26% # Class of committed instruction
system.cpu.op_class_0::MemWrite                463836     25.74%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1802214                       # Class of committed instruction
system.cpu.quiesceCycles                      6412607                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3656214                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          603                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1646                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        407837                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  10779410000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  10779410000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  10779410000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  10779410000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              148087                       # Transaction distribution
system.membus.trans_dist::ReadResp             149703                       # Transaction distribution
system.membus.trans_dist::WriteReq              57877                       # Transaction distribution
system.membus.trans_dist::WriteResp             57877                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          353                       # Transaction distribution
system.membus.trans_dist::WriteClean               94                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1184                       # Transaction distribution
system.membus.trans_dist::ReadExReq               174                       # Transaction distribution
system.membus.trans_dist::ReadExResp              174                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1278                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           338                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       202253                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        202253                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         3585                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         3585                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           54                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1448                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       406078                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         5974                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       413554                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       404506                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       404506                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 821645                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        81792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        81792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        59968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7958                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        72230                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     12944048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     12944048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                13098070                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            612346                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001009                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.031752                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  611728     99.90%     99.90% # Request fanout histogram
system.membus.snoop_fanout::1                     618      0.10%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              612346                       # Request fanout histogram
system.membus.reqLayer6.occupancy           975287889                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              13.3                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             7583375                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             3387531                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1357625                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  10779410000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            6990780                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy          870024800                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             11.9                       # Layer utilization (%)
system.membus.respLayer3.occupancy            6842250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  10779410000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  10779410000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  10779410000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  10779410000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       116736                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       116736                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       306116                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       306116                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          112                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           16                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2980                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2688                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         5974                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        20496                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        24592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       786432                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       786432                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       845704                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio           84                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           23                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3278                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4224                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         7958                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       327852                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       393388                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     12582912                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     12582912                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     13443526                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1449654125                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             19.8                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1193124609                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         16.3                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    657092000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          9.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  10779410000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  10779410000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  10779410000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       114688                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        51200                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      8939784                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      6704838                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     15644623                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      8939784                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      6704838                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     15644623                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      8939784                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     15644623                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6704838                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     31289245                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  10779410000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  10779410000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  10779410000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  10779410000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  10779410000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  10779410000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  10779410000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      6704838                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     15644623                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       22349461                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      6704838                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2305334                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       9010172                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      6704838                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     22349461                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      2305334                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      31359633                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  10779410000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       147725                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       147725                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        54528                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        54528                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8200                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       393216                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       404506                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       262316                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     12582912                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     12944048                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       241321                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       241321    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       241321                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    507585750                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          6.9                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    793147000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         10.8                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  10779410000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0      5550432                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total      5747040                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       196608                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       131244                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       327852                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      1387608                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      1393752                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        49152                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma         4104                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        53256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    757136001                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     26819353                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    783955354                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     26819353                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     17903031                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     44722384                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    783955354                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     44722384                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    828677738                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  10779410000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  10779410000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  10779410000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  10779410000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     16711680                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      3276800                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     20054016                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      9764864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      9306112                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     19070976                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.canny_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4177920                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       102400                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4282368                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2441216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       290816                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2732032                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.canny_non_max0_dma      8939784                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2279645002                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    446989216                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2735574003                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1332027864                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1269449374                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2601477238                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.canny_non_max0_dma      8939784                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   3611672867                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1716438590                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   5337051241                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  10779410000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  10779410000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  10779410000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  10779410000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0       194576                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma        16384                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total       210960                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0        81920                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma        65536                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total       147456                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0        48644                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma          512                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total        49156                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0        32768                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total        34816                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0     26542167                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma      2234946                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total     28777113                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0     11174730                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma      8939784                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total     20114515                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0     37716898                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma     11174730                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total     48891628                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  10779410000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0       254016                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.edge_tracking0_dma        65536                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total       319552                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0        65536                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma       131072                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0        63504                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.edge_tracking0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total        65552                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0     34650395                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.edge_tracking0_dma      8939784                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total     43590179                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0      8939784                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma     17879569                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total     26819353                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0     43590179                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma     17879569                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.edge_tracking0_dma      8939784                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total     70409532                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  10779410000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  10779410000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  10779410000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  10779410000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  10779410000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  10779410000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  10779410000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  10779410000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  10779410000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  10779410000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  10779410000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  10779410000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  10779410000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  10779410000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        81792                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1408                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        83200                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        81792                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        81792                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         1278                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           22                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         1300                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     11157270                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       192066                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       11349336                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     11157270                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     11157270                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     11157270                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       192066                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      11349336                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  10779410000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  10779410000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  10779410000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  10779410000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  10779410000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  10779410000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  10779410000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  10779410000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  10779410000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  10779410000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  10779410000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  10779410000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  10779410000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  10779410000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.convolution0_dma        65708                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      9306112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          31360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9485616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        28608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      3276800                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3518400                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.canny_non_max0_dma         1024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         1028                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       145408                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             490                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              148215                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          447                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        51200                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              54975                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.canny_non_max0_dma      8939784                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.convolution0_dma      8963247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1269449374                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2305334                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4277826                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1293935565                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3902425                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     26819353                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma      2234946                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    446989216                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            479945941                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3902425                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.canny_non_max0_dma      8939784                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     35782600                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma      2234946                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1716438590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      2305334                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4277826                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1773881506                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       447.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.canny_non_max0_dma::samples      1007.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4100.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    196211.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       487.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001478412250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           89                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           89                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              266148                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              58572                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      148215                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      54975                       # Number of write requests accepted
system.mem_ctrls.readBursts                    148215                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    54975                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    417                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9203                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9163                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9187                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3427                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3433                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3438                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3433                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3446                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3452                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3441                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3438                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3445                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3436                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3421                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3422                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3427                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3431                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.69                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.63                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4794992195                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  738990000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              8674689695                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32442.88                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58692.88                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        82                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   137782                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   51013                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.79                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                148214                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                54975                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     621                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     240                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     354                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     485                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  129997                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    5298                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    5150                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    5141                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    395                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    164                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        13991                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    927.535702                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   833.541283                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   254.739435                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          481      3.44%      3.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          423      3.02%      6.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          221      1.58%      8.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          185      1.32%      9.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          237      1.69%     11.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          177      1.27%     12.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          231      1.65%     13.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          222      1.59%     15.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        11814     84.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        13991                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           89                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1660.955056                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1768.662096                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            42     47.19%     47.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      1.12%     48.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            2      2.25%     50.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      1.12%     51.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      1.12%     52.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            8      8.99%     61.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            9     10.11%     71.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           10     11.24%     83.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095           10     11.24%     94.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            5      5.62%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            89                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           89                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     617.865169                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    292.421012                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    467.628524                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             15     16.85%     16.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             2      2.25%     19.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             9     10.11%     29.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            5      5.62%     34.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      1.12%     35.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      2.25%     38.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      2.25%     40.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      1.12%     41.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      1.12%     42.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      1.12%     43.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      1.12%     44.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            3      3.37%     48.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           46     51.69%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            89                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9459072                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   26688                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3519360                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 9485616                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3518400                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1290.31                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       480.08                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1293.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    479.95                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.83                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.08                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.75                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7330733750                       # Total gap between requests
system.mem_ctrls.avgGap                      36078.22                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.canny_non_max0_dma        64448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma        65708                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      9280704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        31168                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        30528                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma        15424                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      3276800                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.canny_non_max0_dma 8791369.935224724934                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 8963246.892126152292                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1265983461.446745395660                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2305333.787011200562                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4251635.708494976163                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4164333.127211711835                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 26819352.970218822360                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 2103992.208926672116                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 446989216.170313715935                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.canny_non_max0_dma         1024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         1028                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       145408                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          490                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          447                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        51200                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.canny_non_max0_dma     58645980                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma     60314405                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   8503723015                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     30965075                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     21041220                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  20274434500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   4063974500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma     88261375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 117457509500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.canny_non_max0_dma     57271.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     58671.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58481.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    116849.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42941.27                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  45356676.73                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1322908.37                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma    344771.00                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2294091.98                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4340225910                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    396480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2595260090                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  10779410000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 694                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           347                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     11550502.161383                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    23703050.456886                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          347    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       717250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    400272500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             347                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6771385750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   4008024250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  10779410000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       846750                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           846750                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       846750                       # number of overall hits
system.cpu.icache.overall_hits::total          846750                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1278                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1278                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1278                       # number of overall misses
system.cpu.icache.overall_misses::total          1278                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     56431875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     56431875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     56431875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     56431875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       848028                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       848028                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       848028                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       848028                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001507                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001507                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001507                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001507                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 44156.396714                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 44156.396714                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 44156.396714                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 44156.396714                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         1278                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1278                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1278                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1278                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     54466875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     54466875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     54466875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     54466875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001507                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001507                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001507                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001507                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42618.838028                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42618.838028                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42618.838028                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42618.838028                       # average overall mshr miss latency
system.cpu.icache.replacements                   1029                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       846750                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          846750                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1278                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1278                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     56431875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     56431875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       848028                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       848028                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001507                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001507                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 44156.396714                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 44156.396714                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1278                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1278                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     54466875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     54466875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001507                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001507                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42618.838028                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42618.838028                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  10779410000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           443.358346                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              102411                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1029                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             99.524781                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   443.358346                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.865934                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.865934                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          463                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          356                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           79                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.904297                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1697334                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1697334                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  10779410000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  10779410000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  10779410000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       149806                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           149806                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       149806                       # number of overall hits
system.cpu.dcache.overall_hits::total          149806                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          674                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            674                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          674                       # number of overall misses
system.cpu.dcache.overall_misses::total           674                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     51633125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     51633125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     51633125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     51633125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       150480                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       150480                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       150480                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       150480                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004479                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004479                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004479                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004479                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 76607.010386                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76607.010386                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 76607.010386                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76607.010386                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          353                       # number of writebacks
system.cpu.dcache.writebacks::total               353                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          162                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          162                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          162                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          162                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          512                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          512                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          512                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          512                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3711                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3711                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     37907000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     37907000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     37907000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     37907000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      7795750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      7795750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003402                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003402                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003402                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003402                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74037.109375                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74037.109375                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74037.109375                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74037.109375                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2100.714093                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2100.714093                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    508                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        94346                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           94346                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          339                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           339                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     24904375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     24904375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        94685                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        94685                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003580                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003580                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 73464.233038                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73464.233038                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          338                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          338                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          362                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          362                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     24332250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     24332250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      7795750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      7795750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003570                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003570                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 71988.905325                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71988.905325                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21535.220994                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21535.220994                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        55460                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          55460                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          335                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          335                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     26728750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     26728750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        55795                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        55795                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006004                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006004                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 79787.313433                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 79787.313433                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          161                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          161                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          174                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          174                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3349                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3349                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     13574750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     13574750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003119                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003119                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 78015.804598                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78015.804598                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       202253                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       202253                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   2101374500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   2101374500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10389.831053                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10389.831053                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        56637                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        56637                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       145616                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       145616                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   2044915764                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   2044915764                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 14043.207917                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 14043.207917                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  10779410000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           490.936830                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               14338                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               602                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             23.817276                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   490.936830                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.958861                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.958861                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          422                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          395                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.824219                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2220456                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2220456                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  10779410000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  10779410000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                10779578750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    382                       # Simulator instruction rate (inst/s)
host_mem_usage                                7584744                       # Number of bytes of host memory used
host_op_rate                                      392                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 19228.27                       # Real time elapsed on the host
host_tick_rate                                 381261                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7344802                       # Number of instructions simulated
sim_ops                                       7528669                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007331                       # Number of seconds simulated
sim_ticks                                  7330994375                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             94.732475                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  242014                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               255471                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                513                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5223                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            259116                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3641                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4614                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              973                       # Number of indirect misses.
system.cpu.branchPred.lookups                  293362                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   12864                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          658                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1767436                       # Number of instructions committed
system.cpu.committedOps                       1802229                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.008304                       # CPI: cycles per instruction
system.cpu.discardedOps                         13353                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1009780                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             92112                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           449769                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1660721                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.332413                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      347                       # number of quiesce instructions executed
system.cpu.numCycles                          5316984                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       347                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1244302     69.04%     69.04% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1254      0.07%     69.11% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     69.11% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     69.11% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     69.11% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     69.11% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     69.11% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     69.11% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     69.11% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     69.11% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     69.11% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     69.11% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     69.11% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     69.11% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     69.11% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     69.11% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     69.11% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     69.11% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     69.11% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     69.11% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     69.11% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     69.11% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     69.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     69.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     69.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     69.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     69.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     69.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     69.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     69.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     69.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     69.11% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     69.11% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     69.11% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     69.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     69.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     69.11% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     69.11% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     69.11% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     69.11% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     69.11% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     69.11% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     69.11% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     69.11% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     69.11% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     69.11% # Class of committed instruction
system.cpu.op_class_0::MemRead                  92836      5.15%     74.26% # Class of committed instruction
system.cpu.op_class_0::MemWrite                463836     25.74%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1802229                       # Class of committed instruction
system.cpu.quiesceCycles                      6412607                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3656263                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          603                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1649                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        407843                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  10779578750                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  10779578750                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  10779578750                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  10779578750                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              148087                       # Transaction distribution
system.membus.trans_dist::ReadResp             149706                       # Transaction distribution
system.membus.trans_dist::WriteReq              57877                       # Transaction distribution
system.membus.trans_dist::WriteResp             57877                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          354                       # Transaction distribution
system.membus.trans_dist::WriteClean               94                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1186                       # Transaction distribution
system.membus.trans_dist::ReadExReq               174                       # Transaction distribution
system.membus.trans_dist::ReadExResp              174                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1280                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           339                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       202253                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        202253                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         3591                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         3591                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           54                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1448                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       406081                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         5974                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       413557                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       404506                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       404506                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 821654                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        81920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        60096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7958                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        72358                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     12944048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     12944048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                13098326                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            612349                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001009                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.031752                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  611731     99.90%     99.90% # Request fanout histogram
system.membus.snoop_fanout::1                     618      0.10%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              612349                       # Request fanout histogram
system.membus.reqLayer6.occupancy           975295264                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              13.3                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             7583375                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             3393156                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1357625                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  10779578750                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            6996530                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy          870024800                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             11.9                       # Layer utilization (%)
system.membus.respLayer3.occupancy            6852250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  10779578750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  10779578750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  10779578750                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  10779578750                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       116736                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       116736                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       306116                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       306116                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          112                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           16                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2980                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2688                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         5974                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        20496                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        24592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       786432                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       786432                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       845704                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio           84                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           23                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3278                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4224                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         7958                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       327852                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       393388                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     12582912                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     12582912                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     13443526                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1449654125                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             19.8                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1193124609                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         16.3                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    657092000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          9.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  10779578750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  10779578750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  10779578750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       114688                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        51200                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      8939579                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      6704684                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     15644262                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      8939579                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      6704684                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     15644262                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      8939579                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     15644262                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6704684                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     31288525                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  10779578750                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  10779578750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  10779578750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  10779578750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  10779578750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  10779578750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  10779578750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      6704684                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     15644262                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       22348946                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      6704684                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2305281                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       9009965                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      6704684                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     22348946                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      2305281                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      31358911                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  10779578750                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       147725                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       147725                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        54528                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        54528                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8200                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       393216                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       404506                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       262316                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     12582912                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     12944048                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       241321                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       241321    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       241321                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    507585750                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          6.9                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    793147000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         10.8                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  10779578750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0      5550432                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total      5747040                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       196608                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       131244                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       327852                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      1387608                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      1393752                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        49152                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma         4104                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        53256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    757118573                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     26818736                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    783937309                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     26818736                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     17902619                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     44721355                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    783937309                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     44721355                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    828658663                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  10779578750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  10779578750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  10779578750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  10779578750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     16711680                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      3276800                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     20054016                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      9764864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      9306112                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     19070976                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.canny_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4177920                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       102400                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4282368                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2441216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       290816                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2732032                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.canny_non_max0_dma      8939579                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2279592528                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    446978927                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2735511034                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1331997203                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1269420153                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2601417355                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.canny_non_max0_dma      8939579                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   3611589731                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1716399080                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   5336928389                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  10779578750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  10779578750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  10779578750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  10779578750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0       194576                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma        16384                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total       210960                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0        81920                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma        65536                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total       147456                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0        48644                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma          512                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total        49156                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0        32768                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total        34816                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0     26541556                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma      2234895                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total     28776451                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0     11174473                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma      8939579                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total     20114052                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0     37716029                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma     11174473                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total     48890503                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  10779578750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0       254016                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.edge_tracking0_dma        65536                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total       319552                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0        65536                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma       131072                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0        63504                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.edge_tracking0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total        65552                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0     34649597                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.edge_tracking0_dma      8939579                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total     43589175                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0      8939579                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma     17879157                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total     26818736                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0     43589175                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma     17879157                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.edge_tracking0_dma      8939579                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total     70407911                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  10779578750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  10779578750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  10779578750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  10779578750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  10779578750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  10779578750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  10779578750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  10779578750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  10779578750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  10779578750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  10779578750                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  10779578750                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  10779578750                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  10779578750                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        81920                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1408                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        83328                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        81920                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        81920                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         1280                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           22                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         1302                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     11174473                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       192061                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       11366534                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     11174473                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     11174473                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     11174473                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       192061                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      11366534                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  10779578750                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  10779578750                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  10779578750                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  10779578750                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  10779578750                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  10779578750                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  10779578750                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  10779578750                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  10779578750                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  10779578750                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  10779578750                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  10779578750                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  10779578750                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  10779578750                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.convolution0_dma        65708                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      9306112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          31424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9485680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        28672                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      3276800                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3518464                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.canny_non_max0_dma         1024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         1028                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       145408                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             491                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              148216                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          448                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        51200                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              54976                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.canny_non_max0_dma      8939579                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.convolution0_dma      8963041                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1269420153                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2305281                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4286458                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1293914511                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3911066                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     26818736                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma      2234895                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    446978927                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            479943623                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3911066                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.canny_non_max0_dma      8939579                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     35781776                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma      2234895                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1716399080                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      2305281                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4286458                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1773858134                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       448.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.canny_non_max0_dma::samples      1007.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4100.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    196211.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       488.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001478412250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           89                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           89                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              266151                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              58572                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      148216                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      54976                       # Number of write requests accepted
system.mem_ctrls.readBursts                    148216                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    54976                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    417                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9203                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9163                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9187                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3427                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3433                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3438                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3433                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3446                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3452                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3441                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3438                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3445                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3436                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3421                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3422                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3427                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3431                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.69                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.63                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4794992195                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  738995000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              8674715945                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32442.66                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58692.66                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        82                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   137783                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   51013                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.79                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                148215                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                54976                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     622                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     240                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     354                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     485                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  129997                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    5298                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    5150                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    5141                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    395                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    164                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        13991                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    927.535702                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   833.541283                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   254.739435                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          481      3.44%      3.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          423      3.02%      6.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          221      1.58%      8.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          185      1.32%      9.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          237      1.69%     11.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          177      1.27%     12.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          231      1.65%     13.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          222      1.59%     15.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        11814     84.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        13991                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           89                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1660.955056                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1768.662096                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            42     47.19%     47.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      1.12%     48.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            2      2.25%     50.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      1.12%     51.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      1.12%     52.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            8      8.99%     61.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            9     10.11%     71.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           10     11.24%     83.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095           10     11.24%     94.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            5      5.62%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            89                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           89                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     617.865169                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    292.421012                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    467.628524                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             15     16.85%     16.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             2      2.25%     19.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             9     10.11%     29.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            5      5.62%     34.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      1.12%     35.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      2.25%     38.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      2.25%     40.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      1.12%     41.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      1.12%     42.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      1.12%     43.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      1.12%     44.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            3      3.37%     48.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           46     51.69%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            89                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9459136                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   26688                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3519360                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 9485680                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3518464                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1290.29                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       480.07                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1293.91                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    479.94                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.83                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.08                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.75                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7331076875                       # Total gap between requests
system.mem_ctrls.avgGap                      36079.55                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.canny_non_max0_dma        64448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma        65708                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      9280704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        31232                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        30528                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma        15424                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      3276800                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.canny_non_max0_dma 8791167.569269891828                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 8963040.569786278531                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1265954320.146371603012                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2305280.721211847849                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4260267.898514108732                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4164237.269654158968                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 26818735.623433075845                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 2103943.777749795467                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 446978927.057217895985                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.canny_non_max0_dma         1024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         1028                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       145408                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          491                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          448                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        51200                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.canny_non_max0_dma     58645980                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma     60314405                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   8503723015                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     30965075                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     21067470                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  20274434500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   4063974500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma     88261375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 117457509500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.canny_non_max0_dma     57271.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     58671.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58481.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    116849.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42907.27                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  45255434.15                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1322908.37                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma    344771.00                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2294091.98                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4340225910                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    396480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2595428840                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  10779578750                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 694                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           347                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     11550502.161383                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    23703050.456886                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          347    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       717250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    400272500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             347                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6771554500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   4008024250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  10779578750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       846758                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           846758                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       846758                       # number of overall hits
system.cpu.icache.overall_hits::total          846758                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1280                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1280                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1280                       # number of overall misses
system.cpu.icache.overall_misses::total          1280                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     56517500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     56517500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     56517500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     56517500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       848038                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       848038                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       848038                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       848038                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001509                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001509                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001509                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001509                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 44154.296875                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 44154.296875                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 44154.296875                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 44154.296875                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         1280                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1280                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1280                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1280                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     54549750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     54549750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     54549750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     54549750                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001509                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001509                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001509                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001509                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42616.992188                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42616.992188                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42616.992188                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42616.992188                       # average overall mshr miss latency
system.cpu.icache.replacements                   1031                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       846758                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          846758                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1280                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1280                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     56517500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     56517500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       848038                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       848038                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001509                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001509                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 44154.296875                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 44154.296875                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1280                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1280                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     54549750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     54549750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001509                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001509                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42616.992188                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42616.992188                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  10779578750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           443.358798                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2329997                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1494                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1559.569612                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   443.358798                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.865935                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.865935                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          463                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          354                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           79                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.904297                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1697356                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1697356                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  10779578750                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  10779578750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  10779578750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       149811                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           149811                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       149811                       # number of overall hits
system.cpu.dcache.overall_hits::total          149811                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          675                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            675                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          675                       # number of overall misses
system.cpu.dcache.overall_misses::total           675                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     51693750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     51693750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     51693750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     51693750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       150486                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       150486                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       150486                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       150486                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004485                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004485                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004485                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004485                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 76583.333333                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76583.333333                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 76583.333333                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76583.333333                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          354                       # number of writebacks
system.cpu.dcache.writebacks::total               354                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          162                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          162                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          162                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          162                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          513                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          513                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          513                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          513                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3711                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3711                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     37966125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     37966125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     37966125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     37966125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      7795750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      7795750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003409                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003409                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003409                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003409                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74008.040936                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74008.040936                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74008.040936                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74008.040936                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2100.714093                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2100.714093                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    509                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        94351                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           94351                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          340                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           340                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     24965000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     24965000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        94691                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        94691                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003591                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003591                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 73426.470588                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73426.470588                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          339                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          339                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          362                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          362                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     24391375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     24391375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      7795750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      7795750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003580                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003580                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 71950.958702                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71950.958702                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21535.220994                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21535.220994                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        55460                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          55460                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          335                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          335                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     26728750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     26728750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        55795                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        55795                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006004                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006004                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 79787.313433                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 79787.313433                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          161                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          161                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          174                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          174                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3349                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3349                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     13574750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     13574750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003119                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003119                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 78015.804598                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78015.804598                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       202253                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       202253                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   2101374500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   2101374500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10389.831053                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10389.831053                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        56637                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        56637                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       145616                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       145616                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   2044915764                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   2044915764                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 14043.207917                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 14043.207917                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  10779578750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           490.935243                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              155629                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1025                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            151.833171                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   490.935243                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.958858                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.958858                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          422                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          394                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.824219                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2220481                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2220481                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  10779578750                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  10779578750                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
