Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Dec 19 11:25:17 2024
| Host         : Mario running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_2_timing_summary_routed.rpt -pb TOP_2_timing_summary_routed.pb -rpx TOP_2_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_2
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-17  Critical Warning  Non-clocked sequential cell                         751         
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
TIMING-18  Warning           Missing input or output delay                       32          
TIMING-20  Warning           Non-clocked latch                                   3           
LATCH-1    Advisory          Existing latches in the design                      1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (772)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1481)
5. checking no_input_delay (8)
6. checking no_output_delay (38)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (772)
--------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: Inst_Buttons_Sync/button_output_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_Buttons_Sync/button_output_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_Buttons_Sync/button_output_reg[2]/Q (HIGH)

 There are 708 register/latch pins with no clock driven by root clock pin: Inst_Clock_Converter/clk_temp_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Inst_Teclado/CLK50MHZ_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: Inst_Teclado/keyboard/debounce/O0_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: Inst_Teclado/keyboard/flag_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[4]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1481)
---------------------------------------------------
 There are 1481 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (38)
--------------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.923        0.000                      0                  151        0.104        0.000                      0                  151        2.633        0.000                       0                   127  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
Inst_PLL/inst/clk_in1   {0.000 5.000}        10.000          100.000         
  clk_out1_PLL100to108  {0.000 4.630}        9.259           108.000         
  clkfbout_PLL100to108  {0.000 25.000}       50.000          20.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Inst_PLL/inst/clk_in1                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_PLL100to108        2.923        0.000                      0                   58        0.202        0.000                      0                   58        4.130        0.000                       0                    49  
  clkfbout_PLL100to108                                                                                                                                                    2.633        0.000                       0                     3  
sys_clk_pin                   3.950        0.000                      0                   93        0.104        0.000                      0                   93        4.500        0.000                       0                    74  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                                            
(none)                clk_out1_PLL100to108                        
(none)                clkfbout_PLL100to108                        
(none)                sys_clk_pin                                 
(none)                                      sys_clk_pin           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Inst_PLL/inst/clk_in1
  To Clock:  Inst_PLL/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Inst_PLL/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Inst_PLL/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_PLL100to108
  To Clock:  clk_out1_PLL100to108

Setup :            0  Failing Endpoints,  Worst Slack        2.923ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.923ns  (required time - arrival time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/row_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_PLL100to108 rise@9.259ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        6.074ns  (logic 1.792ns (29.502%)  route 4.282ns (70.498%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.349ns = ( 5.910 - 9.259 ) 
    Source Clock Delay      (SCD):    -3.808ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.720    -3.808    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X2Y86          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.518    -3.290 f  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/Q
                         net (fo=9, routed)           0.823    -2.467    Inst_VGA_Manager/Inst_VGA_Sync/h_count[1]
    SLICE_X1Y86          LUT3 (Prop_lut3_I0_O)        0.152    -2.315 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_2/O
                         net (fo=7, routed)           0.651    -1.665    Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_2_n_0
    SLICE_X2Y85          LUT5 (Prop_lut5_I3_O)        0.318    -1.347 f  Inst_VGA_Manager/Inst_VGA_Sync/v_count[0]_i_2/O
                         net (fo=14, routed)          0.828    -0.519    Inst_VGA_Manager/Inst_VGA_Sync/p_0_in
    SLICE_X4Y87          LUT2 (Prop_lut2_I0_O)        0.354    -0.165 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5/O
                         net (fo=8, routed)           0.518     0.353    Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5_n_0
    SLICE_X4Y88          LUT4 (Prop_lut4_I0_O)        0.326     0.679 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2/O
                         net (fo=5, routed)           0.479     1.158    Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2_n_0
    SLICE_X4Y88          LUT4 (Prop_lut4_I2_O)        0.124     1.282 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[6]_i_1/O
                         net (fo=2, routed)           0.984     2.266    Inst_VGA_Manager/Inst_VGA_Sync/v_count[6]_i_1_n_0
    SLICE_X4Y88          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    10.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     2.584 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.218    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.309 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.600     5.910    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X4Y88          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[6]/C
                         clock pessimism             -0.500     5.410    
                         clock uncertainty           -0.116     5.294    
    SLICE_X4Y88          FDRE (Setup_fdre_C_D)       -0.105     5.189    Inst_VGA_Manager/Inst_VGA_Sync/row_reg[6]
  -------------------------------------------------------------------
                         required time                          5.189    
                         arrival time                          -2.266    
  -------------------------------------------------------------------
                         slack                                  2.923    

Slack (MET) :             3.018ns  (required time - arrival time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/row_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_PLL100to108 rise@9.259ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        5.780ns  (logic 1.818ns (31.451%)  route 3.962ns (68.549%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.348ns = ( 5.911 - 9.259 ) 
    Source Clock Delay      (SCD):    -3.808ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.720    -3.808    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X2Y86          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.518    -3.290 f  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/Q
                         net (fo=9, routed)           0.823    -2.467    Inst_VGA_Manager/Inst_VGA_Sync/h_count[1]
    SLICE_X1Y86          LUT3 (Prop_lut3_I0_O)        0.152    -2.315 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_2/O
                         net (fo=7, routed)           0.651    -1.665    Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_2_n_0
    SLICE_X2Y85          LUT5 (Prop_lut5_I3_O)        0.318    -1.347 f  Inst_VGA_Manager/Inst_VGA_Sync/v_count[0]_i_2/O
                         net (fo=14, routed)          0.828    -0.519    Inst_VGA_Manager/Inst_VGA_Sync/p_0_in
    SLICE_X4Y87          LUT2 (Prop_lut2_I0_O)        0.354    -0.165 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5/O
                         net (fo=8, routed)           0.518     0.353    Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5_n_0
    SLICE_X4Y88          LUT4 (Prop_lut4_I0_O)        0.326     0.679 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2/O
                         net (fo=5, routed)           0.479     1.158    Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2_n_0
    SLICE_X4Y88          LUT5 (Prop_lut5_I3_O)        0.150     1.308 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[7]_i_1/O
                         net (fo=2, routed)           0.664     1.972    Inst_VGA_Manager/Inst_VGA_Sync/v_count[7]_i_1_n_0
    SLICE_X4Y89          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    10.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     2.584 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.218    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.309 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.601     5.911    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X4Y89          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[7]/C
                         clock pessimism             -0.500     5.411    
                         clock uncertainty           -0.116     5.295    
    SLICE_X4Y89          FDRE (Setup_fdre_C_D)       -0.305     4.990    Inst_VGA_Manager/Inst_VGA_Sync/row_reg[7]
  -------------------------------------------------------------------
                         required time                          4.990    
                         arrival time                          -1.972    
  -------------------------------------------------------------------
                         slack                                  3.018    

Slack (MET) :             3.323ns  (required time - arrival time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_PLL100to108 rise@9.259ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        5.515ns  (logic 1.818ns (32.967%)  route 3.697ns (67.033%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.349ns = ( 5.910 - 9.259 ) 
    Source Clock Delay      (SCD):    -3.808ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.720    -3.808    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X2Y86          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.518    -3.290 f  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/Q
                         net (fo=9, routed)           0.823    -2.467    Inst_VGA_Manager/Inst_VGA_Sync/h_count[1]
    SLICE_X1Y86          LUT3 (Prop_lut3_I0_O)        0.152    -2.315 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_2/O
                         net (fo=7, routed)           0.651    -1.665    Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_2_n_0
    SLICE_X2Y85          LUT5 (Prop_lut5_I3_O)        0.318    -1.347 f  Inst_VGA_Manager/Inst_VGA_Sync/v_count[0]_i_2/O
                         net (fo=14, routed)          0.828    -0.519    Inst_VGA_Manager/Inst_VGA_Sync/p_0_in
    SLICE_X4Y87          LUT2 (Prop_lut2_I0_O)        0.354    -0.165 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5/O
                         net (fo=8, routed)           0.518     0.353    Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5_n_0
    SLICE_X4Y88          LUT4 (Prop_lut4_I0_O)        0.326     0.679 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2/O
                         net (fo=5, routed)           0.479     1.158    Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2_n_0
    SLICE_X4Y88          LUT5 (Prop_lut5_I3_O)        0.150     1.308 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[7]_i_1/O
                         net (fo=2, routed)           0.398     1.706    Inst_VGA_Manager/Inst_VGA_Sync/v_count[7]_i_1_n_0
    SLICE_X4Y88          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    10.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     2.584 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.218    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.309 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.600     5.910    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X4Y88          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[7]/C
                         clock pessimism             -0.500     5.410    
                         clock uncertainty           -0.116     5.294    
    SLICE_X4Y88          FDRE (Setup_fdre_C_D)       -0.264     5.030    Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                          5.030    
                         arrival time                          -1.706    
  -------------------------------------------------------------------
                         slack                                  3.323    

Slack (MET) :             3.331ns  (required time - arrival time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_PLL100to108 rise@9.259ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        5.799ns  (logic 2.040ns (35.181%)  route 3.759ns (64.819%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.351ns = ( 5.908 - 9.259 ) 
    Source Clock Delay      (SCD):    -3.808ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.720    -3.808    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X2Y86          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.518    -3.290 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/Q
                         net (fo=9, routed)           0.823    -2.467    Inst_VGA_Manager/Inst_VGA_Sync/h_count[1]
    SLICE_X1Y86          LUT3 (Prop_lut3_I0_O)        0.152    -2.315 f  Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_2/O
                         net (fo=7, routed)           0.651    -1.665    Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_2_n_0
    SLICE_X2Y85          LUT5 (Prop_lut5_I3_O)        0.318    -1.347 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[0]_i_2/O
                         net (fo=14, routed)          0.828    -0.519    Inst_VGA_Manager/Inst_VGA_Sync/p_0_in
    SLICE_X4Y87          LUT2 (Prop_lut2_I0_O)        0.354    -0.165 f  Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5/O
                         net (fo=8, routed)           0.518     0.353    Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5_n_0
    SLICE_X4Y88          LUT4 (Prop_lut4_I0_O)        0.326     0.679 f  Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2/O
                         net (fo=5, routed)           0.336     1.015    Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2_n_0
    SLICE_X4Y86          LUT6 (Prop_lut6_I0_O)        0.124     1.139 r  Inst_VGA_Manager/Inst_VGA_Sync/en_i_3/O
                         net (fo=1, routed)           0.159     1.298    Inst_VGA_Manager/Inst_VGA_Sync/en_i_3_n_0
    SLICE_X4Y86          LUT6 (Prop_lut6_I0_O)        0.124     1.422 r  Inst_VGA_Manager/Inst_VGA_Sync/en_i_2/O
                         net (fo=1, routed)           0.444     1.866    Inst_VGA_Manager/Inst_VGA_Sync/en_i_2_n_0
    SLICE_X4Y86          LUT6 (Prop_lut6_I5_O)        0.124     1.990 r  Inst_VGA_Manager/Inst_VGA_Sync/en_i_1/O
                         net (fo=1, routed)           0.000     1.990    Inst_VGA_Manager/Inst_VGA_Sync/en_i_1_n_0
    SLICE_X4Y86          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    10.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     2.584 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.218    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.309 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.598     5.908    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X4Y86          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
                         clock pessimism             -0.500     5.408    
                         clock uncertainty           -0.116     5.292    
    SLICE_X4Y86          FDRE (Setup_fdre_C_D)        0.029     5.321    Inst_VGA_Manager/Inst_VGA_Sync/en_reg
  -------------------------------------------------------------------
                         required time                          5.321    
                         arrival time                          -1.990    
  -------------------------------------------------------------------
                         slack                                  3.331    

Slack (MET) :             3.376ns  (required time - arrival time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_PLL100to108 rise@9.259ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        5.618ns  (logic 1.792ns (31.896%)  route 3.826ns (68.104%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.348ns = ( 5.911 - 9.259 ) 
    Source Clock Delay      (SCD):    -3.808ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.720    -3.808    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X2Y86          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.518    -3.290 f  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/Q
                         net (fo=9, routed)           0.823    -2.467    Inst_VGA_Manager/Inst_VGA_Sync/h_count[1]
    SLICE_X1Y86          LUT3 (Prop_lut3_I0_O)        0.152    -2.315 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_2/O
                         net (fo=7, routed)           0.651    -1.665    Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_2_n_0
    SLICE_X2Y85          LUT5 (Prop_lut5_I3_O)        0.318    -1.347 f  Inst_VGA_Manager/Inst_VGA_Sync/v_count[0]_i_2/O
                         net (fo=14, routed)          0.828    -0.519    Inst_VGA_Manager/Inst_VGA_Sync/p_0_in
    SLICE_X4Y87          LUT2 (Prop_lut2_I0_O)        0.354    -0.165 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5/O
                         net (fo=8, routed)           0.518     0.353    Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5_n_0
    SLICE_X4Y88          LUT4 (Prop_lut4_I0_O)        0.326     0.679 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2/O
                         net (fo=5, routed)           0.193     0.872    Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2_n_0
    SLICE_X4Y88          LUT6 (Prop_lut6_I4_O)        0.124     0.996 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[8]_i_1/O
                         net (fo=2, routed)           0.814     1.810    Inst_VGA_Manager/Inst_VGA_Sync/v_count[8]_i_1_n_0
    SLICE_X4Y89          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    10.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     2.584 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.218    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.309 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.601     5.911    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X4Y89          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[8]/C
                         clock pessimism             -0.500     5.411    
                         clock uncertainty           -0.116     5.295    
    SLICE_X4Y89          FDRE (Setup_fdre_C_D)       -0.109     5.186    Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                          5.186    
                         arrival time                          -1.810    
  -------------------------------------------------------------------
                         slack                                  3.376    

Slack (MET) :             3.444ns  (required time - arrival time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_PLL100to108 rise@9.259ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        5.600ns  (logic 1.792ns (32.000%)  route 3.808ns (68.000%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.349ns = ( 5.910 - 9.259 ) 
    Source Clock Delay      (SCD):    -3.808ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.720    -3.808    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X2Y86          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.518    -3.290 f  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/Q
                         net (fo=9, routed)           0.823    -2.467    Inst_VGA_Manager/Inst_VGA_Sync/h_count[1]
    SLICE_X1Y86          LUT3 (Prop_lut3_I0_O)        0.152    -2.315 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_2/O
                         net (fo=7, routed)           0.651    -1.665    Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_2_n_0
    SLICE_X2Y85          LUT5 (Prop_lut5_I3_O)        0.318    -1.347 f  Inst_VGA_Manager/Inst_VGA_Sync/v_count[0]_i_2/O
                         net (fo=14, routed)          0.828    -0.519    Inst_VGA_Manager/Inst_VGA_Sync/p_0_in
    SLICE_X4Y87          LUT2 (Prop_lut2_I0_O)        0.354    -0.165 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5/O
                         net (fo=8, routed)           0.518     0.353    Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5_n_0
    SLICE_X4Y88          LUT4 (Prop_lut4_I0_O)        0.326     0.679 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2/O
                         net (fo=5, routed)           0.479     1.158    Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2_n_0
    SLICE_X4Y88          LUT4 (Prop_lut4_I2_O)        0.124     1.282 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[6]_i_1/O
                         net (fo=2, routed)           0.510     1.792    Inst_VGA_Manager/Inst_VGA_Sync/v_count[6]_i_1_n_0
    SLICE_X4Y88          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    10.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     2.584 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.218    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.309 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.600     5.910    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X4Y88          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[6]/C
                         clock pessimism             -0.500     5.410    
                         clock uncertainty           -0.116     5.294    
    SLICE_X4Y88          FDRE (Setup_fdre_C_D)       -0.058     5.236    Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                          5.236    
                         arrival time                          -1.792    
  -------------------------------------------------------------------
                         slack                                  3.444    

Slack (MET) :             3.578ns  (required time - arrival time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_PLL100to108 rise@9.259ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        5.418ns  (logic 1.668ns (30.789%)  route 3.750ns (69.211%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.351ns = ( 5.908 - 9.259 ) 
    Source Clock Delay      (SCD):    -3.808ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.720    -3.808    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X2Y86          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.518    -3.290 f  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/Q
                         net (fo=9, routed)           0.823    -2.467    Inst_VGA_Manager/Inst_VGA_Sync/h_count[1]
    SLICE_X1Y86          LUT3 (Prop_lut3_I0_O)        0.152    -2.315 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_2/O
                         net (fo=7, routed)           0.651    -1.665    Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_2_n_0
    SLICE_X2Y85          LUT5 (Prop_lut5_I3_O)        0.318    -1.347 f  Inst_VGA_Manager/Inst_VGA_Sync/v_count[0]_i_2/O
                         net (fo=14, routed)          0.828    -0.519    Inst_VGA_Manager/Inst_VGA_Sync/p_0_in
    SLICE_X4Y87          LUT2 (Prop_lut2_I0_O)        0.354    -0.165 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5/O
                         net (fo=8, routed)           0.631     0.466    Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5_n_0
    SLICE_X4Y86          LUT6 (Prop_lut6_I0_O)        0.326     0.792 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[1]_i_1/O
                         net (fo=2, routed)           0.817     1.609    Inst_VGA_Manager/Inst_VGA_Sync/v_count[1]_i_1_n_0
    SLICE_X5Y85          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    10.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     2.584 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.218    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.309 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.598     5.908    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X5Y85          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[1]/C
                         clock pessimism             -0.500     5.408    
                         clock uncertainty           -0.116     5.292    
    SLICE_X5Y85          FDRE (Setup_fdre_C_D)       -0.105     5.187    Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[1]
  -------------------------------------------------------------------
                         required time                          5.187    
                         arrival time                          -1.609    
  -------------------------------------------------------------------
                         slack                                  3.578    

Slack (MET) :             3.580ns  (required time - arrival time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/row_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_PLL100to108 rise@9.259ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        5.416ns  (logic 1.668ns (30.800%)  route 3.748ns (69.200%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.351ns = ( 5.908 - 9.259 ) 
    Source Clock Delay      (SCD):    -3.808ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.720    -3.808    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X2Y86          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.518    -3.290 f  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/Q
                         net (fo=9, routed)           0.823    -2.467    Inst_VGA_Manager/Inst_VGA_Sync/h_count[1]
    SLICE_X1Y86          LUT3 (Prop_lut3_I0_O)        0.152    -2.315 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_2/O
                         net (fo=7, routed)           0.651    -1.665    Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_2_n_0
    SLICE_X2Y85          LUT5 (Prop_lut5_I3_O)        0.318    -1.347 f  Inst_VGA_Manager/Inst_VGA_Sync/v_count[0]_i_2/O
                         net (fo=14, routed)          0.828    -0.519    Inst_VGA_Manager/Inst_VGA_Sync/p_0_in
    SLICE_X4Y87          LUT2 (Prop_lut2_I0_O)        0.354    -0.165 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5/O
                         net (fo=8, routed)           0.631     0.466    Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5_n_0
    SLICE_X4Y86          LUT6 (Prop_lut6_I0_O)        0.326     0.792 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[1]_i_1/O
                         net (fo=2, routed)           0.815     1.607    Inst_VGA_Manager/Inst_VGA_Sync/v_count[1]_i_1_n_0
    SLICE_X5Y85          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    10.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     2.584 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.218    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.309 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.598     5.908    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X5Y85          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[1]/C
                         clock pessimism             -0.500     5.408    
                         clock uncertainty           -0.116     5.292    
    SLICE_X5Y85          FDRE (Setup_fdre_C_D)       -0.105     5.187    Inst_VGA_Manager/Inst_VGA_Sync/row_reg[1]
  -------------------------------------------------------------------
                         required time                          5.187    
                         arrival time                          -1.607    
  -------------------------------------------------------------------
                         slack                                  3.580    

Slack (MET) :             3.607ns  (required time - arrival time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/row_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_PLL100to108 rise@9.259ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        5.424ns  (logic 1.792ns (33.037%)  route 3.632ns (66.963%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.348ns = ( 5.911 - 9.259 ) 
    Source Clock Delay      (SCD):    -3.808ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.720    -3.808    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X2Y86          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.518    -3.290 f  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/Q
                         net (fo=9, routed)           0.823    -2.467    Inst_VGA_Manager/Inst_VGA_Sync/h_count[1]
    SLICE_X1Y86          LUT3 (Prop_lut3_I0_O)        0.152    -2.315 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_2/O
                         net (fo=7, routed)           0.651    -1.665    Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_2_n_0
    SLICE_X2Y85          LUT5 (Prop_lut5_I3_O)        0.318    -1.347 f  Inst_VGA_Manager/Inst_VGA_Sync/v_count[0]_i_2/O
                         net (fo=14, routed)          0.828    -0.519    Inst_VGA_Manager/Inst_VGA_Sync/p_0_in
    SLICE_X4Y87          LUT2 (Prop_lut2_I0_O)        0.354    -0.165 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5/O
                         net (fo=8, routed)           0.518     0.353    Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5_n_0
    SLICE_X4Y88          LUT4 (Prop_lut4_I0_O)        0.326     0.679 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2/O
                         net (fo=5, routed)           0.193     0.872    Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2_n_0
    SLICE_X4Y88          LUT6 (Prop_lut6_I4_O)        0.124     0.996 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[8]_i_1/O
                         net (fo=2, routed)           0.620     1.616    Inst_VGA_Manager/Inst_VGA_Sync/v_count[8]_i_1_n_0
    SLICE_X4Y89          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    10.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     2.584 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.218    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.309 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.601     5.911    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X4Y89          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[8]/C
                         clock pessimism             -0.500     5.411    
                         clock uncertainty           -0.116     5.295    
    SLICE_X4Y89          FDRE (Setup_fdre_C_D)       -0.072     5.223    Inst_VGA_Manager/Inst_VGA_Sync/row_reg[8]
  -------------------------------------------------------------------
                         required time                          5.223    
                         arrival time                          -1.616    
  -------------------------------------------------------------------
                         slack                                  3.607    

Slack (MET) :             3.740ns  (required time - arrival time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/row_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_PLL100to108 rise@9.259ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        5.280ns  (logic 1.792ns (33.941%)  route 3.488ns (66.059%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.350ns = ( 5.909 - 9.259 ) 
    Source Clock Delay      (SCD):    -3.808ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.720    -3.808    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X2Y86          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.518    -3.290 f  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/Q
                         net (fo=9, routed)           0.823    -2.467    Inst_VGA_Manager/Inst_VGA_Sync/h_count[1]
    SLICE_X1Y86          LUT3 (Prop_lut3_I0_O)        0.152    -2.315 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_2/O
                         net (fo=7, routed)           0.651    -1.665    Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_2_n_0
    SLICE_X2Y85          LUT5 (Prop_lut5_I3_O)        0.318    -1.347 f  Inst_VGA_Manager/Inst_VGA_Sync/v_count[0]_i_2/O
                         net (fo=14, routed)          0.828    -0.519    Inst_VGA_Manager/Inst_VGA_Sync/p_0_in
    SLICE_X4Y87          LUT2 (Prop_lut2_I0_O)        0.354    -0.165 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5/O
                         net (fo=8, routed)           0.518     0.353    Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5_n_0
    SLICE_X4Y88          LUT4 (Prop_lut4_I0_O)        0.326     0.679 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2/O
                         net (fo=5, routed)           0.336     1.015    Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2_n_0
    SLICE_X4Y87          LUT6 (Prop_lut6_I0_O)        0.124     1.139 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_1/O
                         net (fo=2, routed)           0.332     1.471    Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_1_n_0
    SLICE_X4Y87          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    10.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     2.584 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.218    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.309 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.599     5.909    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X4Y87          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[9]/C
                         clock pessimism             -0.500     5.409    
                         clock uncertainty           -0.116     5.293    
    SLICE_X4Y87          FDRE (Setup_fdre_C_D)       -0.081     5.212    Inst_VGA_Manager/Inst_VGA_Sync/row_reg[9]
  -------------------------------------------------------------------
                         required time                          5.212    
                         arrival time                          -1.471    
  -------------------------------------------------------------------
                         slack                                  3.740    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL100to108 rise@0.000ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.622%)  route 0.121ns (39.378%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    0.031ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.600    -0.762    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X0Y85          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.141    -0.621 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[3]/Q
                         net (fo=18, routed)          0.121    -0.500    Inst_VGA_Manager/Inst_VGA_Sync/h_count[3]
    SLICE_X1Y85          LUT6 (Prop_lut6_I5_O)        0.045    -0.455 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.455    Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_1_n_0
    SLICE_X1Y85          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.872    -0.718    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X1Y85          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[7]/C
                         clock pessimism             -0.031    -0.749    
    SLICE_X1Y85          FDRE (Hold_fdre_C_D)         0.092    -0.657    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.657    
                         arrival time                          -0.455    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL100to108 rise@0.000ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.384%)  route 0.169ns (47.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.763ns
    Clock Pessimism Removal (CPR):    0.006ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.599    -0.763    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X4Y85          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.141    -0.622 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[10]/Q
                         net (fo=6, routed)           0.169    -0.453    Inst_VGA_Manager/Inst_VGA_Sync/h_count[10]
    SLICE_X3Y84          LUT6 (Prop_lut6_I4_O)        0.045    -0.408 r  Inst_VGA_Manager/Inst_VGA_Sync/col[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.408    Inst_VGA_Manager/Inst_VGA_Sync/h_count_0[10]
    SLICE_X3Y84          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.871    -0.719    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X3Y84          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/C
                         clock pessimism             -0.006    -0.725    
    SLICE_X3Y84          FDRE (Hold_fdre_C_D)         0.091    -0.634    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]
  -------------------------------------------------------------------
                         required time                          0.634    
                         arrival time                          -0.408    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/col_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL100to108 rise@0.000ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.617%)  route 0.181ns (49.383%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.600    -0.762    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X1Y85          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.141    -0.621 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[5]/Q
                         net (fo=14, routed)          0.181    -0.439    Inst_VGA_Manager/Inst_VGA_Sync/h_count[5]
    SLICE_X2Y85          LUT6 (Prop_lut6_I2_O)        0.045    -0.394 r  Inst_VGA_Manager/Inst_VGA_Sync/col[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.394    Inst_VGA_Manager/Inst_VGA_Sync/h_count_0[7]
    SLICE_X2Y85          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.872    -0.718    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X2Y85          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[7]/C
                         clock pessimism             -0.029    -0.747    
    SLICE_X2Y85          FDRE (Hold_fdre_C_D)         0.121    -0.626    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[7]
  -------------------------------------------------------------------
                         required time                          0.626    
                         arrival time                          -0.394    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/col_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL100to108 rise@0.000ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.226ns (59.734%)  route 0.152ns (40.266%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.600    -0.762    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X1Y85          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.128    -0.634 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[8]/Q
                         net (fo=12, routed)          0.152    -0.482    Inst_VGA_Manager/Inst_VGA_Sync/h_count[8]
    SLICE_X2Y85          LUT6 (Prop_lut6_I5_O)        0.098    -0.384 r  Inst_VGA_Manager/Inst_VGA_Sync/col[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.384    Inst_VGA_Manager/Inst_VGA_Sync/h_count_0[9]
    SLICE_X2Y85          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.872    -0.718    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X2Y85          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[9]/C
                         clock pessimism             -0.029    -0.747    
    SLICE_X2Y85          FDRE (Hold_fdre_C_D)         0.121    -0.626    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[9]
  -------------------------------------------------------------------
                         required time                          0.626    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL100to108 rise@0.000ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.189ns (49.174%)  route 0.195ns (50.826%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.600    -0.762    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X1Y86          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.141    -0.621 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[2]/Q
                         net (fo=8, routed)           0.195    -0.426    Inst_VGA_Manager/Inst_VGA_Sync/h_count[2]
    SLICE_X0Y85          LUT5 (Prop_lut5_I3_O)        0.048    -0.378 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.378    Inst_VGA_Manager/Inst_VGA_Sync/h_count[4]_i_1_n_0
    SLICE_X0Y85          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.872    -0.718    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X0Y85          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[4]/C
                         clock pessimism             -0.029    -0.747    
    SLICE_X0Y85          FDRE (Hold_fdre_C_D)         0.107    -0.640    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.640    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL100to108 rise@0.000ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.551%)  route 0.161ns (43.449%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.600    -0.762    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X2Y86          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.164    -0.598 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[0]/Q
                         net (fo=10, routed)          0.161    -0.437    Inst_VGA_Manager/Inst_VGA_Sync/h_count[0]
    SLICE_X1Y86          LUT3 (Prop_lut3_I1_O)        0.045    -0.392 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count[2]_i_1/O
                         net (fo=2, routed)           0.000    -0.392    Inst_VGA_Manager/Inst_VGA_Sync/h_count_0[2]
    SLICE_X1Y86          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.872    -0.718    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X1Y86          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[2]/C
                         clock pessimism             -0.029    -0.747    
    SLICE_X1Y86          FDRE (Hold_fdre_C_D)         0.091    -0.656    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.656    
                         arrival time                          -0.392    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL100to108 rise@0.000ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.980%)  route 0.172ns (48.020%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.600    -0.762    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X4Y87          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.141    -0.621 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[9]/Q
                         net (fo=3, routed)           0.172    -0.449    Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]
    SLICE_X4Y87          LUT6 (Prop_lut6_I5_O)        0.045    -0.404 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_1/O
                         net (fo=2, routed)           0.000    -0.404    Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_1_n_0
    SLICE_X4Y87          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.870    -0.720    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X4Y87          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[9]/C
                         clock pessimism             -0.042    -0.762    
    SLICE_X4Y87          FDRE (Hold_fdre_C_D)         0.092    -0.670    Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.670    
                         arrival time                          -0.404    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/row_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL100to108 rise@0.000ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.132%)  route 0.178ns (48.868%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.600    -0.762    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X4Y87          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.141    -0.621 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[0]/Q
                         net (fo=4, routed)           0.178    -0.443    Inst_VGA_Manager/Inst_VGA_Sync/v_count[0]
    SLICE_X4Y87          LUT2 (Prop_lut2_I1_O)        0.045    -0.398 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[0]_i_1/O
                         net (fo=2, routed)           0.000    -0.398    Inst_VGA_Manager/Inst_VGA_Sync/v_count[0]_i_1_n_0
    SLICE_X4Y87          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.870    -0.720    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X4Y87          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[0]/C
                         clock pessimism             -0.042    -0.762    
    SLICE_X4Y87          FDRE (Hold_fdre_C_D)         0.091    -0.671    Inst_VGA_Manager/Inst_VGA_Sync/row_reg[0]
  -------------------------------------------------------------------
                         required time                          0.671    
                         arrival time                          -0.398    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/col_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL100to108 rise@0.000ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.209ns (55.067%)  route 0.171ns (44.933%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    0.031ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.600    -0.762    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X2Y86          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.164    -0.598 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[0]/Q
                         net (fo=10, routed)          0.171    -0.427    Inst_VGA_Manager/Inst_VGA_Sync/h_count[0]
    SLICE_X3Y86          LUT2 (Prop_lut2_I0_O)        0.045    -0.382 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count[1]_i_1/O
                         net (fo=2, routed)           0.000    -0.382    Inst_VGA_Manager/Inst_VGA_Sync/h_count_0[1]
    SLICE_X3Y86          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.872    -0.718    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X3Y86          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[1]/C
                         clock pessimism             -0.031    -0.749    
    SLICE_X3Y86          FDRE (Hold_fdre_C_D)         0.092    -0.657    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[1]
  -------------------------------------------------------------------
                         required time                          0.657    
                         arrival time                          -0.382    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL100to108 rise@0.000ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.775%)  route 0.195ns (51.225%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.600    -0.762    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X1Y86          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.141    -0.621 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[2]/Q
                         net (fo=8, routed)           0.195    -0.426    Inst_VGA_Manager/Inst_VGA_Sync/h_count[2]
    SLICE_X0Y85          LUT4 (Prop_lut4_I0_O)        0.045    -0.381 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.381    Inst_VGA_Manager/Inst_VGA_Sync/h_count[3]_i_1_n_0
    SLICE_X0Y85          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.872    -0.718    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X0Y85          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[3]/C
                         clock pessimism             -0.029    -0.747    
    SLICE_X0Y85          FDRE (Hold_fdre_C_D)         0.091    -0.656    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.656    
                         arrival time                          -0.381    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_PLL100to108
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { Inst_PLL/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         9.259       7.104      BUFGCTRL_X0Y17  Inst_PLL/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X3Y86     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X3Y84     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X3Y86     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X1Y87     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X2Y85     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X3Y86     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X2Y85     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X2Y85     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[6]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       9.259       150.741    PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X3Y86     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X3Y86     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X3Y84     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X3Y84     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X3Y86     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X3Y86     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X1Y87     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X1Y87     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X2Y85     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X2Y85     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X3Y86     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X3Y86     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X3Y84     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X3Y84     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X3Y86     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X3Y86     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X1Y87     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X1Y87     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X2Y85     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X2Y85     Inst_VGA_Manager/Inst_VGA_Sync/col_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_PLL100to108
  To Clock:  clkfbout_PLL100to108

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_PLL100to108
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { Inst_PLL/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y18  Inst_PLL/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.950ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.950ns  (required time - arrival time)
  Source:                 Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.810ns  (logic 1.574ns (27.091%)  route 4.236ns (72.909%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          1.722     5.325    Inst_Teclado/sevenSeg/clk_TEC
    SLICE_X3Y61          FDPE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDPE (Prop_fdpe_C_Q)         0.419     5.744 r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[0]/Q
                         net (fo=13, routed)          1.084     6.827    Inst_Teclado/sevenSeg/Q[0]
    SLICE_X3Y62          LUT2 (Prop_lut2_I0_O)        0.327     7.154 r  Inst_Teclado/sevenSeg/FSM_onehot_current_state[2]_i_3/O
                         net (fo=3, routed)           0.848     8.002    Inst_Teclado/keyboard/FSM_onehot_current_state_reg[1]
    SLICE_X4Y63          LUT6 (Prop_lut6_I4_O)        0.332     8.334 r  Inst_Teclado/keyboard/FSM_onehot_current_state[2]_i_2/O
                         net (fo=1, routed)           0.430     8.764    Inst_Teclado/keyboard/FSM_onehot_current_state[2]_i_2_n_0
    SLICE_X4Y63          LUT5 (Prop_lut5_I0_O)        0.124     8.888 r  Inst_Teclado/keyboard/FSM_onehot_current_state[2]_i_1/O
                         net (fo=2, routed)           0.314     9.203    Inst_Teclado/keyboard/D[1]
    SLICE_X4Y61          LUT6 (Prop_lut6_I5_O)        0.124     9.327 r  Inst_Teclado/keyboard/FSM_onehot_current_state[4]_i_13/O
                         net (fo=1, routed)           0.310     9.636    Inst_Teclado/keyboard/FSM_onehot_current_state[4]_i_13_n_0
    SLICE_X2Y61          LUT6 (Prop_lut6_I5_O)        0.124     9.760 r  Inst_Teclado/keyboard/FSM_onehot_current_state[4]_i_4/O
                         net (fo=1, routed)           0.648    10.408    Inst_Teclado/keyboard/FSM_onehot_current_state[4]_i_4_n_0
    SLICE_X3Y61          LUT6 (Prop_lut6_I0_O)        0.124    10.532 r  Inst_Teclado/keyboard/FSM_onehot_current_state[4]_i_1/O
                         net (fo=5, routed)           0.602    11.135    Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[4]_0[0]
    SLICE_X3Y61          FDPE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          1.602    15.025    Inst_Teclado/sevenSeg/clk_TEC
    SLICE_X3Y61          FDPE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[0]/C
                         clock pessimism              0.300    15.325    
                         clock uncertainty           -0.035    15.289    
    SLICE_X3Y61          FDPE (Setup_fdpe_C_CE)      -0.205    15.084    Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                         -11.135    
  -------------------------------------------------------------------
                         slack                                  3.950    

Slack (MET) :             3.950ns  (required time - arrival time)
  Source:                 Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.810ns  (logic 1.574ns (27.091%)  route 4.236ns (72.909%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          1.722     5.325    Inst_Teclado/sevenSeg/clk_TEC
    SLICE_X3Y61          FDPE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDPE (Prop_fdpe_C_Q)         0.419     5.744 r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[0]/Q
                         net (fo=13, routed)          1.084     6.827    Inst_Teclado/sevenSeg/Q[0]
    SLICE_X3Y62          LUT2 (Prop_lut2_I0_O)        0.327     7.154 r  Inst_Teclado/sevenSeg/FSM_onehot_current_state[2]_i_3/O
                         net (fo=3, routed)           0.848     8.002    Inst_Teclado/keyboard/FSM_onehot_current_state_reg[1]
    SLICE_X4Y63          LUT6 (Prop_lut6_I4_O)        0.332     8.334 r  Inst_Teclado/keyboard/FSM_onehot_current_state[2]_i_2/O
                         net (fo=1, routed)           0.430     8.764    Inst_Teclado/keyboard/FSM_onehot_current_state[2]_i_2_n_0
    SLICE_X4Y63          LUT5 (Prop_lut5_I0_O)        0.124     8.888 r  Inst_Teclado/keyboard/FSM_onehot_current_state[2]_i_1/O
                         net (fo=2, routed)           0.314     9.203    Inst_Teclado/keyboard/D[1]
    SLICE_X4Y61          LUT6 (Prop_lut6_I5_O)        0.124     9.327 r  Inst_Teclado/keyboard/FSM_onehot_current_state[4]_i_13/O
                         net (fo=1, routed)           0.310     9.636    Inst_Teclado/keyboard/FSM_onehot_current_state[4]_i_13_n_0
    SLICE_X2Y61          LUT6 (Prop_lut6_I5_O)        0.124     9.760 r  Inst_Teclado/keyboard/FSM_onehot_current_state[4]_i_4/O
                         net (fo=1, routed)           0.648    10.408    Inst_Teclado/keyboard/FSM_onehot_current_state[4]_i_4_n_0
    SLICE_X3Y61          LUT6 (Prop_lut6_I0_O)        0.124    10.532 r  Inst_Teclado/keyboard/FSM_onehot_current_state[4]_i_1/O
                         net (fo=5, routed)           0.602    11.135    Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[4]_0[0]
    SLICE_X3Y61          FDCE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          1.602    15.025    Inst_Teclado/sevenSeg/clk_TEC
    SLICE_X3Y61          FDCE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[2]/C
                         clock pessimism              0.300    15.325    
                         clock uncertainty           -0.035    15.289    
    SLICE_X3Y61          FDCE (Setup_fdce_C_CE)      -0.205    15.084    Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                         -11.135    
  -------------------------------------------------------------------
                         slack                                  3.950    

Slack (MET) :             3.950ns  (required time - arrival time)
  Source:                 Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.810ns  (logic 1.574ns (27.091%)  route 4.236ns (72.909%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          1.722     5.325    Inst_Teclado/sevenSeg/clk_TEC
    SLICE_X3Y61          FDPE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDPE (Prop_fdpe_C_Q)         0.419     5.744 r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[0]/Q
                         net (fo=13, routed)          1.084     6.827    Inst_Teclado/sevenSeg/Q[0]
    SLICE_X3Y62          LUT2 (Prop_lut2_I0_O)        0.327     7.154 r  Inst_Teclado/sevenSeg/FSM_onehot_current_state[2]_i_3/O
                         net (fo=3, routed)           0.848     8.002    Inst_Teclado/keyboard/FSM_onehot_current_state_reg[1]
    SLICE_X4Y63          LUT6 (Prop_lut6_I4_O)        0.332     8.334 r  Inst_Teclado/keyboard/FSM_onehot_current_state[2]_i_2/O
                         net (fo=1, routed)           0.430     8.764    Inst_Teclado/keyboard/FSM_onehot_current_state[2]_i_2_n_0
    SLICE_X4Y63          LUT5 (Prop_lut5_I0_O)        0.124     8.888 r  Inst_Teclado/keyboard/FSM_onehot_current_state[2]_i_1/O
                         net (fo=2, routed)           0.314     9.203    Inst_Teclado/keyboard/D[1]
    SLICE_X4Y61          LUT6 (Prop_lut6_I5_O)        0.124     9.327 r  Inst_Teclado/keyboard/FSM_onehot_current_state[4]_i_13/O
                         net (fo=1, routed)           0.310     9.636    Inst_Teclado/keyboard/FSM_onehot_current_state[4]_i_13_n_0
    SLICE_X2Y61          LUT6 (Prop_lut6_I5_O)        0.124     9.760 r  Inst_Teclado/keyboard/FSM_onehot_current_state[4]_i_4/O
                         net (fo=1, routed)           0.648    10.408    Inst_Teclado/keyboard/FSM_onehot_current_state[4]_i_4_n_0
    SLICE_X3Y61          LUT6 (Prop_lut6_I0_O)        0.124    10.532 r  Inst_Teclado/keyboard/FSM_onehot_current_state[4]_i_1/O
                         net (fo=5, routed)           0.602    11.135    Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[4]_0[0]
    SLICE_X3Y61          FDCE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          1.602    15.025    Inst_Teclado/sevenSeg/clk_TEC
    SLICE_X3Y61          FDCE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[4]/C
                         clock pessimism              0.300    15.325    
                         clock uncertainty           -0.035    15.289    
    SLICE_X3Y61          FDCE (Setup_fdce_C_CE)      -0.205    15.084    Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                         -11.135    
  -------------------------------------------------------------------
                         slack                                  3.950    

Slack (MET) :             4.039ns  (required time - arrival time)
  Source:                 Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.731ns  (logic 1.574ns (27.466%)  route 4.157ns (72.534%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          1.722     5.325    Inst_Teclado/sevenSeg/clk_TEC
    SLICE_X3Y61          FDPE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDPE (Prop_fdpe_C_Q)         0.419     5.744 r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[0]/Q
                         net (fo=13, routed)          1.084     6.827    Inst_Teclado/sevenSeg/Q[0]
    SLICE_X3Y62          LUT2 (Prop_lut2_I0_O)        0.327     7.154 r  Inst_Teclado/sevenSeg/FSM_onehot_current_state[2]_i_3/O
                         net (fo=3, routed)           0.848     8.002    Inst_Teclado/keyboard/FSM_onehot_current_state_reg[1]
    SLICE_X4Y63          LUT6 (Prop_lut6_I4_O)        0.332     8.334 r  Inst_Teclado/keyboard/FSM_onehot_current_state[2]_i_2/O
                         net (fo=1, routed)           0.430     8.764    Inst_Teclado/keyboard/FSM_onehot_current_state[2]_i_2_n_0
    SLICE_X4Y63          LUT5 (Prop_lut5_I0_O)        0.124     8.888 r  Inst_Teclado/keyboard/FSM_onehot_current_state[2]_i_1/O
                         net (fo=2, routed)           0.314     9.203    Inst_Teclado/keyboard/D[1]
    SLICE_X4Y61          LUT6 (Prop_lut6_I5_O)        0.124     9.327 r  Inst_Teclado/keyboard/FSM_onehot_current_state[4]_i_13/O
                         net (fo=1, routed)           0.310     9.636    Inst_Teclado/keyboard/FSM_onehot_current_state[4]_i_13_n_0
    SLICE_X2Y61          LUT6 (Prop_lut6_I5_O)        0.124     9.760 r  Inst_Teclado/keyboard/FSM_onehot_current_state[4]_i_4/O
                         net (fo=1, routed)           0.648    10.408    Inst_Teclado/keyboard/FSM_onehot_current_state[4]_i_4_n_0
    SLICE_X3Y61          LUT6 (Prop_lut6_I0_O)        0.124    10.532 r  Inst_Teclado/keyboard/FSM_onehot_current_state[4]_i_1/O
                         net (fo=5, routed)           0.523    11.055    Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[4]_0[0]
    SLICE_X2Y62          FDCE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          1.601    15.024    Inst_Teclado/sevenSeg/clk_TEC
    SLICE_X2Y62          FDCE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[3]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X2Y62          FDCE (Setup_fdce_C_CE)      -0.169    15.094    Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         15.094    
                         arrival time                         -11.055    
  -------------------------------------------------------------------
                         slack                                  4.039    

Slack (MET) :             4.185ns  (required time - arrival time)
  Source:                 Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.548ns  (logic 1.574ns (28.370%)  route 3.974ns (71.630%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          1.722     5.325    Inst_Teclado/sevenSeg/clk_TEC
    SLICE_X3Y61          FDPE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDPE (Prop_fdpe_C_Q)         0.419     5.744 r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[0]/Q
                         net (fo=13, routed)          1.084     6.827    Inst_Teclado/sevenSeg/Q[0]
    SLICE_X3Y62          LUT2 (Prop_lut2_I0_O)        0.327     7.154 r  Inst_Teclado/sevenSeg/FSM_onehot_current_state[2]_i_3/O
                         net (fo=3, routed)           0.848     8.002    Inst_Teclado/keyboard/FSM_onehot_current_state_reg[1]
    SLICE_X4Y63          LUT6 (Prop_lut6_I4_O)        0.332     8.334 r  Inst_Teclado/keyboard/FSM_onehot_current_state[2]_i_2/O
                         net (fo=1, routed)           0.430     8.764    Inst_Teclado/keyboard/FSM_onehot_current_state[2]_i_2_n_0
    SLICE_X4Y63          LUT5 (Prop_lut5_I0_O)        0.124     8.888 r  Inst_Teclado/keyboard/FSM_onehot_current_state[2]_i_1/O
                         net (fo=2, routed)           0.314     9.203    Inst_Teclado/keyboard/D[1]
    SLICE_X4Y61          LUT6 (Prop_lut6_I5_O)        0.124     9.327 r  Inst_Teclado/keyboard/FSM_onehot_current_state[4]_i_13/O
                         net (fo=1, routed)           0.310     9.636    Inst_Teclado/keyboard/FSM_onehot_current_state[4]_i_13_n_0
    SLICE_X2Y61          LUT6 (Prop_lut6_I5_O)        0.124     9.760 r  Inst_Teclado/keyboard/FSM_onehot_current_state[4]_i_4/O
                         net (fo=1, routed)           0.648    10.408    Inst_Teclado/keyboard/FSM_onehot_current_state[4]_i_4_n_0
    SLICE_X3Y61          LUT6 (Prop_lut6_I0_O)        0.124    10.532 r  Inst_Teclado/keyboard/FSM_onehot_current_state[4]_i_1/O
                         net (fo=5, routed)           0.341    10.873    Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[4]_0[0]
    SLICE_X3Y62          FDCE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          1.601    15.024    Inst_Teclado/sevenSeg/clk_TEC
    SLICE_X3Y62          FDCE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[1]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X3Y62          FDCE (Setup_fdce_C_CE)      -0.205    15.058    Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                         -10.873    
  -------------------------------------------------------------------
                         slack                                  4.185    

Slack (MET) :             5.449ns  (required time - arrival time)
  Source:                 Inst_Clock_Converter/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.087ns  (logic 0.828ns (20.260%)  route 3.259ns (79.740%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          1.619     5.221    Inst_Clock_Converter/clk_TEC
    SLICE_X49Y100        FDRE                                         r  Inst_Clock_Converter/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDRE (Prop_fdre_C_Q)         0.456     5.677 r  Inst_Clock_Converter/counter_reg[18]/Q
                         net (fo=2, routed)           0.955     6.632    Inst_Clock_Converter/counter[18]
    SLICE_X48Y97         LUT4 (Prop_lut4_I0_O)        0.124     6.756 f  Inst_Clock_Converter/counter[19]_i_5/O
                         net (fo=1, routed)           0.639     7.395    Inst_Clock_Converter/counter[19]_i_5_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.124     7.519 f  Inst_Clock_Converter/counter[19]_i_3/O
                         net (fo=1, routed)           0.444     7.963    Inst_Clock_Converter/counter[19]_i_3_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.124     8.087 r  Inst_Clock_Converter/counter[19]_i_1/O
                         net (fo=21, routed)          1.221     9.308    Inst_Clock_Converter/clk_temp
    SLICE_X49Y100        FDRE                                         r  Inst_Clock_Converter/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          1.498    14.920    Inst_Clock_Converter/clk_TEC
    SLICE_X49Y100        FDRE                                         r  Inst_Clock_Converter/counter_reg[17]/C
                         clock pessimism              0.301    15.221    
                         clock uncertainty           -0.035    15.186    
    SLICE_X49Y100        FDRE (Setup_fdre_C_R)       -0.429    14.757    Inst_Clock_Converter/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.757    
                         arrival time                          -9.308    
  -------------------------------------------------------------------
                         slack                                  5.449    

Slack (MET) :             5.449ns  (required time - arrival time)
  Source:                 Inst_Clock_Converter/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.087ns  (logic 0.828ns (20.260%)  route 3.259ns (79.740%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          1.619     5.221    Inst_Clock_Converter/clk_TEC
    SLICE_X49Y100        FDRE                                         r  Inst_Clock_Converter/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDRE (Prop_fdre_C_Q)         0.456     5.677 r  Inst_Clock_Converter/counter_reg[18]/Q
                         net (fo=2, routed)           0.955     6.632    Inst_Clock_Converter/counter[18]
    SLICE_X48Y97         LUT4 (Prop_lut4_I0_O)        0.124     6.756 f  Inst_Clock_Converter/counter[19]_i_5/O
                         net (fo=1, routed)           0.639     7.395    Inst_Clock_Converter/counter[19]_i_5_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.124     7.519 f  Inst_Clock_Converter/counter[19]_i_3/O
                         net (fo=1, routed)           0.444     7.963    Inst_Clock_Converter/counter[19]_i_3_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.124     8.087 r  Inst_Clock_Converter/counter[19]_i_1/O
                         net (fo=21, routed)          1.221     9.308    Inst_Clock_Converter/clk_temp
    SLICE_X49Y100        FDRE                                         r  Inst_Clock_Converter/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          1.498    14.920    Inst_Clock_Converter/clk_TEC
    SLICE_X49Y100        FDRE                                         r  Inst_Clock_Converter/counter_reg[18]/C
                         clock pessimism              0.301    15.221    
                         clock uncertainty           -0.035    15.186    
    SLICE_X49Y100        FDRE (Setup_fdre_C_R)       -0.429    14.757    Inst_Clock_Converter/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.757    
                         arrival time                          -9.308    
  -------------------------------------------------------------------
                         slack                                  5.449    

Slack (MET) :             5.449ns  (required time - arrival time)
  Source:                 Inst_Clock_Converter/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.087ns  (logic 0.828ns (20.260%)  route 3.259ns (79.740%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          1.619     5.221    Inst_Clock_Converter/clk_TEC
    SLICE_X49Y100        FDRE                                         r  Inst_Clock_Converter/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDRE (Prop_fdre_C_Q)         0.456     5.677 r  Inst_Clock_Converter/counter_reg[18]/Q
                         net (fo=2, routed)           0.955     6.632    Inst_Clock_Converter/counter[18]
    SLICE_X48Y97         LUT4 (Prop_lut4_I0_O)        0.124     6.756 f  Inst_Clock_Converter/counter[19]_i_5/O
                         net (fo=1, routed)           0.639     7.395    Inst_Clock_Converter/counter[19]_i_5_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.124     7.519 f  Inst_Clock_Converter/counter[19]_i_3/O
                         net (fo=1, routed)           0.444     7.963    Inst_Clock_Converter/counter[19]_i_3_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.124     8.087 r  Inst_Clock_Converter/counter[19]_i_1/O
                         net (fo=21, routed)          1.221     9.308    Inst_Clock_Converter/clk_temp
    SLICE_X49Y100        FDRE                                         r  Inst_Clock_Converter/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          1.498    14.920    Inst_Clock_Converter/clk_TEC
    SLICE_X49Y100        FDRE                                         r  Inst_Clock_Converter/counter_reg[19]/C
                         clock pessimism              0.301    15.221    
                         clock uncertainty           -0.035    15.186    
    SLICE_X49Y100        FDRE (Setup_fdre_C_R)       -0.429    14.757    Inst_Clock_Converter/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.757    
                         arrival time                          -9.308    
  -------------------------------------------------------------------
                         slack                                  5.449    

Slack (MET) :             5.636ns  (required time - arrival time)
  Source:                 Inst_Clock_Converter/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.795ns  (logic 0.828ns (21.817%)  route 2.967ns (78.183%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          1.619     5.221    Inst_Clock_Converter/clk_TEC
    SLICE_X49Y100        FDRE                                         r  Inst_Clock_Converter/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDRE (Prop_fdre_C_Q)         0.456     5.677 r  Inst_Clock_Converter/counter_reg[18]/Q
                         net (fo=2, routed)           0.955     6.632    Inst_Clock_Converter/counter[18]
    SLICE_X48Y97         LUT4 (Prop_lut4_I0_O)        0.124     6.756 f  Inst_Clock_Converter/counter[19]_i_5/O
                         net (fo=1, routed)           0.639     7.395    Inst_Clock_Converter/counter[19]_i_5_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.124     7.519 f  Inst_Clock_Converter/counter[19]_i_3/O
                         net (fo=1, routed)           0.444     7.963    Inst_Clock_Converter/counter[19]_i_3_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.124     8.087 r  Inst_Clock_Converter/counter[19]_i_1/O
                         net (fo=21, routed)          0.929     9.016    Inst_Clock_Converter/clk_temp
    SLICE_X49Y99         FDRE                                         r  Inst_Clock_Converter/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          1.514    14.937    Inst_Clock_Converter/clk_TEC
    SLICE_X49Y99         FDRE                                         r  Inst_Clock_Converter/counter_reg[13]/C
                         clock pessimism              0.180    15.117    
                         clock uncertainty           -0.035    15.081    
    SLICE_X49Y99         FDRE (Setup_fdre_C_R)       -0.429    14.652    Inst_Clock_Converter/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.652    
                         arrival time                          -9.017    
  -------------------------------------------------------------------
                         slack                                  5.636    

Slack (MET) :             5.636ns  (required time - arrival time)
  Source:                 Inst_Clock_Converter/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.795ns  (logic 0.828ns (21.817%)  route 2.967ns (78.183%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          1.619     5.221    Inst_Clock_Converter/clk_TEC
    SLICE_X49Y100        FDRE                                         r  Inst_Clock_Converter/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDRE (Prop_fdre_C_Q)         0.456     5.677 r  Inst_Clock_Converter/counter_reg[18]/Q
                         net (fo=2, routed)           0.955     6.632    Inst_Clock_Converter/counter[18]
    SLICE_X48Y97         LUT4 (Prop_lut4_I0_O)        0.124     6.756 f  Inst_Clock_Converter/counter[19]_i_5/O
                         net (fo=1, routed)           0.639     7.395    Inst_Clock_Converter/counter[19]_i_5_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.124     7.519 f  Inst_Clock_Converter/counter[19]_i_3/O
                         net (fo=1, routed)           0.444     7.963    Inst_Clock_Converter/counter[19]_i_3_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I5_O)        0.124     8.087 r  Inst_Clock_Converter/counter[19]_i_1/O
                         net (fo=21, routed)          0.929     9.016    Inst_Clock_Converter/clk_temp
    SLICE_X49Y99         FDRE                                         r  Inst_Clock_Converter/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          1.514    14.937    Inst_Clock_Converter/clk_TEC
    SLICE_X49Y99         FDRE                                         r  Inst_Clock_Converter/counter_reg[14]/C
                         clock pessimism              0.180    15.117    
                         clock uncertainty           -0.035    15.081    
    SLICE_X49Y99         FDRE (Setup_fdre_C_R)       -0.429    14.652    Inst_Clock_Converter/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.652    
                         arrival time                          -9.017    
  -------------------------------------------------------------------
                         slack                                  5.636    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 Inst_Clock_Converter/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.355ns (74.935%)  route 0.119ns (25.065%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          0.567     1.486    Inst_Clock_Converter/clk_TEC
    SLICE_X49Y99         FDRE                                         r  Inst_Clock_Converter/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  Inst_Clock_Converter/counter_reg[16]/Q
                         net (fo=2, routed)           0.118     1.745    Inst_Clock_Converter/counter[16]
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.905 r  Inst_Clock_Converter/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.906    Inst_Clock_Converter/counter0_carry__2_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.960 r  Inst_Clock_Converter/counter0_carry__3/O[0]
                         net (fo=1, routed)           0.000     1.960    Inst_Clock_Converter/counter0_carry__3_n_7
    SLICE_X49Y100        FDRE                                         r  Inst_Clock_Converter/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          0.832     1.997    Inst_Clock_Converter/clk_TEC
    SLICE_X49Y100        FDRE                                         r  Inst_Clock_Converter/counter_reg[17]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.105     1.856    Inst_Clock_Converter/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 Inst_Clock_Converter/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.366ns (75.504%)  route 0.119ns (24.496%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          0.567     1.486    Inst_Clock_Converter/clk_TEC
    SLICE_X49Y99         FDRE                                         r  Inst_Clock_Converter/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  Inst_Clock_Converter/counter_reg[16]/Q
                         net (fo=2, routed)           0.118     1.745    Inst_Clock_Converter/counter[16]
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.905 r  Inst_Clock_Converter/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.906    Inst_Clock_Converter/counter0_carry__2_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.971 r  Inst_Clock_Converter/counter0_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.971    Inst_Clock_Converter/counter0_carry__3_n_5
    SLICE_X49Y100        FDRE                                         r  Inst_Clock_Converter/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          0.832     1.997    Inst_Clock_Converter/clk_TEC
    SLICE_X49Y100        FDRE                                         r  Inst_Clock_Converter/counter_reg[19]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.105     1.856    Inst_Clock_Converter/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Inst_Clock_Converter/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.391ns (76.705%)  route 0.119ns (23.295%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          0.567     1.486    Inst_Clock_Converter/clk_TEC
    SLICE_X49Y99         FDRE                                         r  Inst_Clock_Converter/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  Inst_Clock_Converter/counter_reg[16]/Q
                         net (fo=2, routed)           0.118     1.745    Inst_Clock_Converter/counter[16]
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.905 r  Inst_Clock_Converter/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.906    Inst_Clock_Converter/counter0_carry__2_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.996 r  Inst_Clock_Converter/counter0_carry__3/O[1]
                         net (fo=1, routed)           0.000     1.996    Inst_Clock_Converter/counter0_carry__3_n_6
    SLICE_X49Y100        FDRE                                         r  Inst_Clock_Converter/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          0.832     1.997    Inst_Clock_Converter/clk_TEC
    SLICE_X49Y100        FDRE                                         r  Inst_Clock_Converter/counter_reg[18]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.105     1.856    Inst_Clock_Converter/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 Inst_edge/sreg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_edge/sreg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.707%)  route 0.112ns (44.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          0.597     1.516    Inst_edge/clk_TEC
    SLICE_X1Y68          FDRE                                         r  Inst_edge/sreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  Inst_edge/sreg_reg[1]/Q
                         net (fo=2, routed)           0.112     1.769    Inst_edge/sreg[1]
    SLICE_X2Y68          FDRE                                         r  Inst_edge/sreg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          0.868     2.033    Inst_edge/clk_TEC
    SLICE_X2Y68          FDRE                                         r  Inst_edge/sreg_reg[4]/C
                         clock pessimism             -0.502     1.530    
    SLICE_X2Y68          FDRE (Hold_fdre_C_D)         0.059     1.589    Inst_edge/sreg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 Inst_edge/sreg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_edge/sreg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.128ns (54.843%)  route 0.105ns (45.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          0.597     1.516    Inst_edge/clk_TEC
    SLICE_X1Y68          FDRE                                         r  Inst_edge/sreg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.128     1.644 r  Inst_edge/sreg_reg[3]/Q
                         net (fo=2, routed)           0.105     1.750    Inst_edge/sreg[3]
    SLICE_X3Y68          FDRE                                         r  Inst_edge/sreg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          0.868     2.033    Inst_edge/clk_TEC
    SLICE_X3Y68          FDRE                                         r  Inst_edge/sreg_reg[6]/C
                         clock pessimism             -0.502     1.530    
    SLICE_X3Y68          FDRE (Hold_fdre_C_D)         0.013     1.543    Inst_edge/sreg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 Inst_edge/sreg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_edge/sreg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.781%)  route 0.167ns (54.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          0.597     1.516    Inst_edge/clk_TEC
    SLICE_X1Y68          FDRE                                         r  Inst_edge/sreg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  Inst_edge/sreg_reg[2]/Q
                         net (fo=2, routed)           0.167     1.824    Inst_edge/sreg[2]
    SLICE_X3Y68          FDRE                                         r  Inst_edge/sreg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          0.868     2.033    Inst_edge/clk_TEC
    SLICE_X3Y68          FDRE                                         r  Inst_edge/sreg_reg[5]/C
                         clock pessimism             -0.502     1.530    
    SLICE_X3Y68          FDRE (Hold_fdre_C_D)         0.070     1.600    Inst_edge/sreg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 Inst_Teclado/sevenSeg/clkdiv_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Teclado/sevenSeg/digit_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.255%)  route 0.170ns (47.745%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          0.600     1.519    Inst_Teclado/sevenSeg/clk_TEC
    SLICE_X0Y64          FDRE                                         r  Inst_Teclado/sevenSeg/clkdiv_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.141     1.660 f  Inst_Teclado/sevenSeg/clkdiv_reg[17]/Q
                         net (fo=15, routed)          0.170     1.830    Inst_Teclado/sevenSeg/s[0]
    SLICE_X1Y65          LUT5 (Prop_lut5_I4_O)        0.045     1.875 r  Inst_Teclado/sevenSeg/digit[1]_i_1/O
                         net (fo=1, routed)           0.000     1.875    Inst_Teclado/sevenSeg/digit_0[1]
    SLICE_X1Y65          FDRE                                         r  Inst_Teclado/sevenSeg/digit_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          0.871     2.036    Inst_Teclado/sevenSeg/clk_TEC
    SLICE_X1Y65          FDRE                                         r  Inst_Teclado/sevenSeg/digit_reg[1]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X1Y65          FDRE (Hold_fdre_C_D)         0.092     1.625    Inst_Teclado/sevenSeg/digit_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 Inst_edge/sreg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_edge/sreg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.738%)  route 0.181ns (56.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          0.597     1.516    Inst_edge/clk_TEC
    SLICE_X3Y68          FDRE                                         r  Inst_edge/sreg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  Inst_edge/sreg_reg[5]/Q
                         net (fo=2, routed)           0.181     1.839    Inst_edge/sreg[5]
    SLICE_X3Y68          FDRE                                         r  Inst_edge/sreg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          0.868     2.033    Inst_edge/clk_TEC
    SLICE_X3Y68          FDRE                                         r  Inst_edge/sreg_reg[8]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X3Y68          FDRE (Hold_fdre_C_D)         0.072     1.588    Inst_edge/sreg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Inst_Clock_Converter/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          0.567     1.486    Inst_Clock_Converter/clk_TEC
    SLICE_X49Y98         FDRE                                         r  Inst_Clock_Converter/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  Inst_Clock_Converter/counter_reg[12]/Q
                         net (fo=2, routed)           0.117     1.745    Inst_Clock_Converter/counter[12]
    SLICE_X49Y98         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.853 r  Inst_Clock_Converter/counter0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.853    Inst_Clock_Converter/counter0_carry__1_n_4
    SLICE_X49Y98         FDRE                                         r  Inst_Clock_Converter/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          0.838     2.003    Inst_Clock_Converter/clk_TEC
    SLICE_X49Y98         FDRE                                         r  Inst_Clock_Converter/counter_reg[12]/C
                         clock pessimism             -0.516     1.486    
    SLICE_X49Y98         FDRE (Hold_fdre_C_D)         0.105     1.591    Inst_Clock_Converter/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 Inst_Clock_Converter/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          0.567     1.486    Inst_Clock_Converter/clk_TEC
    SLICE_X49Y99         FDRE                                         r  Inst_Clock_Converter/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  Inst_Clock_Converter/counter_reg[16]/Q
                         net (fo=2, routed)           0.118     1.745    Inst_Clock_Converter/counter[16]
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.853 r  Inst_Clock_Converter/counter0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.853    Inst_Clock_Converter/counter0_carry__2_n_4
    SLICE_X49Y99         FDRE                                         r  Inst_Clock_Converter/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          0.838     2.003    Inst_Clock_Converter/clk_TEC
    SLICE_X49Y99         FDRE                                         r  Inst_Clock_Converter/counter_reg[16]/C
                         clock pessimism             -0.516     1.486    
    SLICE_X49Y99         FDRE (Hold_fdre_C_D)         0.105     1.591    Inst_Clock_Converter/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Inst_ClockDistributor/bufg_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y96    Inst_Clock_Converter/clk_temp_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y97    Inst_Clock_Converter/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y98    Inst_Clock_Converter/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y98    Inst_Clock_Converter/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y98    Inst_Clock_Converter/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y99    Inst_Clock_Converter/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y99    Inst_Clock_Converter/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y99    Inst_Clock_Converter/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y99    Inst_Clock_Converter/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y96    Inst_Clock_Converter/clk_temp_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y96    Inst_Clock_Converter/clk_temp_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y97    Inst_Clock_Converter/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y97    Inst_Clock_Converter/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y98    Inst_Clock_Converter/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y98    Inst_Clock_Converter/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y98    Inst_Clock_Converter/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y98    Inst_Clock_Converter/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y98    Inst_Clock_Converter/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y98    Inst_Clock_Converter/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y96    Inst_Clock_Converter/clk_temp_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y96    Inst_Clock_Converter/clk_temp_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y97    Inst_Clock_Converter/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y97    Inst_Clock_Converter/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y98    Inst_Clock_Converter/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y98    Inst_Clock_Converter/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y98    Inst_Clock_Converter/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y98    Inst_Clock_Converter/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y98    Inst_Clock_Converter/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y98    Inst_Clock_Converter/counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1495 Endpoints
Min Delay          1495 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_GAME_Play/sig_snake_mesh_xy_reg[9][18]/C
                            (rising edge-triggered cell FDPE)
  Destination:            Green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.749ns  (logic 7.845ns (34.486%)  route 14.904ns (65.514%))
  Logic Levels:           16  (CARRY4=5 FDPE=1 LUT1=1 LUT2=1 LUT3=1 LUT5=2 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDPE                         0.000     0.000 r  Inst_GAME_Play/sig_snake_mesh_xy_reg[9][18]/C
    SLICE_X2Y102         FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  Inst_GAME_Play/sig_snake_mesh_xy_reg[9][18]/Q
                         net (fo=2, routed)           1.013     1.531    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1521[11]
    SLICE_X2Y104         LUT2 (Prop_lut2_I1_O)        0.124     1.655 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2803/O
                         net (fo=1, routed)           0.000     1.655    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1517_0[2]
    SLICE_X2Y104         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.035 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2336/CO[3]
                         net (fo=1, routed)           0.000     2.035    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2336_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.274 f  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2334/O[2]
                         net (fo=2, routed)           1.238     3.512    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2334_n_5
    SLICE_X0Y106         LUT1 (Prop_lut1_I0_O)        0.301     3.813 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2354/O
                         net (fo=1, routed)           0.000     3.813    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2354_n_0
    SLICE_X0Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.363 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1522/CO[3]
                         net (fo=1, routed)           0.000     4.363    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1522_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.676 f  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1520/O[3]
                         net (fo=1, routed)           1.257     5.933    Inst_GAME_Play/Red_OBUF[3]_inst_i_304[0]
    SLICE_X0Y104         LUT5 (Prop_lut5_I0_O)        0.306     6.239 r  Inst_GAME_Play/Red_OBUF[3]_inst_i_765/O
                         net (fo=1, routed)           0.000     6.239    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_121_2[0]
    SLICE_X0Y104         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.637 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_304/CO[3]
                         net (fo=1, routed)           1.497     8.134    Inst_GAME_Play/Red_OBUF[3]_inst_i_46_1[0]
    SLICE_X11Y99         LUT6 (Prop_lut6_I3_O)        0.124     8.258 r  Inst_GAME_Play/Red_OBUF[3]_inst_i_121/O
                         net (fo=1, routed)           0.644     8.902    Inst_GAME_Play/Red_OBUF[3]_inst_i_121_n_0
    SLICE_X7Y99          LUT6 (Prop_lut6_I5_O)        0.124     9.026 r  Inst_GAME_Play/Red_OBUF[3]_inst_i_46/O
                         net (fo=1, routed)           0.667     9.693    Inst_GAME_Play/Red_OBUF[3]_inst_i_46_n_0
    SLICE_X7Y99          LUT6 (Prop_lut6_I5_O)        0.124     9.817 f  Inst_GAME_Play/Red_OBUF[3]_inst_i_15/O
                         net (fo=1, routed)           0.955    10.772    Inst_GAME_Play/Red_OBUF[3]_inst_i_15_n_0
    SLICE_X3Y97          LUT6 (Prop_lut6_I0_O)        0.124    10.896 f  Inst_GAME_Play/Red_OBUF[3]_inst_i_6/O
                         net (fo=6, routed)           1.267    12.163    Inst_VGA_Manager/Inst_VGA_Draw/Green_OBUF[3]_inst_i_1
    SLICE_X4Y84          LUT5 (Prop_lut5_I1_O)        0.152    12.315 f  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           0.619    12.934    Inst_VGA_Manager/Inst_VGA_Draw/en_reg_0
    SLICE_X4Y83          LUT3 (Prop_lut3_I0_O)        0.320    13.254 r  Inst_VGA_Manager/Inst_VGA_Draw/Green_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.747    19.001    Green_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         3.748    22.749 r  Green_OBUF[2]_inst/O
                         net (fo=0)                   0.000    22.749    Green[2]
    B6                                                                r  Green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Play/sig_snake_mesh_xy_reg[9][18]/C
                            (rising edge-triggered cell FDPE)
  Destination:            Red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.634ns  (logic 7.638ns (33.747%)  route 14.995ns (66.253%))
  Logic Levels:           16  (CARRY4=5 FDPE=1 LUT1=1 LUT2=1 LUT5=2 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDPE                         0.000     0.000 r  Inst_GAME_Play/sig_snake_mesh_xy_reg[9][18]/C
    SLICE_X2Y102         FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  Inst_GAME_Play/sig_snake_mesh_xy_reg[9][18]/Q
                         net (fo=2, routed)           1.013     1.531    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1521[11]
    SLICE_X2Y104         LUT2 (Prop_lut2_I1_O)        0.124     1.655 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2803/O
                         net (fo=1, routed)           0.000     1.655    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1517_0[2]
    SLICE_X2Y104         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.035 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2336/CO[3]
                         net (fo=1, routed)           0.000     2.035    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2336_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.274 f  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2334/O[2]
                         net (fo=2, routed)           1.238     3.512    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2334_n_5
    SLICE_X0Y106         LUT1 (Prop_lut1_I0_O)        0.301     3.813 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2354/O
                         net (fo=1, routed)           0.000     3.813    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2354_n_0
    SLICE_X0Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.363 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1522/CO[3]
                         net (fo=1, routed)           0.000     4.363    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1522_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.676 f  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1520/O[3]
                         net (fo=1, routed)           1.257     5.933    Inst_GAME_Play/Red_OBUF[3]_inst_i_304[0]
    SLICE_X0Y104         LUT5 (Prop_lut5_I0_O)        0.306     6.239 r  Inst_GAME_Play/Red_OBUF[3]_inst_i_765/O
                         net (fo=1, routed)           0.000     6.239    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_121_2[0]
    SLICE_X0Y104         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.637 f  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_304/CO[3]
                         net (fo=1, routed)           1.497     8.134    Inst_GAME_Play/Red_OBUF[3]_inst_i_46_1[0]
    SLICE_X11Y99         LUT6 (Prop_lut6_I3_O)        0.124     8.258 f  Inst_GAME_Play/Red_OBUF[3]_inst_i_121/O
                         net (fo=1, routed)           0.644     8.902    Inst_GAME_Play/Red_OBUF[3]_inst_i_121_n_0
    SLICE_X7Y99          LUT6 (Prop_lut6_I5_O)        0.124     9.026 f  Inst_GAME_Play/Red_OBUF[3]_inst_i_46/O
                         net (fo=1, routed)           0.667     9.693    Inst_GAME_Play/Red_OBUF[3]_inst_i_46_n_0
    SLICE_X7Y99          LUT6 (Prop_lut6_I5_O)        0.124     9.817 r  Inst_GAME_Play/Red_OBUF[3]_inst_i_15/O
                         net (fo=1, routed)           0.955    10.772    Inst_GAME_Play/Red_OBUF[3]_inst_i_15_n_0
    SLICE_X3Y97          LUT6 (Prop_lut6_I0_O)        0.124    10.896 r  Inst_GAME_Play/Red_OBUF[3]_inst_i_6/O
                         net (fo=6, routed)           1.267    12.163    Inst_VGA_Manager/Inst_VGA_Draw/Green_OBUF[3]_inst_i_1
    SLICE_X4Y84          LUT5 (Prop_lut5_I1_O)        0.152    12.315 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           0.591    12.906    Inst_VGA_Manager/Inst_VGA_Sync/Red[2]
    SLICE_X4Y83          LUT6 (Prop_lut6_I0_O)        0.326    13.232 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.866    19.098    Red_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         3.535    22.634 r  Red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    22.634    Red[2]
    C5                                                                r  Red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Play/sig_snake_mesh_xy_reg[9][18]/C
                            (rising edge-triggered cell FDPE)
  Destination:            Red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.418ns  (logic 7.425ns (33.119%)  route 14.993ns (66.881%))
  Logic Levels:           16  (CARRY4=5 FDPE=1 LUT1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDPE                         0.000     0.000 r  Inst_GAME_Play/sig_snake_mesh_xy_reg[9][18]/C
    SLICE_X2Y102         FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  Inst_GAME_Play/sig_snake_mesh_xy_reg[9][18]/Q
                         net (fo=2, routed)           1.013     1.531    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1521[11]
    SLICE_X2Y104         LUT2 (Prop_lut2_I1_O)        0.124     1.655 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2803/O
                         net (fo=1, routed)           0.000     1.655    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1517_0[2]
    SLICE_X2Y104         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.035 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2336/CO[3]
                         net (fo=1, routed)           0.000     2.035    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2336_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.274 f  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2334/O[2]
                         net (fo=2, routed)           1.238     3.512    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2334_n_5
    SLICE_X0Y106         LUT1 (Prop_lut1_I0_O)        0.301     3.813 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2354/O
                         net (fo=1, routed)           0.000     3.813    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2354_n_0
    SLICE_X0Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.363 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1522/CO[3]
                         net (fo=1, routed)           0.000     4.363    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1522_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.676 f  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1520/O[3]
                         net (fo=1, routed)           1.257     5.933    Inst_GAME_Play/Red_OBUF[3]_inst_i_304[0]
    SLICE_X0Y104         LUT5 (Prop_lut5_I0_O)        0.306     6.239 r  Inst_GAME_Play/Red_OBUF[3]_inst_i_765/O
                         net (fo=1, routed)           0.000     6.239    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_121_2[0]
    SLICE_X0Y104         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.637 f  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_304/CO[3]
                         net (fo=1, routed)           1.497     8.134    Inst_GAME_Play/Red_OBUF[3]_inst_i_46_1[0]
    SLICE_X11Y99         LUT6 (Prop_lut6_I3_O)        0.124     8.258 f  Inst_GAME_Play/Red_OBUF[3]_inst_i_121/O
                         net (fo=1, routed)           0.644     8.902    Inst_GAME_Play/Red_OBUF[3]_inst_i_121_n_0
    SLICE_X7Y99          LUT6 (Prop_lut6_I5_O)        0.124     9.026 f  Inst_GAME_Play/Red_OBUF[3]_inst_i_46/O
                         net (fo=1, routed)           0.667     9.693    Inst_GAME_Play/Red_OBUF[3]_inst_i_46_n_0
    SLICE_X7Y99          LUT6 (Prop_lut6_I5_O)        0.124     9.817 r  Inst_GAME_Play/Red_OBUF[3]_inst_i_15/O
                         net (fo=1, routed)           0.955    10.772    Inst_GAME_Play/Red_OBUF[3]_inst_i_15_n_0
    SLICE_X3Y97          LUT6 (Prop_lut6_I0_O)        0.124    10.896 r  Inst_GAME_Play/Red_OBUF[3]_inst_i_6/O
                         net (fo=6, routed)           1.420    12.316    Inst_GAME_Play/snake_move.snake_length_future_reg[2]_0
    SLICE_X6Y83          LUT3 (Prop_lut3_I0_O)        0.124    12.440 r  Inst_GAME_Play/Red_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.796    13.237    Inst_VGA_Manager/Inst_VGA_Sync/Red[3]
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.124    13.361 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           5.506    18.866    Red_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.552    22.418 r  Red_OBUF[3]_inst/O
                         net (fo=0)                   0.000    22.418    Red[3]
    A4                                                                r  Red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Play/sig_snake_mesh_xy_reg[9][18]/C
                            (rising edge-triggered cell FDPE)
  Destination:            Blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.327ns  (logic 7.654ns (34.283%)  route 14.673ns (65.717%))
  Logic Levels:           16  (CARRY4=5 FDPE=1 LUT1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDPE                         0.000     0.000 r  Inst_GAME_Play/sig_snake_mesh_xy_reg[9][18]/C
    SLICE_X2Y102         FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  Inst_GAME_Play/sig_snake_mesh_xy_reg[9][18]/Q
                         net (fo=2, routed)           1.013     1.531    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1521[11]
    SLICE_X2Y104         LUT2 (Prop_lut2_I1_O)        0.124     1.655 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2803/O
                         net (fo=1, routed)           0.000     1.655    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1517_0[2]
    SLICE_X2Y104         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.035 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2336/CO[3]
                         net (fo=1, routed)           0.000     2.035    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2336_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.274 f  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2334/O[2]
                         net (fo=2, routed)           1.238     3.512    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2334_n_5
    SLICE_X0Y106         LUT1 (Prop_lut1_I0_O)        0.301     3.813 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2354/O
                         net (fo=1, routed)           0.000     3.813    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2354_n_0
    SLICE_X0Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.363 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1522/CO[3]
                         net (fo=1, routed)           0.000     4.363    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1522_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.676 f  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1520/O[3]
                         net (fo=1, routed)           1.257     5.933    Inst_GAME_Play/Red_OBUF[3]_inst_i_304[0]
    SLICE_X0Y104         LUT5 (Prop_lut5_I0_O)        0.306     6.239 r  Inst_GAME_Play/Red_OBUF[3]_inst_i_765/O
                         net (fo=1, routed)           0.000     6.239    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_121_2[0]
    SLICE_X0Y104         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.637 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_304/CO[3]
                         net (fo=1, routed)           1.497     8.134    Inst_GAME_Play/Red_OBUF[3]_inst_i_46_1[0]
    SLICE_X11Y99         LUT6 (Prop_lut6_I3_O)        0.124     8.258 r  Inst_GAME_Play/Red_OBUF[3]_inst_i_121/O
                         net (fo=1, routed)           0.644     8.902    Inst_GAME_Play/Red_OBUF[3]_inst_i_121_n_0
    SLICE_X7Y99          LUT6 (Prop_lut6_I5_O)        0.124     9.026 r  Inst_GAME_Play/Red_OBUF[3]_inst_i_46/O
                         net (fo=1, routed)           0.667     9.693    Inst_GAME_Play/Red_OBUF[3]_inst_i_46_n_0
    SLICE_X7Y99          LUT6 (Prop_lut6_I5_O)        0.124     9.817 f  Inst_GAME_Play/Red_OBUF[3]_inst_i_15/O
                         net (fo=1, routed)           0.955    10.772    Inst_GAME_Play/Red_OBUF[3]_inst_i_15_n_0
    SLICE_X3Y97          LUT6 (Prop_lut6_I0_O)        0.124    10.896 f  Inst_GAME_Play/Red_OBUF[3]_inst_i_6/O
                         net (fo=6, routed)           1.420    12.316    Inst_VGA_Manager/Inst_VGA_Sync/Blue_OBUF[2]_inst_i_1_0
    SLICE_X6Y83          LUT3 (Prop_lut3_I1_O)        0.150    12.466 r  Inst_VGA_Manager/Inst_VGA_Sync/Blue_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.165    12.631    Inst_VGA_Manager/Inst_VGA_Sync/Blue_OBUF[2]_inst_i_2_n_0
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.328    12.959 r  Inst_VGA_Manager/Inst_VGA_Sync/Blue_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           5.816    18.776    Blue_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         3.551    22.327 r  Blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    22.327    Blue[1]
    C7                                                                r  Blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Play/sig_snake_mesh_xy_reg[9][18]/C
                            (rising edge-triggered cell FDPE)
  Destination:            Green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.231ns  (logic 7.655ns (34.437%)  route 14.575ns (65.563%))
  Logic Levels:           16  (CARRY4=5 FDPE=1 LUT1=1 LUT2=1 LUT5=2 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDPE                         0.000     0.000 r  Inst_GAME_Play/sig_snake_mesh_xy_reg[9][18]/C
    SLICE_X2Y102         FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  Inst_GAME_Play/sig_snake_mesh_xy_reg[9][18]/Q
                         net (fo=2, routed)           1.013     1.531    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1521[11]
    SLICE_X2Y104         LUT2 (Prop_lut2_I1_O)        0.124     1.655 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2803/O
                         net (fo=1, routed)           0.000     1.655    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1517_0[2]
    SLICE_X2Y104         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.035 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2336/CO[3]
                         net (fo=1, routed)           0.000     2.035    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2336_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.274 f  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2334/O[2]
                         net (fo=2, routed)           1.238     3.512    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2334_n_5
    SLICE_X0Y106         LUT1 (Prop_lut1_I0_O)        0.301     3.813 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2354/O
                         net (fo=1, routed)           0.000     3.813    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2354_n_0
    SLICE_X0Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.363 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1522/CO[3]
                         net (fo=1, routed)           0.000     4.363    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1522_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.676 f  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1520/O[3]
                         net (fo=1, routed)           1.257     5.933    Inst_GAME_Play/Red_OBUF[3]_inst_i_304[0]
    SLICE_X0Y104         LUT5 (Prop_lut5_I0_O)        0.306     6.239 r  Inst_GAME_Play/Red_OBUF[3]_inst_i_765/O
                         net (fo=1, routed)           0.000     6.239    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_121_2[0]
    SLICE_X0Y104         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.637 f  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_304/CO[3]
                         net (fo=1, routed)           1.497     8.134    Inst_GAME_Play/Red_OBUF[3]_inst_i_46_1[0]
    SLICE_X11Y99         LUT6 (Prop_lut6_I3_O)        0.124     8.258 f  Inst_GAME_Play/Red_OBUF[3]_inst_i_121/O
                         net (fo=1, routed)           0.644     8.902    Inst_GAME_Play/Red_OBUF[3]_inst_i_121_n_0
    SLICE_X7Y99          LUT6 (Prop_lut6_I5_O)        0.124     9.026 f  Inst_GAME_Play/Red_OBUF[3]_inst_i_46/O
                         net (fo=1, routed)           0.667     9.693    Inst_GAME_Play/Red_OBUF[3]_inst_i_46_n_0
    SLICE_X7Y99          LUT6 (Prop_lut6_I5_O)        0.124     9.817 r  Inst_GAME_Play/Red_OBUF[3]_inst_i_15/O
                         net (fo=1, routed)           0.955    10.772    Inst_GAME_Play/Red_OBUF[3]_inst_i_15_n_0
    SLICE_X3Y97          LUT6 (Prop_lut6_I0_O)        0.124    10.896 r  Inst_GAME_Play/Red_OBUF[3]_inst_i_6/O
                         net (fo=6, routed)           1.260    12.156    Inst_VGA_Manager/Inst_VGA_Draw/Green_OBUF[3]_inst_i_1
    SLICE_X4Y84          LUT5 (Prop_lut5_I2_O)        0.152    12.308 r  Inst_VGA_Manager/Inst_VGA_Draw/Green_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.288    12.596    Inst_VGA_Manager/Inst_VGA_Sync/Green[1]
    SLICE_X4Y84          LUT6 (Prop_lut6_I0_O)        0.332    12.928 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           5.756    18.684    Green_OBUF[1]
    A6                   OBUF (Prop_obuf_I_O)         3.546    22.231 r  Green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    22.231    Green[3]
    A6                                                                r  Green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Play/sig_snake_mesh_xy_reg[9][18]/C
                            (rising edge-triggered cell FDPE)
  Destination:            Green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.228ns  (logic 7.654ns (34.432%)  route 14.575ns (65.568%))
  Logic Levels:           16  (CARRY4=5 FDPE=1 LUT1=1 LUT2=1 LUT5=2 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDPE                         0.000     0.000 r  Inst_GAME_Play/sig_snake_mesh_xy_reg[9][18]/C
    SLICE_X2Y102         FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  Inst_GAME_Play/sig_snake_mesh_xy_reg[9][18]/Q
                         net (fo=2, routed)           1.013     1.531    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1521[11]
    SLICE_X2Y104         LUT2 (Prop_lut2_I1_O)        0.124     1.655 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2803/O
                         net (fo=1, routed)           0.000     1.655    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1517_0[2]
    SLICE_X2Y104         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.035 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2336/CO[3]
                         net (fo=1, routed)           0.000     2.035    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2336_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.274 f  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2334/O[2]
                         net (fo=2, routed)           1.238     3.512    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2334_n_5
    SLICE_X0Y106         LUT1 (Prop_lut1_I0_O)        0.301     3.813 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2354/O
                         net (fo=1, routed)           0.000     3.813    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2354_n_0
    SLICE_X0Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.363 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1522/CO[3]
                         net (fo=1, routed)           0.000     4.363    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1522_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.676 f  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1520/O[3]
                         net (fo=1, routed)           1.257     5.933    Inst_GAME_Play/Red_OBUF[3]_inst_i_304[0]
    SLICE_X0Y104         LUT5 (Prop_lut5_I0_O)        0.306     6.239 r  Inst_GAME_Play/Red_OBUF[3]_inst_i_765/O
                         net (fo=1, routed)           0.000     6.239    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_121_2[0]
    SLICE_X0Y104         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.637 f  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_304/CO[3]
                         net (fo=1, routed)           1.497     8.134    Inst_GAME_Play/Red_OBUF[3]_inst_i_46_1[0]
    SLICE_X11Y99         LUT6 (Prop_lut6_I3_O)        0.124     8.258 f  Inst_GAME_Play/Red_OBUF[3]_inst_i_121/O
                         net (fo=1, routed)           0.644     8.902    Inst_GAME_Play/Red_OBUF[3]_inst_i_121_n_0
    SLICE_X7Y99          LUT6 (Prop_lut6_I5_O)        0.124     9.026 f  Inst_GAME_Play/Red_OBUF[3]_inst_i_46/O
                         net (fo=1, routed)           0.667     9.693    Inst_GAME_Play/Red_OBUF[3]_inst_i_46_n_0
    SLICE_X7Y99          LUT6 (Prop_lut6_I5_O)        0.124     9.817 r  Inst_GAME_Play/Red_OBUF[3]_inst_i_15/O
                         net (fo=1, routed)           0.955    10.772    Inst_GAME_Play/Red_OBUF[3]_inst_i_15_n_0
    SLICE_X3Y97          LUT6 (Prop_lut6_I0_O)        0.124    10.896 r  Inst_GAME_Play/Red_OBUF[3]_inst_i_6/O
                         net (fo=6, routed)           1.260    12.156    Inst_VGA_Manager/Inst_VGA_Draw/Green_OBUF[3]_inst_i_1
    SLICE_X4Y84          LUT5 (Prop_lut5_I2_O)        0.152    12.308 r  Inst_VGA_Manager/Inst_VGA_Draw/Green_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.288    12.596    Inst_VGA_Manager/Inst_VGA_Sync/Green[1]
    SLICE_X4Y84          LUT6 (Prop_lut6_I0_O)        0.332    12.928 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           5.756    18.684    Green_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         3.545    22.228 r  Green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    22.228    Green[1]
    A5                                                                r  Green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Play/sig_snake_mesh_xy_reg[9][18]/C
                            (rising edge-triggered cell FDPE)
  Destination:            Blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.016ns  (logic 7.626ns (34.641%)  route 14.389ns (65.359%))
  Logic Levels:           16  (CARRY4=5 FDPE=1 LUT1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDPE                         0.000     0.000 r  Inst_GAME_Play/sig_snake_mesh_xy_reg[9][18]/C
    SLICE_X2Y102         FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  Inst_GAME_Play/sig_snake_mesh_xy_reg[9][18]/Q
                         net (fo=2, routed)           1.013     1.531    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1521[11]
    SLICE_X2Y104         LUT2 (Prop_lut2_I1_O)        0.124     1.655 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2803/O
                         net (fo=1, routed)           0.000     1.655    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1517_0[2]
    SLICE_X2Y104         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.035 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2336/CO[3]
                         net (fo=1, routed)           0.000     2.035    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2336_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.274 f  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2334/O[2]
                         net (fo=2, routed)           1.238     3.512    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2334_n_5
    SLICE_X0Y106         LUT1 (Prop_lut1_I0_O)        0.301     3.813 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2354/O
                         net (fo=1, routed)           0.000     3.813    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2354_n_0
    SLICE_X0Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.363 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1522/CO[3]
                         net (fo=1, routed)           0.000     4.363    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1522_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.676 f  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1520/O[3]
                         net (fo=1, routed)           1.257     5.933    Inst_GAME_Play/Red_OBUF[3]_inst_i_304[0]
    SLICE_X0Y104         LUT5 (Prop_lut5_I0_O)        0.306     6.239 r  Inst_GAME_Play/Red_OBUF[3]_inst_i_765/O
                         net (fo=1, routed)           0.000     6.239    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_121_2[0]
    SLICE_X0Y104         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.637 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_304/CO[3]
                         net (fo=1, routed)           1.497     8.134    Inst_GAME_Play/Red_OBUF[3]_inst_i_46_1[0]
    SLICE_X11Y99         LUT6 (Prop_lut6_I3_O)        0.124     8.258 r  Inst_GAME_Play/Red_OBUF[3]_inst_i_121/O
                         net (fo=1, routed)           0.644     8.902    Inst_GAME_Play/Red_OBUF[3]_inst_i_121_n_0
    SLICE_X7Y99          LUT6 (Prop_lut6_I5_O)        0.124     9.026 r  Inst_GAME_Play/Red_OBUF[3]_inst_i_46/O
                         net (fo=1, routed)           0.667     9.693    Inst_GAME_Play/Red_OBUF[3]_inst_i_46_n_0
    SLICE_X7Y99          LUT6 (Prop_lut6_I5_O)        0.124     9.817 f  Inst_GAME_Play/Red_OBUF[3]_inst_i_15/O
                         net (fo=1, routed)           0.955    10.772    Inst_GAME_Play/Red_OBUF[3]_inst_i_15_n_0
    SLICE_X3Y97          LUT6 (Prop_lut6_I0_O)        0.124    10.896 f  Inst_GAME_Play/Red_OBUF[3]_inst_i_6/O
                         net (fo=6, routed)           1.420    12.316    Inst_VGA_Manager/Inst_VGA_Sync/Blue_OBUF[2]_inst_i_1_0
    SLICE_X6Y83          LUT3 (Prop_lut3_I1_O)        0.150    12.466 r  Inst_VGA_Manager/Inst_VGA_Sync/Blue_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.165    12.631    Inst_VGA_Manager/Inst_VGA_Sync/Blue_OBUF[2]_inst_i_2_n_0
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.328    12.959 r  Inst_VGA_Manager/Inst_VGA_Sync/Blue_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           5.533    18.492    Blue_OBUF[1]
    D7                   OBUF (Prop_obuf_I_O)         3.523    22.016 r  Blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    22.016    Blue[2]
    D7                                                                r  Blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Play/sig_snake_mesh_xy_reg[9][18]/C
                            (rising edge-triggered cell FDPE)
  Destination:            Red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.745ns  (logic 7.427ns (34.154%)  route 14.319ns (65.846%))
  Logic Levels:           16  (CARRY4=5 FDPE=1 LUT1=1 LUT2=1 LUT5=2 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDPE                         0.000     0.000 r  Inst_GAME_Play/sig_snake_mesh_xy_reg[9][18]/C
    SLICE_X2Y102         FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  Inst_GAME_Play/sig_snake_mesh_xy_reg[9][18]/Q
                         net (fo=2, routed)           1.013     1.531    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1521[11]
    SLICE_X2Y104         LUT2 (Prop_lut2_I1_O)        0.124     1.655 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2803/O
                         net (fo=1, routed)           0.000     1.655    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1517_0[2]
    SLICE_X2Y104         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.035 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2336/CO[3]
                         net (fo=1, routed)           0.000     2.035    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2336_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.274 f  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2334/O[2]
                         net (fo=2, routed)           1.238     3.512    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2334_n_5
    SLICE_X0Y106         LUT1 (Prop_lut1_I0_O)        0.301     3.813 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2354/O
                         net (fo=1, routed)           0.000     3.813    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2354_n_0
    SLICE_X0Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.363 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1522/CO[3]
                         net (fo=1, routed)           0.000     4.363    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1522_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.676 f  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1520/O[3]
                         net (fo=1, routed)           1.257     5.933    Inst_GAME_Play/Red_OBUF[3]_inst_i_304[0]
    SLICE_X0Y104         LUT5 (Prop_lut5_I0_O)        0.306     6.239 r  Inst_GAME_Play/Red_OBUF[3]_inst_i_765/O
                         net (fo=1, routed)           0.000     6.239    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_121_2[0]
    SLICE_X0Y104         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.637 f  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_304/CO[3]
                         net (fo=1, routed)           1.497     8.134    Inst_GAME_Play/Red_OBUF[3]_inst_i_46_1[0]
    SLICE_X11Y99         LUT6 (Prop_lut6_I3_O)        0.124     8.258 f  Inst_GAME_Play/Red_OBUF[3]_inst_i_121/O
                         net (fo=1, routed)           0.644     8.902    Inst_GAME_Play/Red_OBUF[3]_inst_i_121_n_0
    SLICE_X7Y99          LUT6 (Prop_lut6_I5_O)        0.124     9.026 f  Inst_GAME_Play/Red_OBUF[3]_inst_i_46/O
                         net (fo=1, routed)           0.667     9.693    Inst_GAME_Play/Red_OBUF[3]_inst_i_46_n_0
    SLICE_X7Y99          LUT6 (Prop_lut6_I5_O)        0.124     9.817 r  Inst_GAME_Play/Red_OBUF[3]_inst_i_15/O
                         net (fo=1, routed)           0.955    10.772    Inst_GAME_Play/Red_OBUF[3]_inst_i_15_n_0
    SLICE_X3Y97          LUT6 (Prop_lut6_I0_O)        0.124    10.896 r  Inst_GAME_Play/Red_OBUF[3]_inst_i_6/O
                         net (fo=6, routed)           1.267    12.163    Inst_VGA_Manager/Inst_VGA_Draw/Green_OBUF[3]_inst_i_1
    SLICE_X4Y84          LUT5 (Prop_lut5_I0_O)        0.124    12.287 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.300    12.587    Inst_VGA_Manager/Inst_VGA_Sync/Red[0]
    SLICE_X4Y83          LUT6 (Prop_lut6_I0_O)        0.124    12.711 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.481    18.192    Red_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         3.554    21.745 r  Red_OBUF[0]_inst/O
                         net (fo=0)                   0.000    21.745    Red[0]
    A3                                                                r  Red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Play/sig_snake_mesh_xy_reg[9][18]/C
                            (rising edge-triggered cell FDPE)
  Destination:            Red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.468ns  (logic 7.421ns (34.569%)  route 14.047ns (65.431%))
  Logic Levels:           16  (CARRY4=5 FDPE=1 LUT1=1 LUT2=1 LUT5=2 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDPE                         0.000     0.000 r  Inst_GAME_Play/sig_snake_mesh_xy_reg[9][18]/C
    SLICE_X2Y102         FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  Inst_GAME_Play/sig_snake_mesh_xy_reg[9][18]/Q
                         net (fo=2, routed)           1.013     1.531    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1521[11]
    SLICE_X2Y104         LUT2 (Prop_lut2_I1_O)        0.124     1.655 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2803/O
                         net (fo=1, routed)           0.000     1.655    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1517_0[2]
    SLICE_X2Y104         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.035 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2336/CO[3]
                         net (fo=1, routed)           0.000     2.035    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2336_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.274 f  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2334/O[2]
                         net (fo=2, routed)           1.238     3.512    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2334_n_5
    SLICE_X0Y106         LUT1 (Prop_lut1_I0_O)        0.301     3.813 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2354/O
                         net (fo=1, routed)           0.000     3.813    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_2354_n_0
    SLICE_X0Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.363 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1522/CO[3]
                         net (fo=1, routed)           0.000     4.363    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1522_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.676 f  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_1520/O[3]
                         net (fo=1, routed)           1.257     5.933    Inst_GAME_Play/Red_OBUF[3]_inst_i_304[0]
    SLICE_X0Y104         LUT5 (Prop_lut5_I0_O)        0.306     6.239 r  Inst_GAME_Play/Red_OBUF[3]_inst_i_765/O
                         net (fo=1, routed)           0.000     6.239    Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_121_2[0]
    SLICE_X0Y104         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.637 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[3]_inst_i_304/CO[3]
                         net (fo=1, routed)           1.497     8.134    Inst_GAME_Play/Red_OBUF[3]_inst_i_46_1[0]
    SLICE_X11Y99         LUT6 (Prop_lut6_I3_O)        0.124     8.258 r  Inst_GAME_Play/Red_OBUF[3]_inst_i_121/O
                         net (fo=1, routed)           0.644     8.902    Inst_GAME_Play/Red_OBUF[3]_inst_i_121_n_0
    SLICE_X7Y99          LUT6 (Prop_lut6_I5_O)        0.124     9.026 r  Inst_GAME_Play/Red_OBUF[3]_inst_i_46/O
                         net (fo=1, routed)           0.667     9.693    Inst_GAME_Play/Red_OBUF[3]_inst_i_46_n_0
    SLICE_X7Y99          LUT6 (Prop_lut6_I5_O)        0.124     9.817 f  Inst_GAME_Play/Red_OBUF[3]_inst_i_15/O
                         net (fo=1, routed)           0.955    10.772    Inst_GAME_Play/Red_OBUF[3]_inst_i_15_n_0
    SLICE_X3Y97          LUT6 (Prop_lut6_I0_O)        0.124    10.896 f  Inst_GAME_Play/Red_OBUF[3]_inst_i_6/O
                         net (fo=6, routed)           1.260    12.156    Inst_VGA_Manager/Inst_VGA_Draw/Green_OBUF[3]_inst_i_1
    SLICE_X4Y84          LUT5 (Prop_lut5_I2_O)        0.124    12.280 r  Inst_VGA_Manager/Inst_VGA_Draw/Red_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.161    12.441    Inst_VGA_Manager/Inst_VGA_Sync/Red[1]
    SLICE_X4Y84          LUT6 (Prop_lut6_I0_O)        0.124    12.565 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           5.355    17.920    Red_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         3.548    21.468 r  Red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    21.468    Red[1]
    B4                                                                r  Red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Play/snake_move.snake_head_xy_future_reg[19]/C
                            (rising edge-triggered cell FDPE)
  Destination:            Inst_GAME_Play/snake_move.snake_length_future_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.106ns  (logic 4.361ns (33.275%)  route 8.745ns (66.725%))
  Logic Levels:           12  (CARRY4=6 FDPE=1 LUT1=2 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y87          FDPE                         0.000     0.000 r  Inst_GAME_Play/snake_move.snake_head_xy_future_reg[19]/C
    SLICE_X6Y87          FDPE (Prop_fdpe_C_Q)         0.518     0.518 f  Inst_GAME_Play/snake_move.snake_head_xy_future_reg[19]/Q
                         net (fo=7, routed)           1.601     2.119    Inst_GAME_Play/snake_move.snake_head_xy_future_reg[26]_0[12]
    SLICE_X6Y92          LUT1 (Prop_lut1_I0_O)        0.124     2.243 r  Inst_GAME_Play/snake_head_xy_future0_carry_i_1/O
                         net (fo=1, routed)           0.000     2.243    Inst_GAME_Play/snake_head_xy_future0_carry_i_1_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.619 r  Inst_GAME_Play/snake_head_xy_future0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.619    Inst_GAME_Play/snake_head_xy_future0_carry_n_0
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.942 r  Inst_GAME_Play/snake_head_xy_future0_carry__0/O[1]
                         net (fo=2, routed)           1.563     4.505    Inst_GAME_Play/snake_head_xy_future0_carry__0_n_6
    SLICE_X12Y94         LUT6 (Prop_lut6_I2_O)        0.306     4.811 r  Inst_GAME_Play/snake_length_future5_carry__0_i_4/O
                         net (fo=4, routed)           0.897     5.708    Inst_GAME_Play/p_1_in__0[5]
    SLICE_X10Y91         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642     6.350 f  Inst_GAME_Play/snake_length_future5_carry__0/O[3]
                         net (fo=2, routed)           1.002     7.352    Inst_GAME_Play/snake_length_future5[8]
    SLICE_X14Y91         LUT1 (Prop_lut1_I0_O)        0.307     7.659 r  Inst_GAME_Play/snake_length_future1_carry_i_10/O
                         net (fo=1, routed)           0.000     7.659    Inst_GAME_Play/snake_length_future1_carry_i_10_n_0
    SLICE_X14Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.035 r  Inst_GAME_Play/snake_length_future1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.035    Inst_GAME_Play/snake_length_future1_carry_i_7_n_0
    SLICE_X14Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.274 f  Inst_GAME_Play/snake_length_future1_carry_i_9/O[2]
                         net (fo=1, routed)           0.960     9.234    Inst_GAME_Play/snake_length_future3[11]
    SLICE_X13Y93         LUT5 (Prop_lut5_I3_O)        0.301     9.535 r  Inst_GAME_Play/snake_length_future1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     9.535    Inst_GAME_Play/snake_length_future1_carry__0_i_4_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    10.071 r  Inst_GAME_Play/snake_length_future1_carry__0/CO[2]
                         net (fo=1, routed)           1.107    11.178    Inst_GAME_Play/snake_length_future1__19
    SLICE_X6Y89          LUT2 (Prop_lut2_I1_O)        0.313    11.491 r  Inst_GAME_Play/snake_move.food_xy_future[31]_i_1/O
                         net (fo=37, routed)          1.615    13.106    Inst_GAME_Play/snake_length_future0
    SLICE_X7Y98          FDCE                                         r  Inst_GAME_Play/snake_move.snake_length_future_reg[4]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_GAME_Play/random_xy_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_GAME_Play/snake_move.food_xy_future_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDRE                         0.000     0.000 r  Inst_GAME_Play/random_xy_reg[10]/C
    SLICE_X7Y88          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_GAME_Play/random_xy_reg[10]/Q
                         net (fo=1, routed)           0.087     0.228    Inst_GAME_Play/random_xy[10]
    SLICE_X6Y88          FDCE                                         r  Inst_GAME_Play/snake_move.food_xy_future_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Play/random_xy_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_GAME_Play/snake_move.food_xy_future_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE                         0.000     0.000 r  Inst_GAME_Play/random_xy_reg[2]/C
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_GAME_Play/random_xy_reg[2]/Q
                         net (fo=1, routed)           0.087     0.228    Inst_GAME_Play/random_xy[2]
    SLICE_X6Y86          FDPE                                         r  Inst_GAME_Play/snake_move.food_xy_future_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Play/sig_snake_mesh_xy_reg[11][18]/C
                            (rising edge-triggered cell FDPE)
  Destination:            Inst_GAME_Play/sig_snake_mesh_xy_reg[12][18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.141ns (59.042%)  route 0.098ns (40.958%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         FDPE                         0.000     0.000 r  Inst_GAME_Play/sig_snake_mesh_xy_reg[11][18]/C
    SLICE_X4Y104         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  Inst_GAME_Play/sig_snake_mesh_xy_reg[11][18]/Q
                         net (fo=2, routed)           0.098     0.239    Inst_GAME_Play/sig_snake_mesh_xy_reg[11][26]_0[11]
    SLICE_X5Y104         FDPE                                         r  Inst_GAME_Play/sig_snake_mesh_xy_reg[12][18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Play/sig_snake_mesh_xy_reg[11][24]/C
                            (rising edge-triggered cell FDPE)
  Destination:            Inst_GAME_Play/sig_snake_mesh_xy_reg[12][24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.141ns (59.042%)  route 0.098ns (40.958%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y105         FDPE                         0.000     0.000 r  Inst_GAME_Play/sig_snake_mesh_xy_reg[11][24]/C
    SLICE_X4Y105         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  Inst_GAME_Play/sig_snake_mesh_xy_reg[11][24]/Q
                         net (fo=2, routed)           0.098     0.239    Inst_GAME_Play/sig_snake_mesh_xy_reg[11][26]_0[17]
    SLICE_X5Y105         FDPE                                         r  Inst_GAME_Play/sig_snake_mesh_xy_reg[12][24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Play/sig_snake_mesh_xy_reg[2][31]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_GAME_Play/sig_snake_mesh_xy_reg[3][31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.141ns (58.692%)  route 0.099ns (41.308%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDCE                         0.000     0.000 r  Inst_GAME_Play/sig_snake_mesh_xy_reg[2][31]/C
    SLICE_X3Y93          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Inst_GAME_Play/sig_snake_mesh_xy_reg[2][31]/Q
                         net (fo=2, routed)           0.099     0.240    Inst_GAME_Play/snake_mesh_xy[2][31]
    SLICE_X2Y93          FDCE                                         r  Inst_GAME_Play/sig_snake_mesh_xy_reg[3][31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Play/sig_snake_mesh_xy_reg[5][27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_GAME_Play/sig_snake_mesh_xy_reg[6][27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.141ns (56.329%)  route 0.109ns (43.671%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDCE                         0.000     0.000 r  Inst_GAME_Play/sig_snake_mesh_xy_reg[5][27]/C
    SLICE_X1Y95          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Inst_GAME_Play/sig_snake_mesh_xy_reg[5][27]/Q
                         net (fo=2, routed)           0.109     0.250    Inst_GAME_Play/snake_mesh_xy[5][27]
    SLICE_X2Y96          FDCE                                         r  Inst_GAME_Play/sig_snake_mesh_xy_reg[6][27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Play/random_xy_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_GAME_Play/snake_move.food_xy_future_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDRE                         0.000     0.000 r  Inst_GAME_Play/random_xy_reg[14]/C
    SLICE_X7Y89          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_GAME_Play/random_xy_reg[14]/Q
                         net (fo=1, routed)           0.110     0.251    Inst_GAME_Play/random_xy[14]
    SLICE_X6Y88          FDCE                                         r  Inst_GAME_Play/snake_move.food_xy_future_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Play/random_xy_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_GAME_Play/snake_move.food_xy_future_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDRE                         0.000     0.000 r  Inst_GAME_Play/random_xy_reg[15]/C
    SLICE_X7Y89          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_GAME_Play/random_xy_reg[15]/Q
                         net (fo=1, routed)           0.110     0.251    Inst_GAME_Play/random_xy[15]
    SLICE_X6Y88          FDCE                                         r  Inst_GAME_Play/snake_move.food_xy_future_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Play/sig_snake_mesh_xy_reg[9][21]/C
                            (rising edge-triggered cell FDPE)
  Destination:            Inst_GAME_Play/sig_snake_mesh_xy_reg[10][21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.093%)  route 0.110ns (43.907%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDPE                         0.000     0.000 r  Inst_GAME_Play/sig_snake_mesh_xy_reg[9][21]/C
    SLICE_X1Y102         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  Inst_GAME_Play/sig_snake_mesh_xy_reg[9][21]/Q
                         net (fo=2, routed)           0.110     0.251    Inst_GAME_Play/sig_snake_mesh_xy_reg[9][26]_0[14]
    SLICE_X3Y103         FDPE                                         r  Inst_GAME_Play/sig_snake_mesh_xy_reg[10][21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Play/sig_snake_mesh_xy_reg[11][5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_GAME_Play/sig_snake_mesh_xy_reg[12][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.141ns (55.869%)  route 0.111ns (44.131%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDCE                         0.000     0.000 r  Inst_GAME_Play/sig_snake_mesh_xy_reg[11][5]/C
    SLICE_X31Y93         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Inst_GAME_Play/sig_snake_mesh_xy_reg[11][5]/Q
                         net (fo=2, routed)           0.111     0.252    Inst_GAME_Play/sig_snake_mesh_xy_reg[11][26]_0[4]
    SLICE_X32Y94         FDCE                                         r  Inst_GAME_Play/sig_snake_mesh_xy_reg[12][5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_PLL100to108
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        47.621ns  (logic 13.982ns (29.361%)  route 33.639ns (70.639%))
  Logic Levels:           41  (CARRY4=19 LUT1=2 LUT2=2 LUT3=2 LUT4=2 LUT5=4 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.721    -3.807    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X1Y87          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.456    -3.351 f  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/Q
                         net (fo=44, routed)          1.881    -1.471    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]_0[2]
    SLICE_X7Y78          LUT1 (Prop_lut1_I0_O)        0.124    -1.347 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_209/O
                         net (fo=1, routed)           0.000    -1.347    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_209_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.797 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_82/CO[3]
                         net (fo=1, routed)           0.000    -0.797    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_82_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.484 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_38/O[3]
                         net (fo=11, routed)          1.860     1.376    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_DrawStr/is_text_pixel5[8]
    SLICE_X13Y77         LUT1 (Prop_lut1_I0_O)        0.306     1.682 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2861/O
                         net (fo=1, routed)           0.000     1.682    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_DrawStr/p_0_out[8]
    SLICE_X13Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.083 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2579/CO[3]
                         net (fo=1, routed)           0.000     2.083    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2579_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.197 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2578/CO[3]
                         net (fo=1, routed)           0.000     2.197    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2578_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.436 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2591/O[2]
                         net (fo=10, routed)          1.647     4.084    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_DrawStr/START[0][0]4[15]
    SLICE_X7Y77          LUT3 (Prop_lut3_I1_O)        0.330     4.414 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2587/O
                         net (fo=26, routed)          2.653     7.066    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2587_n_0
    SLICE_X14Y74         LUT6 (Prop_lut6_I2_O)        0.326     7.392 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2968/O
                         net (fo=1, routed)           0.000     7.392    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2968_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.905 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2816/CO[3]
                         net (fo=1, routed)           0.009     7.914    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2816_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.031 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2555/CO[3]
                         net (fo=1, routed)           0.000     8.031    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2555_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.148 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2581/CO[3]
                         net (fo=1, routed)           0.000     8.148    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2581_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.471 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2577/O[1]
                         net (fo=2, routed)           1.167     9.638    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2577_n_6
    SLICE_X11Y74         LUT5 (Prop_lut5_I1_O)        0.306     9.944 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1974/O
                         net (fo=2, routed)           1.174    11.118    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1974_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I0_O)        0.124    11.242 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1978/O
                         net (fo=1, routed)           0.000    11.242    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1978_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.622 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1189/CO[3]
                         net (fo=1, routed)           0.000    11.622    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1189_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.945 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2050/O[1]
                         net (fo=2, routed)           1.128    13.073    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2050_n_6
    SLICE_X7Y77          LUT3 (Prop_lut3_I0_O)        0.306    13.379 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2995/O
                         net (fo=2, routed)           0.904    14.283    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2995_n_0
    SLICE_X9Y77          LUT4 (Prop_lut4_I3_O)        0.124    14.407 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2999/O
                         net (fo=1, routed)           0.000    14.407    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2999_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.939 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2904/CO[3]
                         net (fo=1, routed)           0.000    14.939    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2904_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.161 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2615/O[0]
                         net (fo=3, routed)           1.175    16.336    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2615_n_7
    SLICE_X9Y84          LUT2 (Prop_lut2_I0_O)        0.299    16.635 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2907/O
                         net (fo=1, routed)           0.000    16.635    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2907_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.215 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2614/O[2]
                         net (fo=3, routed)           1.221    18.436    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2614_n_5
    SLICE_X6Y77          LUT4 (Prop_lut4_I0_O)        0.302    18.738 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2895/O
                         net (fo=1, routed)           0.842    19.580    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2895_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    19.976 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2605/CO[3]
                         net (fo=1, routed)           0.000    19.976    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2605_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.093 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2021/CO[3]
                         net (fo=1, routed)           0.000    20.093    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2021_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.210 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1195/CO[3]
                         net (fo=1, routed)           0.000    20.210    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1195_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.327 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_551/CO[3]
                         net (fo=1, routed)           0.000    20.327    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_551_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.484 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_211/CO[1]
                         net (fo=5, routed)           1.131    21.615    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_211_n_2
    SLICE_X13Y72         LUT6 (Prop_lut6_I1_O)        0.332    21.947 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_83/O
                         net (fo=65, routed)          2.297    24.244    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_214_0
    SLICE_X7Y70          LUT2 (Prop_lut2_I0_O)        0.153    24.397 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_486/O
                         net (fo=6, routed)           1.374    25.771    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_486_n_0
    SLICE_X11Y68         LUT6 (Prop_lut6_I2_O)        0.327    26.098 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_192/O
                         net (fo=14, routed)          1.007    27.105    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_192_n_0
    SLICE_X9Y69          LUT6 (Prop_lut6_I5_O)        0.124    27.229 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1125/O
                         net (fo=1, routed)           0.670    27.900    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1125_n_0
    SLICE_X9Y69          LUT5 (Prop_lut5_I0_O)        0.124    28.024 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_505/O
                         net (fo=1, routed)           0.795    28.819    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_505_n_0
    SLICE_X8Y69          LUT5 (Prop_lut5_I2_O)        0.124    28.943 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_191/O
                         net (fo=2, routed)           0.905    29.848    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_191_n_0
    SLICE_X7Y69          LUT5 (Prop_lut5_I0_O)        0.124    29.972 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_67/O
                         net (fo=1, routed)           0.665    30.636    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_67_n_0
    SLICE_X7Y69          LUT6 (Prop_lut6_I5_O)        0.124    30.760 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_21/O
                         net (fo=1, routed)           1.019    31.780    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_21_n_0
    SLICE_X5Y70          LUT6 (Prop_lut6_I0_O)        0.124    31.904 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_7/O
                         net (fo=2, routed)           0.700    32.603    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_7_n_0
    SLICE_X5Y76          LUT6 (Prop_lut6_I5_O)        0.124    32.727 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_2/O
                         net (fo=2, routed)           1.331    34.058    Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_2_n_0
    SLICE_X6Y82          LUT6 (Prop_lut6_I2_O)        0.124    34.182 r  Inst_VGA_Manager/Inst_VGA_Sync/Blue_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           6.084    40.266    Blue_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547    43.813 r  Blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    43.813    Blue[0]
    B7                                                                r  Blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        47.383ns  (logic 13.973ns (29.490%)  route 33.410ns (70.510%))
  Logic Levels:           41  (CARRY4=19 LUT1=2 LUT2=2 LUT3=2 LUT4=2 LUT5=4 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.721    -3.807    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X1Y87          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.456    -3.351 f  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/Q
                         net (fo=44, routed)          1.881    -1.471    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]_0[2]
    SLICE_X7Y78          LUT1 (Prop_lut1_I0_O)        0.124    -1.347 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_209/O
                         net (fo=1, routed)           0.000    -1.347    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_209_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.797 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_82/CO[3]
                         net (fo=1, routed)           0.000    -0.797    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_82_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.484 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_38/O[3]
                         net (fo=11, routed)          1.860     1.376    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_DrawStr/is_text_pixel5[8]
    SLICE_X13Y77         LUT1 (Prop_lut1_I0_O)        0.306     1.682 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2861/O
                         net (fo=1, routed)           0.000     1.682    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_DrawStr/p_0_out[8]
    SLICE_X13Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.083 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2579/CO[3]
                         net (fo=1, routed)           0.000     2.083    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2579_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.197 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2578/CO[3]
                         net (fo=1, routed)           0.000     2.197    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2578_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.436 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2591/O[2]
                         net (fo=10, routed)          1.647     4.084    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_DrawStr/START[0][0]4[15]
    SLICE_X7Y77          LUT3 (Prop_lut3_I1_O)        0.330     4.414 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2587/O
                         net (fo=26, routed)          2.653     7.066    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2587_n_0
    SLICE_X14Y74         LUT6 (Prop_lut6_I2_O)        0.326     7.392 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2968/O
                         net (fo=1, routed)           0.000     7.392    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2968_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.905 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2816/CO[3]
                         net (fo=1, routed)           0.009     7.914    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2816_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.031 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2555/CO[3]
                         net (fo=1, routed)           0.000     8.031    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2555_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.148 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2581/CO[3]
                         net (fo=1, routed)           0.000     8.148    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2581_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.471 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2577/O[1]
                         net (fo=2, routed)           1.167     9.638    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2577_n_6
    SLICE_X11Y74         LUT5 (Prop_lut5_I1_O)        0.306     9.944 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1974/O
                         net (fo=2, routed)           1.174    11.118    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1974_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I0_O)        0.124    11.242 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1978/O
                         net (fo=1, routed)           0.000    11.242    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1978_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.622 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1189/CO[3]
                         net (fo=1, routed)           0.000    11.622    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1189_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.945 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2050/O[1]
                         net (fo=2, routed)           1.128    13.073    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2050_n_6
    SLICE_X7Y77          LUT3 (Prop_lut3_I0_O)        0.306    13.379 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2995/O
                         net (fo=2, routed)           0.904    14.283    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2995_n_0
    SLICE_X9Y77          LUT4 (Prop_lut4_I3_O)        0.124    14.407 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2999/O
                         net (fo=1, routed)           0.000    14.407    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2999_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.939 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2904/CO[3]
                         net (fo=1, routed)           0.000    14.939    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2904_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.161 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2615/O[0]
                         net (fo=3, routed)           1.175    16.336    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2615_n_7
    SLICE_X9Y84          LUT2 (Prop_lut2_I0_O)        0.299    16.635 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2907/O
                         net (fo=1, routed)           0.000    16.635    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2907_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.215 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2614/O[2]
                         net (fo=3, routed)           1.221    18.436    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2614_n_5
    SLICE_X6Y77          LUT4 (Prop_lut4_I0_O)        0.302    18.738 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2895/O
                         net (fo=1, routed)           0.842    19.580    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2895_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    19.976 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2605/CO[3]
                         net (fo=1, routed)           0.000    19.976    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2605_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.093 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2021/CO[3]
                         net (fo=1, routed)           0.000    20.093    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2021_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.210 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1195/CO[3]
                         net (fo=1, routed)           0.000    20.210    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1195_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.327 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_551/CO[3]
                         net (fo=1, routed)           0.000    20.327    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_551_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.484 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_211/CO[1]
                         net (fo=5, routed)           1.131    21.615    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_211_n_2
    SLICE_X13Y72         LUT6 (Prop_lut6_I1_O)        0.332    21.947 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_83/O
                         net (fo=65, routed)          2.297    24.244    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_214_0
    SLICE_X7Y70          LUT2 (Prop_lut2_I0_O)        0.153    24.397 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_486/O
                         net (fo=6, routed)           1.374    25.771    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_486_n_0
    SLICE_X11Y68         LUT6 (Prop_lut6_I2_O)        0.327    26.098 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_192/O
                         net (fo=14, routed)          1.007    27.105    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_192_n_0
    SLICE_X9Y69          LUT6 (Prop_lut6_I5_O)        0.124    27.229 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1125/O
                         net (fo=1, routed)           0.670    27.900    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1125_n_0
    SLICE_X9Y69          LUT5 (Prop_lut5_I0_O)        0.124    28.024 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_505/O
                         net (fo=1, routed)           0.795    28.819    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_505_n_0
    SLICE_X8Y69          LUT5 (Prop_lut5_I2_O)        0.124    28.943 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_191/O
                         net (fo=2, routed)           0.905    29.848    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_191_n_0
    SLICE_X7Y69          LUT5 (Prop_lut5_I0_O)        0.124    29.972 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_67/O
                         net (fo=1, routed)           0.665    30.636    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_67_n_0
    SLICE_X7Y69          LUT6 (Prop_lut6_I5_O)        0.124    30.760 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_21/O
                         net (fo=1, routed)           1.019    31.780    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_21_n_0
    SLICE_X5Y70          LUT6 (Prop_lut6_I0_O)        0.124    31.904 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_7/O
                         net (fo=2, routed)           0.700    32.603    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_7_n_0
    SLICE_X5Y76          LUT6 (Prop_lut6_I5_O)        0.124    32.727 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_2/O
                         net (fo=2, routed)           1.323    34.050    Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_2_n_0
    SLICE_X6Y82          LUT6 (Prop_lut6_I3_O)        0.124    34.174 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.864    40.038    Green_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538    43.576 r  Green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    43.576    Green[0]
    C6                                                                r  Green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        47.342ns  (logic 13.987ns (29.544%)  route 33.355ns (70.456%))
  Logic Levels:           41  (CARRY4=19 LUT1=2 LUT2=2 LUT3=2 LUT4=2 LUT5=4 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.721    -3.807    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X1Y87          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.456    -3.351 f  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/Q
                         net (fo=44, routed)          1.881    -1.471    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]_0[2]
    SLICE_X7Y78          LUT1 (Prop_lut1_I0_O)        0.124    -1.347 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_209/O
                         net (fo=1, routed)           0.000    -1.347    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_209_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.797 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_82/CO[3]
                         net (fo=1, routed)           0.000    -0.797    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_82_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.484 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_38/O[3]
                         net (fo=11, routed)          1.860     1.376    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_DrawStr/is_text_pixel5[8]
    SLICE_X13Y77         LUT1 (Prop_lut1_I0_O)        0.306     1.682 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2861/O
                         net (fo=1, routed)           0.000     1.682    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_DrawStr/p_0_out[8]
    SLICE_X13Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.083 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2579/CO[3]
                         net (fo=1, routed)           0.000     2.083    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2579_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.197 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2578/CO[3]
                         net (fo=1, routed)           0.000     2.197    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2578_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.436 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2591/O[2]
                         net (fo=10, routed)          1.647     4.084    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_DrawStr/START[0][0]4[15]
    SLICE_X7Y77          LUT3 (Prop_lut3_I1_O)        0.330     4.414 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2587/O
                         net (fo=26, routed)          2.653     7.066    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2587_n_0
    SLICE_X14Y74         LUT6 (Prop_lut6_I2_O)        0.326     7.392 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2968/O
                         net (fo=1, routed)           0.000     7.392    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2968_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.905 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2816/CO[3]
                         net (fo=1, routed)           0.009     7.914    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2816_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.031 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2555/CO[3]
                         net (fo=1, routed)           0.000     8.031    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2555_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.148 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2581/CO[3]
                         net (fo=1, routed)           0.000     8.148    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2581_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.471 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2577/O[1]
                         net (fo=2, routed)           1.167     9.638    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2577_n_6
    SLICE_X11Y74         LUT5 (Prop_lut5_I1_O)        0.306     9.944 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1974/O
                         net (fo=2, routed)           1.174    11.118    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1974_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I0_O)        0.124    11.242 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1978/O
                         net (fo=1, routed)           0.000    11.242    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1978_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.622 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1189/CO[3]
                         net (fo=1, routed)           0.000    11.622    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1189_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.945 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2050/O[1]
                         net (fo=2, routed)           1.128    13.073    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2050_n_6
    SLICE_X7Y77          LUT3 (Prop_lut3_I0_O)        0.306    13.379 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2995/O
                         net (fo=2, routed)           0.904    14.283    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2995_n_0
    SLICE_X9Y77          LUT4 (Prop_lut4_I3_O)        0.124    14.407 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2999/O
                         net (fo=1, routed)           0.000    14.407    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2999_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.939 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2904/CO[3]
                         net (fo=1, routed)           0.000    14.939    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2904_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.161 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2615/O[0]
                         net (fo=3, routed)           1.175    16.336    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2615_n_7
    SLICE_X9Y84          LUT2 (Prop_lut2_I0_O)        0.299    16.635 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2907/O
                         net (fo=1, routed)           0.000    16.635    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2907_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.215 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2614/O[2]
                         net (fo=3, routed)           1.221    18.436    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2614_n_5
    SLICE_X6Y77          LUT4 (Prop_lut4_I0_O)        0.302    18.738 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2895/O
                         net (fo=1, routed)           0.842    19.580    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2895_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    19.976 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2605/CO[3]
                         net (fo=1, routed)           0.000    19.976    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2605_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.093 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2021/CO[3]
                         net (fo=1, routed)           0.000    20.093    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2021_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.210 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1195/CO[3]
                         net (fo=1, routed)           0.000    20.210    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1195_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.327 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_551/CO[3]
                         net (fo=1, routed)           0.000    20.327    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_551_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.484 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_211/CO[1]
                         net (fo=5, routed)           1.131    21.615    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_211_n_2
    SLICE_X13Y72         LUT6 (Prop_lut6_I1_O)        0.332    21.947 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_83/O
                         net (fo=65, routed)          2.297    24.244    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_214_0
    SLICE_X7Y70          LUT2 (Prop_lut2_I0_O)        0.153    24.397 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_486/O
                         net (fo=6, routed)           1.374    25.771    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_486_n_0
    SLICE_X11Y68         LUT6 (Prop_lut6_I2_O)        0.327    26.098 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_192/O
                         net (fo=14, routed)          1.007    27.105    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_192_n_0
    SLICE_X9Y69          LUT6 (Prop_lut6_I5_O)        0.124    27.229 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1125/O
                         net (fo=1, routed)           0.670    27.900    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1125_n_0
    SLICE_X9Y69          LUT5 (Prop_lut5_I0_O)        0.124    28.024 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_505/O
                         net (fo=1, routed)           0.795    28.819    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_505_n_0
    SLICE_X8Y69          LUT5 (Prop_lut5_I2_O)        0.124    28.943 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_191/O
                         net (fo=2, routed)           0.905    29.848    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_191_n_0
    SLICE_X7Y69          LUT5 (Prop_lut5_I0_O)        0.124    29.972 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_67/O
                         net (fo=1, routed)           0.665    30.636    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_67_n_0
    SLICE_X7Y69          LUT6 (Prop_lut6_I5_O)        0.124    30.760 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_21/O
                         net (fo=1, routed)           1.019    31.780    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_21_n_0
    SLICE_X5Y70          LUT6 (Prop_lut6_I0_O)        0.124    31.904 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_7/O
                         net (fo=2, routed)           0.700    32.603    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_7_n_0
    SLICE_X5Y76          LUT6 (Prop_lut6_I5_O)        0.124    32.727 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_2/O
                         net (fo=2, routed)           1.331    34.058    Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_2_n_0
    SLICE_X6Y82          LUT6 (Prop_lut6_I2_O)        0.124    34.182 r  Inst_VGA_Manager/Inst_VGA_Sync/Blue_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           5.801    39.983    Blue_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         3.552    43.534 r  Blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    43.534    Blue[3]
    D8                                                                r  Blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        47.239ns  (logic 13.970ns (29.573%)  route 33.269ns (70.427%))
  Logic Levels:           41  (CARRY4=19 LUT1=2 LUT2=2 LUT3=2 LUT4=2 LUT5=4 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.721    -3.807    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X1Y87          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.456    -3.351 f  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/Q
                         net (fo=44, routed)          1.881    -1.471    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]_0[2]
    SLICE_X7Y78          LUT1 (Prop_lut1_I0_O)        0.124    -1.347 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_209/O
                         net (fo=1, routed)           0.000    -1.347    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_209_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.797 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_82/CO[3]
                         net (fo=1, routed)           0.000    -0.797    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_82_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.484 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_38/O[3]
                         net (fo=11, routed)          1.860     1.376    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_DrawStr/is_text_pixel5[8]
    SLICE_X13Y77         LUT1 (Prop_lut1_I0_O)        0.306     1.682 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2861/O
                         net (fo=1, routed)           0.000     1.682    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_DrawStr/p_0_out[8]
    SLICE_X13Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.083 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2579/CO[3]
                         net (fo=1, routed)           0.000     2.083    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2579_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.197 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2578/CO[3]
                         net (fo=1, routed)           0.000     2.197    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2578_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.436 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2591/O[2]
                         net (fo=10, routed)          1.647     4.084    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_DrawStr/START[0][0]4[15]
    SLICE_X7Y77          LUT3 (Prop_lut3_I1_O)        0.330     4.414 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2587/O
                         net (fo=26, routed)          2.653     7.066    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2587_n_0
    SLICE_X14Y74         LUT6 (Prop_lut6_I2_O)        0.326     7.392 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2968/O
                         net (fo=1, routed)           0.000     7.392    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2968_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.905 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2816/CO[3]
                         net (fo=1, routed)           0.009     7.914    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2816_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.031 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2555/CO[3]
                         net (fo=1, routed)           0.000     8.031    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2555_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.148 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2581/CO[3]
                         net (fo=1, routed)           0.000     8.148    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2581_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.471 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2577/O[1]
                         net (fo=2, routed)           1.167     9.638    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2577_n_6
    SLICE_X11Y74         LUT5 (Prop_lut5_I1_O)        0.306     9.944 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1974/O
                         net (fo=2, routed)           1.174    11.118    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1974_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I0_O)        0.124    11.242 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1978/O
                         net (fo=1, routed)           0.000    11.242    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1978_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.622 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1189/CO[3]
                         net (fo=1, routed)           0.000    11.622    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1189_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.945 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2050/O[1]
                         net (fo=2, routed)           1.128    13.073    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2050_n_6
    SLICE_X7Y77          LUT3 (Prop_lut3_I0_O)        0.306    13.379 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2995/O
                         net (fo=2, routed)           0.904    14.283    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2995_n_0
    SLICE_X9Y77          LUT4 (Prop_lut4_I3_O)        0.124    14.407 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2999/O
                         net (fo=1, routed)           0.000    14.407    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2999_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.939 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2904/CO[3]
                         net (fo=1, routed)           0.000    14.939    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2904_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.161 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2615/O[0]
                         net (fo=3, routed)           1.175    16.336    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2615_n_7
    SLICE_X9Y84          LUT2 (Prop_lut2_I0_O)        0.299    16.635 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2907/O
                         net (fo=1, routed)           0.000    16.635    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2907_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.215 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2614/O[2]
                         net (fo=3, routed)           1.221    18.436    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2614_n_5
    SLICE_X6Y77          LUT4 (Prop_lut4_I0_O)        0.302    18.738 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2895/O
                         net (fo=1, routed)           0.842    19.580    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2895_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    19.976 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2605/CO[3]
                         net (fo=1, routed)           0.000    19.976    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2605_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.093 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2021/CO[3]
                         net (fo=1, routed)           0.000    20.093    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2021_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.210 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1195/CO[3]
                         net (fo=1, routed)           0.000    20.210    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1195_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.327 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_551/CO[3]
                         net (fo=1, routed)           0.000    20.327    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_551_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.484 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_211/CO[1]
                         net (fo=5, routed)           1.131    21.615    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_211_n_2
    SLICE_X13Y72         LUT6 (Prop_lut6_I1_O)        0.332    21.947 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_83/O
                         net (fo=65, routed)          2.297    24.244    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_214_0
    SLICE_X7Y70          LUT2 (Prop_lut2_I0_O)        0.153    24.397 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_486/O
                         net (fo=6, routed)           1.374    25.771    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_486_n_0
    SLICE_X11Y68         LUT6 (Prop_lut6_I2_O)        0.327    26.098 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_192/O
                         net (fo=14, routed)          1.007    27.105    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_192_n_0
    SLICE_X9Y69          LUT6 (Prop_lut6_I5_O)        0.124    27.229 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1125/O
                         net (fo=1, routed)           0.670    27.900    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1125_n_0
    SLICE_X9Y69          LUT5 (Prop_lut5_I0_O)        0.124    28.024 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_505/O
                         net (fo=1, routed)           0.795    28.819    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_505_n_0
    SLICE_X8Y69          LUT5 (Prop_lut5_I2_O)        0.124    28.943 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_191/O
                         net (fo=2, routed)           0.905    29.848    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_191_n_0
    SLICE_X7Y69          LUT5 (Prop_lut5_I0_O)        0.124    29.972 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_67/O
                         net (fo=1, routed)           0.665    30.636    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_67_n_0
    SLICE_X7Y69          LUT6 (Prop_lut6_I5_O)        0.124    30.760 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_21/O
                         net (fo=1, routed)           1.019    31.780    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_21_n_0
    SLICE_X5Y70          LUT6 (Prop_lut6_I0_O)        0.124    31.904 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_7/O
                         net (fo=2, routed)           0.697    32.600    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_7_n_0
    SLICE_X5Y76          LUT6 (Prop_lut6_I0_O)        0.124    32.724 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           1.182    33.907    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3_n_0
    SLICE_X4Y83          LUT6 (Prop_lut6_I2_O)        0.124    34.031 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.866    39.897    Red_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         3.535    43.432 r  Red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    43.432    Red[2]
    C5                                                                r  Red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        47.129ns  (logic 13.981ns (29.667%)  route 33.147ns (70.333%))
  Logic Levels:           41  (CARRY4=19 LUT1=2 LUT2=2 LUT3=2 LUT4=2 LUT5=4 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.721    -3.807    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X1Y87          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.456    -3.351 f  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/Q
                         net (fo=44, routed)          1.881    -1.471    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]_0[2]
    SLICE_X7Y78          LUT1 (Prop_lut1_I0_O)        0.124    -1.347 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_209/O
                         net (fo=1, routed)           0.000    -1.347    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_209_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.797 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_82/CO[3]
                         net (fo=1, routed)           0.000    -0.797    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_82_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.484 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_38/O[3]
                         net (fo=11, routed)          1.860     1.376    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_DrawStr/is_text_pixel5[8]
    SLICE_X13Y77         LUT1 (Prop_lut1_I0_O)        0.306     1.682 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2861/O
                         net (fo=1, routed)           0.000     1.682    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_DrawStr/p_0_out[8]
    SLICE_X13Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.083 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2579/CO[3]
                         net (fo=1, routed)           0.000     2.083    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2579_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.197 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2578/CO[3]
                         net (fo=1, routed)           0.000     2.197    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2578_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.436 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2591/O[2]
                         net (fo=10, routed)          1.647     4.084    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_DrawStr/START[0][0]4[15]
    SLICE_X7Y77          LUT3 (Prop_lut3_I1_O)        0.330     4.414 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2587/O
                         net (fo=26, routed)          2.653     7.066    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2587_n_0
    SLICE_X14Y74         LUT6 (Prop_lut6_I2_O)        0.326     7.392 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2968/O
                         net (fo=1, routed)           0.000     7.392    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2968_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.905 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2816/CO[3]
                         net (fo=1, routed)           0.009     7.914    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2816_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.031 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2555/CO[3]
                         net (fo=1, routed)           0.000     8.031    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2555_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.148 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2581/CO[3]
                         net (fo=1, routed)           0.000     8.148    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2581_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.471 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2577/O[1]
                         net (fo=2, routed)           1.167     9.638    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2577_n_6
    SLICE_X11Y74         LUT5 (Prop_lut5_I1_O)        0.306     9.944 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1974/O
                         net (fo=2, routed)           1.174    11.118    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1974_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I0_O)        0.124    11.242 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1978/O
                         net (fo=1, routed)           0.000    11.242    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1978_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.622 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1189/CO[3]
                         net (fo=1, routed)           0.000    11.622    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1189_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.945 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2050/O[1]
                         net (fo=2, routed)           1.128    13.073    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2050_n_6
    SLICE_X7Y77          LUT3 (Prop_lut3_I0_O)        0.306    13.379 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2995/O
                         net (fo=2, routed)           0.904    14.283    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2995_n_0
    SLICE_X9Y77          LUT4 (Prop_lut4_I3_O)        0.124    14.407 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2999/O
                         net (fo=1, routed)           0.000    14.407    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2999_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.939 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2904/CO[3]
                         net (fo=1, routed)           0.000    14.939    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2904_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.161 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2615/O[0]
                         net (fo=3, routed)           1.175    16.336    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2615_n_7
    SLICE_X9Y84          LUT2 (Prop_lut2_I0_O)        0.299    16.635 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2907/O
                         net (fo=1, routed)           0.000    16.635    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2907_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.215 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2614/O[2]
                         net (fo=3, routed)           1.221    18.436    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2614_n_5
    SLICE_X6Y77          LUT4 (Prop_lut4_I0_O)        0.302    18.738 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2895/O
                         net (fo=1, routed)           0.842    19.580    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2895_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    19.976 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2605/CO[3]
                         net (fo=1, routed)           0.000    19.976    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2605_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.093 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2021/CO[3]
                         net (fo=1, routed)           0.000    20.093    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2021_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.210 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1195/CO[3]
                         net (fo=1, routed)           0.000    20.210    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1195_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.327 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_551/CO[3]
                         net (fo=1, routed)           0.000    20.327    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_551_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.484 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_211/CO[1]
                         net (fo=5, routed)           1.131    21.615    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_211_n_2
    SLICE_X13Y72         LUT6 (Prop_lut6_I1_O)        0.332    21.947 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_83/O
                         net (fo=65, routed)          2.297    24.244    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_214_0
    SLICE_X7Y70          LUT2 (Prop_lut2_I0_O)        0.153    24.397 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_486/O
                         net (fo=6, routed)           1.374    25.771    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_486_n_0
    SLICE_X11Y68         LUT6 (Prop_lut6_I2_O)        0.327    26.098 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_192/O
                         net (fo=14, routed)          1.007    27.105    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_192_n_0
    SLICE_X9Y69          LUT6 (Prop_lut6_I5_O)        0.124    27.229 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1125/O
                         net (fo=1, routed)           0.670    27.900    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1125_n_0
    SLICE_X9Y69          LUT5 (Prop_lut5_I0_O)        0.124    28.024 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_505/O
                         net (fo=1, routed)           0.795    28.819    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_505_n_0
    SLICE_X8Y69          LUT5 (Prop_lut5_I2_O)        0.124    28.943 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_191/O
                         net (fo=2, routed)           0.905    29.848    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_191_n_0
    SLICE_X7Y69          LUT5 (Prop_lut5_I0_O)        0.124    29.972 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_67/O
                         net (fo=1, routed)           0.665    30.636    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_67_n_0
    SLICE_X7Y69          LUT6 (Prop_lut6_I5_O)        0.124    30.760 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_21/O
                         net (fo=1, routed)           1.019    31.780    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_21_n_0
    SLICE_X5Y70          LUT6 (Prop_lut6_I0_O)        0.124    31.904 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_7/O
                         net (fo=2, routed)           0.697    32.600    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_7_n_0
    SLICE_X5Y76          LUT6 (Prop_lut6_I0_O)        0.124    32.724 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           1.170    33.894    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3_n_0
    SLICE_X4Y84          LUT6 (Prop_lut6_I2_O)        0.124    34.018 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           5.756    39.775    Green_OBUF[1]
    A6                   OBUF (Prop_obuf_I_O)         3.546    43.321 r  Green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    43.321    Green[3]
    A6                                                                r  Green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        47.126ns  (logic 13.980ns (29.664%)  route 33.147ns (70.336%))
  Logic Levels:           41  (CARRY4=19 LUT1=2 LUT2=2 LUT3=2 LUT4=2 LUT5=4 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.721    -3.807    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X1Y87          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.456    -3.351 f  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/Q
                         net (fo=44, routed)          1.881    -1.471    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]_0[2]
    SLICE_X7Y78          LUT1 (Prop_lut1_I0_O)        0.124    -1.347 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_209/O
                         net (fo=1, routed)           0.000    -1.347    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_209_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.797 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_82/CO[3]
                         net (fo=1, routed)           0.000    -0.797    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_82_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.484 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_38/O[3]
                         net (fo=11, routed)          1.860     1.376    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_DrawStr/is_text_pixel5[8]
    SLICE_X13Y77         LUT1 (Prop_lut1_I0_O)        0.306     1.682 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2861/O
                         net (fo=1, routed)           0.000     1.682    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_DrawStr/p_0_out[8]
    SLICE_X13Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.083 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2579/CO[3]
                         net (fo=1, routed)           0.000     2.083    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2579_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.197 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2578/CO[3]
                         net (fo=1, routed)           0.000     2.197    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2578_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.436 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2591/O[2]
                         net (fo=10, routed)          1.647     4.084    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_DrawStr/START[0][0]4[15]
    SLICE_X7Y77          LUT3 (Prop_lut3_I1_O)        0.330     4.414 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2587/O
                         net (fo=26, routed)          2.653     7.066    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2587_n_0
    SLICE_X14Y74         LUT6 (Prop_lut6_I2_O)        0.326     7.392 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2968/O
                         net (fo=1, routed)           0.000     7.392    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2968_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.905 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2816/CO[3]
                         net (fo=1, routed)           0.009     7.914    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2816_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.031 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2555/CO[3]
                         net (fo=1, routed)           0.000     8.031    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2555_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.148 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2581/CO[3]
                         net (fo=1, routed)           0.000     8.148    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2581_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.471 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2577/O[1]
                         net (fo=2, routed)           1.167     9.638    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2577_n_6
    SLICE_X11Y74         LUT5 (Prop_lut5_I1_O)        0.306     9.944 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1974/O
                         net (fo=2, routed)           1.174    11.118    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1974_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I0_O)        0.124    11.242 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1978/O
                         net (fo=1, routed)           0.000    11.242    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1978_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.622 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1189/CO[3]
                         net (fo=1, routed)           0.000    11.622    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1189_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.945 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2050/O[1]
                         net (fo=2, routed)           1.128    13.073    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2050_n_6
    SLICE_X7Y77          LUT3 (Prop_lut3_I0_O)        0.306    13.379 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2995/O
                         net (fo=2, routed)           0.904    14.283    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2995_n_0
    SLICE_X9Y77          LUT4 (Prop_lut4_I3_O)        0.124    14.407 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2999/O
                         net (fo=1, routed)           0.000    14.407    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2999_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.939 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2904/CO[3]
                         net (fo=1, routed)           0.000    14.939    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2904_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.161 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2615/O[0]
                         net (fo=3, routed)           1.175    16.336    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2615_n_7
    SLICE_X9Y84          LUT2 (Prop_lut2_I0_O)        0.299    16.635 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2907/O
                         net (fo=1, routed)           0.000    16.635    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2907_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.215 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2614/O[2]
                         net (fo=3, routed)           1.221    18.436    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2614_n_5
    SLICE_X6Y77          LUT4 (Prop_lut4_I0_O)        0.302    18.738 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2895/O
                         net (fo=1, routed)           0.842    19.580    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2895_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    19.976 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2605/CO[3]
                         net (fo=1, routed)           0.000    19.976    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2605_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.093 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2021/CO[3]
                         net (fo=1, routed)           0.000    20.093    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2021_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.210 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1195/CO[3]
                         net (fo=1, routed)           0.000    20.210    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1195_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.327 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_551/CO[3]
                         net (fo=1, routed)           0.000    20.327    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_551_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.484 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_211/CO[1]
                         net (fo=5, routed)           1.131    21.615    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_211_n_2
    SLICE_X13Y72         LUT6 (Prop_lut6_I1_O)        0.332    21.947 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_83/O
                         net (fo=65, routed)          2.297    24.244    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_214_0
    SLICE_X7Y70          LUT2 (Prop_lut2_I0_O)        0.153    24.397 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_486/O
                         net (fo=6, routed)           1.374    25.771    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_486_n_0
    SLICE_X11Y68         LUT6 (Prop_lut6_I2_O)        0.327    26.098 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_192/O
                         net (fo=14, routed)          1.007    27.105    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_192_n_0
    SLICE_X9Y69          LUT6 (Prop_lut6_I5_O)        0.124    27.229 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1125/O
                         net (fo=1, routed)           0.670    27.900    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1125_n_0
    SLICE_X9Y69          LUT5 (Prop_lut5_I0_O)        0.124    28.024 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_505/O
                         net (fo=1, routed)           0.795    28.819    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_505_n_0
    SLICE_X8Y69          LUT5 (Prop_lut5_I2_O)        0.124    28.943 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_191/O
                         net (fo=2, routed)           0.905    29.848    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_191_n_0
    SLICE_X7Y69          LUT5 (Prop_lut5_I0_O)        0.124    29.972 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_67/O
                         net (fo=1, routed)           0.665    30.636    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_67_n_0
    SLICE_X7Y69          LUT6 (Prop_lut6_I5_O)        0.124    30.760 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_21/O
                         net (fo=1, routed)           1.019    31.780    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_21_n_0
    SLICE_X5Y70          LUT6 (Prop_lut6_I0_O)        0.124    31.904 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_7/O
                         net (fo=2, routed)           0.697    32.600    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_7_n_0
    SLICE_X5Y76          LUT6 (Prop_lut6_I0_O)        0.124    32.724 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           1.170    33.894    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3_n_0
    SLICE_X4Y84          LUT6 (Prop_lut6_I2_O)        0.124    34.018 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           5.756    39.774    Green_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         3.545    43.319 r  Green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    43.319    Green[1]
    A5                                                                r  Green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        47.030ns  (logic 13.986ns (29.739%)  route 33.044ns (70.261%))
  Logic Levels:           41  (CARRY4=19 LUT1=2 LUT2=2 LUT3=2 LUT4=2 LUT5=4 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.721    -3.807    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X1Y87          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.456    -3.351 f  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/Q
                         net (fo=44, routed)          1.881    -1.471    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]_0[2]
    SLICE_X7Y78          LUT1 (Prop_lut1_I0_O)        0.124    -1.347 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_209/O
                         net (fo=1, routed)           0.000    -1.347    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_209_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.797 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_82/CO[3]
                         net (fo=1, routed)           0.000    -0.797    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_82_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.484 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_38/O[3]
                         net (fo=11, routed)          1.860     1.376    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_DrawStr/is_text_pixel5[8]
    SLICE_X13Y77         LUT1 (Prop_lut1_I0_O)        0.306     1.682 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2861/O
                         net (fo=1, routed)           0.000     1.682    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_DrawStr/p_0_out[8]
    SLICE_X13Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.083 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2579/CO[3]
                         net (fo=1, routed)           0.000     2.083    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2579_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.197 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2578/CO[3]
                         net (fo=1, routed)           0.000     2.197    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2578_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.436 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2591/O[2]
                         net (fo=10, routed)          1.647     4.084    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_DrawStr/START[0][0]4[15]
    SLICE_X7Y77          LUT3 (Prop_lut3_I1_O)        0.330     4.414 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2587/O
                         net (fo=26, routed)          2.653     7.066    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2587_n_0
    SLICE_X14Y74         LUT6 (Prop_lut6_I2_O)        0.326     7.392 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2968/O
                         net (fo=1, routed)           0.000     7.392    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2968_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.905 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2816/CO[3]
                         net (fo=1, routed)           0.009     7.914    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2816_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.031 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2555/CO[3]
                         net (fo=1, routed)           0.000     8.031    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2555_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.148 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2581/CO[3]
                         net (fo=1, routed)           0.000     8.148    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2581_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.471 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2577/O[1]
                         net (fo=2, routed)           1.167     9.638    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2577_n_6
    SLICE_X11Y74         LUT5 (Prop_lut5_I1_O)        0.306     9.944 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1974/O
                         net (fo=2, routed)           1.174    11.118    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1974_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I0_O)        0.124    11.242 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1978/O
                         net (fo=1, routed)           0.000    11.242    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1978_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.622 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1189/CO[3]
                         net (fo=1, routed)           0.000    11.622    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1189_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.945 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2050/O[1]
                         net (fo=2, routed)           1.128    13.073    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2050_n_6
    SLICE_X7Y77          LUT3 (Prop_lut3_I0_O)        0.306    13.379 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2995/O
                         net (fo=2, routed)           0.904    14.283    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2995_n_0
    SLICE_X9Y77          LUT4 (Prop_lut4_I3_O)        0.124    14.407 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2999/O
                         net (fo=1, routed)           0.000    14.407    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2999_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.939 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2904/CO[3]
                         net (fo=1, routed)           0.000    14.939    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2904_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.161 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2615/O[0]
                         net (fo=3, routed)           1.175    16.336    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2615_n_7
    SLICE_X9Y84          LUT2 (Prop_lut2_I0_O)        0.299    16.635 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2907/O
                         net (fo=1, routed)           0.000    16.635    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2907_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.215 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2614/O[2]
                         net (fo=3, routed)           1.221    18.436    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2614_n_5
    SLICE_X6Y77          LUT4 (Prop_lut4_I0_O)        0.302    18.738 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2895/O
                         net (fo=1, routed)           0.842    19.580    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2895_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    19.976 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2605/CO[3]
                         net (fo=1, routed)           0.000    19.976    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2605_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.093 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2021/CO[3]
                         net (fo=1, routed)           0.000    20.093    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2021_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.210 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1195/CO[3]
                         net (fo=1, routed)           0.000    20.210    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1195_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.327 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_551/CO[3]
                         net (fo=1, routed)           0.000    20.327    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_551_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.484 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_211/CO[1]
                         net (fo=5, routed)           1.131    21.615    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_211_n_2
    SLICE_X13Y72         LUT6 (Prop_lut6_I1_O)        0.332    21.947 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_83/O
                         net (fo=65, routed)          2.297    24.244    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_214_0
    SLICE_X7Y70          LUT2 (Prop_lut2_I0_O)        0.153    24.397 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_486/O
                         net (fo=6, routed)           1.374    25.771    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_486_n_0
    SLICE_X11Y68         LUT6 (Prop_lut6_I2_O)        0.327    26.098 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_192/O
                         net (fo=14, routed)          1.007    27.105    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_192_n_0
    SLICE_X9Y69          LUT6 (Prop_lut6_I5_O)        0.124    27.229 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1125/O
                         net (fo=1, routed)           0.670    27.900    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1125_n_0
    SLICE_X9Y69          LUT5 (Prop_lut5_I0_O)        0.124    28.024 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_505/O
                         net (fo=1, routed)           0.795    28.819    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_505_n_0
    SLICE_X8Y69          LUT5 (Prop_lut5_I2_O)        0.124    28.943 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_191/O
                         net (fo=2, routed)           0.905    29.848    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_191_n_0
    SLICE_X7Y69          LUT5 (Prop_lut5_I0_O)        0.124    29.972 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_67/O
                         net (fo=1, routed)           0.665    30.636    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_67_n_0
    SLICE_X7Y69          LUT6 (Prop_lut6_I5_O)        0.124    30.760 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_21/O
                         net (fo=1, routed)           1.019    31.780    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_21_n_0
    SLICE_X5Y70          LUT6 (Prop_lut6_I0_O)        0.124    31.904 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_7/O
                         net (fo=2, routed)           0.697    32.600    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_7_n_0
    SLICE_X5Y76          LUT6 (Prop_lut6_I0_O)        0.124    32.724 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           1.006    33.731    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3_n_0
    SLICE_X6Y83          LUT6 (Prop_lut6_I3_O)        0.124    33.855 r  Inst_VGA_Manager/Inst_VGA_Sync/Blue_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           5.816    39.671    Blue_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         3.551    43.222 r  Blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    43.222    Blue[1]
    C7                                                                r  Blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.719ns  (logic 13.958ns (29.878%)  route 32.760ns (70.122%))
  Logic Levels:           41  (CARRY4=19 LUT1=2 LUT2=2 LUT3=2 LUT4=2 LUT5=4 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.721    -3.807    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X1Y87          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.456    -3.351 f  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/Q
                         net (fo=44, routed)          1.881    -1.471    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]_0[2]
    SLICE_X7Y78          LUT1 (Prop_lut1_I0_O)        0.124    -1.347 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_209/O
                         net (fo=1, routed)           0.000    -1.347    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_209_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.797 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_82/CO[3]
                         net (fo=1, routed)           0.000    -0.797    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_82_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.484 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_38/O[3]
                         net (fo=11, routed)          1.860     1.376    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_DrawStr/is_text_pixel5[8]
    SLICE_X13Y77         LUT1 (Prop_lut1_I0_O)        0.306     1.682 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2861/O
                         net (fo=1, routed)           0.000     1.682    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_DrawStr/p_0_out[8]
    SLICE_X13Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.083 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2579/CO[3]
                         net (fo=1, routed)           0.000     2.083    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2579_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.197 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2578/CO[3]
                         net (fo=1, routed)           0.000     2.197    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2578_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.436 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2591/O[2]
                         net (fo=10, routed)          1.647     4.084    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_DrawStr/START[0][0]4[15]
    SLICE_X7Y77          LUT3 (Prop_lut3_I1_O)        0.330     4.414 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2587/O
                         net (fo=26, routed)          2.653     7.066    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2587_n_0
    SLICE_X14Y74         LUT6 (Prop_lut6_I2_O)        0.326     7.392 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2968/O
                         net (fo=1, routed)           0.000     7.392    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2968_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.905 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2816/CO[3]
                         net (fo=1, routed)           0.009     7.914    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2816_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.031 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2555/CO[3]
                         net (fo=1, routed)           0.000     8.031    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2555_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.148 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2581/CO[3]
                         net (fo=1, routed)           0.000     8.148    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2581_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.471 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2577/O[1]
                         net (fo=2, routed)           1.167     9.638    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2577_n_6
    SLICE_X11Y74         LUT5 (Prop_lut5_I1_O)        0.306     9.944 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1974/O
                         net (fo=2, routed)           1.174    11.118    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1974_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I0_O)        0.124    11.242 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1978/O
                         net (fo=1, routed)           0.000    11.242    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1978_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.622 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1189/CO[3]
                         net (fo=1, routed)           0.000    11.622    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1189_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.945 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2050/O[1]
                         net (fo=2, routed)           1.128    13.073    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2050_n_6
    SLICE_X7Y77          LUT3 (Prop_lut3_I0_O)        0.306    13.379 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2995/O
                         net (fo=2, routed)           0.904    14.283    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2995_n_0
    SLICE_X9Y77          LUT4 (Prop_lut4_I3_O)        0.124    14.407 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2999/O
                         net (fo=1, routed)           0.000    14.407    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2999_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.939 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2904/CO[3]
                         net (fo=1, routed)           0.000    14.939    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2904_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.161 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2615/O[0]
                         net (fo=3, routed)           1.175    16.336    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2615_n_7
    SLICE_X9Y84          LUT2 (Prop_lut2_I0_O)        0.299    16.635 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2907/O
                         net (fo=1, routed)           0.000    16.635    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2907_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.215 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2614/O[2]
                         net (fo=3, routed)           1.221    18.436    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2614_n_5
    SLICE_X6Y77          LUT4 (Prop_lut4_I0_O)        0.302    18.738 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2895/O
                         net (fo=1, routed)           0.842    19.580    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2895_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    19.976 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2605/CO[3]
                         net (fo=1, routed)           0.000    19.976    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2605_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.093 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2021/CO[3]
                         net (fo=1, routed)           0.000    20.093    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2021_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.210 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1195/CO[3]
                         net (fo=1, routed)           0.000    20.210    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1195_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.327 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_551/CO[3]
                         net (fo=1, routed)           0.000    20.327    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_551_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.484 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_211/CO[1]
                         net (fo=5, routed)           1.131    21.615    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_211_n_2
    SLICE_X13Y72         LUT6 (Prop_lut6_I1_O)        0.332    21.947 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_83/O
                         net (fo=65, routed)          2.297    24.244    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_214_0
    SLICE_X7Y70          LUT2 (Prop_lut2_I0_O)        0.153    24.397 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_486/O
                         net (fo=6, routed)           1.374    25.771    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_486_n_0
    SLICE_X11Y68         LUT6 (Prop_lut6_I2_O)        0.327    26.098 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_192/O
                         net (fo=14, routed)          1.007    27.105    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_192_n_0
    SLICE_X9Y69          LUT6 (Prop_lut6_I5_O)        0.124    27.229 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1125/O
                         net (fo=1, routed)           0.670    27.900    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1125_n_0
    SLICE_X9Y69          LUT5 (Prop_lut5_I0_O)        0.124    28.024 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_505/O
                         net (fo=1, routed)           0.795    28.819    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_505_n_0
    SLICE_X8Y69          LUT5 (Prop_lut5_I2_O)        0.124    28.943 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_191/O
                         net (fo=2, routed)           0.905    29.848    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_191_n_0
    SLICE_X7Y69          LUT5 (Prop_lut5_I0_O)        0.124    29.972 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_67/O
                         net (fo=1, routed)           0.665    30.636    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_67_n_0
    SLICE_X7Y69          LUT6 (Prop_lut6_I5_O)        0.124    30.760 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_21/O
                         net (fo=1, routed)           1.019    31.780    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_21_n_0
    SLICE_X5Y70          LUT6 (Prop_lut6_I0_O)        0.124    31.904 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_7/O
                         net (fo=2, routed)           0.697    32.600    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_7_n_0
    SLICE_X5Y76          LUT6 (Prop_lut6_I0_O)        0.124    32.724 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           1.006    33.731    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3_n_0
    SLICE_X6Y83          LUT6 (Prop_lut6_I3_O)        0.124    33.855 r  Inst_VGA_Manager/Inst_VGA_Sync/Blue_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           5.533    39.388    Blue_OBUF[1]
    D7                   OBUF (Prop_obuf_I_O)         3.523    42.911 r  Blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    42.911    Blue[2]
    D7                                                                r  Blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.637ns  (logic 13.987ns (29.990%)  route 32.651ns (70.010%))
  Logic Levels:           41  (CARRY4=19 LUT1=2 LUT2=2 LUT3=2 LUT4=2 LUT5=4 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.721    -3.807    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X1Y87          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.456    -3.351 f  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/Q
                         net (fo=44, routed)          1.881    -1.471    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]_0[2]
    SLICE_X7Y78          LUT1 (Prop_lut1_I0_O)        0.124    -1.347 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_209/O
                         net (fo=1, routed)           0.000    -1.347    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_209_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.797 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_82/CO[3]
                         net (fo=1, routed)           0.000    -0.797    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_82_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.484 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_38/O[3]
                         net (fo=11, routed)          1.860     1.376    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_DrawStr/is_text_pixel5[8]
    SLICE_X13Y77         LUT1 (Prop_lut1_I0_O)        0.306     1.682 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2861/O
                         net (fo=1, routed)           0.000     1.682    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_DrawStr/p_0_out[8]
    SLICE_X13Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.083 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2579/CO[3]
                         net (fo=1, routed)           0.000     2.083    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2579_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.197 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2578/CO[3]
                         net (fo=1, routed)           0.000     2.197    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2578_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.436 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2591/O[2]
                         net (fo=10, routed)          1.647     4.084    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_DrawStr/START[0][0]4[15]
    SLICE_X7Y77          LUT3 (Prop_lut3_I1_O)        0.330     4.414 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2587/O
                         net (fo=26, routed)          2.653     7.066    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2587_n_0
    SLICE_X14Y74         LUT6 (Prop_lut6_I2_O)        0.326     7.392 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2968/O
                         net (fo=1, routed)           0.000     7.392    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2968_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.905 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2816/CO[3]
                         net (fo=1, routed)           0.009     7.914    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2816_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.031 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2555/CO[3]
                         net (fo=1, routed)           0.000     8.031    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2555_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.148 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2581/CO[3]
                         net (fo=1, routed)           0.000     8.148    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2581_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.471 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2577/O[1]
                         net (fo=2, routed)           1.167     9.638    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2577_n_6
    SLICE_X11Y74         LUT5 (Prop_lut5_I1_O)        0.306     9.944 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1974/O
                         net (fo=2, routed)           1.174    11.118    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1974_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I0_O)        0.124    11.242 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1978/O
                         net (fo=1, routed)           0.000    11.242    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1978_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.622 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1189/CO[3]
                         net (fo=1, routed)           0.000    11.622    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1189_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.945 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2050/O[1]
                         net (fo=2, routed)           1.128    13.073    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2050_n_6
    SLICE_X7Y77          LUT3 (Prop_lut3_I0_O)        0.306    13.379 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2995/O
                         net (fo=2, routed)           0.904    14.283    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2995_n_0
    SLICE_X9Y77          LUT4 (Prop_lut4_I3_O)        0.124    14.407 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2999/O
                         net (fo=1, routed)           0.000    14.407    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2999_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.939 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2904/CO[3]
                         net (fo=1, routed)           0.000    14.939    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2904_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.161 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2615/O[0]
                         net (fo=3, routed)           1.175    16.336    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2615_n_7
    SLICE_X9Y84          LUT2 (Prop_lut2_I0_O)        0.299    16.635 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2907/O
                         net (fo=1, routed)           0.000    16.635    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2907_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.215 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2614/O[2]
                         net (fo=3, routed)           1.221    18.436    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2614_n_5
    SLICE_X6Y77          LUT4 (Prop_lut4_I0_O)        0.302    18.738 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2895/O
                         net (fo=1, routed)           0.842    19.580    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2895_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    19.976 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2605/CO[3]
                         net (fo=1, routed)           0.000    19.976    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2605_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.093 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2021/CO[3]
                         net (fo=1, routed)           0.000    20.093    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2021_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.210 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1195/CO[3]
                         net (fo=1, routed)           0.000    20.210    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1195_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.327 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_551/CO[3]
                         net (fo=1, routed)           0.000    20.327    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_551_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.484 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_211/CO[1]
                         net (fo=5, routed)           1.131    21.615    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_211_n_2
    SLICE_X13Y72         LUT6 (Prop_lut6_I1_O)        0.332    21.947 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_83/O
                         net (fo=65, routed)          2.297    24.244    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_214_0
    SLICE_X7Y70          LUT2 (Prop_lut2_I0_O)        0.153    24.397 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_486/O
                         net (fo=6, routed)           1.374    25.771    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_486_n_0
    SLICE_X11Y68         LUT6 (Prop_lut6_I2_O)        0.327    26.098 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_192/O
                         net (fo=14, routed)          1.007    27.105    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_192_n_0
    SLICE_X9Y69          LUT6 (Prop_lut6_I5_O)        0.124    27.229 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1125/O
                         net (fo=1, routed)           0.670    27.900    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1125_n_0
    SLICE_X9Y69          LUT5 (Prop_lut5_I0_O)        0.124    28.024 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_505/O
                         net (fo=1, routed)           0.795    28.819    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_505_n_0
    SLICE_X8Y69          LUT5 (Prop_lut5_I2_O)        0.124    28.943 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_191/O
                         net (fo=2, routed)           0.905    29.848    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_191_n_0
    SLICE_X7Y69          LUT5 (Prop_lut5_I0_O)        0.124    29.972 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_67/O
                         net (fo=1, routed)           0.665    30.636    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_67_n_0
    SLICE_X7Y69          LUT6 (Prop_lut6_I5_O)        0.124    30.760 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_21/O
                         net (fo=1, routed)           1.019    31.780    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_21_n_0
    SLICE_X5Y70          LUT6 (Prop_lut6_I0_O)        0.124    31.904 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_7/O
                         net (fo=2, routed)           0.697    32.600    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_7_n_0
    SLICE_X5Y76          LUT6 (Prop_lut6_I0_O)        0.124    32.724 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           0.924    33.648    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3_n_0
    SLICE_X6Y83          LUT6 (Prop_lut6_I3_O)        0.124    33.772 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           5.506    39.278    Red_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.552    42.830 r  Red_OBUF[3]_inst/O
                         net (fo=0)                   0.000    42.830    Red[3]
    A4                                                                r  Red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.502ns  (logic 13.983ns (30.071%)  route 32.518ns (69.929%))
  Logic Levels:           41  (CARRY4=19 LUT1=2 LUT2=2 LUT3=2 LUT4=2 LUT5=4 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          1.721    -3.807    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X1Y87          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.456    -3.351 f  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/Q
                         net (fo=44, routed)          1.881    -1.471    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]_0[2]
    SLICE_X7Y78          LUT1 (Prop_lut1_I0_O)        0.124    -1.347 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_209/O
                         net (fo=1, routed)           0.000    -1.347    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_209_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.797 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_82/CO[3]
                         net (fo=1, routed)           0.000    -0.797    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_82_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.484 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_38/O[3]
                         net (fo=11, routed)          1.860     1.376    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_DrawStr/is_text_pixel5[8]
    SLICE_X13Y77         LUT1 (Prop_lut1_I0_O)        0.306     1.682 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2861/O
                         net (fo=1, routed)           0.000     1.682    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_DrawStr/p_0_out[8]
    SLICE_X13Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.083 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2579/CO[3]
                         net (fo=1, routed)           0.000     2.083    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2579_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.197 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2578/CO[3]
                         net (fo=1, routed)           0.000     2.197    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2578_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.436 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2591/O[2]
                         net (fo=10, routed)          1.647     4.084    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_DrawStr/START[0][0]4[15]
    SLICE_X7Y77          LUT3 (Prop_lut3_I1_O)        0.330     4.414 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2587/O
                         net (fo=26, routed)          2.653     7.066    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2587_n_0
    SLICE_X14Y74         LUT6 (Prop_lut6_I2_O)        0.326     7.392 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2968/O
                         net (fo=1, routed)           0.000     7.392    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2968_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.905 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2816/CO[3]
                         net (fo=1, routed)           0.009     7.914    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2816_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.031 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2555/CO[3]
                         net (fo=1, routed)           0.000     8.031    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2555_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.148 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2581/CO[3]
                         net (fo=1, routed)           0.000     8.148    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2581_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.471 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2577/O[1]
                         net (fo=2, routed)           1.167     9.638    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2577_n_6
    SLICE_X11Y74         LUT5 (Prop_lut5_I1_O)        0.306     9.944 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1974/O
                         net (fo=2, routed)           1.174    11.118    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1974_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I0_O)        0.124    11.242 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1978/O
                         net (fo=1, routed)           0.000    11.242    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1978_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.622 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1189/CO[3]
                         net (fo=1, routed)           0.000    11.622    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1189_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.945 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2050/O[1]
                         net (fo=2, routed)           1.128    13.073    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2050_n_6
    SLICE_X7Y77          LUT3 (Prop_lut3_I0_O)        0.306    13.379 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2995/O
                         net (fo=2, routed)           0.904    14.283    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2995_n_0
    SLICE_X9Y77          LUT4 (Prop_lut4_I3_O)        0.124    14.407 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2999/O
                         net (fo=1, routed)           0.000    14.407    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2999_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.939 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2904/CO[3]
                         net (fo=1, routed)           0.000    14.939    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2904_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.161 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2615/O[0]
                         net (fo=3, routed)           1.175    16.336    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2615_n_7
    SLICE_X9Y84          LUT2 (Prop_lut2_I0_O)        0.299    16.635 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2907/O
                         net (fo=1, routed)           0.000    16.635    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2907_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.215 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2614/O[2]
                         net (fo=3, routed)           1.221    18.436    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2614_n_5
    SLICE_X6Y77          LUT4 (Prop_lut4_I0_O)        0.302    18.738 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2895/O
                         net (fo=1, routed)           0.842    19.580    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2895_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    19.976 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2605/CO[3]
                         net (fo=1, routed)           0.000    19.976    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2605_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.093 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2021/CO[3]
                         net (fo=1, routed)           0.000    20.093    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2021_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.210 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1195/CO[3]
                         net (fo=1, routed)           0.000    20.210    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1195_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.327 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_551/CO[3]
                         net (fo=1, routed)           0.000    20.327    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_551_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.484 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_211/CO[1]
                         net (fo=5, routed)           1.131    21.615    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_211_n_2
    SLICE_X13Y72         LUT6 (Prop_lut6_I1_O)        0.332    21.947 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_83/O
                         net (fo=65, routed)          2.297    24.244    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_214_0
    SLICE_X7Y70          LUT2 (Prop_lut2_I0_O)        0.153    24.397 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_486/O
                         net (fo=6, routed)           1.374    25.771    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_486_n_0
    SLICE_X11Y68         LUT6 (Prop_lut6_I2_O)        0.327    26.098 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_192/O
                         net (fo=14, routed)          1.007    27.105    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_192_n_0
    SLICE_X9Y69          LUT6 (Prop_lut6_I5_O)        0.124    27.229 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1125/O
                         net (fo=1, routed)           0.670    27.900    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1125_n_0
    SLICE_X9Y69          LUT5 (Prop_lut5_I0_O)        0.124    28.024 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_505/O
                         net (fo=1, routed)           0.795    28.819    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_505_n_0
    SLICE_X8Y69          LUT5 (Prop_lut5_I2_O)        0.124    28.943 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_191/O
                         net (fo=2, routed)           0.905    29.848    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_191_n_0
    SLICE_X7Y69          LUT5 (Prop_lut5_I0_O)        0.124    29.972 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_67/O
                         net (fo=1, routed)           0.665    30.636    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_67_n_0
    SLICE_X7Y69          LUT6 (Prop_lut6_I5_O)        0.124    30.760 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_21/O
                         net (fo=1, routed)           1.019    31.780    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_21_n_0
    SLICE_X5Y70          LUT6 (Prop_lut6_I0_O)        0.124    31.904 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_7/O
                         net (fo=2, routed)           0.697    32.600    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_7_n_0
    SLICE_X5Y76          LUT6 (Prop_lut6_I0_O)        0.124    32.724 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           0.943    33.667    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3_n_0
    SLICE_X4Y84          LUT6 (Prop_lut6_I3_O)        0.124    33.791 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           5.355    39.146    Red_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         3.548    42.694 r  Red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    42.694    Red[1]
    B4                                                                r  Red[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/v_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VSync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.279ns  (logic 1.407ns (61.719%)  route 0.873ns (38.281%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.600    -0.762    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X5Y87          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.141    -0.621 r  Inst_VGA_Manager/Inst_VGA_Sync/v_sync_reg/Q
                         net (fo=1, routed)           0.873     0.252    VSync_OBUF
    B12                  OBUF (Prop_obuf_I_O)         1.266     1.517 r  VSync_OBUF_inst/O
                         net (fo=0)                   0.000     1.517    VSync
    B12                                                               r  VSync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            HSync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.381ns  (logic 1.429ns (60.019%)  route 0.952ns (39.981%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.600    -0.762    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X2Y84          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.164    -0.598 r  Inst_VGA_Manager/Inst_VGA_Sync/h_sync_reg/Q
                         net (fo=1, routed)           0.952     0.354    HSync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         1.265     1.619 r  HSync_OBUF_inst/O
                         net (fo=0)                   0.000     1.619    HSync
    B11                                                               r  HSync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.940ns  (logic 1.410ns (35.794%)  route 2.530ns (64.206%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.599    -0.763    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X4Y86          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.141    -0.622 r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/Q
                         net (fo=15, routed)          0.263    -0.359    Inst_VGA_Manager/Inst_VGA_Sync/en
    SLICE_X6Y83          LUT6 (Prop_lut6_I2_O)        0.045    -0.314 r  Inst_VGA_Manager/Inst_VGA_Sync/Blue_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           2.267     1.953    Blue_OBUF[1]
    D7                   OBUF (Prop_obuf_I_O)         1.224     3.177 r  Blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.177    Blue[2]
    D7                                                                r  Blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.945ns  (logic 1.431ns (36.283%)  route 2.514ns (63.717%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.599    -0.763    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X4Y86          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.141    -0.622 r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/Q
                         net (fo=15, routed)          0.233    -0.389    Inst_VGA_Manager/Inst_VGA_Sync/en
    SLICE_X4Y84          LUT6 (Prop_lut6_I5_O)        0.045    -0.344 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.281     1.937    Green_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         1.245     3.182 r  Green_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.182    Green[1]
    A5                                                                r  Green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.950ns  (logic 1.433ns (36.281%)  route 2.517ns (63.719%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.599    -0.763    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X4Y86          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.141    -0.622 r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/Q
                         net (fo=15, routed)          0.233    -0.389    Inst_VGA_Manager/Inst_VGA_Sync/en
    SLICE_X4Y84          LUT6 (Prop_lut6_I5_O)        0.045    -0.344 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.284     1.940    Green_OBUF[1]
    A6                   OBUF (Prop_obuf_I_O)         1.247     3.187 r  Green_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.187    Green[3]
    A6                                                                r  Green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.976ns  (logic 1.435ns (36.091%)  route 2.541ns (63.909%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.599    -0.763    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X4Y86          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.141    -0.622 r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/Q
                         net (fo=15, routed)          0.394    -0.227    Inst_VGA_Manager/Inst_VGA_Sync/en
    SLICE_X4Y84          LUT6 (Prop_lut6_I2_O)        0.045    -0.182 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.147     1.964    Red_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         1.249     3.213 r  Red_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.213    Red[1]
    B4                                                                r  Red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.981ns  (logic 1.438ns (36.122%)  route 2.543ns (63.878%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.599    -0.763    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X4Y86          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.141    -0.622 r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/Q
                         net (fo=15, routed)          0.286    -0.335    Inst_VGA_Manager/Inst_VGA_Sync/en
    SLICE_X6Y83          LUT6 (Prop_lut6_I2_O)        0.045    -0.290 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.257     1.966    Red_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         1.252     3.219 r  Red_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.219    Red[3]
    A4                                                                r  Red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.999ns  (logic 1.440ns (36.023%)  route 2.558ns (63.977%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.599    -0.763    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X4Y86          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.141    -0.622 r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/Q
                         net (fo=15, routed)          0.332    -0.290    Inst_VGA_Manager/Inst_VGA_Sync/en
    SLICE_X4Y83          LUT6 (Prop_lut6_I2_O)        0.045    -0.245 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.227     1.981    Red_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         1.254     3.236 r  Red_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.236    Red[0]
    A3                                                                r  Red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.083ns  (logic 1.438ns (35.224%)  route 2.645ns (64.776%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.599    -0.763    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X4Y86          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.141    -0.622 r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/Q
                         net (fo=15, routed)          0.300    -0.322    Inst_VGA_Manager/Inst_VGA_Sync/en
    SLICE_X6Y82          LUT6 (Prop_lut6_I4_O)        0.045    -0.277 r  Inst_VGA_Manager/Inst_VGA_Sync/Blue_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.345     2.068    Blue_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         1.252     3.320 r  Blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.320    Blue[3]
    D8                                                                r  Blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.087ns  (logic 1.438ns (35.181%)  route 2.649ns (64.819%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=47, routed)          0.599    -0.763    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X4Y86          FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.141    -0.622 r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/Q
                         net (fo=15, routed)          0.263    -0.359    Inst_VGA_Manager/Inst_VGA_Sync/en
    SLICE_X6Y83          LUT6 (Prop_lut6_I2_O)        0.045    -0.314 r  Inst_VGA_Manager/Inst_VGA_Sync/Blue_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           2.386     2.072    Blue_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         1.252     3.324 r  Blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.324    Blue[1]
    C7                                                                r  Blue[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_PLL100to108
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_PLL/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_PLL100to108'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inst_PLL/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.417ns  (logic 0.029ns (2.046%)  route 1.388ns (97.953%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.386ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_PLL100to108 fall edge)
                                                     25.000    25.000 f  
    E3                   IBUF                         0.000    25.000 f  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481    25.481    Inst_PLL/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.659    22.822 f  Inst_PLL/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.560    23.382    Inst_PLL/inst/clkfbout_PLL100to108
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    23.411 f  Inst_PLL/inst/clkf_buf/O
                         net (fo=1, routed)           0.829    24.239    Inst_PLL/inst/clkfbout_buf_PLL100to108
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    f  Inst_PLL/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_PLL/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_PLL100to108'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inst_PLL/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.253ns  (logic 0.091ns (2.798%)  route 3.162ns (97.202%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.386ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181     1.181    Inst_PLL/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.856    -6.675 r  Inst_PLL/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.634    -5.041    Inst_PLL/inst/clkfbout_PLL100to108
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -4.950 r  Inst_PLL/inst/clkf_buf/O
                         net (fo=1, routed)           1.528    -3.422    Inst_PLL/inst/clkfbout_buf_PLL100to108
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    r  Inst_PLL/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            34 Endpoints
Min Delay            34 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_ScaledString/scaling[5].Inst_Scaler/char_scaled_reg[60][79]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.614ns  (logic 5.548ns (25.668%)  route 16.066ns (74.332%))
  Logic Levels:           10  (LUT5=3 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          1.633     5.236    Inst_ScaledString/scaling[5].Inst_Scaler/clk_TEC
    SLICE_X8Y70          FDRE                                         r  Inst_ScaledString/scaling[5].Inst_Scaler/char_scaled_reg[60][79]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y70          FDRE (Prop_fdre_C_Q)         0.478     5.714 r  Inst_ScaledString/scaling[5].Inst_Scaler/char_scaled_reg[60][79]/Q
                         net (fo=58, routed)          2.411     8.125    Inst_VGA_Manager/Inst_VGA_Sync/gameover[8][0][0]
    SLICE_X4Y72          LUT6 (Prop_lut6_I0_O)        0.301     8.426 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_54/O
                         net (fo=17, routed)          1.620    10.046    Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_54_n_0
    SLICE_X1Y75          LUT6 (Prop_lut6_I0_O)        0.124    10.170 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_76/O
                         net (fo=2, routed)           0.681    10.851    Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_76_n_0
    SLICE_X1Y75          LUT5 (Prop_lut5_I2_O)        0.124    10.975 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_579/O
                         net (fo=1, routed)           0.791    11.766    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_579_n_0
    SLICE_X3Y75          LUT5 (Prop_lut5_I4_O)        0.124    11.890 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_226/O
                         net (fo=1, routed)           0.667    12.556    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_226_n_0
    SLICE_X4Y75          LUT6 (Prop_lut6_I3_O)        0.124    12.680 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_92/O
                         net (fo=2, routed)           0.875    13.555    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_92_n_0
    SLICE_X4Y75          LUT5 (Prop_lut5_I0_O)        0.152    13.707 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_12/O
                         net (fo=1, routed)           0.659    14.367    Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_12_n_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I3_O)        0.326    14.693 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.948    15.640    Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_5_n_0
    SLICE_X5Y76          LUT6 (Prop_lut6_I1_O)        0.124    15.764 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_2/O
                         net (fo=2, routed)           1.331    17.095    Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_2_n_0
    SLICE_X6Y82          LUT6 (Prop_lut6_I2_O)        0.124    17.219 r  Inst_VGA_Manager/Inst_VGA_Sync/Blue_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           6.084    23.303    Blue_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547    26.850 r  Blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    26.850    Blue[0]
    B7                                                                r  Blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_ScaledString/scaling[5].Inst_Scaler/char_scaled_reg[60][79]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.377ns  (logic 5.539ns (25.912%)  route 15.837ns (74.088%))
  Logic Levels:           10  (LUT5=3 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          1.633     5.236    Inst_ScaledString/scaling[5].Inst_Scaler/clk_TEC
    SLICE_X8Y70          FDRE                                         r  Inst_ScaledString/scaling[5].Inst_Scaler/char_scaled_reg[60][79]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y70          FDRE (Prop_fdre_C_Q)         0.478     5.714 r  Inst_ScaledString/scaling[5].Inst_Scaler/char_scaled_reg[60][79]/Q
                         net (fo=58, routed)          2.411     8.125    Inst_VGA_Manager/Inst_VGA_Sync/gameover[8][0][0]
    SLICE_X4Y72          LUT6 (Prop_lut6_I0_O)        0.301     8.426 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_54/O
                         net (fo=17, routed)          1.620    10.046    Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_54_n_0
    SLICE_X1Y75          LUT6 (Prop_lut6_I0_O)        0.124    10.170 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_76/O
                         net (fo=2, routed)           0.681    10.851    Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_76_n_0
    SLICE_X1Y75          LUT5 (Prop_lut5_I2_O)        0.124    10.975 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_579/O
                         net (fo=1, routed)           0.791    11.766    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_579_n_0
    SLICE_X3Y75          LUT5 (Prop_lut5_I4_O)        0.124    11.890 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_226/O
                         net (fo=1, routed)           0.667    12.556    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_226_n_0
    SLICE_X4Y75          LUT6 (Prop_lut6_I3_O)        0.124    12.680 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_92/O
                         net (fo=2, routed)           0.875    13.555    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_92_n_0
    SLICE_X4Y75          LUT5 (Prop_lut5_I0_O)        0.152    13.707 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_12/O
                         net (fo=1, routed)           0.659    14.367    Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_12_n_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I3_O)        0.326    14.693 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.948    15.640    Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_5_n_0
    SLICE_X5Y76          LUT6 (Prop_lut6_I1_O)        0.124    15.764 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_2/O
                         net (fo=2, routed)           1.323    17.087    Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_2_n_0
    SLICE_X6Y82          LUT6 (Prop_lut6_I3_O)        0.124    17.211 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.864    23.074    Green_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538    26.612 r  Green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    26.612    Green[0]
    C6                                                                r  Green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_ScaledString/scaling[5].Inst_Scaler/char_scaled_reg[60][79]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.335ns  (logic 5.553ns (26.025%)  route 15.783ns (73.975%))
  Logic Levels:           10  (LUT5=3 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          1.633     5.236    Inst_ScaledString/scaling[5].Inst_Scaler/clk_TEC
    SLICE_X8Y70          FDRE                                         r  Inst_ScaledString/scaling[5].Inst_Scaler/char_scaled_reg[60][79]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y70          FDRE (Prop_fdre_C_Q)         0.478     5.714 r  Inst_ScaledString/scaling[5].Inst_Scaler/char_scaled_reg[60][79]/Q
                         net (fo=58, routed)          2.411     8.125    Inst_VGA_Manager/Inst_VGA_Sync/gameover[8][0][0]
    SLICE_X4Y72          LUT6 (Prop_lut6_I0_O)        0.301     8.426 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_54/O
                         net (fo=17, routed)          1.620    10.046    Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_54_n_0
    SLICE_X1Y75          LUT6 (Prop_lut6_I0_O)        0.124    10.170 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_76/O
                         net (fo=2, routed)           0.681    10.851    Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_76_n_0
    SLICE_X1Y75          LUT5 (Prop_lut5_I2_O)        0.124    10.975 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_579/O
                         net (fo=1, routed)           0.791    11.766    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_579_n_0
    SLICE_X3Y75          LUT5 (Prop_lut5_I4_O)        0.124    11.890 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_226/O
                         net (fo=1, routed)           0.667    12.556    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_226_n_0
    SLICE_X4Y75          LUT6 (Prop_lut6_I3_O)        0.124    12.680 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_92/O
                         net (fo=2, routed)           0.875    13.555    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_92_n_0
    SLICE_X4Y75          LUT5 (Prop_lut5_I0_O)        0.152    13.707 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_12/O
                         net (fo=1, routed)           0.659    14.367    Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_12_n_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I3_O)        0.326    14.693 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.948    15.640    Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_5_n_0
    SLICE_X5Y76          LUT6 (Prop_lut6_I1_O)        0.124    15.764 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_2/O
                         net (fo=2, routed)           1.331    17.095    Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_2_n_0
    SLICE_X6Y82          LUT6 (Prop_lut6_I2_O)        0.124    17.219 r  Inst_VGA_Manager/Inst_VGA_Sync/Blue_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           5.801    23.020    Blue_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         3.552    26.571 r  Blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    26.571    Blue[3]
    D8                                                                r  Blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_ScaledString/scaling[1].Inst_Scaler/char_scaled_reg[25][69]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.177ns  (logic 5.293ns (24.995%)  route 15.883ns (75.005%))
  Logic Levels:           11  (LUT5=4 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          1.633     5.236    Inst_ScaledString/scaling[1].Inst_Scaler/clk_TEC
    SLICE_X8Y70          FDRE                                         r  Inst_ScaledString/scaling[1].Inst_Scaler/char_scaled_reg[25][69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y70          FDRE (Prop_fdre_C_Q)         0.518     5.754 r  Inst_ScaledString/scaling[1].Inst_Scaler/char_scaled_reg[25][69]/Q
                         net (fo=19, routed)          1.673     7.426    Inst_VGA_Manager/Inst_VGA_Sync/gameover[3][0][0]
    SLICE_X10Y66         LUT5 (Prop_lut5_I0_O)        0.124     7.550 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_520/O
                         net (fo=7, routed)           1.286     8.836    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_520_n_0
    SLICE_X7Y66          LUT5 (Prop_lut5_I0_O)        0.124     8.960 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1121/O
                         net (fo=6, routed)           1.117    10.077    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1121_n_0
    SLICE_X5Y66          LUT6 (Prop_lut6_I3_O)        0.124    10.201 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1123/O
                         net (fo=1, routed)           0.804    11.005    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1123_n_0
    SLICE_X6Y66          LUT5 (Prop_lut5_I2_O)        0.124    11.129 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_503/O
                         net (fo=1, routed)           0.951    12.080    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_503_n_0
    SLICE_X6Y68          LUT5 (Prop_lut5_I4_O)        0.124    12.204 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_190/O
                         net (fo=1, routed)           0.856    13.060    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_190_n_0
    SLICE_X7Y69          LUT6 (Prop_lut6_I2_O)        0.124    13.184 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_66/O
                         net (fo=1, routed)           0.433    13.617    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_66_n_0
    SLICE_X7Y69          LUT6 (Prop_lut6_I3_O)        0.124    13.741 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_21/O
                         net (fo=1, routed)           1.019    14.760    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_21_n_0
    SLICE_X5Y70          LUT6 (Prop_lut6_I0_O)        0.124    14.884 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_7/O
                         net (fo=2, routed)           0.697    15.581    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_7_n_0
    SLICE_X5Y76          LUT6 (Prop_lut6_I0_O)        0.124    15.705 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           1.182    16.887    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3_n_0
    SLICE_X4Y83          LUT6 (Prop_lut6_I2_O)        0.124    17.011 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.866    22.877    Red_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         3.535    26.412 r  Red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    26.412    Red[2]
    C5                                                                r  Red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_ScaledString/scaling[1].Inst_Scaler/char_scaled_reg[25][69]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.066ns  (logic 5.304ns (25.180%)  route 15.761ns (74.820%))
  Logic Levels:           11  (LUT5=4 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          1.633     5.236    Inst_ScaledString/scaling[1].Inst_Scaler/clk_TEC
    SLICE_X8Y70          FDRE                                         r  Inst_ScaledString/scaling[1].Inst_Scaler/char_scaled_reg[25][69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y70          FDRE (Prop_fdre_C_Q)         0.518     5.754 r  Inst_ScaledString/scaling[1].Inst_Scaler/char_scaled_reg[25][69]/Q
                         net (fo=19, routed)          1.673     7.426    Inst_VGA_Manager/Inst_VGA_Sync/gameover[3][0][0]
    SLICE_X10Y66         LUT5 (Prop_lut5_I0_O)        0.124     7.550 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_520/O
                         net (fo=7, routed)           1.286     8.836    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_520_n_0
    SLICE_X7Y66          LUT5 (Prop_lut5_I0_O)        0.124     8.960 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1121/O
                         net (fo=6, routed)           1.117    10.077    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1121_n_0
    SLICE_X5Y66          LUT6 (Prop_lut6_I3_O)        0.124    10.201 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1123/O
                         net (fo=1, routed)           0.804    11.005    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1123_n_0
    SLICE_X6Y66          LUT5 (Prop_lut5_I2_O)        0.124    11.129 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_503/O
                         net (fo=1, routed)           0.951    12.080    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_503_n_0
    SLICE_X6Y68          LUT5 (Prop_lut5_I4_O)        0.124    12.204 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_190/O
                         net (fo=1, routed)           0.856    13.060    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_190_n_0
    SLICE_X7Y69          LUT6 (Prop_lut6_I2_O)        0.124    13.184 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_66/O
                         net (fo=1, routed)           0.433    13.617    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_66_n_0
    SLICE_X7Y69          LUT6 (Prop_lut6_I3_O)        0.124    13.741 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_21/O
                         net (fo=1, routed)           1.019    14.760    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_21_n_0
    SLICE_X5Y70          LUT6 (Prop_lut6_I0_O)        0.124    14.884 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_7/O
                         net (fo=2, routed)           0.697    15.581    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_7_n_0
    SLICE_X5Y76          LUT6 (Prop_lut6_I0_O)        0.124    15.705 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           1.170    16.875    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3_n_0
    SLICE_X4Y84          LUT6 (Prop_lut6_I2_O)        0.124    16.999 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           5.756    22.755    Green_OBUF[1]
    A6                   OBUF (Prop_obuf_I_O)         3.546    26.302 r  Green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    26.302    Green[3]
    A6                                                                r  Green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_ScaledString/scaling[1].Inst_Scaler/char_scaled_reg[25][69]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.064ns  (logic 5.303ns (25.174%)  route 15.761ns (74.826%))
  Logic Levels:           11  (LUT5=4 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          1.633     5.236    Inst_ScaledString/scaling[1].Inst_Scaler/clk_TEC
    SLICE_X8Y70          FDRE                                         r  Inst_ScaledString/scaling[1].Inst_Scaler/char_scaled_reg[25][69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y70          FDRE (Prop_fdre_C_Q)         0.518     5.754 r  Inst_ScaledString/scaling[1].Inst_Scaler/char_scaled_reg[25][69]/Q
                         net (fo=19, routed)          1.673     7.426    Inst_VGA_Manager/Inst_VGA_Sync/gameover[3][0][0]
    SLICE_X10Y66         LUT5 (Prop_lut5_I0_O)        0.124     7.550 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_520/O
                         net (fo=7, routed)           1.286     8.836    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_520_n_0
    SLICE_X7Y66          LUT5 (Prop_lut5_I0_O)        0.124     8.960 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1121/O
                         net (fo=6, routed)           1.117    10.077    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1121_n_0
    SLICE_X5Y66          LUT6 (Prop_lut6_I3_O)        0.124    10.201 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1123/O
                         net (fo=1, routed)           0.804    11.005    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1123_n_0
    SLICE_X6Y66          LUT5 (Prop_lut5_I2_O)        0.124    11.129 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_503/O
                         net (fo=1, routed)           0.951    12.080    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_503_n_0
    SLICE_X6Y68          LUT5 (Prop_lut5_I4_O)        0.124    12.204 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_190/O
                         net (fo=1, routed)           0.856    13.060    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_190_n_0
    SLICE_X7Y69          LUT6 (Prop_lut6_I2_O)        0.124    13.184 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_66/O
                         net (fo=1, routed)           0.433    13.617    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_66_n_0
    SLICE_X7Y69          LUT6 (Prop_lut6_I3_O)        0.124    13.741 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_21/O
                         net (fo=1, routed)           1.019    14.760    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_21_n_0
    SLICE_X5Y70          LUT6 (Prop_lut6_I0_O)        0.124    14.884 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_7/O
                         net (fo=2, routed)           0.697    15.581    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_7_n_0
    SLICE_X5Y76          LUT6 (Prop_lut6_I0_O)        0.124    15.705 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           1.170    16.875    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3_n_0
    SLICE_X4Y84          LUT6 (Prop_lut6_I2_O)        0.124    16.999 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           5.756    22.755    Green_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         3.545    26.299 r  Green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    26.299    Green[1]
    A5                                                                r  Green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_ScaledString/scaling[1].Inst_Scaler/char_scaled_reg[25][69]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.967ns  (logic 5.309ns (25.322%)  route 15.658ns (74.678%))
  Logic Levels:           11  (LUT5=4 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          1.633     5.236    Inst_ScaledString/scaling[1].Inst_Scaler/clk_TEC
    SLICE_X8Y70          FDRE                                         r  Inst_ScaledString/scaling[1].Inst_Scaler/char_scaled_reg[25][69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y70          FDRE (Prop_fdre_C_Q)         0.518     5.754 r  Inst_ScaledString/scaling[1].Inst_Scaler/char_scaled_reg[25][69]/Q
                         net (fo=19, routed)          1.673     7.426    Inst_VGA_Manager/Inst_VGA_Sync/gameover[3][0][0]
    SLICE_X10Y66         LUT5 (Prop_lut5_I0_O)        0.124     7.550 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_520/O
                         net (fo=7, routed)           1.286     8.836    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_520_n_0
    SLICE_X7Y66          LUT5 (Prop_lut5_I0_O)        0.124     8.960 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1121/O
                         net (fo=6, routed)           1.117    10.077    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1121_n_0
    SLICE_X5Y66          LUT6 (Prop_lut6_I3_O)        0.124    10.201 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1123/O
                         net (fo=1, routed)           0.804    11.005    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1123_n_0
    SLICE_X6Y66          LUT5 (Prop_lut5_I2_O)        0.124    11.129 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_503/O
                         net (fo=1, routed)           0.951    12.080    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_503_n_0
    SLICE_X6Y68          LUT5 (Prop_lut5_I4_O)        0.124    12.204 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_190/O
                         net (fo=1, routed)           0.856    13.060    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_190_n_0
    SLICE_X7Y69          LUT6 (Prop_lut6_I2_O)        0.124    13.184 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_66/O
                         net (fo=1, routed)           0.433    13.617    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_66_n_0
    SLICE_X7Y69          LUT6 (Prop_lut6_I3_O)        0.124    13.741 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_21/O
                         net (fo=1, routed)           1.019    14.760    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_21_n_0
    SLICE_X5Y70          LUT6 (Prop_lut6_I0_O)        0.124    14.884 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_7/O
                         net (fo=2, routed)           0.697    15.581    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_7_n_0
    SLICE_X5Y76          LUT6 (Prop_lut6_I0_O)        0.124    15.705 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           1.006    16.711    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3_n_0
    SLICE_X6Y83          LUT6 (Prop_lut6_I3_O)        0.124    16.835 r  Inst_VGA_Manager/Inst_VGA_Sync/Blue_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           5.816    22.652    Blue_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         3.551    26.203 r  Blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    26.203    Blue[1]
    C7                                                                r  Blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_ScaledString/scaling[1].Inst_Scaler/char_scaled_reg[25][69]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.656ns  (logic 5.281ns (25.569%)  route 15.374ns (74.431%))
  Logic Levels:           11  (LUT5=4 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          1.633     5.236    Inst_ScaledString/scaling[1].Inst_Scaler/clk_TEC
    SLICE_X8Y70          FDRE                                         r  Inst_ScaledString/scaling[1].Inst_Scaler/char_scaled_reg[25][69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y70          FDRE (Prop_fdre_C_Q)         0.518     5.754 r  Inst_ScaledString/scaling[1].Inst_Scaler/char_scaled_reg[25][69]/Q
                         net (fo=19, routed)          1.673     7.426    Inst_VGA_Manager/Inst_VGA_Sync/gameover[3][0][0]
    SLICE_X10Y66         LUT5 (Prop_lut5_I0_O)        0.124     7.550 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_520/O
                         net (fo=7, routed)           1.286     8.836    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_520_n_0
    SLICE_X7Y66          LUT5 (Prop_lut5_I0_O)        0.124     8.960 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1121/O
                         net (fo=6, routed)           1.117    10.077    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1121_n_0
    SLICE_X5Y66          LUT6 (Prop_lut6_I3_O)        0.124    10.201 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1123/O
                         net (fo=1, routed)           0.804    11.005    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1123_n_0
    SLICE_X6Y66          LUT5 (Prop_lut5_I2_O)        0.124    11.129 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_503/O
                         net (fo=1, routed)           0.951    12.080    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_503_n_0
    SLICE_X6Y68          LUT5 (Prop_lut5_I4_O)        0.124    12.204 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_190/O
                         net (fo=1, routed)           0.856    13.060    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_190_n_0
    SLICE_X7Y69          LUT6 (Prop_lut6_I2_O)        0.124    13.184 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_66/O
                         net (fo=1, routed)           0.433    13.617    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_66_n_0
    SLICE_X7Y69          LUT6 (Prop_lut6_I3_O)        0.124    13.741 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_21/O
                         net (fo=1, routed)           1.019    14.760    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_21_n_0
    SLICE_X5Y70          LUT6 (Prop_lut6_I0_O)        0.124    14.884 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_7/O
                         net (fo=2, routed)           0.697    15.581    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_7_n_0
    SLICE_X5Y76          LUT6 (Prop_lut6_I0_O)        0.124    15.705 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           1.006    16.711    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3_n_0
    SLICE_X6Y83          LUT6 (Prop_lut6_I3_O)        0.124    16.835 r  Inst_VGA_Manager/Inst_VGA_Sync/Blue_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           5.533    22.368    Blue_OBUF[1]
    D7                   OBUF (Prop_obuf_I_O)         3.523    25.892 r  Blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    25.892    Blue[2]
    D7                                                                r  Blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_ScaledString/scaling[1].Inst_Scaler/char_scaled_reg[25][69]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.574ns  (logic 5.310ns (25.807%)  route 15.265ns (74.193%))
  Logic Levels:           11  (LUT5=4 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          1.633     5.236    Inst_ScaledString/scaling[1].Inst_Scaler/clk_TEC
    SLICE_X8Y70          FDRE                                         r  Inst_ScaledString/scaling[1].Inst_Scaler/char_scaled_reg[25][69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y70          FDRE (Prop_fdre_C_Q)         0.518     5.754 r  Inst_ScaledString/scaling[1].Inst_Scaler/char_scaled_reg[25][69]/Q
                         net (fo=19, routed)          1.673     7.426    Inst_VGA_Manager/Inst_VGA_Sync/gameover[3][0][0]
    SLICE_X10Y66         LUT5 (Prop_lut5_I0_O)        0.124     7.550 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_520/O
                         net (fo=7, routed)           1.286     8.836    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_520_n_0
    SLICE_X7Y66          LUT5 (Prop_lut5_I0_O)        0.124     8.960 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1121/O
                         net (fo=6, routed)           1.117    10.077    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1121_n_0
    SLICE_X5Y66          LUT6 (Prop_lut6_I3_O)        0.124    10.201 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1123/O
                         net (fo=1, routed)           0.804    11.005    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1123_n_0
    SLICE_X6Y66          LUT5 (Prop_lut5_I2_O)        0.124    11.129 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_503/O
                         net (fo=1, routed)           0.951    12.080    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_503_n_0
    SLICE_X6Y68          LUT5 (Prop_lut5_I4_O)        0.124    12.204 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_190/O
                         net (fo=1, routed)           0.856    13.060    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_190_n_0
    SLICE_X7Y69          LUT6 (Prop_lut6_I2_O)        0.124    13.184 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_66/O
                         net (fo=1, routed)           0.433    13.617    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_66_n_0
    SLICE_X7Y69          LUT6 (Prop_lut6_I3_O)        0.124    13.741 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_21/O
                         net (fo=1, routed)           1.019    14.760    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_21_n_0
    SLICE_X5Y70          LUT6 (Prop_lut6_I0_O)        0.124    14.884 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_7/O
                         net (fo=2, routed)           0.697    15.581    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_7_n_0
    SLICE_X5Y76          LUT6 (Prop_lut6_I0_O)        0.124    15.705 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           0.924    16.629    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3_n_0
    SLICE_X6Y83          LUT6 (Prop_lut6_I3_O)        0.124    16.753 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           5.506    22.259    Red_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.552    25.810 r  Red_OBUF[3]_inst/O
                         net (fo=0)                   0.000    25.810    Red[3]
    A4                                                                r  Red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_ScaledString/scaling[1].Inst_Scaler/char_scaled_reg[25][69]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.439ns  (logic 5.306ns (25.962%)  route 15.133ns (74.038%))
  Logic Levels:           11  (LUT5=4 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          1.633     5.236    Inst_ScaledString/scaling[1].Inst_Scaler/clk_TEC
    SLICE_X8Y70          FDRE                                         r  Inst_ScaledString/scaling[1].Inst_Scaler/char_scaled_reg[25][69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y70          FDRE (Prop_fdre_C_Q)         0.518     5.754 r  Inst_ScaledString/scaling[1].Inst_Scaler/char_scaled_reg[25][69]/Q
                         net (fo=19, routed)          1.673     7.426    Inst_VGA_Manager/Inst_VGA_Sync/gameover[3][0][0]
    SLICE_X10Y66         LUT5 (Prop_lut5_I0_O)        0.124     7.550 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_520/O
                         net (fo=7, routed)           1.286     8.836    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_520_n_0
    SLICE_X7Y66          LUT5 (Prop_lut5_I0_O)        0.124     8.960 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1121/O
                         net (fo=6, routed)           1.117    10.077    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1121_n_0
    SLICE_X5Y66          LUT6 (Prop_lut6_I3_O)        0.124    10.201 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1123/O
                         net (fo=1, routed)           0.804    11.005    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1123_n_0
    SLICE_X6Y66          LUT5 (Prop_lut5_I2_O)        0.124    11.129 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_503/O
                         net (fo=1, routed)           0.951    12.080    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_503_n_0
    SLICE_X6Y68          LUT5 (Prop_lut5_I4_O)        0.124    12.204 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_190/O
                         net (fo=1, routed)           0.856    13.060    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_190_n_0
    SLICE_X7Y69          LUT6 (Prop_lut6_I2_O)        0.124    13.184 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_66/O
                         net (fo=1, routed)           0.433    13.617    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_66_n_0
    SLICE_X7Y69          LUT6 (Prop_lut6_I3_O)        0.124    13.741 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_21/O
                         net (fo=1, routed)           1.019    14.760    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_21_n_0
    SLICE_X5Y70          LUT6 (Prop_lut6_I0_O)        0.124    14.884 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_7/O
                         net (fo=2, routed)           0.697    15.581    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_7_n_0
    SLICE_X5Y76          LUT6 (Prop_lut6_I0_O)        0.124    15.705 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           0.943    16.648    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3_n_0
    SLICE_X4Y84          LUT6 (Prop_lut6_I3_O)        0.124    16.772 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           5.355    22.126    Red_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         3.548    25.675 r  Red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    25.675    Red[1]
    B4                                                                r  Red[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sig_buttons_lock_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.629ns  (logic 0.209ns (33.226%)  route 0.420ns (66.774%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          0.601     1.520    Inst_Teclado/sevenSeg/clk_TEC
    SLICE_X2Y62          FDCE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDCE (Prop_fdce_C_Q)         0.164     1.684 f  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[3]/Q
                         net (fo=14, routed)          0.304     1.988    Inst_Teclado/sevenSeg/Q[3]
    SLICE_X0Y68          LUT5 (Prop_lut5_I1_O)        0.045     2.033 r  Inst_Teclado/sevenSeg/sig_buttons_lock_reg[2]_i_1/O
                         net (fo=1, routed)           0.116     2.149    sig_buttons_lock__0[2]
    SLICE_X0Y68          LDCE                                         r  sig_buttons_lock_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sig_buttons_lock_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.849ns  (logic 0.209ns (24.608%)  route 0.640ns (75.392%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          0.601     1.520    Inst_Teclado/sevenSeg/clk_TEC
    SLICE_X2Y62          FDCE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDCE (Prop_fdce_C_Q)         0.164     1.684 f  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[3]/Q
                         net (fo=14, routed)          0.308     1.992    Inst_Teclado/sevenSeg/Q[3]
    SLICE_X0Y68          LUT5 (Prop_lut5_I4_O)        0.045     2.037 r  Inst_Teclado/sevenSeg/sig_buttons_lock_reg[0]_i_1/O
                         net (fo=1, routed)           0.333     2.370    sig_buttons_lock__0[0]
    SLICE_X0Y68          LDCE                                         r  sig_buttons_lock_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sig_buttons_lock_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.889ns  (logic 0.186ns (20.925%)  route 0.703ns (79.075%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          0.601     1.520    Inst_Teclado/sevenSeg/clk_TEC
    SLICE_X3Y62          FDCE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDCE (Prop_fdce_C_Q)         0.141     1.661 r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[1]/Q
                         net (fo=14, routed)          0.374     2.036    Inst_Teclado/sevenSeg/Q[1]
    SLICE_X0Y68          LUT5 (Prop_lut5_I3_O)        0.045     2.081 r  Inst_Teclado/sevenSeg/sig_buttons_lock_reg[1]_i_1/O
                         net (fo=1, routed)           0.328     2.409    sig_buttons_lock__0[1]
    SLICE_X0Y68          LDCE                                         r  sig_buttons_lock_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SALIDA_DERECHA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.871ns  (logic 1.394ns (74.530%)  route 0.476ns (25.470%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          0.601     1.520    Inst_Teclado/sevenSeg/clk_TEC
    SLICE_X3Y62          FDCE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDCE (Prop_fdce_C_Q)         0.141     1.661 r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[1]/Q
                         net (fo=14, routed)          0.476     2.138    SALIDA_DERECHA_OBUF
    U14                  OBUF (Prop_obuf_I_O)         1.253     3.391 r  SALIDA_DERECHA_OBUF_inst/O
                         net (fo=0)                   0.000     3.391    SALIDA_DERECHA
    U14                                                               r  SALIDA_DERECHA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SALIDA_ABAJO
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.893ns  (logic 1.389ns (73.398%)  route 0.504ns (26.602%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          0.602     1.521    Inst_Teclado/sevenSeg/clk_TEC
    SLICE_X3Y61          FDCE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[2]/Q
                         net (fo=18, routed)          0.504     2.166    SALIDA_ABAJO_OBUF
    V16                  OBUF (Prop_obuf_I_O)         1.248     3.414 r  SALIDA_ABAJO_OBUF_inst/O
                         net (fo=0)                   0.000     3.414    SALIDA_ABAJO
    V16                                                               r  SALIDA_ABAJO (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SALIDA_IZQUIERDA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.959ns  (logic 1.419ns (72.429%)  route 0.540ns (27.571%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          0.601     1.520    Inst_Teclado/sevenSeg/clk_TEC
    SLICE_X2Y62          FDCE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDCE (Prop_fdce_C_Q)         0.164     1.684 r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[3]/Q
                         net (fo=14, routed)          0.540     2.224    SALIDA_IZQUIERDA_OBUF
    T15                  OBUF (Prop_obuf_I_O)         1.255     3.479 r  SALIDA_IZQUIERDA_OBUF_inst/O
                         net (fo=0)                   0.000     3.479    SALIDA_IZQUIERDA
    T15                                                               r  SALIDA_IZQUIERDA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_Teclado/sevenSeg/digit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.990ns  (logic 1.447ns (72.741%)  route 0.542ns (27.259%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          0.600     1.519    Inst_Teclado/sevenSeg/clk_TEC
    SLICE_X1Y65          FDRE                                         r  Inst_Teclado/sevenSeg/digit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  Inst_Teclado/sevenSeg/digit_reg[1]/Q
                         net (fo=7, routed)           0.132     1.792    Inst_Teclado/sevenSeg/digit[1]
    SLICE_X0Y65          LUT4 (Prop_lut4_I3_O)        0.045     1.837 r  Inst_Teclado/sevenSeg/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.410     2.248    SEG_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.261     3.509 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.509    SEG[5]
    T11                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_Teclado/sevenSeg/digit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.032ns  (logic 1.420ns (69.898%)  route 0.612ns (30.102%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          0.600     1.519    Inst_Teclado/sevenSeg/clk_TEC
    SLICE_X1Y64          FDRE                                         r  Inst_Teclado/sevenSeg/digit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  Inst_Teclado/sevenSeg/digit_reg[0]/Q
                         net (fo=7, routed)           0.181     1.841    Inst_Teclado/sevenSeg/digit[0]
    SLICE_X0Y65          LUT4 (Prop_lut4_I2_O)        0.045     1.886 r  Inst_Teclado/sevenSeg/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.431     2.317    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.551 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.551    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SALIDA_ARRIBA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.049ns  (logic 1.397ns (68.181%)  route 0.652ns (31.819%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          0.602     1.521    Inst_Teclado/sevenSeg/clk_TEC
    SLICE_X3Y61          FDCE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[4]/Q
                         net (fo=15, routed)          0.652     2.314    SALIDA_ARRIBA_OBUF
    U16                  OBUF (Prop_obuf_I_O)         1.256     3.570 r  SALIDA_ARRIBA_OBUF_inst/O
                         net (fo=0)                   0.000     3.570    SALIDA_ARRIBA
    U16                                                               r  SALIDA_ARRIBA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_Teclado/sevenSeg/digit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.149ns  (logic 1.442ns (67.109%)  route 0.707ns (32.891%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          0.600     1.519    Inst_Teclado/sevenSeg/clk_TEC
    SLICE_X1Y64          FDRE                                         r  Inst_Teclado/sevenSeg/digit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  Inst_Teclado/sevenSeg/digit_reg[0]/Q
                         net (fo=7, routed)           0.180     1.840    Inst_Teclado/sevenSeg/digit[0]
    SLICE_X0Y65          LUT4 (Prop_lut4_I2_O)        0.045     1.885 r  Inst_Teclado/sevenSeg/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.527     2.412    SEG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         1.256     3.668 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.668    SEG[1]
    R10                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            37 Endpoints
Min Delay            37 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_Teclado/sevenSeg/clkdiv_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.022ns  (logic 1.631ns (27.085%)  route 4.391ns (72.915%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=1, routed)           3.335     4.842    Inst_Teclado/sevenSeg/reset_IBUF
    SLICE_X1Y64          LUT1 (Prop_lut1_I0_O)        0.124     4.966 r  Inst_Teclado/sevenSeg/FSM_onehot_current_state[4]_i_3/O
                         net (fo=25, routed)          1.056     6.022    Inst_Teclado/sevenSeg/FSM_onehot_current_state[4]_i_3_n_0
    SLICE_X0Y60          FDRE                                         r  Inst_Teclado/sevenSeg/clkdiv_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920     3.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          1.603     5.026    Inst_Teclado/sevenSeg/clk_TEC
    SLICE_X0Y60          FDRE                                         r  Inst_Teclado/sevenSeg/clkdiv_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_Teclado/sevenSeg/clkdiv_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.022ns  (logic 1.631ns (27.085%)  route 4.391ns (72.915%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=1, routed)           3.335     4.842    Inst_Teclado/sevenSeg/reset_IBUF
    SLICE_X1Y64          LUT1 (Prop_lut1_I0_O)        0.124     4.966 r  Inst_Teclado/sevenSeg/FSM_onehot_current_state[4]_i_3/O
                         net (fo=25, routed)          1.056     6.022    Inst_Teclado/sevenSeg/FSM_onehot_current_state[4]_i_3_n_0
    SLICE_X0Y60          FDRE                                         r  Inst_Teclado/sevenSeg/clkdiv_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920     3.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          1.603     5.026    Inst_Teclado/sevenSeg/clk_TEC
    SLICE_X0Y60          FDRE                                         r  Inst_Teclado/sevenSeg/clkdiv_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_Teclado/sevenSeg/clkdiv_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.022ns  (logic 1.631ns (27.085%)  route 4.391ns (72.915%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=1, routed)           3.335     4.842    Inst_Teclado/sevenSeg/reset_IBUF
    SLICE_X1Y64          LUT1 (Prop_lut1_I0_O)        0.124     4.966 r  Inst_Teclado/sevenSeg/FSM_onehot_current_state[4]_i_3/O
                         net (fo=25, routed)          1.056     6.022    Inst_Teclado/sevenSeg/FSM_onehot_current_state[4]_i_3_n_0
    SLICE_X0Y60          FDRE                                         r  Inst_Teclado/sevenSeg/clkdiv_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920     3.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          1.603     5.026    Inst_Teclado/sevenSeg/clk_TEC
    SLICE_X0Y60          FDRE                                         r  Inst_Teclado/sevenSeg/clkdiv_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_Teclado/sevenSeg/clkdiv_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.022ns  (logic 1.631ns (27.085%)  route 4.391ns (72.915%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=1, routed)           3.335     4.842    Inst_Teclado/sevenSeg/reset_IBUF
    SLICE_X1Y64          LUT1 (Prop_lut1_I0_O)        0.124     4.966 r  Inst_Teclado/sevenSeg/FSM_onehot_current_state[4]_i_3/O
                         net (fo=25, routed)          1.056     6.022    Inst_Teclado/sevenSeg/FSM_onehot_current_state[4]_i_3_n_0
    SLICE_X0Y60          FDRE                                         r  Inst_Teclado/sevenSeg/clkdiv_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920     3.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          1.603     5.026    Inst_Teclado/sevenSeg/clk_TEC
    SLICE_X0Y60          FDRE                                         r  Inst_Teclado/sevenSeg/clkdiv_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.999ns  (logic 1.631ns (27.186%)  route 4.368ns (72.814%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=1, routed)           3.335     4.842    Inst_Teclado/sevenSeg/reset_IBUF
    SLICE_X1Y64          LUT1 (Prop_lut1_I0_O)        0.124     4.966 f  Inst_Teclado/sevenSeg/FSM_onehot_current_state[4]_i_3/O
                         net (fo=25, routed)          1.033     5.999    Inst_Teclado/sevenSeg/FSM_onehot_current_state[4]_i_3_n_0
    SLICE_X3Y61          FDPE                                         f  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920     3.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          1.602     5.025    Inst_Teclado/sevenSeg/clk_TEC
    SLICE_X3Y61          FDPE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.999ns  (logic 1.631ns (27.186%)  route 4.368ns (72.814%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=1, routed)           3.335     4.842    Inst_Teclado/sevenSeg/reset_IBUF
    SLICE_X1Y64          LUT1 (Prop_lut1_I0_O)        0.124     4.966 f  Inst_Teclado/sevenSeg/FSM_onehot_current_state[4]_i_3/O
                         net (fo=25, routed)          1.033     5.999    Inst_Teclado/sevenSeg/FSM_onehot_current_state[4]_i_3_n_0
    SLICE_X3Y61          FDCE                                         f  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920     3.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          1.602     5.025    Inst_Teclado/sevenSeg/clk_TEC
    SLICE_X3Y61          FDCE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.999ns  (logic 1.631ns (27.186%)  route 4.368ns (72.814%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=1, routed)           3.335     4.842    Inst_Teclado/sevenSeg/reset_IBUF
    SLICE_X1Y64          LUT1 (Prop_lut1_I0_O)        0.124     4.966 f  Inst_Teclado/sevenSeg/FSM_onehot_current_state[4]_i_3/O
                         net (fo=25, routed)          1.033     5.999    Inst_Teclado/sevenSeg/FSM_onehot_current_state[4]_i_3_n_0
    SLICE_X3Y61          FDCE                                         f  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920     3.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          1.602     5.025    Inst_Teclado/sevenSeg/clk_TEC
    SLICE_X3Y61          FDCE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_Teclado/sevenSeg/clkdiv_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.871ns  (logic 1.631ns (27.781%)  route 4.240ns (72.219%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=1, routed)           3.335     4.842    Inst_Teclado/sevenSeg/reset_IBUF
    SLICE_X1Y64          LUT1 (Prop_lut1_I0_O)        0.124     4.966 r  Inst_Teclado/sevenSeg/FSM_onehot_current_state[4]_i_3/O
                         net (fo=25, routed)          0.905     5.871    Inst_Teclado/sevenSeg/FSM_onehot_current_state[4]_i_3_n_0
    SLICE_X0Y61          FDRE                                         r  Inst_Teclado/sevenSeg/clkdiv_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920     3.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          1.602     5.025    Inst_Teclado/sevenSeg/clk_TEC
    SLICE_X0Y61          FDRE                                         r  Inst_Teclado/sevenSeg/clkdiv_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_Teclado/sevenSeg/clkdiv_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.871ns  (logic 1.631ns (27.781%)  route 4.240ns (72.219%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=1, routed)           3.335     4.842    Inst_Teclado/sevenSeg/reset_IBUF
    SLICE_X1Y64          LUT1 (Prop_lut1_I0_O)        0.124     4.966 r  Inst_Teclado/sevenSeg/FSM_onehot_current_state[4]_i_3/O
                         net (fo=25, routed)          0.905     5.871    Inst_Teclado/sevenSeg/FSM_onehot_current_state[4]_i_3_n_0
    SLICE_X0Y61          FDRE                                         r  Inst_Teclado/sevenSeg/clkdiv_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920     3.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          1.602     5.025    Inst_Teclado/sevenSeg/clk_TEC
    SLICE_X0Y61          FDRE                                         r  Inst_Teclado/sevenSeg/clkdiv_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_Teclado/sevenSeg/clkdiv_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.871ns  (logic 1.631ns (27.781%)  route 4.240ns (72.219%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=1, routed)           3.335     4.842    Inst_Teclado/sevenSeg/reset_IBUF
    SLICE_X1Y64          LUT1 (Prop_lut1_I0_O)        0.124     4.966 r  Inst_Teclado/sevenSeg/FSM_onehot_current_state[4]_i_3/O
                         net (fo=25, routed)          0.905     5.871    Inst_Teclado/sevenSeg/FSM_onehot_current_state[4]_i_3_n_0
    SLICE_X0Y61          FDRE                                         r  Inst_Teclado/sevenSeg/clkdiv_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920     3.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          1.602     5.025    Inst_Teclado/sevenSeg/clk_TEC
    SLICE_X0Y61          FDRE                                         r  Inst_Teclado/sevenSeg/clkdiv_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_Buttons_Sync/button_output_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_edge/sreg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.412ns  (logic 0.164ns (39.787%)  route 0.248ns (60.213%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE                         0.000     0.000 r  Inst_Buttons_Sync/button_output_reg[1]/C
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Inst_Buttons_Sync/button_output_reg[1]/Q
                         net (fo=8, routed)           0.248     0.412    Inst_edge/D[1]
    SLICE_X1Y68          FDRE                                         r  Inst_edge/sreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          0.868     2.033    Inst_edge/clk_TEC
    SLICE_X1Y68          FDRE                                         r  Inst_edge/sreg_reg[1]/C

Slack:                    inf
  Source:                 Inst_Buttons_Sync/button_output_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_edge/sreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.416ns  (logic 0.164ns (39.404%)  route 0.252ns (60.596%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE                         0.000     0.000 r  Inst_Buttons_Sync/button_output_reg[0]/C
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Inst_Buttons_Sync/button_output_reg[0]/Q
                         net (fo=8, routed)           0.252     0.416    Inst_edge/D[0]
    SLICE_X1Y68          FDRE                                         r  Inst_edge/sreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          0.868     2.033    Inst_edge/clk_TEC
    SLICE_X1Y68          FDRE                                         r  Inst_edge/sreg_reg[0]/C

Slack:                    inf
  Source:                 Inst_Teclado/keyboard/keycode_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.426ns  (logic 0.186ns (43.682%)  route 0.240ns (56.318%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDRE                         0.000     0.000 r  Inst_Teclado/keyboard/keycode_reg[5]/C
    SLICE_X4Y60          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  Inst_Teclado/keyboard/keycode_reg[5]/Q
                         net (fo=13, routed)          0.240     0.381    Inst_Teclado/keyboard/keycode[5]
    SLICE_X2Y62          LUT6 (Prop_lut6_I4_O)        0.045     0.426 r  Inst_Teclado/keyboard/FSM_onehot_current_state[3]_i_1/O
                         net (fo=1, routed)           0.000     0.426    Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[4]_1[2]
    SLICE_X2Y62          FDCE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          0.873     2.038    Inst_Teclado/sevenSeg/clk_TEC
    SLICE_X2Y62          FDCE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[3]/C

Slack:                    inf
  Source:                 Inst_Teclado/keyboard/keycode_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.493ns  (logic 0.186ns (37.732%)  route 0.307ns (62.268%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDRE                         0.000     0.000 r  Inst_Teclado/keyboard/keycode_reg[7]/C
    SLICE_X4Y60          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_Teclado/keyboard/keycode_reg[7]/Q
                         net (fo=7, routed)           0.307     0.448    Inst_Teclado/keyboard/keycode[7]
    SLICE_X3Y61          LUT6 (Prop_lut6_I0_O)        0.045     0.493 r  Inst_Teclado/keyboard/FSM_onehot_current_state[4]_i_2/O
                         net (fo=1, routed)           0.000     0.493    Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[4]_1[3]
    SLICE_X3Y61          FDCE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          0.875     2.040    Inst_Teclado/sevenSeg/clk_TEC
    SLICE_X3Y61          FDCE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[4]/C

Slack:                    inf
  Source:                 Inst_Teclado/keyboard/keycode_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.551ns  (logic 0.231ns (41.948%)  route 0.320ns (58.052%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDRE                         0.000     0.000 r  Inst_Teclado/keyboard/keycode_reg[7]/C
    SLICE_X4Y60          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_Teclado/keyboard/keycode_reg[7]/Q
                         net (fo=7, routed)           0.211     0.352    Inst_Teclado/keyboard/keycode[7]
    SLICE_X4Y62          LUT6 (Prop_lut6_I5_O)        0.045     0.397 r  Inst_Teclado/keyboard/FSM_onehot_current_state[1]_i_2/O
                         net (fo=1, routed)           0.109     0.506    Inst_Teclado/keyboard/FSM_onehot_current_state[1]_i_2_n_0
    SLICE_X3Y62          LUT6 (Prop_lut6_I0_O)        0.045     0.551 r  Inst_Teclado/keyboard/FSM_onehot_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.551    Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[4]_1[0]
    SLICE_X3Y62          FDCE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          0.873     2.038    Inst_Teclado/sevenSeg/clk_TEC
    SLICE_X3Y62          FDCE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[1]/C

Slack:                    inf
  Source:                 Inst_Teclado/keyboard/keycode_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.648ns  (logic 0.231ns (35.652%)  route 0.417ns (64.348%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDRE                         0.000     0.000 r  Inst_Teclado/keyboard/keycode_reg[7]/C
    SLICE_X4Y60          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  Inst_Teclado/keyboard/keycode_reg[7]/Q
                         net (fo=7, routed)           0.144     0.285    Inst_Teclado/keyboard/keycode[7]
    SLICE_X4Y60          LUT5 (Prop_lut5_I0_O)        0.045     0.330 r  Inst_Teclado/keyboard/FSM_onehot_current_state[4]_i_7/O
                         net (fo=4, routed)           0.152     0.482    Inst_Teclado/keyboard/FSM_onehot_current_state[4]_i_7_n_0
    SLICE_X3Y61          LUT6 (Prop_lut6_I4_O)        0.045     0.527 r  Inst_Teclado/keyboard/FSM_onehot_current_state[4]_i_1/O
                         net (fo=5, routed)           0.121     0.648    Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[4]_0[0]
    SLICE_X3Y62          FDCE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          0.873     2.038    Inst_Teclado/sevenSeg/clk_TEC
    SLICE_X3Y62          FDCE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[1]/C

Slack:                    inf
  Source:                 Inst_Buttons_Sync/button_output_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_edge/sreg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.694ns  (logic 0.164ns (23.643%)  route 0.530ns (76.357%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE                         0.000     0.000 r  Inst_Buttons_Sync/button_output_reg[2]/C
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Inst_Buttons_Sync/button_output_reg[2]/Q
                         net (fo=8, routed)           0.530     0.694    Inst_edge/D[2]
    SLICE_X1Y68          FDRE                                         r  Inst_edge/sreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          0.868     2.033    Inst_edge/clk_TEC
    SLICE_X1Y68          FDRE                                         r  Inst_edge/sreg_reg[2]/C

Slack:                    inf
  Source:                 Inst_Teclado/keyboard/keycode_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.697ns  (logic 0.186ns (26.695%)  route 0.511ns (73.305%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDRE                         0.000     0.000 r  Inst_Teclado/keyboard/keycode_reg[6]/C
    SLICE_X4Y60          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_Teclado/keyboard/keycode_reg[6]/Q
                         net (fo=16, routed)          0.330     0.471    Inst_Teclado/keyboard/keycode[6]
    SLICE_X4Y63          LUT5 (Prop_lut5_I3_O)        0.045     0.516 r  Inst_Teclado/keyboard/FSM_onehot_current_state[2]_i_1/O
                         net (fo=2, routed)           0.181     0.697    Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[4]_1[1]
    SLICE_X3Y61          FDCE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          0.875     2.040    Inst_Teclado/sevenSeg/clk_TEC
    SLICE_X3Y61          FDCE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[2]/C

Slack:                    inf
  Source:                 Inst_Teclado/keyboard/keycode_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.719ns  (logic 0.231ns (32.107%)  route 0.488ns (67.893%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDRE                         0.000     0.000 r  Inst_Teclado/keyboard/keycode_reg[7]/C
    SLICE_X4Y60          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  Inst_Teclado/keyboard/keycode_reg[7]/Q
                         net (fo=7, routed)           0.144     0.285    Inst_Teclado/keyboard/keycode[7]
    SLICE_X4Y60          LUT5 (Prop_lut5_I0_O)        0.045     0.330 r  Inst_Teclado/keyboard/FSM_onehot_current_state[4]_i_7/O
                         net (fo=4, routed)           0.152     0.482    Inst_Teclado/keyboard/FSM_onehot_current_state[4]_i_7_n_0
    SLICE_X3Y61          LUT6 (Prop_lut6_I4_O)        0.045     0.527 r  Inst_Teclado/keyboard/FSM_onehot_current_state[4]_i_1/O
                         net (fo=5, routed)           0.192     0.719    Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[4]_0[0]
    SLICE_X2Y62          FDCE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          0.873     2.038    Inst_Teclado/sevenSeg/clk_TEC
    SLICE_X2Y62          FDCE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[3]/C

Slack:                    inf
  Source:                 Inst_Teclado/keyboard/keycode_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.732ns  (logic 0.231ns (31.565%)  route 0.501ns (68.435%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDRE                         0.000     0.000 r  Inst_Teclado/keyboard/keycode_reg[7]/C
    SLICE_X4Y60          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  Inst_Teclado/keyboard/keycode_reg[7]/Q
                         net (fo=7, routed)           0.144     0.285    Inst_Teclado/keyboard/keycode[7]
    SLICE_X4Y60          LUT5 (Prop_lut5_I0_O)        0.045     0.330 r  Inst_Teclado/keyboard/FSM_onehot_current_state[4]_i_7/O
                         net (fo=4, routed)           0.152     0.482    Inst_Teclado/keyboard/FSM_onehot_current_state[4]_i_7_n_0
    SLICE_X3Y61          LUT6 (Prop_lut6_I4_O)        0.045     0.527 r  Inst_Teclado/keyboard/FSM_onehot_current_state[4]_i_1/O
                         net (fo=5, routed)           0.204     0.732    Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[4]_0[0]
    SLICE_X3Y61          FDPE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=73, routed)          0.875     2.040    Inst_Teclado/sevenSeg/clk_TEC
    SLICE_X3Y61          FDPE                                         r  Inst_Teclado/sevenSeg/FSM_onehot_current_state_reg[0]/C





