# TCL File Generated by Component Editor 16.0
# Mon Dec 19 14:35:54 CET 2016
# DO NOT MODIFY


# 
# Output_Switcher "Output Switcher" v1.0
#  2016.12.19.14:35:54
# 
# 

# 
# request TCL package from ACDS 16.0
# 
package require -exact qsys 16.0


# 
# module Output_Switcher
# 
set_module_property DESCRIPTION ""
set_module_property NAME Output_Switcher
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME "Output Switcher"
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL Output_Buffer_Driver
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file Output_Buffer_Driver.vhd VHDL PATH ../hdl/Output_Buffer_Driver.vhd TOP_LEVEL_FILE


# 
# parameters
# 
add_parameter TWO_CHANNELS_SAMPLE_WIDTH NATURAL 32
set_parameter_property TWO_CHANNELS_SAMPLE_WIDTH DEFAULT_VALUE 32
set_parameter_property TWO_CHANNELS_SAMPLE_WIDTH DISPLAY_NAME TWO_CHANNELS_SAMPLE_WIDTH
set_parameter_property TWO_CHANNELS_SAMPLE_WIDTH TYPE NATURAL
set_parameter_property TWO_CHANNELS_SAMPLE_WIDTH UNITS None
set_parameter_property TWO_CHANNELS_SAMPLE_WIDTH ALLOWED_RANGES 0:2147483647
set_parameter_property TWO_CHANNELS_SAMPLE_WIDTH HDL_PARAMETER true
add_parameter ONE_CHANNEL_SAMPLE_WIDTH NATURAL 16
set_parameter_property ONE_CHANNEL_SAMPLE_WIDTH DEFAULT_VALUE 16
set_parameter_property ONE_CHANNEL_SAMPLE_WIDTH DISPLAY_NAME ONE_CHANNEL_SAMPLE_WIDTH
set_parameter_property ONE_CHANNEL_SAMPLE_WIDTH TYPE NATURAL
set_parameter_property ONE_CHANNEL_SAMPLE_WIDTH UNITS None
set_parameter_property ONE_CHANNEL_SAMPLE_WIDTH ALLOWED_RANGES 0:2147483647
set_parameter_property ONE_CHANNEL_SAMPLE_WIDTH HDL_PARAMETER true


# 
# display items
# 


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock clockRate 0
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock CMSIS_SVD_VARIABLES ""
set_interface_property clock SVD_ADDRESS_GROUP ""

add_interface_port clock clk clk Input 1


# 
# connection point reset
# 
add_interface reset reset end
set_interface_property reset associatedClock clock
set_interface_property reset synchronousEdges DEASSERT
set_interface_property reset ENABLED true
set_interface_property reset EXPORT_OF ""
set_interface_property reset PORT_NAME_MAP ""
set_interface_property reset CMSIS_SVD_VARIABLES ""
set_interface_property reset SVD_ADDRESS_GROUP ""

add_interface_port reset reset_n reset_n Input 1


# 
# connection point DMA
# 
add_interface DMA avalon start
set_interface_property DMA addressUnits SYMBOLS
set_interface_property DMA associatedClock clock
set_interface_property DMA associatedReset reset
set_interface_property DMA bitsPerSymbol 8
set_interface_property DMA burstOnBurstBoundariesOnly false
set_interface_property DMA burstcountUnits WORDS
set_interface_property DMA doStreamReads false
set_interface_property DMA doStreamWrites false
set_interface_property DMA holdTime 0
set_interface_property DMA linewrapBursts false
set_interface_property DMA maximumPendingReadTransactions 0
set_interface_property DMA maximumPendingWriteTransactions 0
set_interface_property DMA readLatency 0
set_interface_property DMA readWaitTime 1
set_interface_property DMA setupTime 0
set_interface_property DMA timingUnits Cycles
set_interface_property DMA writeWaitTime 0
set_interface_property DMA ENABLED true
set_interface_property DMA EXPORT_OF ""
set_interface_property DMA PORT_NAME_MAP ""
set_interface_property DMA CMSIS_SVD_VARIABLES ""
set_interface_property DMA SVD_ADDRESS_GROUP ""

add_interface_port DMA DMA_Addr address Output 32
add_interface_port DMA DMA_ByteEnable byteenable Output 4
add_interface_port DMA DMA_Read read Output 1
add_interface_port DMA DMA_Data readdata Input two_channels_sample_width
add_interface_port DMA DMA_WaitRequest waitrequest Input 1
add_interface_port DMA DMA_ReadDataValid readdatavalid Input 1


# 
# connection point cfg_avalon
# 
add_interface cfg_avalon avalon end
set_interface_property cfg_avalon addressUnits WORDS
set_interface_property cfg_avalon associatedClock clock
set_interface_property cfg_avalon associatedReset reset
set_interface_property cfg_avalon bitsPerSymbol 8
set_interface_property cfg_avalon burstOnBurstBoundariesOnly false
set_interface_property cfg_avalon burstcountUnits WORDS
set_interface_property cfg_avalon explicitAddressSpan 0
set_interface_property cfg_avalon holdTime 0
set_interface_property cfg_avalon linewrapBursts false
set_interface_property cfg_avalon maximumPendingReadTransactions 0
set_interface_property cfg_avalon maximumPendingWriteTransactions 0
set_interface_property cfg_avalon readLatency 0
set_interface_property cfg_avalon readWaitTime 1
set_interface_property cfg_avalon setupTime 0
set_interface_property cfg_avalon timingUnits Cycles
set_interface_property cfg_avalon writeWaitTime 0
set_interface_property cfg_avalon ENABLED true
set_interface_property cfg_avalon EXPORT_OF ""
set_interface_property cfg_avalon PORT_NAME_MAP ""
set_interface_property cfg_avalon CMSIS_SVD_VARIABLES ""
set_interface_property cfg_avalon SVD_ADDRESS_GROUP ""

add_interface_port cfg_avalon Cfg_Avalon_Address address Input 3
add_interface_port cfg_avalon Cfg_Avalon_Read read Input 1
add_interface_port cfg_avalon Cfg_Avalon_Write write Input 1
add_interface_port cfg_avalon Cfg_Avalon_ReadData readdata Output 32
add_interface_port cfg_avalon Cfg_Avalon_WriteData writedata Input 32
set_interface_assignment cfg_avalon embeddedsw.configuration.isFlash 0
set_interface_assignment cfg_avalon embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment cfg_avalon embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment cfg_avalon embeddedsw.configuration.isPrintableDevice 0


# 
# connection point STSink_In_R
# 
add_interface STSink_In_R avalon_streaming end
set_interface_property STSink_In_R associatedClock clock
set_interface_property STSink_In_R associatedReset reset
set_interface_property STSink_In_R dataBitsPerSymbol 22
set_interface_property STSink_In_R errorDescriptor ""
set_interface_property STSink_In_R firstSymbolInHighOrderBits true
set_interface_property STSink_In_R maxChannel 0
set_interface_property STSink_In_R readyLatency 0
set_interface_property STSink_In_R ENABLED true
set_interface_property STSink_In_R EXPORT_OF ""
set_interface_property STSink_In_R PORT_NAME_MAP ""
set_interface_property STSink_In_R CMSIS_SVD_VARIABLES ""
set_interface_property STSink_In_R SVD_ADDRESS_GROUP ""

add_interface_port STSink_In_R STSink_In_R_Ready ready Output 1
add_interface_port STSink_In_R STSink_In_R_Data data Input 22
add_interface_port STSink_In_R STSink_In_R_Valid valid Input 1


# 
# connection point STSink_In_L
# 
add_interface STSink_In_L avalon_streaming end
set_interface_property STSink_In_L associatedClock clock
set_interface_property STSink_In_L associatedReset reset
set_interface_property STSink_In_L dataBitsPerSymbol 22
set_interface_property STSink_In_L errorDescriptor ""
set_interface_property STSink_In_L firstSymbolInHighOrderBits true
set_interface_property STSink_In_L maxChannel 0
set_interface_property STSink_In_L readyLatency 0
set_interface_property STSink_In_L ENABLED true
set_interface_property STSink_In_L EXPORT_OF ""
set_interface_property STSink_In_L PORT_NAME_MAP ""
set_interface_property STSink_In_L CMSIS_SVD_VARIABLES ""
set_interface_property STSink_In_L SVD_ADDRESS_GROUP ""

add_interface_port STSink_In_L STSink_In_L_Data data Input 22
add_interface_port STSink_In_L STSink_In_L_Ready ready Output 1
add_interface_port STSink_In_L STSink_In_L_Valid valid Input 1


# 
# connection point Out_R_Avalon
# 
add_interface Out_R_Avalon avalon_streaming start
set_interface_property Out_R_Avalon associatedClock clock
set_interface_property Out_R_Avalon associatedReset reset
set_interface_property Out_R_Avalon dataBitsPerSymbol 8
set_interface_property Out_R_Avalon errorDescriptor ""
set_interface_property Out_R_Avalon firstSymbolInHighOrderBits true
set_interface_property Out_R_Avalon maxChannel 0
set_interface_property Out_R_Avalon readyLatency 0
set_interface_property Out_R_Avalon ENABLED true
set_interface_property Out_R_Avalon EXPORT_OF ""
set_interface_property Out_R_Avalon PORT_NAME_MAP ""
set_interface_property Out_R_Avalon CMSIS_SVD_VARIABLES ""
set_interface_property Out_R_Avalon SVD_ADDRESS_GROUP ""

add_interface_port Out_R_Avalon Out_R_Avalon_Data data Output one_channel_sample_width
add_interface_port Out_R_Avalon Out_R_Avalon_Ready ready Input 1
add_interface_port Out_R_Avalon Out_R_Avalon_Valid valid Output 1


# 
# connection point Out_L_Avalon
# 
add_interface Out_L_Avalon avalon_streaming start
set_interface_property Out_L_Avalon associatedClock clock
set_interface_property Out_L_Avalon associatedReset reset
set_interface_property Out_L_Avalon dataBitsPerSymbol 8
set_interface_property Out_L_Avalon errorDescriptor ""
set_interface_property Out_L_Avalon firstSymbolInHighOrderBits true
set_interface_property Out_L_Avalon maxChannel 0
set_interface_property Out_L_Avalon readyLatency 0
set_interface_property Out_L_Avalon ENABLED true
set_interface_property Out_L_Avalon EXPORT_OF ""
set_interface_property Out_L_Avalon PORT_NAME_MAP ""
set_interface_property Out_L_Avalon CMSIS_SVD_VARIABLES ""
set_interface_property Out_L_Avalon SVD_ADDRESS_GROUP ""

add_interface_port Out_L_Avalon Out_L_Avalon_Data data Output one_channel_sample_width
add_interface_port Out_L_Avalon Out_L_Avalon_Ready ready Input 1
add_interface_port Out_L_Avalon Out_L_Avalon_Valid valid Output 1

