// Seed: 1156971191
module module_0 (
    id_1
);
  inout tri id_1;
  assign id_1 = 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd87
) (
    _id_1
);
  inout wire _id_1;
  logic [-1 : id_1] id_2;
  assign id_2 = -1;
  wire id_3;
  localparam id_4 = -1;
  module_0 modCall_1 (id_4);
  assign modCall_1.id_1 = 0;
  wire id_5;
  ;
  logic id_6;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  input wire id_9;
  module_0 modCall_1 (id_6);
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input logic [7:0] id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  always @(negedge -1 or "");
  wire  id_11;
  logic id_12 = id_4[1?-1'b0 :-1] == id_5;
endmodule
