\begin{thebibliography}{100}

\bibitem{bitlevel1}
E~Clarke A~Biere, A~Cimatti and Y~Yhu,
\newblock ``Symbolic model checking without bdds'',
\newblock {\em in} {\em International Conference on Tools and Algorithms for
  the Construction and Analysis of Systems}, p. 193â€“207, 1999.

\bibitem{cegar-journal}
Edmund Clarke, Orna Grumberg, Somesh Jha, Yuan Lu, and Helmut Veith,
\newblock ``Counterexample-guided abstraction refinement for symbolic model
  checking'',
\newblock {\em Journal of the ACM (JACM)}, vol. 50, pp. 752--794, 2003.

\bibitem{bradley2011sat}
Aaron~R Bradley,
\newblock ``Sat-based model checking without unrolling'',
\newblock {\em in} {\em Verification, Model Checking, and Abstract
  Interpretation}, pp. 70--87. Springer, 2011.

\bibitem{jain2005word}
Himanshu Jain, Daniel Kroening, Natasha Sharygina, and Edmund Clarke,
\newblock ``Word level predicate abstraction and refinement for verifying rtl
  verilog'',
\newblock {\em in} {\em Proceedings of the 42nd annual Design Automation
  Conference}, pp. 445--450. ACM, 2005.

\bibitem{mcmillan:cav06}
Kenneth~L McMillan,
\newblock ``Lazy abstraction with interpolants'',
\newblock {\em in} {\em International Conference on Computer Aided
  Verification}, pp. 123--136. Springer, 2006.

\bibitem{mcmillan2010lazy}
Kenneth~L McMillan,
\newblock ``Lazy annotation for program testing and verification'',
\newblock {\em in} {\em International Conference on Computer Aided
  Verification}, pp. 104--118. Springer, 2010.

\bibitem{coudert:iccad90}
O.~Coudert and J.C. Madre,
\newblock ``{A} {U}nified {F}ramework for the {F}ormal {V}erification of
  {S}equential {C}ircuits'',
\newblock {\em in} {\em Proceedings of the IEEE/ACM International Conference on
  Computer-Aided Design}, pp. 126--129, 1990.

\bibitem{coudert1990verification}
Olivier Coudert, Christian Berthet, and Jean~Christophe Madre,
\newblock ``Verification of synchronous sequential machines based on symbolic
  execution'',
\newblock {\em in} {\em Automatic verification methods for finite state
  systems}, pp. 365--373. Springer, 1990.

\bibitem{touati1990implicit}
Herve~J Touati, Hamid Savoj, Bill Lin, Robert~K Brayton, and Alberto
  Sangiovanni-Vincentelli,
\newblock ``Implicit state enumeration of finite state machines using bdds'',
\newblock {\em in} {\em Computer-Aided Design, 1990. ICCAD-90. Digest of
  Technical Papers., 1990 IEEE International Conference on}, pp. 130--133.
  IEEE, 1990.

\bibitem{nicely:FDIV}
Thomas~R. Nicely,
\newblock ``{P}entium {FDIV} {F}law'',
\newblock \url{http://www.trnicely.net/pentbug/pentbug.html}.

\bibitem{theoremproving:91}
Z.~Manna and A.~Pnueli,
\newblock {\em The {T}emporal {L}ogic of {R}eactive and {C}oncurrent
  {S}ystems},
\newblock Springer-Verlag, {F}irst edition, 1991.

\bibitem{modelcheck:99}
E.~Clarke, O.~Grumberg, and D.~Peled,
\newblock {\em The {T}emporal {L}ogic of {R}eactive and {C}oncurrent
  {S}ystems},
\newblock The MIT Press, 1999.

\bibitem{csat}
F.~Lu, L.~Wang, K.~Cheng, and R.~Huang,
\newblock ``{A} {C}ircuit {SAT} {S}olver {W}ith {S}ignal {C}orrelation {G}uided
  {L}earning'',
\newblock {\em in} {\em IEEE Design, Automation and Test in Europe}, pp.
  892--897, 2003.

\bibitem{Avrunin:CAV}
G.~Avrunin,
\newblock ``Symbolic {M}odel {C}hecking using {A}lgebraic {G}eometry'',
\newblock {\em in} {\em Computer Aided Verification Conference}, pp. 26--37,
  1996.

\bibitem{condrat-tacas07}
C.~Condrat and P.~Kalla,
\newblock ``{A} {G}r\"obner {B}asis {A}pproach to {CNF} formulae
  {P}reprocessing'',
\newblock {\em in} {\em International Conference on Tools and Algorithms for
  the Construction and Analysis of Systems}, pp. 618--631, 2007.

\bibitem{gbverify:2007}
Y.~Watanabe and {\it et al},
\newblock ``{A}pplication of {S}ymbolic {C}omputer {A}lgebra to {A}rithmetic
  {C}ircuit {V}erification'',
\newblock {\em in} {\em IEEE International Conference on Computer Design}, pp.
  25--32, October 2007.

\bibitem{gb_book}
W.~W. Adams and P.~Loustaunau,
\newblock {\em {A}n {I}ntroduction to {G}r\"obner {B}ases},
\newblock American Mathematical Society, 1994.

\bibitem{lv:phd}
J.~Lv,
\newblock {\em {S}calable {F}ormal {V}erification of {F}inite {F}ield
  {A}rithmetic {C}ircuits using {C}omputer {A}lgebra {T}echniques},
\newblock PhD thesis, Univ. of Utah, Aug. 2012.

\bibitem{kroening:model}
H.~Jain, D.~Kroening, N.~Sharygina, and E.~Clarke,
\newblock ``{W}ord {L}evel {P}redicate {A}bstraction and {R}efinement
  {T}echniques for {V}erifying {R}tl {V}erilog'',
\newblock {\em in} {\em Design Automation Conf.}, 2005.

\bibitem{WLS}
S.~Horeth and Drechsler,
\newblock ``{F}ormal {V}erification of {W}ord-{L}evel {S}pecifications'',
\newblock {\em in} {\em IEEE Design, Automation and Test in Europe}, pp.
  52--58, 1999.

\bibitem{arditi:bmd}
L.~Arditi,
\newblock ``{*BMD}s can {D}elay the use of {T}heorem {P}roving for {V}erifying
  {A}rithmetic {A}ssembly {I}nstructions'',
\newblock in Srivas, editor, {\em In Proc. Formal methods in CAD}.
  Springer-Verlag, 1996.

\bibitem{lpsat}
Z.~Zeng, P.~Kalla, and M.~J. Ciesielski,
\newblock ``{LPSAT:} {A} {U}nified {A}pproach to {RTL} {S}atisfiability'',
\newblock {\em in} {\em Proc. DATE}, 2001.

\bibitem{boolector}
R.~Brummayer and A.~Biere,
\newblock ``{B}oolector: {A}n {E}fficient {SMT} {S}olver for {B}it-{V}ectors
  and {A}rrays'',
\newblock {\em in} {\em TACAS 09, Volume 5505 of LNCS}. Springer, 2009.

\bibitem{bryant:tacas07}
R.~Brant, D.~Kroening, and {\it et al},
\newblock ``{D}eciding {B}it-{V}ector {A}rithmetic with {A}bstraction'',
\newblock {\em in} {\em Proc. TACAS}, pp. 358--372, 2007.

\bibitem{ms:research}
D.~Babic and M.~Musuvathi,
\newblock ``{M}odular {A}rithmetic {D}ecision {P}rocedure'',
\newblock Technical Report TR-2005-114, Microsoft Research, 2005.

\bibitem{tew:iccad08}
N.~Tew, P.~Kalla, N.~Shekhar, and S.~Gopalakrishnan,
\newblock ``{V}erification of {A}rithmetic {D}atapaths using {P}olynomial
  {F}unction {M}odels and {C}ongruence {S}olving'',
\newblock {\em in} {\em Proc. Intl. Conf. on Computer-Aided Design (ICCAD)},
  pp. 122--128, 2008.

\bibitem{gupta_survey}
A.~Gupta,
\newblock ``{F}ormal {H}ardware {V}erification {M}ethods: {A} {S}urvey'',
\newblock {\em Formal Methods in System Design}, vol. 1, pp. 151--238, 1992.

\bibitem{demicheli:iccad_98}
J.~Smith and G.~DeMicheli,
\newblock ``Polynomial methods for component matching and verification'',
\newblock {\em in} {\em Proceedings of the IEEE/ACM International Conference on
  Computer-Aided Design}, 1998.

\bibitem{demicheli:dac_99}
J.~Smith and G.~DeMicheli,
\newblock ``{P}olynomial {M}ethods for {A}llocating {C}omplex {C}omponents'',
\newblock {\em in} {\em IEEE Design, Automation and Test in Europe}, 1999.

\bibitem{demicheli:tcad_03}
A.~Peymandoust and G.~DeMicheli,
\newblock ``{A}pplication of {S}ymbolic {C}omputer {A}lgebra in {H}igh-{L}evel
  {D}ata-{F}low {S}ynthesis'',
\newblock {\em IEEE Transactions CAD}, vol. 22, pp. 1154--11656, 2003.

\bibitem{vardi-iasted07}
M.~Y. Vardi and Q.~Tran,
\newblock ``{G}roebners {B}ases {C}omputation in {B}oolean {R}ings for
  {S}ymbolic {M}odel {C}hecking'',
\newblock {\em in} {\em IASTED}, 2007.

\bibitem{ff:1997}
R.~Lidl and H.~Niederreiter,
\newblock {\em {F}inite {F}ields},
\newblock Cambridge University Press, 1997.

\bibitem{CEI:stoc-96}
M.~Clegg, J.~Edmonds, and R.~Impagliazzo,
\newblock ``Using the {G}r\"obner {B}asis {A}lgorithm to {F}ind {P}roofs of
  {U}nsatisfiability'',
\newblock {\em in} {\em ACM Symposium on Theory of Computing}, pp. 174--183,
  1996.

\bibitem{coudert2003unified}
Olivier Coudert and Jean~Christophe Madre,
\newblock ``A unified framework for the formal verification of sequential
  circuits'',
\newblock {\em in} {\em The Best of ICCAD}, pp. 39--50. Springer, 2003.

\bibitem{khasidashvili2004theoretical}
Zurab Khasidashvili, Marcelo Skaba, Daher Kaiss, and Ziyad Hanna,
\newblock ``Theoretical framework for compositional sequential hardware
  equivalence verification in presence of design constraints'',
\newblock {\em in} {\em Proceedings of the 2004 IEEE/ACM International
  conference on Computer-aided design}, pp. 58--65. IEEE Computer Society,
  2004.

\bibitem{baumgartner2007scalable}
Jason Baumgartner, Hari Mony, Viresh Paruthi, Robert Kanzelman, and Geert
  Janssen,
\newblock ``Scalable sequential equivalence checking across arbitrary design
  transformations'',
\newblock {\em in} {\em Computer Design, 2006. ICCD 2006. International
  Conference on}, pp. 259--266. IEEE, 2007.

\bibitem{van1998sequential}
CAJ Van~Eijk,
\newblock ``Sequential equivalence checking without state space traversal'',
\newblock {\em in} {\em Design, Automation and Test in Europe, 1998.,
  Proceedings}, pp. 618--623. IEEE, 1998.

\bibitem{stoffel1997record}
Dominik Stoffel and Wolfgang Kunz,
\newblock ``Record \& play: A structural fixed point iteration for sequential
  circuit verification'',
\newblock {\em in} {\em Proceedings of the 1997 IEEE/ACM international
  conference on Computer-aided design}, pp. 394--399. IEEE Computer Society,
  1997.

\bibitem{BRYA86}
R.~E. Bryant,
\newblock ``{G}raph {B}ased {A}lgorithms for {B}oolean {F}unction
  {M}anipulation'',
\newblock {\em IEEE Transactions on Computers}, vol. C-35, pp. 677--691, August
  1986.

\bibitem{okfdd}
R.~Drechsler, A.~Sarabi, M.~Theobald, B.~Becker, and M.A. Perkowski,
\newblock ``{E}fficient {R}epresentation and {M}anipulation of {S}witching
  {F}unctions based on {O}rdered {K}ronecker {F}unctional {D}ecision
  {D}iagrams'',
\newblock {\em in} {\em Design Automation Conference}, pp. 415--419, 1994.

\bibitem{add}
I.~Bahar, E.~A. Frohm, C.~M. Gaona, G.~D. Hachtel, E.~Macii, A.~Pardo, and
  F.~Somenzi,
\newblock ``{A}lgebraic {D}ecision {D}iagrams and their {A}pplications'',
\newblock {\em in} {\em Proceedings of the IEEE/ACM International Conference on
  Computer-Aided Design}, pp. 188--191, Nov. 93.

\bibitem{mtbdd}
E.~M. Clarke, K.~L. McMillan, X.~Zhao, M.~Fujita, and J.~Yang,
\newblock ``{S}pectral {T}ransforms for {L}arge {B}oolean {F}unctions with
  {A}pplications to {T}echnology {M}apping'',
\newblock {\em in} {\em DAC}, pp. 54--60, 93.

\bibitem{hdd}
E.~M. Clarke, M.~Fujita, and X.~Zhao,
\newblock ``{H}ybrid {D}ecision {D}iagrams - {O}vercoming the {L}imitation of
  {MTBDD}s and {BMD}s'',
\newblock {\em in} {\em Proceedings of the IEEE/ACM International Conference on
  Computer-Aided Design}, pp. 159--163, 1995.

\bibitem{evbdd}
Y-T. Lai, M.~Pedram, and S.~B. Vrudhula,
\newblock ``{F}{G}{I}{L}{P}: {A}n {I}{L}{P} {S}olver based on {F}unction
  {G}raphs'',
\newblock {\em in} {\em ICCAD}, pp. 685--689, 93.

\bibitem{minato1993zero}
Shin-ichi Minato,
\newblock ``Zero-suppressed bdds for set manipulation in combinatorial
  problems'',
\newblock {\em in} {\em Design Automation, 1993. 30th Conference on}, pp.
  272--277. IEEE, 1993.

\bibitem{minato1994calculation}
Shin-ichi Minato,
\newblock ``Calculation of unate cube set algebra using zero-suppressed bdds'',
\newblock {\em in} {\em Proceedings of the 31st annual Design Automation
  Conference}, pp. 420--424. ACM, 1994.

\bibitem{bmd}
R.~E. Bryant and Y-A. Chen,
\newblock ``{V}erification of {A}rithmetic {F}unctions with {B}inary {M}oment
  {D}iagrams'',
\newblock {\em in} {\em Proceedings of Design Automation Conference}, pp.
  535--541, 1995.

\bibitem{kbmd}
R.~Dreschler, B.~Becker, and S.~Ruppertz,
\newblock ``{T}he {K*BMD}: {A} {V}erification {D}ata {S}tructure'',
\newblock {\em IEEE Design \& Test of Computers}, vol. 14, pp. 51--59, 1997.

\bibitem{phdd}
Y.~A. Chen and R.~E. Bryant,
\newblock ``{*PHDD}: {A}n {E}fficient {G}raph {R}epresentation for {F}loating
  {P}oint {V}erification'',
\newblock {\em in} {\em Proc. ICCAD}, 1997.

\bibitem{modd}
A.~Jabir and Pradhan D.,
\newblock ``{MODD}: {A} {N}ew {D}ecision {D}iagram and {R}epresentation for
  {M}ultiple {O}utput {B}inary {F}unctions'',
\newblock {\em in} {\em IEEE Design, Automation and Test in Europe}, 2004.

\bibitem{modd_tcomp}
A.~Jabir, D.~Pradhan, T.~Rajaprabhu, and A.~Singh,
\newblock ``A {T}echnique for {R}epresenting {M}ultiple {O}utput {B}inary
  {F}unctions with {A}pplications to {V}erification and {S}imulation'',
\newblock {\em IEEE Transactions on Computers}, vol. 56, pp. 1133--1145, 2007.

\bibitem{ted_tcomp}
M.~Ciesielski, P.~Kalla, and S.~Askar,
\newblock ``{T}aylor {E}xpansion {D}iagrams: {A} {C}anonical {R}epresentation
  for {V}erification of {D}ata-{F}low {D}esigns'',
\newblock {\em IEEE Transactions on Computers}, vol. 55, pp. 1188--1201, 2006.

\bibitem{AIG:2002}
A.~Kuehlmann, V.~Paruthi, F.~Krohm, and M.~K. Ganai,
\newblock ``{R}obust {B}oolean {R}easoning for {E}quivalence {C}hecking and
  {F}unctional {P}roperty {V}erification'',
\newblock {\em IEEE Transactions on Computer-Aided Design of Integrated
  Circuits and Systems}, vol. 21, pp. 1377--1394, Nov. 2006.

\bibitem{alanmi:cec:iccad2006}
A.~Mishchenko, S.~Chatterjee, R.~Brayton, and N.~Een,
\newblock ``Improvements to {C}ombinational {E}quivalence {C}hecking'',
\newblock {\em in} {\em Proc. Intl. Conf. on CAD (ICCAD)}, pp. 836--843, 2006.

\bibitem{mastro:1989}
E.~Mastrovito,
\newblock ``{VLSI} {D}esigns for {M}ultiplication {O}ver {F}inite {F}ields
  {GF($2^m$)}'',
\newblock {\em Lecture Notes in Computer Science}, vol. 357, pp. 297--309,
  1989.

\bibitem{acar:1998}
C.~Koc and T.~Acar,
\newblock ``{M}ontgomery {M}ultiplication in {GF}($2^k$)'',
\newblock {\em Designs, Codes and Cryptography}, vol. 14, pp. 57--69, Apr.
  1998.

\bibitem{Cryptol:fmcad09}
L.~Erk\"ok, M.~Carlsson, and A.~Wick,
\newblock ``{H}ardware/{S}oftware {C}o-verification of {C}ryptographic
  {A}lgorithms using {C}ryptol'',
\newblock {\em in} {\em Proc. Formal Methods in CAD (FMCAD)}, pp. 188--191,
  2009.

\bibitem{ciesielski2014function}
Maciej Ciesielski, Walter Brown, Duo Liu, and Andr{\'e} Rossi,
\newblock ``Function extraction from arithmetic bit-level circuits'',
\newblock {\em in} {\em VLSI (ISVLSI), 2014 IEEE Computer Society Annual
  Symposium on}, pp. 356--361. IEEE, 2014.

\bibitem{rolf:date16}
Amr Sayed-Ahmed, Daniel Gro, Mathias Soeken, Rolf Drechsler, et~al.,
\newblock ``Formal verification of integer multipliers by combining gr\"obner
  basis with logic reduction'',
\newblock {\em in} {\em 2016 Design, Automation \& Test in Europe Conference \&
  Exhibition (DATE)}, pp. 1048--1053. IEEE, 2016.

\bibitem{burch1990sequential}
Jerry~R Burch, Edmund~M Clarke, Kenneth~L McMillan, and David~L Dill,
\newblock ``Sequential circuit verification using symbolic model checking'',
\newblock {\em in} {\em Design Automation Conference, 1990. Proceedings., 27th
  ACM/IEEE}, pp. 46--51. IEEE, 1990.

\bibitem{burch1991representing}
Jerry~R Burch, Edmund~M Clarke, and David~E Long,
\newblock ``Representing circuits more efficiently in symbolic model
  checking'',
\newblock {\em in} {\em Proceedings of the 28th ACM/IEEE Design Automation
  Conference}, pp. 403--407. ACM, 1991.

\bibitem{biere1999symbolic}
Armin Biere, Alessandro Cimatti, Edmund~M Clarke, Masahiro Fujita, and Yunshan
  Zhu,
\newblock ``Symbolic model checking using sat procedures instead of bdds'',
\newblock {\em in} {\em Proceedings of the 36th annual ACM/IEEE Design
  Automation Conference}, pp. 317--320. ACM, 1999.

\bibitem{mcmillan2003interpolation}
Kenneth~L McMillan,
\newblock ``Interpolation and sat-based model checking'',
\newblock {\em in} {\em Computer Aided Verification}, pp. 1--13. Springer,
  2003.

\bibitem{clarke2000counterexample}
Edmund Clarke, Orna Grumberg, Somesh Jha, Yuan Lu, and Helmut Veith,
\newblock ``Counterexample-guided abstraction refinement'',
\newblock {\em in} {\em Computer aided verification}, pp. 154--169. Springer,
  2000.

\bibitem{zhang2005design}
Liang Zhang,
\newblock {\em Design Verification for Sequential Systems at Various
  Abstraction Levels},
\newblock PhD thesis, Citeseer, 2005.

\bibitem{HimanshuDAC2005}
Himanshu Jain, Daniel Kroening, Natasha Sharygina, and Edmund Clarke,
\newblock ``Word level predicate abstraction and refinement for verifying rtl
  verilog'',
\newblock {\em in} {\em Proceedings of the 42nd annual Design Automation
  Conference}, pp. 445--450. ACM, 2005.

\bibitem{bradley2011incremental}
Aaron~R Bradley, Fabio Somenzi, Zyad Hassan, and Yan Zhang,
\newblock ``An incremental approach to model checking progress properties'',
\newblock {\em in} {\em Formal Methods in Computer-Aided Design (FMCAD), 2011},
  pp. 144--153. IEEE, 2011.

\bibitem{BHEL96}
R.~K. Brayton, G.~D. Hachtel, A.~Sangiovanni-Vencentelli, F.~Somenzi, A.~Aziz,
  S-T. Cheng, S.~Edwards, S.~Khatri, Y.~Kukimoto, A.~Pardo, S.~Qadeer,
  R.~Ranjan, S.~Sarwary, G.~Shiple, S.~Swamy, and T.~Villa,
\newblock ``{VIS}: {A} {S}ystem for {V}erification and {S}ynthesis'',
\newblock {\em in} {\em Computer Aided Verification}, 1996.

\bibitem{SMV}
K.~L. McMillan,
\newblock {\em {S}ymbolic {M}odel {C}hecking},
\newblock Kluwer Academic Publishers, 1993.

\bibitem{cvc3}
C.~Barrett and C.~Tinelli,
\newblock ``{CVC3}'',
\newblock {\em in} {\em Computer Aided Verification Conference}, pp. 298--302.
  Springer, July 2007.

\bibitem{z3}
L.~Moura and N.~BjÃ¸rner,
\newblock ``{Z3}: {A}n {E}fficient {SMT} {S}olver.'',
\newblock {\em in} {\em International Conference on Tools and Algorithms for
  the Construction and Analysis of Systems}, vol. 4963. Springer, 2008.

\bibitem{bitvector98}
C.~W. Barlett, D.~L. Dill, and J.~R. Levitt,
\newblock ``{A} {D}ecision {P}rocedure for {b}it-{V}ector {A}rithmetic'',
\newblock {\em in} {\em DAC}, June 1998.

\bibitem{presburger}
H.~Enderton,
\newblock {\em A mathematical introduction to logic},
\newblock Academic Press New York, 1972.

\bibitem{bultan:mixed_verification}
T.~Bultan and et~al,
\newblock ``Verifying systems with integer constraints and boolean predicates:
  a composite approach'',
\newblock {\em in} {\em In Proc. Int'l. Symp. on Software Testing and
  Analysis}, 1998.

\bibitem{devadas:algebraic_manipulation_iccd91}
S.~Devadas, K.~Keutzer, and A.~Krishnakumar,
\newblock ``Design verification and reachability analysis using algebraic
  manipulation'',
\newblock {\em in} {\em Proc. ICCD}, 91.

\bibitem{AST}
Z.~Zhou and W.~Burleson,
\newblock ``{E}quivalence {C}hecking of {D}atapaths {B}ased on {C}anonical
  {A}rithmetic {E}xpressions'',
\newblock {\em in} {\em DAC}, 95.

\bibitem{ddd-csl99}
J.~M{\o}ller, J.~Lichtenberg, H.~R. Andersen, and H.~Hulgaard,
\newblock ``Difference decision diagrams'',
\newblock {\em in} {\em Computer Science Logic}, The IT University of
  Copenhagen, Denmark, Sep. 1999.

\bibitem{ddd-mt-98}
Jesper M{\o}ller and Jakob Lichtenberg,
\newblock ``Dif\-feren\-ce decision dia\-grams'',
\newblock Master's thesis, Department of Information Technology, Technical
  University of Denmark, Building 344, DK-2800 Lyngby, Denmark, Aug. 1998.

\bibitem{interval_dd}
K.~Strehl,
\newblock ``{I}nterval {D}iagrams: {I}ncreasing {E}fficiency of {S}ymbolic
  {R}eal-{T}ime {V}erification'',
\newblock {\em in} {\em Intl. Conf. on Real Time Computing systems and
  Applications}, 1999.

\bibitem{polynomial_sanchez99}
P.~Sanchez and S.~Dey,
\newblock ``{S}imulation-{B}ased {S}ystem-{L}evel {V}erification using
  {P}olynomials'',
\newblock {\em in} {\em High-Level Design Validation \& Test Workshop, HLDVT},
  1999.

\bibitem{Ritter99}
G.~Ritter,
\newblock ``{F}ormal {V}erification of {D}esigns with {C}omplex {C}ontrol by
  {S}ymbolic {S}imulation'',
\newblock in Springer~Verlag LCNS, editor, {\em Advanced Research Working Conf.
  on Correct Hardware Design and Verification Methods (CHARME)}, 1999.

\bibitem{hsat}
F.~Fallah, S.~Devadas, and K.~Keutzer,
\newblock ``{F}unctional {V}ector {G}eneration for {HDL} models using {L}inear
  {P}rogramming and 3-{S}atisfiability'',
\newblock {\em in} {\em Proc. DAC}, '98.

\bibitem{brinkmann:asp-dac}
R.~Brinkmann and R.~Drechsler,
\newblock ``{RTL}-{D}atapath {V}erification using {I}nteger {L}inear
  {P}rogramming'',
\newblock {\em in} {\em Proc. ASP-DAC}, 2002.

\bibitem{Huang:tcad01}
C.-Y. Huang and K.-T. Cheng,
\newblock ``{U}sing {W}ord-{L}evel {ATPG} and {M}odular {A}rithmetic
  {C}onstraint {S}olving {T}echniques for {A}ssertion {P}roperty {C}hecking'',
\newblock {\em IEEE Trans. CAD}, vol. 20, pp. 381--391, 2001.

\bibitem{UF1}
Zaher~S Andraus and Karem~A Sakallah,
\newblock ``Automatic abstraction and verification of verilog models'',
\newblock {\em in} {\em Proceedings of the 41st annual Design Automation
  Conference}, pp. 218--223. ACM, 2004.

\bibitem{UF2}
Zaher~S Andraus, Mark~H Liffiton, and Karem~A Sakallah,
\newblock ``Reveal: A formal verification tool for verilog designs'',
\newblock {\em in} {\em International Conference on Logic for Programming
  Artificial Intelligence and Reasoning}, pp. 343--352. Springer, 2008.

\bibitem{UF3}
Bryan~A Brady, Randal~E Bryant, Sanjit~A Seshia, and John~W O'Leary,
\newblock ``Atlas: automatic term-level abstraction of rtl designs'',
\newblock {\em in} {\em Formal Methods and Models for Codesign (MEMOCODE), 2010
  8th IEEE/ACM International Conference on}, pp. 31--40. IEEE, 2010.

\bibitem{manna:program}
S.~Sankaranarayanan, H.~B. Sipma, and Z.~Manna,
\newblock ``{N}on-linear {L}oop {I}nvariant {G}eneration using {G}robner
  {B}ases'',
\newblock {\em SIGPLAN Not.}, vol. 39, pp. 318--329, 2004.

\bibitem{ibm:blueveri}
A.~Lvov, L.~Lastras-Monta\~{n}o, V.~Paruthi, R.~Shadowen, and A.~El-Zein,
\newblock ``{F}ormal {V}erification of {E}rror {C}orrecting {C}ircuits using
  {C}omputational {A}lgebraic {G}eometry'',
\newblock {\em in} {\em Proc. Formal Methods in Computer-Aided Design (FMCAD)},
  pp. 141--148, 2012.

\bibitem{lv:tcad2013}
J.~Lv, P.~Kalla, and F.~Enescu,
\newblock ``{E}fficient {G}robner {B}asis {R}eductions for {F}ormal
  {V}erification of {G}alois {F}ield {A}rithmetic {C}ircuits'',
\newblock {\em IEEE Transactions CAD}, vol. 32, pp. 1409--1420, Sept. 2013.

\bibitem{pruss:dac14}
T.~Pruss, P.~Kalla, and F.~Enescu,
\newblock ``{E}quivalence {V}erification of {L}arge {G}alois {F}ield
  {A}rithmetic {C}ircuits using {W}ord-{L}evel {A}bstraction via {G}r\"obner
  {B}ases'',
\newblock {\em in} {\em Design Automation Conference}, 2014.

\bibitem{galois_field:mceliece}
Robert~J. McEliece,
\newblock {\em Finite Fields for Computer Scientists and Engineers},
\newblock Kluwer Academic Publishers, 1987.

\bibitem{ftheory:2006}
S.~Roman,
\newblock {\em {F}ield {T}heory},
\newblock Springer, 2006.

\bibitem{PT:1985}
P.~Montgomery,
\newblock ``{M}odular {M}ultiplication {W}ithout {T}rial {D}ivision'',
\newblock {\em Mathematics of Computation}, vol. 44, pp. 519--521, Apr. 1985.

\bibitem{wu:2002}
H.~Wu,
\newblock ``{M}ontgomery {M}ultiplier and {S}quarer for a {C}lass of {F}inite
  {F}ields'',
\newblock {\em IEEE Transactions On Computers}, vol. 51, May 2002.

\bibitem{Knezevic:2008}
M.~Kne\v{z}evi\'{c}, K.~Sakiyama, J.~Fan, and I.~Verbauwhede,
\newblock ``{M}odular {R}eduction in {GF}($2^n$) {W}ithout
  {P}re-{C}omputational {P}hase'',
\newblock {\em in} {\em Proceedings of the International Workshop on Arithmetic
  of Finite Fields}, pp. 77--87, 2008.

\bibitem{normal_book}
Alfred~J Menezes, Ian~F Blake, XuHong Gao, Ronald~C Mullin, Scott~A Vanstone,
  and Tomik Yaghoobian,
\newblock {\em Applications of finite fields}, vol. 199,
\newblock Springer Science \& Business Media, 2013.

\bibitem{gao:phd_normal_basis}
S.~Gao,
\newblock {\em {N}ormal {B}asis over {F}inite {F}ields},
\newblock PhD thesis, University of Waterloo, 1993.

\bibitem{mullinONB}
Ronald~C Mullin, Ivan~M Onyszchuk, Scott~A Vanstone, and Richard~M Wilson,
\newblock ``Optimal normal bases in gf (p n)'',
\newblock {\em Discrete Applied Mathematics}, vol. 22, pp. 149--161, 1989.

\bibitem{MasseyOmura}
Jimmy~K Omura and James~L Massey,
\newblock ``Computational method and apparatus for finite field arithmetic'',
  May~6 1986,
\newblock US Patent 4,587,627.

\bibitem{agnew1991implementation}
Gordon~B. Agnew, Ronald~C. Mullin, IM~Onyszchuk, and Scott~A. Vanstone,
\newblock ``An implementation for a fast public-key cryptosystem'',
\newblock {\em Journal of CRYPTOLOGY}, vol. 3, pp. 63--79, 1991.

\bibitem{RHmulti}
Arash Reyhani-Masoleh and M~Anwar Hasan,
\newblock ``Low complexity word-level sequential normal basis multipliers'',
\newblock {\em Computers, IEEE Transactions on}, vol. 54, pp. 98--110, 2005.

\bibitem{Mastrovito}
Alper Halbutogullari and {\c{C}}etin~K Ko{\c{c}},
\newblock ``Mastrovito multiplier for general irreducible polynomials'',
\newblock {\em IEEE Transactions on Computers}, vol. 49, pp. 503--518, 2000.

\bibitem{ideals:book}
D.~Cox, J.~Little, and D.~O'Shea,
\newblock {\em {I}deals, {V}arieties, and {A}lgorithms: {A}n {I}ntroduction to
  {C}omputational {A}lgebraic {G}eometry and {C}ommutative {A}lgebra},
\newblock Springer, 2007.

\bibitem{pruss:tcad15}
T.~Pruss, P.~Kalla, and F.~Enescu,
\newblock ``{E}fficient {S}ymbolic {C}omputation for {W}ord-{L}evel
  {A}bstraction from {C}ombinational {C}ircuits for {V}erification over
  {G}alois {F}ields'',
\newblock {\em IEEE Transactions on CAD (in review)}, 2016.

\bibitem{buchberger_thesis}
B.~Buchberger,
\newblock {\em {E}in {A}lgorithmus zum {A}uffinden der {B}asiselemente des
  {R}estklassenringes nach einem nulldimensionalen {P}olynomideal},
\newblock PhD thesis, University of Innsbruck, 1965.

\bibitem{dube1986complexity}
T~Dub{\'e}, Bud Mishra, and Chee-Keng Yap,
\newblock ``Complexity of buchbergerãƒ»s algorithm for gr{\"o}bner bases'',
\newblock {\em Extended Abstract, New York University, New York}, 1986.

\bibitem{gao:qe-gf-gb}
S.~Gao, A.~Platzer, and E.~Clarke,
\newblock ``Quantifier {E}limination over {F}inite {F}ields with {G}r\"obner
  {B}ases'',
\newblock {\em in} {\em Intl. Conf. Algebraic Informatics}, 2011.

\bibitem{gao:gf-gb-ms}
S.~Gao,
\newblock ``Counting {Z}eros over {F}inite {F}ields with {G}r\"{o}bner
  {B}ases'',
\newblock Master's thesis, Carnegie Mellon University, 2009.

\bibitem{null:1890}
David Hilbert,
\newblock ``{\"U}ber die {T}heorie der algebraischen {F}ormen'',
\newblock {\em Math. Annalen}, vol. 36, pp. 473--534, 1890.

\bibitem{retiming}
Charles~E Leiserson and James~B Saxe,
\newblock ``Retiming synchronous circuitry'',
\newblock {\em Algorithmica}, vol. 6, pp. 5--35, 1991.

\bibitem{scan}
J-Y Jou and K-T Cheng,
\newblock ``Timing-driven partial scan'',
\newblock {\em in} {\em Computer-Aided Design, 1991. ICCAD-91. Digest of
  Technical Papers., 1991 IEEE International Conference on}, pp. 404--407.
  IEEE, 1991.

\bibitem{mathur2009power}
Anmol Mathur and Qi~Wang,
\newblock ``Power reduction techniques and flows at rtl and system level'',
\newblock {\em in} {\em 2009 22nd International Conference on VLSI Design}, pp.
  28--29. IEEE, 2009.

\bibitem{clockgating}
Jitesh Shinde and SS~Salankar,
\newblock ``Clock gatingâ€”a power optimizing technique for vlsi circuits'',
\newblock {\em in} {\em 2011 Annual IEEE India Conference}, pp. 1--4. IEEE,
  2011.

\bibitem{cho1993redundancy}
Hyunwoo Cho, Gary~D Hachtel, and Fabio Somenzi,
\newblock ``Redundancy identification/removal and test generation for
  sequential circuits using implicit state enumeration'',
\newblock {\em IEEE Transactions on Computer-Aided Design of Integrated
  Circuits and Systems}, vol. 12, pp. 935--945, 1993.

\bibitem{KallaPartialScan}
Priyank Kalla and Maciej Ciesielski,
\newblock ``A comprehensive approach to the partial scan problem using implicit
  state enumeration'',
\newblock {\em Computer-Aided Design of Integrated Circuits and Systems, IEEE
  Transactions on}, vol. 21, pp. 810--826, 2002.

\bibitem{AppleA10}
Alex Wee,
\newblock ``Difference between iphone 7 and iphone 6s in a nutshell'',
\newblock {\em Image}, 2016.

\bibitem{DGPS}
W.~Decker, G.-M. Greuel, G.~Pfister, and H.~Sch{\"o}nemann,
\newblock ``{\sc Singular} {3-1-3} --- {A} computer algebra system for
  polynomial computations'',
\newblock 2011,
\newblock http://www.singular.uni-kl.de.

\bibitem{BLIF}
UC~Berkeley,
\newblock ``Berkeley logic interchange format (blif)'',
\newblock {\em Oct Tools Distribution}, vol. 2, pp. 197--247, 1992.

\bibitem{brayton2010abc}
Robert Brayton and Alan Mishchenko,
\newblock ``Abc: An academic industrial-strength verification tool'',
\newblock {\em in} {\em Computer Aided Verification}, pp. 24--40. Springer,
  2010.

\bibitem{SIS}
Ellen~M Sentovich, Kanwar~Jit Singh, Luciano Lavagno, Cho Moon, Rajeev Murgai,
  Alexander Saldanha, Hamid Savoj, Paul~R Stephan, Robert~K Brayton, and
  Alberto Sangiovanni-Vincentelli,
\newblock ``Sis: A system for sequential circuit synthesis'',
\newblock 1992.

\bibitem{brayton1996vis}
Robert~K Brayton, Gary~D Hachtel, Alberto Sangiovanni-Vincentelli, Fabio
  Somenzi, Adnan Aziz, Szu-Tsung Cheng, Stephen Edwards, Sunil Khatri, Yuji
  Kukimoto, Abelardo Pardo, et~al.,
\newblock ``Vis: A system for verification and synthesis'',
\newblock {\em in} {\em Computer Aided Verification}, pp. 428--432. Springer,
  1996.

\bibitem{TimDAC}
Tim Pruss, Priyank Kalla, and Florian Enescu,
\newblock ``Equivalence verification of large galois field arithmetic circuits
  using word-level abstraction via gr{\"o}bner bases'',
\newblock {\em in} {\em Proceedings of the The 51st Annual Design Automation
  Conference on Design Automation Conference}, pp. 1--6. ACM, 2014.

\bibitem{biere2013lingeling}
Armin Biere,
\newblock ``Lingeling, plingeling and treengeling entering the sat competition
  2013'',
\newblock {\em Proceedings of SAT Competition 2013; Solver and}, p.~51, 2013.

\bibitem{abc}
R.~Brayton and A.~Mishchenko,
\newblock ``{ABC}: {A}n {A}cademic {I}ndustrial-{S}trength {V}erification
  {T}ool'',
\newblock {\em in} {\em Computer Aided Verification}, vol. 6174, pp. 24--40.
  Springer, 2010.

\bibitem{anaICCAD}
Ana Petkovska, David Novo, Alan Mishchenko, and Paolo Ienne,
\newblock ``Constrained interpolation for guided logic synthesis'',
\newblock {\em in} {\em 2014 IEEE/ACM International Conference on
  Computer-Aided Design (ICCAD)}, pp. 462--469. IEEE, 2014.

\bibitem{modelrotation}
Joao Marques-Silva and Ines Lynce,
\newblock ``On improving mus extraction algorithms'',
\newblock {\em in} {\em International Conference on Theory and Applications of
  Satisfiability Testing}, pp. 159--173. Springer, 2011.

\bibitem{belov2011accelerating}
Anton Belov and Joao Marques-Silva,
\newblock ``Accelerating mus extraction with recursive model rotation'',
\newblock {\em in} {\em Formal Methods in Computer-Aided Design (FMCAD), 2011},
  pp. 37--40. IEEE, 2011.

\bibitem{cimatti2007simple}
Alessandro Cimatti, Alberto Griggio, and Roberto Sebastiani,
\newblock ``A simple and flexible way of computing small unsatisfiable cores in
  sat modulo theories'',
\newblock {\em in} {\em International Conference on Theory and Applications of
  Satisfiability Testing}, pp. 334--339. Springer, 2007.

\bibitem{ceiSTOC96}
Matthew Clegg, Jeffery Edmonds, and Russell Impagliazzo,
\newblock ``Using the groebner basis algorithm to find proofs of
  unsatisfiability'',
\newblock {\em in} {\em Proceedings of the twenty-eighth annual ACM symposium
  on Theory of computing}, pp. 174--183. ACM, 1996.

\bibitem{STABLE}
Evgeny Pavlenko, Markus Wedler, Dominik Stoffel, Wolfgang Kunz, Alexander
  Dreyer, Frank Seelisch, and G~Greuel,
\newblock ``Stable: A new qf-bv smt solver for hard verification problems
  combining boolean reasoning with computer algebra'',
\newblock {\em in} {\em Design, Automation \& Test in Europe Conference \&
  Exhibition (DATE), 2011}, pp. 1--6. IEEE, 2011.

\bibitem{BLUEVERI}
Alexey Lvov, Luis~Alfonso Lastras-Montano, Viresh Paruthi, Robert Shadowen, and
  Ali El-Zein,
\newblock ``Formal verification of error correcting circuits using
  computational algebraic geometry'',
\newblock {\em in} {\em Formal Methods in Computer-Aided Design (FMCAD), 2012},
  pp. 141--148. IEEE, 2012.

\bibitem{PolyBoRi}
Michael Brickenstein and Alexander Dreyer,
\newblock ``Polybori: A framework for gr{\"o}bner-basis computations with
  boolean polynomials'',
\newblock {\em Journal of Symbolic Computation}, vol. 44, pp. 1326--1345, 2009.

\bibitem{condratTACAS07}
Christopher Condrat and Priyank Kalla,
\newblock ``A gr{\"o}bner basis approach to cnf-formulae preprocessing'',
\newblock {\em in} {\em Tools and Algorithms for the Construction and Analysis
  of Systems}, pp. 618--631. Springer, 2007.

\bibitem{Zengler2010}
Christoph Zengler and Wolfgang K{\"u}chlin,
\newblock ``Extending clause learning of sat solvers with boolean gr{\"o}bner
  bases'',
\newblock {\em in} {\em Computer Algebra in Scientific Computing}, pp.
  293--302. Springer, 2010.

\bibitem{li2009maxsat}
Chu~Min Li and Felip Manya,
\newblock ``Maxsat, hard and soft constraints.'',
\newblock {\em Handbook of satisfiability}, vol. 185, pp. 613--631, 2009.

\bibitem{lee2008bi}
Ruei-Rung Lee, Jie-Hong~R Jiang, and Wei-Lun Hung,
\newblock ``Bi-decomposing large boolean functions via interpolation and
  satisfiability solving'',
\newblock {\em in} {\em Design Automation Conference, 2008. DAC 2008. 45th
  ACM/IEEE}, pp. 636--641. IEEE, 2008.

\bibitem{cambazard2008reformulating}
Hadrien Cambazard and Barry Oâ€™Sullivan,
\newblock ``Reformulating table constraints using functional dependenciesâ€”an
  application to explanation generation'',
\newblock {\em Constraints}, vol. 13, pp. 385--406, 2008.

\bibitem{kalla:fmcad_tut2015}
Priyank Kalla,
\newblock ``Formal verification of arithmetic datapaths using algebraic
  geometry and symbolic computation'',
\newblock {\em in} {\em Proceedings of the 15th Conference on Formal Methods in
  Computer-Aided Design}, pp. 2--2. FMCAD Inc, 2015.

\bibitem{f4}
J-C. Faug\~{e}re,
\newblock ``{A} {N}ew {E}fficient {A}lgorithm for {C}omputing {G}r\"obner
  {B}ases ({F}$_4$)'',
\newblock {\em Journal of Pure and Applied Algebra}, vol. 139, pp. 61--88, June
  1999.

\bibitem{polybori:2009}
Michael Brickenstein and Alexander Dreyer,
\newblock ``{P}olybori: {A} {F}ramework for {G}r{\"o}bner {B}asis
  {C}omputations with {B}oolean {P}olynomials'',
\newblock {\em Journal of Symbolic Computation}, vol. 44, pp. 1326--1345,
  September 2009.

\bibitem{craig-interpolate}
William Craig,
\newblock ``Linear reasoning. a new form of the herbrand-gentzen theorem'',
\newblock {\em The Journal of Symbolic Logic}, vol. 22, pp. 250--268, 1957.

\bibitem{pudlak:ci}
Pavel Pudl{\'a}k,
\newblock ``Lower bounds for resolution and cutting plane proofs and monotone
  computations'',
\newblock {\em The Journal of Symbolic Logic}, vol. 62, pp. 981--998, 1997.

\bibitem{sankaranarayanan2004non}
Sriram Sankaranarayanan, Henny~B Sipma, and Zohar Manna,
\newblock ``Non-linear loop invariant generation using gr{\"o}bner bases'',
\newblock {\em ACM SIGPLAN Notices}, vol. 39, pp. 318--329, 2004.

\end{thebibliography}
