
*** Running vivado
    with args -log hcode_shell_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source hcode_shell_top.tcl -notrace


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:26 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source hcode_shell_top.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128/hcode_shell.runs/impl_1/.Xil/Vivado-23568-tea02/clk_wiz_0/clk_wiz_0.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128/hcode_shell.runs/impl_1/.Xil/Vivado-23568-tea02/pcie_k7_vivado/pcie_k7_vivado.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128/hcode_shell.runs/impl_1/.Xil/Vivado-23568-tea02/fifo_128x512_1/fifo_128x512.dcp]
INFO: [Project 1-454] Reading design checkpoint '/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128/hcode_shell.runs/impl_1/.Xil/Vivado-23568-tea02/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz'
INFO: [Project 1-454] Reading design checkpoint '/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128/hcode_shell.runs/impl_1/.Xil/Vivado-23568-tea02/fifo_128x512_1/fifo_128x512.dcp' for cell 'xillybus_interface_0/fifo_from_function'
INFO: [Project 1-454] Reading design checkpoint '/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128/hcode_shell.runs/impl_1/.Xil/Vivado-23568-tea02/pcie_k7_vivado/pcie_k7_vivado.dcp' for cell 'xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado'
INFO: [Netlist 29-17] Analyzing 537 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. clk_wiz/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_wiz/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128/hcode_shell.runs/impl_1/.Xil/Vivado-23568-tea02/dcp_2/clk_wiz_0.edf:336]
Parsing XDC File [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128/core/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128/core/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128/core/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128/core/clk_wiz_0/clk_wiz_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128/core/clk_wiz_0/clk_wiz_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2131.125 ; gain = 626.773 ; free physical = 866 ; free virtual = 35045
Finished Parsing XDC File [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128/core/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128/core/pcie_k7_vivado/source/pcie_k7_vivado-PCIE_X1Y0.xdc] for cell 'xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst'
Finished Parsing XDC File [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128/core/pcie_k7_vivado/source/pcie_k7_vivado-PCIE_X1Y0.xdc] for cell 'xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst'
Parsing XDC File [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128/core/fifo_128x512_1/fifo_128x512/fifo_128x512.xdc] for cell 'xillybus_interface_0/fifo_from_function/U0'
Finished Parsing XDC File [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128/core/fifo_128x512_1/fifo_128x512/fifo_128x512.xdc] for cell 'xillybus_interface_0/fifo_from_function/U0'
Parsing XDC File [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128/core/fifo_128x512_1/fifo_128x512/fifo_128x512.xdc] for cell 'xillybus_interface_0/fifo_to_function/U0'
Finished Parsing XDC File [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128/core/fifo_128x512_1/fifo_128x512/fifo_128x512.xdc] for cell 'xillybus_interface_0/fifo_to_function/U0'
Parsing XDC File [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128/constrain/hcode_shell.xdc]
INFO: [Timing 38-2] Deriving generated clocks [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128/constrain/hcode_shell.xdc:4]
WARNING: [Vivado 12-507] No nets matched 'ip_mergesorter_0/channel0_V_V_U/mState_reg[1][0]'. [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128/constrain/hcode_shell.xdc:34]
WARNING: [Vivado 12-507] No nets matched 'ip_mergesorter_0/channel0_V_V_U/mState_reg[1][1]'. [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128/constrain/hcode_shell.xdc:34]
WARNING: [Vivado 12-507] No nets matched 'ip_mergesorter_0/channel0_V_V_U/mState_reg[1][2]'. [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128/constrain/hcode_shell.xdc:34]
WARNING: [Vivado 12-507] No nets matched 'ip_mergesorter_0/channel0_V_V_U/mState_reg[1][3]'. [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128/constrain/hcode_shell.xdc:34]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128/constrain/hcode_shell.xdc:34]
Finished Parsing XDC File [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128/constrain/hcode_shell.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128/hcode_shell.runs/impl_1/.Xil/Vivado-23568-tea02/clk_wiz_0/clk_wiz_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128/hcode_shell.runs/impl_1/.Xil/Vivado-23568-tea02/pcie_k7_vivado/pcie_k7_vivado.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128/hcode_shell.runs/impl_1/.Xil/Vivado-23568-tea02/fifo_128x512_1/fifo_128x512.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128/hcode_shell.runs/impl_1/.Xil/Vivado-23568-tea02/fifo_128x512_1/fifo_128x512.dcp'
Parsing XDC File [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128/core/fifo_128x512_1/fifo_128x512/fifo_128x512_clocks.xdc] for cell 'xillybus_interface_0/fifo_from_function/U0'
Finished Parsing XDC File [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128/core/fifo_128x512_1/fifo_128x512/fifo_128x512_clocks.xdc] for cell 'xillybus_interface_0/fifo_from_function/U0'
Parsing XDC File [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128/core/fifo_128x512_1/fifo_128x512/fifo_128x512_clocks.xdc] for cell 'xillybus_interface_0/fifo_to_function/U0'
Finished Parsing XDC File [/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128/core/fifo_128x512_1/fifo_128x512/fifo_128x512_clocks.xdc] for cell 'xillybus_interface_0/fifo_to_function/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 272 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 16 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 213 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 27 instances

link_design: Time (s): cpu = 00:01:08 ; elapsed = 00:01:08 . Memory (MB): peak = 2150.133 ; gain = 1139.695 ; free physical = 311 ; free virtual = 34482
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2222.164 ; gain = 64.035 ; free physical = 231 ; free virtual = 34403
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 6c3aa420

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 17dbaf198

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2222.164 ; gain = 0.000 ; free physical = 265 ; free virtual = 33999

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 10 inverter(s) to 19 load pin(s).
INFO: [Opt 31-10] Eliminated 3021 cells.
Phase 2 Constant propagation | Checksum: 9fbd4ed5

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2222.164 ; gain = 0.000 ; free physical = 1283 ; free virtual = 35017

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 3023 unconnected nets.
INFO: [Opt 31-11] Eliminated 1606 unconnected cells.
Phase 3 Sweep | Checksum: 136df1c03

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2222.164 ; gain = 0.000 ; free physical = 1199 ; free virtual = 34932

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 15475854a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2222.164 ; gain = 0.000 ; free physical = 1174 ; free virtual = 34891

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2222.164 ; gain = 0.000 ; free physical = 1174 ; free virtual = 34891
Ending Logic Optimization Task | Checksum: 15475854a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2222.164 ; gain = 0.000 ; free physical = 1175 ; free virtual = 34892

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 8 BRAM(s) out of a total of 20 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 8 newly gated: 4 Total Ports: 40
Ending PowerOpt Patch Enables Task | Checksum: 131cb3855

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2518.332 ; gain = 0.000 ; free physical = 806 ; free virtual = 34534
Ending Power Optimization Task | Checksum: 131cb3855

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2518.332 ; gain = 296.168 ; free physical = 760 ; free virtual = 34489
INFO: [Common 17-83] Releasing license: Implementation
38 Infos, 9 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 2518.332 ; gain = 368.199 ; free physical = 760 ; free virtual = 34489
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2518.332 ; gain = 0.000 ; free physical = 1342 ; free virtual = 35077
INFO: [Common 17-1381] The checkpoint '/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128/hcode_shell.runs/impl_1/hcode_shell_top_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128/hcode_shell.runs/impl_1/hcode_shell_top_drc_opted.rpt.
report_drc: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2518.332 ; gain = 0.000 ; free physical = 2358 ; free virtual = 36092
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (CHECK-3) Report rule limit reached - REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10] (net: xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[9][5]) which is driven by a register (xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11] (net: xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[9][6]) which is driven by a register (xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12] (net: xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[9][7]) which is driven by a register (xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13] (net: xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[9][8]) which is driven by a register (xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[9][9]) which is driven by a register (xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5] (net: xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[9][0]) which is driven by a register (xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6] (net: xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[9][1]) which is driven by a register (xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7] (net: xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[9][2]) which is driven by a register (xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8] (net: xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[9][3]) which is driven by a register (xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9] (net: xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[9][4]) which is driven by a register (xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] (net: xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][5]) which is driven by a register (xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11] (net: xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][6]) which is driven by a register (xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12] (net: xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][7]) which is driven by a register (xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13] (net: xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][8]) which is driven by a register (xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14] (net: xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][9]) which is driven by a register (xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5] (net: xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][0]) which is driven by a register (xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6] (net: xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][1]) which is driven by a register (xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7] (net: xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][2]) which is driven by a register (xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8] (net: xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][3]) which is driven by a register (xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9] (net: xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][4]) which is driven by a register (xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_2_ins/Mram_segment_array_0 has an input control pin xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_2_ins/Mram_segment_array_0/ENARDEN (net: xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_2_ins/Mram_segment_array_0_ENARDEN_cooolgate_en_sig_1) which is driven by a register (xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_2_ins/Mram_segment_array_1 has an input control pin xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_2_ins/Mram_segment_array_1/ENARDEN (net: xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_2_ins/Mram_segment_array_1_ENARDEN_cooolgate_en_sig_2) which is driven by a register (xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 23 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2518.332 ; gain = 0.000 ; free physical = 2125 ; free virtual = 35864
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2518.332 ; gain = 0.000 ; free physical = 2012 ; free virtual = 35755

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: efef2a01

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2518.332 ; gain = 0.000 ; free physical = 1723 ; free virtual = 35490

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 174543200

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2518.332 ; gain = 0.000 ; free physical = 2223 ; free virtual = 35991

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 174543200

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2518.332 ; gain = 0.000 ; free physical = 2221 ; free virtual = 35990
Phase 1 Placer Initialization | Checksum: 174543200

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2518.332 ; gain = 0.000 ; free physical = 2192 ; free virtual = 35960

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 24e55dc60

Time (s): cpu = 00:01:20 ; elapsed = 00:00:48 . Memory (MB): peak = 2518.332 ; gain = 0.000 ; free physical = 3108 ; free virtual = 36910

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 24e55dc60

Time (s): cpu = 00:01:20 ; elapsed = 00:00:48 . Memory (MB): peak = 2518.332 ; gain = 0.000 ; free physical = 3142 ; free virtual = 36944

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: d7f176c4

Time (s): cpu = 00:01:29 ; elapsed = 00:00:54 . Memory (MB): peak = 2518.332 ; gain = 0.000 ; free physical = 2937 ; free virtual = 36739

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a7a9148a

Time (s): cpu = 00:01:29 ; elapsed = 00:00:54 . Memory (MB): peak = 2518.332 ; gain = 0.000 ; free physical = 2936 ; free virtual = 36739

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 17250d77d

Time (s): cpu = 00:01:29 ; elapsed = 00:00:54 . Memory (MB): peak = 2518.332 ; gain = 0.000 ; free physical = 2936 ; free virtual = 36738

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 12ccf3aa7

Time (s): cpu = 00:01:31 ; elapsed = 00:00:55 . Memory (MB): peak = 2518.332 ; gain = 0.000 ; free physical = 2917 ; free virtual = 36720

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 2a8f5b04a

Time (s): cpu = 00:01:37 ; elapsed = 00:01:00 . Memory (MB): peak = 2518.332 ; gain = 0.000 ; free physical = 2743 ; free virtual = 36567

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 2344c7b6a

Time (s): cpu = 00:01:37 ; elapsed = 00:01:00 . Memory (MB): peak = 2518.332 ; gain = 0.000 ; free physical = 2711 ; free virtual = 36535

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 2344c7b6a

Time (s): cpu = 00:01:38 ; elapsed = 00:01:01 . Memory (MB): peak = 2518.332 ; gain = 0.000 ; free physical = 2707 ; free virtual = 36531
Phase 3 Detail Placement | Checksum: 2344c7b6a

Time (s): cpu = 00:01:38 ; elapsed = 00:01:01 . Memory (MB): peak = 2518.332 ; gain = 0.000 ; free physical = 2705 ; free virtual = 36529

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.583. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1f7e61a76

Time (s): cpu = 00:01:48 ; elapsed = 00:01:05 . Memory (MB): peak = 2518.332 ; gain = 0.000 ; free physical = 3205 ; free virtual = 37035
Phase 4.1 Post Commit Optimization | Checksum: 1f7e61a76

Time (s): cpu = 00:01:48 ; elapsed = 00:01:05 . Memory (MB): peak = 2518.332 ; gain = 0.000 ; free physical = 3199 ; free virtual = 37029

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1f7e61a76

Time (s): cpu = 00:01:49 ; elapsed = 00:01:06 . Memory (MB): peak = 2518.332 ; gain = 0.000 ; free physical = 3172 ; free virtual = 37002

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1f7e61a76

Time (s): cpu = 00:01:49 ; elapsed = 00:01:06 . Memory (MB): peak = 2518.332 ; gain = 0.000 ; free physical = 3102 ; free virtual = 36931

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 228fa572c

Time (s): cpu = 00:01:49 ; elapsed = 00:01:06 . Memory (MB): peak = 2518.332 ; gain = 0.000 ; free physical = 3104 ; free virtual = 36934
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 228fa572c

Time (s): cpu = 00:01:49 ; elapsed = 00:01:06 . Memory (MB): peak = 2518.332 ; gain = 0.000 ; free physical = 3122 ; free virtual = 36951
Ending Placer Task | Checksum: 161c4f610

Time (s): cpu = 00:01:51 ; elapsed = 00:01:07 . Memory (MB): peak = 2518.332 ; gain = 0.000 ; free physical = 3050 ; free virtual = 36880
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 32 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:59 ; elapsed = 00:01:12 . Memory (MB): peak = 2518.332 ; gain = 0.000 ; free physical = 3070 ; free virtual = 36900
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2518.332 ; gain = 0.000 ; free physical = 2996 ; free virtual = 36846
INFO: [Common 17-1381] The checkpoint '/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128/hcode_shell.runs/impl_1/hcode_shell_top_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2518.332 ; gain = 0.000 ; free physical = 3007 ; free virtual = 36841
report_io: Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2518.332 ; gain = 0.000 ; free physical = 2993 ; free virtual = 36828
report_utilization: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2518.332 ; gain = 0.000 ; free physical = 2928 ; free virtual = 36763
report_control_sets: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2518.332 ; gain = 0.000 ; free physical = 2908 ; free virtual = 36743
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2518.332 ; gain = 0.000 ; free physical = 2841 ; free virtual = 36676

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
Phase 1 Physical Synthesis Initialization | Checksum: 1266aa3d9

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2518.332 ; gain = 0.000 ; free physical = 2289 ; free virtual = 36154
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.500 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
Ending Physical Synthesis Task | Checksum: 1fcb5222d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2518.332 ; gain = 0.000 ; free physical = 2270 ; free virtual = 36135
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 32 Warnings, 1 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2518.332 ; gain = 0.000 ; free physical = 2270 ; free virtual = 36135
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2518.332 ; gain = 0.000 ; free physical = 1930 ; free virtual = 35814
INFO: [Common 17-1381] The checkpoint '/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128/hcode_shell.runs/impl_1/hcode_shell_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 7b99a060 ConstDB: 0 ShapeSum: f25822da RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 11b1c68a6

Time (s): cpu = 00:01:15 ; elapsed = 00:00:43 . Memory (MB): peak = 2661.391 ; gain = 143.059 ; free physical = 945 ; free virtual = 34808

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 11b1c68a6

Time (s): cpu = 00:01:16 ; elapsed = 00:00:44 . Memory (MB): peak = 2661.391 ; gain = 143.059 ; free physical = 898 ; free virtual = 34761

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 11b1c68a6

Time (s): cpu = 00:01:16 ; elapsed = 00:00:44 . Memory (MB): peak = 2661.391 ; gain = 143.059 ; free physical = 901 ; free virtual = 34764

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 11b1c68a6

Time (s): cpu = 00:01:16 ; elapsed = 00:00:44 . Memory (MB): peak = 2661.391 ; gain = 143.059 ; free physical = 863 ; free virtual = 34726
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: cc059e03

Time (s): cpu = 00:01:36 ; elapsed = 00:00:58 . Memory (MB): peak = 2741.277 ; gain = 222.945 ; free physical = 626 ; free virtual = 34470
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.490  | TNS=0.000  | WHS=-0.558 | THS=-1557.528|

Phase 2 Router Initialization | Checksum: 198b81729

Time (s): cpu = 00:01:44 ; elapsed = 00:01:02 . Memory (MB): peak = 2741.277 ; gain = 222.945 ; free physical = 571 ; free virtual = 34411

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: ed39daf6

Time (s): cpu = 00:02:14 ; elapsed = 00:01:12 . Memory (MB): peak = 2741.277 ; gain = 222.945 ; free physical = 445 ; free virtual = 34285

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1064
 Number of Nodes with overlaps = 100
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: c54ed4e7

Time (s): cpu = 00:06:07 ; elapsed = 00:03:13 . Memory (MB): peak = 2741.277 ; gain = 222.945 ; free physical = 288 ; free virtual = 33369
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.197  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: c2a03c63

Time (s): cpu = 00:06:07 ; elapsed = 00:03:13 . Memory (MB): peak = 2741.277 ; gain = 222.945 ; free physical = 293 ; free virtual = 33375
Phase 4 Rip-up And Reroute | Checksum: c2a03c63

Time (s): cpu = 00:06:07 ; elapsed = 00:03:13 . Memory (MB): peak = 2741.277 ; gain = 222.945 ; free physical = 316 ; free virtual = 33397

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: c2a03c63

Time (s): cpu = 00:06:07 ; elapsed = 00:03:14 . Memory (MB): peak = 2741.277 ; gain = 222.945 ; free physical = 276 ; free virtual = 33357

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: c2a03c63

Time (s): cpu = 00:06:07 ; elapsed = 00:03:14 . Memory (MB): peak = 2741.277 ; gain = 222.945 ; free physical = 276 ; free virtual = 33357
Phase 5 Delay and Skew Optimization | Checksum: c2a03c63

Time (s): cpu = 00:06:07 ; elapsed = 00:03:14 . Memory (MB): peak = 2741.277 ; gain = 222.945 ; free physical = 326 ; free virtual = 33407

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 13b686509

Time (s): cpu = 00:06:12 ; elapsed = 00:03:16 . Memory (MB): peak = 2741.277 ; gain = 222.945 ; free physical = 295 ; free virtual = 33376
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.284  | TNS=0.000  | WHS=0.042  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: ac66083f

Time (s): cpu = 00:06:12 ; elapsed = 00:03:16 . Memory (MB): peak = 2741.277 ; gain = 222.945 ; free physical = 295 ; free virtual = 33376
Phase 6 Post Hold Fix | Checksum: ac66083f

Time (s): cpu = 00:06:12 ; elapsed = 00:03:16 . Memory (MB): peak = 2741.277 ; gain = 222.945 ; free physical = 294 ; free virtual = 33376

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.483297 %
  Global Horizontal Routing Utilization  = 0.50144 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: a126b7dc

Time (s): cpu = 00:06:13 ; elapsed = 00:03:16 . Memory (MB): peak = 2741.277 ; gain = 222.945 ; free physical = 292 ; free virtual = 33374

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: a126b7dc

Time (s): cpu = 00:06:13 ; elapsed = 00:03:16 . Memory (MB): peak = 2741.277 ; gain = 222.945 ; free physical = 298 ; free virtual = 33380

Phase 9 Depositing Routes
INFO: [Route 35-467] Router swapped GT pin xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0 to physical pin GTXE2_CHANNEL_X1Y11/GTREFCLK1
INFO: [Route 35-467] Router swapped GT pin xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtx_common.gtxe2_common_i/GTREFCLK0 to physical pin GTXE2_COMMON_X1Y2/GTREFCLK1
INFO: [Route 35-467] Router swapped GT pin xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0 to physical pin GTXE2_CHANNEL_X1Y10/GTREFCLK1
INFO: [Route 35-467] Router swapped GT pin xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0 to physical pin GTXE2_CHANNEL_X1Y9/GTREFCLK1
INFO: [Route 35-467] Router swapped GT pin xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0 to physical pin GTXE2_CHANNEL_X1Y8/GTREFCLK1
INFO: [Route 35-467] Router swapped GT pin xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0 to physical pin GTXE2_CHANNEL_X1Y7/GTSOUTHREFCLK0
INFO: [Route 35-467] Router swapped GT pin xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtx_common.gtxe2_common_i/GTREFCLK0 to physical pin GTXE2_COMMON_X1Y1/GTSOUTHREFCLK0
INFO: [Route 35-467] Router swapped GT pin xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0 to physical pin GTXE2_CHANNEL_X1Y6/GTSOUTHREFCLK0
INFO: [Route 35-467] Router swapped GT pin xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0 to physical pin GTXE2_CHANNEL_X1Y5/GTSOUTHREFCLK0
INFO: [Route 35-467] Router swapped GT pin xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0 to physical pin GTXE2_CHANNEL_X1Y4/GTSOUTHREFCLK0
Phase 9 Depositing Routes | Checksum: 1179d090e

Time (s): cpu = 00:06:15 ; elapsed = 00:03:18 . Memory (MB): peak = 2741.277 ; gain = 222.945 ; free physical = 261 ; free virtual = 33343

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.284  | TNS=0.000  | WHS=0.042  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1179d090e

Time (s): cpu = 00:06:15 ; elapsed = 00:03:18 . Memory (MB): peak = 2741.277 ; gain = 222.945 ; free physical = 243 ; free virtual = 33324
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:06:17 ; elapsed = 00:03:19 . Memory (MB): peak = 2741.277 ; gain = 222.945 ; free physical = 276 ; free virtual = 33357

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 32 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:06:24 ; elapsed = 00:03:22 . Memory (MB): peak = 2741.277 ; gain = 222.945 ; free physical = 276 ; free virtual = 33357
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2741.277 ; gain = 0.000 ; free physical = 274 ; free virtual = 33379
INFO: [Common 17-1381] The checkpoint '/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128/hcode_shell.runs/impl_1/hcode_shell_top_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128/hcode_shell.runs/impl_1/hcode_shell_top_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2773.297 ; gain = 32.020 ; free physical = 305 ; free virtual = 33392
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128/hcode_shell.runs/impl_1/hcode_shell_top_methodology_drc_routed.rpt.
report_methodology: Time (s): cpu = 00:00:24 ; elapsed = 00:00:11 . Memory (MB): peak = 2773.297 ; gain = 0.000 ; free physical = 298 ; free virtual = 33391
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
Command: report_power -file hcode_shell_top_power_routed.rpt -pb hcode_shell_top_power_summary_routed.pb -rpx hcode_shell_top_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
95 Infos, 33 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2789.301 ; gain = 16.004 ; free physical = 244 ; free virtual = 33333
report_clock_utilization: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2789.301 ; gain = 0.000 ; free physical = 265 ; free virtual = 33359
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
100 Infos, 33 Warnings, 1 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2789.301 ; gain = 0.000 ; free physical = 222 ; free virtual = 33340
INFO: [Common 17-1381] The checkpoint '/home/cho/hCODE_dev/hFPGA_z83/shell-vc707-xillybus-ap_fifo128/hcode_shell.runs/impl_1/hcode_shell_top_postroute_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2789.301 ; gain = 0.000 ; free physical = 254 ; free virtual = 33354
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Mar  9 15:43:32 2017...
