
*** Running vivado
    with args -log cam.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source cam.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source cam.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1000.223 ; gain = 116.242
Command: synth_design -top cam -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13544
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'Y', assumed default net type 'wire' [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab04/fixedpoint_mac/fixedpoint_mac.srcs/sources_1/new/cam.v:67]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1822.480 ; gain = 406.871
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cam' [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab04/fixedpoint_mac/fixedpoint_mac.srcs/sources_1/new/cam.v:23]
INFO: [Synth 8-6157] synthesizing module 'c_addsub_0' [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab04/fixedpoint_mac/fixedpoint_mac.runs/synth_1/.Xil/Vivado-15388-DellInspiron/realtime/c_addsub_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'c_addsub_0' (0#1) [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab04/fixedpoint_mac/fixedpoint_mac.runs/synth_1/.Xil/Vivado-15388-DellInspiron/realtime/c_addsub_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'delay_line' [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab04/fixedpoint_mac/fixedpoint_mac.srcs/sources_1/imports/new/delay_line.v:23]
	Parameter N bound to: 12 - type: integer 
	Parameter DELAY bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'register' [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab04/fixedpoint_mac/fixedpoint_mac.srcs/sources_1/imports/new/register.v:23]
	Parameter N bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register' (0#1) [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab04/fixedpoint_mac/fixedpoint_mac.srcs/sources_1/imports/new/register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'delay_line' (0#1) [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab04/fixedpoint_mac/fixedpoint_mac.srcs/sources_1/imports/new/delay_line.v:23]
INFO: [Synth 8-6157] synthesizing module 'mult_gen_0' [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab04/fixedpoint_mac/fixedpoint_mac.runs/synth_1/.Xil/Vivado-15388-DellInspiron/realtime/mult_gen_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mult_gen_0' (0#1) [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab04/fixedpoint_mac/fixedpoint_mac.runs/synth_1/.Xil/Vivado-15388-DellInspiron/realtime/mult_gen_0_stub.v:5]
WARNING: [Synth 8-689] width (1) of port connection 'P' does not match port width (24) of module 'mult_gen_0' [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab04/fixedpoint_mac/fixedpoint_mac.srcs/sources_1/new/cam.v:67]
INFO: [Synth 8-6155] done synthesizing module 'cam' (0#1) [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab04/fixedpoint_mac/fixedpoint_mac.srcs/sources_1/new/cam.v:23]
WARNING: [Synth 8-3848] Net internal_wires[3] in module/entity delay_line does not have driver. [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab04/fixedpoint_mac/fixedpoint_mac.srcs/sources_1/imports/new/delay_line.v:35]
WARNING: [Synth 8-3848] Net outY in module/entity cam does not have driver. [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab04/fixedpoint_mac/fixedpoint_mac.srcs/sources_1/new/cam.v:33]
WARNING: [Synth 8-7129] Port ce in module register is either unconnected or has no load
WARNING: [Synth 8-7129] Port y[11] in module delay_line is either unconnected or has no load
WARNING: [Synth 8-7129] Port y[10] in module delay_line is either unconnected or has no load
WARNING: [Synth 8-7129] Port y[9] in module delay_line is either unconnected or has no load
WARNING: [Synth 8-7129] Port y[8] in module delay_line is either unconnected or has no load
WARNING: [Synth 8-7129] Port y[7] in module delay_line is either unconnected or has no load
WARNING: [Synth 8-7129] Port y[6] in module delay_line is either unconnected or has no load
WARNING: [Synth 8-7129] Port y[5] in module delay_line is either unconnected or has no load
WARNING: [Synth 8-7129] Port y[4] in module delay_line is either unconnected or has no load
WARNING: [Synth 8-7129] Port y[3] in module delay_line is either unconnected or has no load
WARNING: [Synth 8-7129] Port y[2] in module delay_line is either unconnected or has no load
WARNING: [Synth 8-7129] Port y[1] in module delay_line is either unconnected or has no load
WARNING: [Synth 8-7129] Port y[0] in module delay_line is either unconnected or has no load
WARNING: [Synth 8-7129] Port outY[23] in module cam is either unconnected or has no load
WARNING: [Synth 8-7129] Port outY[22] in module cam is either unconnected or has no load
WARNING: [Synth 8-7129] Port outY[21] in module cam is either unconnected or has no load
WARNING: [Synth 8-7129] Port outY[20] in module cam is either unconnected or has no load
WARNING: [Synth 8-7129] Port outY[19] in module cam is either unconnected or has no load
WARNING: [Synth 8-7129] Port outY[18] in module cam is either unconnected or has no load
WARNING: [Synth 8-7129] Port outY[17] in module cam is either unconnected or has no load
WARNING: [Synth 8-7129] Port outY[16] in module cam is either unconnected or has no load
WARNING: [Synth 8-7129] Port outY[15] in module cam is either unconnected or has no load
WARNING: [Synth 8-7129] Port outY[14] in module cam is either unconnected or has no load
WARNING: [Synth 8-7129] Port outY[13] in module cam is either unconnected or has no load
WARNING: [Synth 8-7129] Port outY[12] in module cam is either unconnected or has no load
WARNING: [Synth 8-7129] Port outY[11] in module cam is either unconnected or has no load
WARNING: [Synth 8-7129] Port outY[10] in module cam is either unconnected or has no load
WARNING: [Synth 8-7129] Port outY[9] in module cam is either unconnected or has no load
WARNING: [Synth 8-7129] Port outY[8] in module cam is either unconnected or has no load
WARNING: [Synth 8-7129] Port outY[7] in module cam is either unconnected or has no load
WARNING: [Synth 8-7129] Port outY[6] in module cam is either unconnected or has no load
WARNING: [Synth 8-7129] Port outY[5] in module cam is either unconnected or has no load
WARNING: [Synth 8-7129] Port outY[4] in module cam is either unconnected or has no load
WARNING: [Synth 8-7129] Port outY[3] in module cam is either unconnected or has no load
WARNING: [Synth 8-7129] Port outY[2] in module cam is either unconnected or has no load
WARNING: [Synth 8-7129] Port outY[1] in module cam is either unconnected or has no load
WARNING: [Synth 8-7129] Port outY[0] in module cam is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1911.711 ; gain = 496.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1911.711 ; gain = 496.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1911.711 ; gain = 496.102
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1911.711 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab04/fixedpoint_mac/fixedpoint_mac.gen/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'summ'
Finished Parsing XDC File [c:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab04/fixedpoint_mac/fixedpoint_mac.gen/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'summ'
Parsing XDC File [c:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab04/fixedpoint_mac/fixedpoint_mac.gen/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'multt'
Finished Parsing XDC File [c:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab04/fixedpoint_mac/fixedpoint_mac.gen/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'multt'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1957.906 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1957.906 ; gain = 0.000
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 1957.906 ; gain = 542.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 1957.906 ; gain = 542.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for summ. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for multt. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 1957.906 ; gain = 542.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 1957.906 ; gain = 542.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port outY[23] in module cam is either unconnected or has no load
WARNING: [Synth 8-7129] Port outY[22] in module cam is either unconnected or has no load
WARNING: [Synth 8-7129] Port outY[21] in module cam is either unconnected or has no load
WARNING: [Synth 8-7129] Port outY[20] in module cam is either unconnected or has no load
WARNING: [Synth 8-7129] Port outY[19] in module cam is either unconnected or has no load
WARNING: [Synth 8-7129] Port outY[18] in module cam is either unconnected or has no load
WARNING: [Synth 8-7129] Port outY[17] in module cam is either unconnected or has no load
WARNING: [Synth 8-7129] Port outY[16] in module cam is either unconnected or has no load
WARNING: [Synth 8-7129] Port outY[15] in module cam is either unconnected or has no load
WARNING: [Synth 8-7129] Port outY[14] in module cam is either unconnected or has no load
WARNING: [Synth 8-7129] Port outY[13] in module cam is either unconnected or has no load
WARNING: [Synth 8-7129] Port outY[12] in module cam is either unconnected or has no load
WARNING: [Synth 8-7129] Port outY[11] in module cam is either unconnected or has no load
WARNING: [Synth 8-7129] Port outY[10] in module cam is either unconnected or has no load
WARNING: [Synth 8-7129] Port outY[9] in module cam is either unconnected or has no load
WARNING: [Synth 8-7129] Port outY[8] in module cam is either unconnected or has no load
WARNING: [Synth 8-7129] Port outY[7] in module cam is either unconnected or has no load
WARNING: [Synth 8-7129] Port outY[6] in module cam is either unconnected or has no load
WARNING: [Synth 8-7129] Port outY[5] in module cam is either unconnected or has no load
WARNING: [Synth 8-7129] Port outY[4] in module cam is either unconnected or has no load
WARNING: [Synth 8-7129] Port outY[3] in module cam is either unconnected or has no load
WARNING: [Synth 8-7129] Port outY[2] in module cam is either unconnected or has no load
WARNING: [Synth 8-7129] Port outY[1] in module cam is either unconnected or has no load
WARNING: [Synth 8-7129] Port outY[0] in module cam is either unconnected or has no load
WARNING: [Synth 8-7129] Port inC[11] in module cam is either unconnected or has no load
WARNING: [Synth 8-7129] Port inC[10] in module cam is either unconnected or has no load
WARNING: [Synth 8-7129] Port inC[9] in module cam is either unconnected or has no load
WARNING: [Synth 8-7129] Port inC[8] in module cam is either unconnected or has no load
WARNING: [Synth 8-7129] Port inC[7] in module cam is either unconnected or has no load
WARNING: [Synth 8-7129] Port inC[6] in module cam is either unconnected or has no load
WARNING: [Synth 8-7129] Port inC[5] in module cam is either unconnected or has no load
WARNING: [Synth 8-7129] Port inC[4] in module cam is either unconnected or has no load
WARNING: [Synth 8-7129] Port inC[3] in module cam is either unconnected or has no load
WARNING: [Synth 8-7129] Port inC[2] in module cam is either unconnected or has no load
WARNING: [Synth 8-7129] Port inC[1] in module cam is either unconnected or has no load
WARNING: [Synth 8-7129] Port inC[0] in module cam is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 1957.906 ; gain = 542.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:30 . Memory (MB): peak = 1957.906 ; gain = 542.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:30 . Memory (MB): peak = 1957.906 ; gain = 542.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:30 . Memory (MB): peak = 1957.906 ; gain = 542.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:37 . Memory (MB): peak = 1957.906 ; gain = 542.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:37 . Memory (MB): peak = 1957.906 ; gain = 542.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:37 . Memory (MB): peak = 1957.906 ; gain = 542.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:37 . Memory (MB): peak = 1957.906 ; gain = 542.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:37 . Memory (MB): peak = 1957.906 ; gain = 542.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:37 . Memory (MB): peak = 1957.906 ; gain = 542.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |c_addsub_0    |         1|
|2     |mult_gen_0    |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |c_addsub |     1|
|2     |mult_gen |     1|
|3     |IBUF     |    26|
|4     |OBUFT    |    24|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:37 . Memory (MB): peak = 1957.906 ; gain = 542.297
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 37 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:35 . Memory (MB): peak = 1957.906 ; gain = 496.102
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:37 . Memory (MB): peak = 1957.906 ; gain = 542.297
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1957.906 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1957.906 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 99387a27
INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 77 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:52 . Memory (MB): peak = 1957.906 ; gain = 917.492
INFO: [Common 17-1381] The checkpoint 'C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab04/fixedpoint_mac/fixedpoint_mac.runs/synth_1/cam.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file cam_utilization_synth.rpt -pb cam_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar 20 17:43:23 2024...
