<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="ual.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Test_ual_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Test_ual_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Test_ual_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Test_ual_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="ual.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ual.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ual.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ual.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ual.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="ual.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ual.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="ual.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="ual.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="ual.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ual.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="ual.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ual.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ual.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="ual.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="ual.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="ual.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="ual.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ual.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ual_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="ual_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ual_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ual_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ual_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="ual_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ual_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ual_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="ual_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="ual_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ual_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ual_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="ual_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="ual_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ual_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1618480115" xil_pn:name="TRANEXT_compLibraries_FPGA" xil_pn:prop_ck="-3594876569575637225" xil_pn:start_ts="1618480115">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1618479094" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1618479094">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1618481289" xil_pn:in_ck="1739059966663264451" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1618481289">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Test_ual.vhd"/>
      <outfile xil_pn:name="ual.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1618479955" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-1113783097341809481" xil_pn:start_ts="1618479955">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1618479955" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-1696647211264159947" xil_pn:start_ts="1618479955">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1618479094" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="5516588761688130674" xil_pn:start_ts="1618479094">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1620114011" xil_pn:in_ck="1739059966663264451" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1620114011">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Test_ual.vhd"/>
      <outfile xil_pn:name="ual.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1620114013" xil_pn:in_ck="1739059966663264451" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-6914418877674792498" xil_pn:start_ts="1620114011">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Test_ual_beh.prj"/>
      <outfile xil_pn:name="Test_ual_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1620114013" xil_pn:in_ck="1121294736363950352" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-4402646049062743877" xil_pn:start_ts="1620114013">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Test_ual_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1618478517" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1618478517">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1618478517" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-275308486204288701" xil_pn:start_ts="1618478517">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1618478517" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="5516588761688130674" xil_pn:start_ts="1618478517">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1618478517" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1618478517">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1618478517" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="2505105789983708549" xil_pn:start_ts="1618478517">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1618478517" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1618478517">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1618478517" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-2801599551470719812" xil_pn:start_ts="1618478517">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1618480862" xil_pn:in_ck="155027750098" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="736859122524786955" xil_pn:start_ts="1618480855">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="ual.lso"/>
      <outfile xil_pn:name="ual.ngc"/>
      <outfile xil_pn:name="ual.ngr"/>
      <outfile xil_pn:name="ual.prj"/>
      <outfile xil_pn:name="ual.stx"/>
      <outfile xil_pn:name="ual.syr"/>
      <outfile xil_pn:name="ual.xst"/>
      <outfile xil_pn:name="ual_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1618478521" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="1288080085788764698" xil_pn:start_ts="1618478521">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1618480865" xil_pn:in_ck="155027741352" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-4657406565064531491" xil_pn:start_ts="1618480862">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="ual.bld"/>
      <outfile xil_pn:name="ual.ngd"/>
      <outfile xil_pn:name="ual_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1618480872" xil_pn:in_ck="155027741353" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1463976855095865663" xil_pn:start_ts="1618480865">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="ual.pcf"/>
      <outfile xil_pn:name="ual_map.map"/>
      <outfile xil_pn:name="ual_map.mrp"/>
      <outfile xil_pn:name="ual_map.ncd"/>
      <outfile xil_pn:name="ual_map.ngm"/>
      <outfile xil_pn:name="ual_map.xrpt"/>
      <outfile xil_pn:name="ual_summary.xml"/>
      <outfile xil_pn:name="ual_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1618480879" xil_pn:in_ck="183852740846523970" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1178055513630676559" xil_pn:start_ts="1618480872">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="ual.ncd"/>
      <outfile xil_pn:name="ual.pad"/>
      <outfile xil_pn:name="ual.par"/>
      <outfile xil_pn:name="ual.ptwx"/>
      <outfile xil_pn:name="ual.unroutes"/>
      <outfile xil_pn:name="ual.xpi"/>
      <outfile xil_pn:name="ual_pad.csv"/>
      <outfile xil_pn:name="ual_pad.txt"/>
      <outfile xil_pn:name="ual_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1618480879" xil_pn:in_ck="155027741221" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1618480876">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="ual.twr"/>
      <outfile xil_pn:name="ual.twx"/>
    </transform>
  </transforms>

</generated_project>
