/// Auto-generated register definitions for USBCTRL_REGS
/// Device: RP2040
/// Vendor: Raspberry Pi
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::raspberrypi::rp2040::rp2040::usbctrl_regs {

// ============================================================================
// USBCTRL_REGS - USB FS/LS controller device registers
// Base Address: 0x50110000
// ============================================================================

/// USBCTRL_REGS Register Structure
struct USBCTRL_REGS_Registers {

    /// Device address and endpoint control
    /// Offset: 0x0000
    /// Reset value: 0x00000000
    volatile uint32_t ADDR_ENDP;

    /// Interrupt endpoint 1. Only valid for HOST mode.
    /// Offset: 0x0004
    /// Reset value: 0x00000000
    volatile uint32_t ADDR_ENDP1;

    /// Interrupt endpoint 2. Only valid for HOST mode.
    /// Offset: 0x0008
    /// Reset value: 0x00000000
    volatile uint32_t ADDR_ENDP2;

    /// Interrupt endpoint 3. Only valid for HOST mode.
    /// Offset: 0x000C
    /// Reset value: 0x00000000
    volatile uint32_t ADDR_ENDP3;

    /// Interrupt endpoint 4. Only valid for HOST mode.
    /// Offset: 0x0010
    /// Reset value: 0x00000000
    volatile uint32_t ADDR_ENDP4;

    /// Interrupt endpoint 5. Only valid for HOST mode.
    /// Offset: 0x0014
    /// Reset value: 0x00000000
    volatile uint32_t ADDR_ENDP5;

    /// Interrupt endpoint 6. Only valid for HOST mode.
    /// Offset: 0x0018
    /// Reset value: 0x00000000
    volatile uint32_t ADDR_ENDP6;

    /// Interrupt endpoint 7. Only valid for HOST mode.
    /// Offset: 0x001C
    /// Reset value: 0x00000000
    volatile uint32_t ADDR_ENDP7;

    /// Interrupt endpoint 8. Only valid for HOST mode.
    /// Offset: 0x0020
    /// Reset value: 0x00000000
    volatile uint32_t ADDR_ENDP8;

    /// Interrupt endpoint 9. Only valid for HOST mode.
    /// Offset: 0x0024
    /// Reset value: 0x00000000
    volatile uint32_t ADDR_ENDP9;

    /// Interrupt endpoint 10. Only valid for HOST mode.
    /// Offset: 0x0028
    /// Reset value: 0x00000000
    volatile uint32_t ADDR_ENDP10;

    /// Interrupt endpoint 11. Only valid for HOST mode.
    /// Offset: 0x002C
    /// Reset value: 0x00000000
    volatile uint32_t ADDR_ENDP11;

    /// Interrupt endpoint 12. Only valid for HOST mode.
    /// Offset: 0x0030
    /// Reset value: 0x00000000
    volatile uint32_t ADDR_ENDP12;

    /// Interrupt endpoint 13. Only valid for HOST mode.
    /// Offset: 0x0034
    /// Reset value: 0x00000000
    volatile uint32_t ADDR_ENDP13;

    /// Interrupt endpoint 14. Only valid for HOST mode.
    /// Offset: 0x0038
    /// Reset value: 0x00000000
    volatile uint32_t ADDR_ENDP14;

    /// Interrupt endpoint 15. Only valid for HOST mode.
    /// Offset: 0x003C
    /// Reset value: 0x00000000
    volatile uint32_t ADDR_ENDP15;

    /// Main control register
    /// Offset: 0x0040
    /// Reset value: 0x00000000
    volatile uint32_t MAIN_CTRL;

    /// Set the SOF (Start of Frame) frame number in the host controller. The SOF packet is sent every 1ms and the host will increment the frame number by 1 each time.
    /// Offset: 0x0044
    /// Reset value: 0x00000000
    volatile uint32_t SOF_WR;

    /// Read the last SOF (Start of Frame) frame number seen. In device mode the last SOF received from the host. In host mode the last SOF sent by the host.
    /// Offset: 0x0048
    /// Reset value: 0x00000000
    volatile uint32_t SOF_RD;

    /// SIE control register
    /// Offset: 0x004C
    /// Reset value: 0x00000000
    volatile uint32_t SIE_CTRL;

    /// SIE status register
    /// Offset: 0x0050
    /// Reset value: 0x00000000
    volatile uint32_t SIE_STATUS;

    /// interrupt endpoint control register
    /// Offset: 0x0054
    /// Reset value: 0x00000000
    volatile uint32_t INT_EP_CTRL;

    /// Buffer status register. A bit set here indicates that a buffer has completed on the endpoint (if the buffer interrupt is enabled). It is possible for 2 buffers to be completed, so clearing the buffer status bit may instantly re set it on the next clock cycle.
    /// Offset: 0x0058
    /// Reset value: 0x00000000
    volatile uint32_t BUFF_STATUS;

    /// Which of the double buffers should be handled. Only valid if using an interrupt per buffer (i.e. not per 2 buffers). Not valid for host interrupt endpoint polling because they are only single buffered.
    /// Offset: 0x005C
    /// Reset value: 0x00000000
    volatile uint32_t BUFF_CPU_SHOULD_HANDLE;

    /// Device only: Can be set to ignore the buffer control register for this endpoint in case you would like to revoke a buffer. A NAK will be sent for every access to the endpoint until this bit is cleared. A corresponding bit in `EP_ABORT_DONE` is set when it is safe to modify the buffer control register.
    /// Offset: 0x0060
    /// Reset value: 0x00000000
    volatile uint32_t EP_ABORT;

    /// Device only: Used in conjunction with `EP_ABORT`. Set once an endpoint is idle so the programmer knows it is safe to modify the buffer control register.
    /// Offset: 0x0064
    /// Reset value: 0x00000000
    volatile uint32_t EP_ABORT_DONE;

    /// Device: this bit must be set in conjunction with the `STALL` bit in the buffer control register to send a STALL on EP0. The device controller clears these bits when a SETUP packet is received because the USB spec requires that a STALL condition is cleared when a SETUP packet is received.
    /// Offset: 0x0068
    /// Reset value: 0x00000000
    volatile uint32_t EP_STALL_ARM;

    /// Used by the host controller. Sets the wait time in microseconds before trying again if the device replies with a NAK.
    /// Offset: 0x006C
    /// Reset value: 0x00100010
    volatile uint32_t NAK_POLL;

    /// Device: bits are set when the `IRQ_ON_NAK` or `IRQ_ON_STALL` bits are set. For EP0 this comes from `SIE_CTRL`. For all other endpoints it comes from the endpoint control register.
    /// Offset: 0x0070
    /// Reset value: 0x00000000
    volatile uint32_t EP_STATUS_STALL_NAK;

    /// Where to connect the USB controller. Should be to_phy by default.
    /// Offset: 0x0074
    /// Reset value: 0x00000000
    volatile uint32_t USB_MUXING;

    /// Overrides for the power signals in the event that the VBUS signals are not hooked up to GPIO. Set the value of the override and then the override enable to switch over to the override value.
    /// Offset: 0x0078
    /// Reset value: 0x00000000
    volatile uint32_t USB_PWR;

    /// This register allows for direct control of the USB phy. Use in conjunction with usbphy_direct_override register to enable each override bit.
    /// Offset: 0x007C
    /// Reset value: 0x00000000
    volatile uint32_t USBPHY_DIRECT;

    /// Override enable for each control in usbphy_direct
    /// Offset: 0x0080
    /// Reset value: 0x00000000
    volatile uint32_t USBPHY_DIRECT_OVERRIDE;

    /// Used to adjust trim values of USB phy pull down resistors.
    /// Offset: 0x0084
    /// Reset value: 0x00001F1F
    volatile uint32_t USBPHY_TRIM;
    uint8_t RESERVED_0088[4]; ///< Reserved

    /// Raw Interrupts
    /// Offset: 0x008C
    /// Reset value: 0x00000000
    volatile uint32_t INTR;

    /// Interrupt Enable
    /// Offset: 0x0090
    /// Reset value: 0x00000000
    volatile uint32_t INTE;

    /// Interrupt Force
    /// Offset: 0x0094
    /// Reset value: 0x00000000
    volatile uint32_t INTF;

    /// Interrupt status after masking & forcing
    /// Offset: 0x0098
    /// Reset value: 0x00000000
    volatile uint32_t INTS;
};

static_assert(sizeof(USBCTRL_REGS_Registers) >= 156, "USBCTRL_REGS_Registers size mismatch");

/// USBCTRL_REGS peripheral instance
constexpr USBCTRL_REGS_Registers* USBCTRL_REGS = 
    reinterpret_cast<USBCTRL_REGS_Registers*>(0x50110000);

}  // namespace alloy::hal::raspberrypi::rp2040::rp2040::usbctrl_regs
