{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 07 10:57:35 2013 " "Info: Processing started: Tue May 07 10:57:35 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Design3_Gudmundsson -c Design3_Gudmundsson " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Design3_Gudmundsson -c Design3_Gudmundsson" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES_NOT_SUPPORTED" "" "Warning: Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" {  } {  } 0 0 "Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "Design3_Gudmundsson.bdf" "" { Schematic "Z:/Engn1040/Design3/Design3_Gudmundsson.bdf" { { 272 -112 56 288 "CLK" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "CLK_GEN:inst1\|CLK_1HZ_BFR " "Info: Detected ripple clock \"CLK_GEN:inst1\|CLK_1HZ_BFR\" as buffer" {  } { { "CLK_GEN.vhd" "" { Text "Z:/Engn1040/Design3/CLK_GEN.vhd" 33 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_GEN:inst1\|CLK_1HZ_BFR" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register CLK_GEN:inst1\|CLK_1HZ_CNT_BFR\[0\] register CLK_GEN:inst1\|CLK_1HZ_CNT_BFR\[22\] 76.92 MHz 13.0 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 76.92 MHz between source register \"CLK_GEN:inst1\|CLK_1HZ_CNT_BFR\[0\]\" and destination register \"CLK_GEN:inst1\|CLK_1HZ_CNT_BFR\[22\]\" (period= 13.0 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.000 ns + Longest register register " "Info: + Longest register to register delay is 9.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLK_GEN:inst1\|CLK_1HZ_CNT_BFR\[0\] 1 REG LC22 35 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC22; Fanout = 35; REG Node = 'CLK_GEN:inst1\|CLK_1HZ_CNT_BFR\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_GEN:inst1|CLK_1HZ_CNT_BFR[0] } "NODE_NAME" } } { "CLK_GEN.vhd" "" { Text "Z:/Engn1040/Design3/CLK_GEN.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(4.000 ns) 5.000 ns CLK_GEN:inst1\|lpm_add_sub:Add0\|addcore:adder\[2\]\|a_csnbuffer:result_node\|sout_node\[6\]~53 2 COMB LC16 1 " "Info: 2: + IC(1.000 ns) + CELL(4.000 ns) = 5.000 ns; Loc. = LC16; Fanout = 1; COMB Node = 'CLK_GEN:inst1\|lpm_add_sub:Add0\|addcore:adder\[2\]\|a_csnbuffer:result_node\|sout_node\[6\]~53'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { CLK_GEN:inst1|CLK_1HZ_CNT_BFR[0] CLK_GEN:inst1|lpm_add_sub:Add0|addcore:adder[2]|a_csnbuffer:result_node|sout_node[6]~53 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/a_csnbuffer.tdf" 42 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(3.000 ns) 9.000 ns CLK_GEN:inst1\|CLK_1HZ_CNT_BFR\[22\] 3 REG LC15 12 " "Info: 3: + IC(1.000 ns) + CELL(3.000 ns) = 9.000 ns; Loc. = LC15; Fanout = 12; REG Node = 'CLK_GEN:inst1\|CLK_1HZ_CNT_BFR\[22\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { CLK_GEN:inst1|lpm_add_sub:Add0|addcore:adder[2]|a_csnbuffer:result_node|sout_node[6]~53 CLK_GEN:inst1|CLK_1HZ_CNT_BFR[22] } "NODE_NAME" } } { "CLK_GEN.vhd" "" { Text "Z:/Engn1040/Design3/CLK_GEN.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.000 ns ( 77.78 % ) " "Info: Total cell delay = 7.000 ns ( 77.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 22.22 % ) " "Info: Total interconnect delay = 2.000 ns ( 22.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { CLK_GEN:inst1|CLK_1HZ_CNT_BFR[0] CLK_GEN:inst1|lpm_add_sub:Add0|addcore:adder[2]|a_csnbuffer:result_node|sout_node[6]~53 CLK_GEN:inst1|CLK_1HZ_CNT_BFR[22] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.000 ns" { CLK_GEN:inst1|CLK_1HZ_CNT_BFR[0] {} CLK_GEN:inst1|lpm_add_sub:Add0|addcore:adder[2]|a_csnbuffer:result_node|sout_node[6]~53 {} CLK_GEN:inst1|CLK_1HZ_CNT_BFR[22] {} } { 0.000ns 1.000ns 1.000ns } { 0.000ns 4.000ns 3.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 1.500 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 1.500 ns CLK 1 CLK PIN_83 25 " "Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = PIN_83; Fanout = 25; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Design3_Gudmundsson.bdf" "" { Schematic "Z:/Engn1040/Design3/Design3_Gudmundsson.bdf" { { 272 -112 56 288 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.500 ns CLK_GEN:inst1\|CLK_1HZ_CNT_BFR\[22\] 2 REG LC15 12 " "Info: 2: + IC(0.000 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC15; Fanout = 12; REG Node = 'CLK_GEN:inst1\|CLK_1HZ_CNT_BFR\[22\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { CLK CLK_GEN:inst1|CLK_1HZ_CNT_BFR[22] } "NODE_NAME" } } { "CLK_GEN.vhd" "" { Text "Z:/Engn1040/Design3/CLK_GEN.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.500 ns ( 100.00 % ) " "Info: Total cell delay = 1.500 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { CLK CLK_GEN:inst1|CLK_1HZ_CNT_BFR[22] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { CLK {} CLK~out {} CLK_GEN:inst1|CLK_1HZ_CNT_BFR[22] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.500ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 1.500 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 1.500 ns CLK 1 CLK PIN_83 25 " "Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = PIN_83; Fanout = 25; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Design3_Gudmundsson.bdf" "" { Schematic "Z:/Engn1040/Design3/Design3_Gudmundsson.bdf" { { 272 -112 56 288 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.500 ns CLK_GEN:inst1\|CLK_1HZ_CNT_BFR\[0\] 2 REG LC22 35 " "Info: 2: + IC(0.000 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC22; Fanout = 35; REG Node = 'CLK_GEN:inst1\|CLK_1HZ_CNT_BFR\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { CLK CLK_GEN:inst1|CLK_1HZ_CNT_BFR[0] } "NODE_NAME" } } { "CLK_GEN.vhd" "" { Text "Z:/Engn1040/Design3/CLK_GEN.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.500 ns ( 100.00 % ) " "Info: Total cell delay = 1.500 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { CLK CLK_GEN:inst1|CLK_1HZ_CNT_BFR[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { CLK {} CLK~out {} CLK_GEN:inst1|CLK_1HZ_CNT_BFR[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.500ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { CLK CLK_GEN:inst1|CLK_1HZ_CNT_BFR[22] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { CLK {} CLK~out {} CLK_GEN:inst1|CLK_1HZ_CNT_BFR[22] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.500ns 0.000ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { CLK CLK_GEN:inst1|CLK_1HZ_CNT_BFR[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { CLK {} CLK~out {} CLK_GEN:inst1|CLK_1HZ_CNT_BFR[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.500ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.000 ns + " "Info: + Micro clock to output delay of source is 1.000 ns" {  } { { "CLK_GEN.vhd" "" { Text "Z:/Engn1040/Design3/CLK_GEN.vhd" 33 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "3.000 ns + " "Info: + Micro setup delay of destination is 3.000 ns" {  } { { "CLK_GEN.vhd" "" { Text "Z:/Engn1040/Design3/CLK_GEN.vhd" 33 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { CLK_GEN:inst1|CLK_1HZ_CNT_BFR[0] CLK_GEN:inst1|lpm_add_sub:Add0|addcore:adder[2]|a_csnbuffer:result_node|sout_node[6]~53 CLK_GEN:inst1|CLK_1HZ_CNT_BFR[22] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.000 ns" { CLK_GEN:inst1|CLK_1HZ_CNT_BFR[0] {} CLK_GEN:inst1|lpm_add_sub:Add0|addcore:adder[2]|a_csnbuffer:result_node|sout_node[6]~53 {} CLK_GEN:inst1|CLK_1HZ_CNT_BFR[22] {} } { 0.000ns 1.000ns 1.000ns } { 0.000ns 4.000ns 3.000ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { CLK CLK_GEN:inst1|CLK_1HZ_CNT_BFR[22] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { CLK {} CLK~out {} CLK_GEN:inst1|CLK_1HZ_CNT_BFR[22] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.500ns 0.000ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { CLK CLK_GEN:inst1|CLK_1HZ_CNT_BFR[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { CLK {} CLK~out {} CLK_GEN:inst1|CLK_1HZ_CNT_BFR[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.500ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK BCD_G BCD_CNT:inst\|inst5 14.500 ns register " "Info: tco from clock \"CLK\" to destination pin \"BCD_G\" through register \"BCD_CNT:inst\|inst5\" is 14.500 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 6.500 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 6.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 1.500 ns CLK 1 CLK PIN_83 25 " "Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = PIN_83; Fanout = 25; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Design3_Gudmundsson.bdf" "" { Schematic "Z:/Engn1040/Design3/Design3_Gudmundsson.bdf" { { 272 -112 56 288 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.000 ns) 2.500 ns CLK_GEN:inst1\|CLK_1HZ_BFR 2 REG LC11 5 " "Info: 2: + IC(0.000 ns) + CELL(1.000 ns) = 2.500 ns; Loc. = LC11; Fanout = 5; REG Node = 'CLK_GEN:inst1\|CLK_1HZ_BFR'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { CLK CLK_GEN:inst1|CLK_1HZ_BFR } "NODE_NAME" } } { "CLK_GEN.vhd" "" { Text "Z:/Engn1040/Design3/CLK_GEN.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(3.000 ns) 6.500 ns BCD_CNT:inst\|inst5 3 REG LC20 19 " "Info: 3: + IC(1.000 ns) + CELL(3.000 ns) = 6.500 ns; Loc. = LC20; Fanout = 19; REG Node = 'BCD_CNT:inst\|inst5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { CLK_GEN:inst1|CLK_1HZ_BFR BCD_CNT:inst|inst5 } "NODE_NAME" } } { "BCD_CNT.bdf" "" { Schematic "Z:/Engn1040/Design3/BCD_CNT.bdf" { { 264 1320 1384 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.500 ns ( 84.62 % ) " "Info: Total cell delay = 5.500 ns ( 84.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 15.38 % ) " "Info: Total interconnect delay = 1.000 ns ( 15.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.500 ns" { CLK CLK_GEN:inst1|CLK_1HZ_BFR BCD_CNT:inst|inst5 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.500 ns" { CLK {} CLK~out {} CLK_GEN:inst1|CLK_1HZ_BFR {} BCD_CNT:inst|inst5 {} } { 0.000ns 0.000ns 0.000ns 1.000ns } { 0.000ns 1.500ns 1.000ns 3.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.000 ns + " "Info: + Micro clock to output delay of source is 1.000 ns" {  } { { "BCD_CNT.bdf" "" { Schematic "Z:/Engn1040/Design3/BCD_CNT.bdf" { { 264 1320 1384 344 "inst5" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.000 ns + Longest register pin " "Info: + Longest register to pin delay is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns BCD_CNT:inst\|inst5 1 REG LC20 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC20; Fanout = 19; REG Node = 'BCD_CNT:inst\|inst5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BCD_CNT:inst|inst5 } "NODE_NAME" } } { "BCD_CNT.bdf" "" { Schematic "Z:/Engn1040/Design3/BCD_CNT.bdf" { { 264 1320 1384 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(4.000 ns) 5.000 ns Design2_Gudmundsson:inst2\|lpm_mux0:inst20\|lpm_mux:lpm_mux_component\|muxlut:\$00009\|result_node~8 2 COMB LC104 1 " "Info: 2: + IC(1.000 ns) + CELL(4.000 ns) = 5.000 ns; Loc. = LC104; Fanout = 1; COMB Node = 'Design2_Gudmundsson:inst2\|lpm_mux0:inst20\|lpm_mux:lpm_mux_component\|muxlut:\$00009\|result_node~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { BCD_CNT:inst|inst5 Design2_Gudmundsson:inst2|lpm_mux0:inst20|lpm_mux:lpm_mux_component|muxlut:$00009|result_node~8 } "NODE_NAME" } } { "muxlut.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/muxlut.tdf" 171 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 7.000 ns BCD_G 3 PIN PIN_67 0 " "Info: 3: + IC(0.000 ns) + CELL(2.000 ns) = 7.000 ns; Loc. = PIN_67; Fanout = 0; PIN Node = 'BCD_G'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { Design2_Gudmundsson:inst2|lpm_mux0:inst20|lpm_mux:lpm_mux_component|muxlut:$00009|result_node~8 BCD_G } "NODE_NAME" } } { "Design3_Gudmundsson.bdf" "" { Schematic "Z:/Engn1040/Design3/Design3_Gudmundsson.bdf" { { 368 696 872 384 "BCD_G" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.000 ns ( 85.71 % ) " "Info: Total cell delay = 6.000 ns ( 85.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 14.29 % ) " "Info: Total interconnect delay = 1.000 ns ( 14.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { BCD_CNT:inst|inst5 Design2_Gudmundsson:inst2|lpm_mux0:inst20|lpm_mux:lpm_mux_component|muxlut:$00009|result_node~8 BCD_G } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { BCD_CNT:inst|inst5 {} Design2_Gudmundsson:inst2|lpm_mux0:inst20|lpm_mux:lpm_mux_component|muxlut:$00009|result_node~8 {} BCD_G {} } { 0.000ns 1.000ns 0.000ns } { 0.000ns 4.000ns 2.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.500 ns" { CLK CLK_GEN:inst1|CLK_1HZ_BFR BCD_CNT:inst|inst5 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.500 ns" { CLK {} CLK~out {} CLK_GEN:inst1|CLK_1HZ_BFR {} BCD_CNT:inst|inst5 {} } { 0.000ns 0.000ns 0.000ns 1.000ns } { 0.000ns 1.500ns 1.000ns 3.000ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { BCD_CNT:inst|inst5 Design2_Gudmundsson:inst2|lpm_mux0:inst20|lpm_mux:lpm_mux_component|muxlut:$00009|result_node~8 BCD_G } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { BCD_CNT:inst|inst5 {} Design2_Gudmundsson:inst2|lpm_mux0:inst20|lpm_mux:lpm_mux_component|muxlut:$00009|result_node~8 {} BCD_G {} } { 0.000ns 1.000ns 0.000ns } { 0.000ns 4.000ns 2.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "226 " "Info: Peak virtual memory: 226 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 07 10:57:36 2013 " "Info: Processing ended: Tue May 07 10:57:36 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
