   1              		.cpu cortex-a9
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 2
  10              		.eabi_attribute 34, 0
  11              		.eabi_attribute 18, 4
  12              		.file	"r_rza2_scifa_lld.c"
  13              		.section	.text.R_SCIFA_Start,"ax",%progbits
  14              		.align	2
  15              		.global	R_SCIFA_Start
  16              		.syntax unified
  17              		.arm
  18              		.fpu neon
  20              	R_SCIFA_Start:
  21              		@ args = 0, pretend = 0, frame = 0
  22              		@ frame_needed = 0, uses_anonymous_args = 0
  23 0000 7030EFE6 		uxtb	r3, r0
  24 0004 040053E3 		cmp	r3, #4
  25 0008 2400008A 		bhi	.L4
  26 000c 080011E3 		tst	r1, #8
  27 0010 70402DE9 		push	{r4, r5, r6, lr}
  28 0014 0140A0E1 		mov	r4, r1
  29 0018 0050A0E1 		mov	r5, r0
  30 001c 0D00000A 		beq	.L3
  31 0020 001000E3 		movw	r1, #:lower16:.LANCHOR0
  32 0024 2030A0E3 		mov	r3, #32
  33 0028 001040E3 		movt	r1, #:upper16:.LANCHOR0
  34 002c 0520A0E3 		mov	r2, #5
  35 0030 006191E7 		ldr	r6, [r1, r0, lsl #2]
  36 0034 0110A0E3 		mov	r1, #1
  37 0038 046086E2 		add	r6, r6, #4
  38 003c 0600A0E1 		mov	r0, r6
  39 0040 FEFFFFEB 		bl	RZA_IO_RegWrite_16
  40 0044 0600A0E1 		mov	r0, r6
  41 0048 8030A0E3 		mov	r3, #128
  42 004c 0720A0E3 		mov	r2, #7
  43 0050 0010A0E3 		mov	r1, #0
  44 0054 FEFFFFEB 		bl	RZA_IO_RegWrite_16
  45              	.L3:
  46 0058 040014E2 		ands	r0, r4, #4
  47 005c 7080BD08 		popeq	{r4, r5, r6, pc}
  48 0060 001000E3 		movw	r1, #:lower16:.LANCHOR0
  49 0064 0420A0E3 		mov	r2, #4
  50 0068 001040E3 		movt	r1, #:upper16:.LANCHOR0
  51 006c 1030A0E3 		mov	r3, #16
  52 0070 054191E7 		ldr	r4, [r1, r5, lsl #2]
  53 0074 0110A0E3 		mov	r1, #1
  54 0078 024084E0 		add	r4, r4, r2
  55 007c 0400A0E1 		mov	r0, r4
  56 0080 FEFFFFEB 		bl	RZA_IO_RegWrite_16
  57 0084 0400A0E1 		mov	r0, r4
  58 0088 4030A0E3 		mov	r3, #64
  59 008c 0620A0E3 		mov	r2, #6
  60 0090 0110A0E3 		mov	r1, #1
  61 0094 FEFFFFEB 		bl	RZA_IO_RegWrite_16
  62 0098 0000A0E3 		mov	r0, #0
  63 009c 7080BDE8 		pop	{r4, r5, r6, pc}
  64              	.L4:
  65 00a0 0000E0E3 		mvn	r0, #0
  66 00a4 1EFF2FE1 		bx	lr
  68              		.section	.text.R_SCIFA_Stop,"ax",%progbits
  69              		.align	2
  70              		.global	R_SCIFA_Stop
  71              		.syntax unified
  72              		.arm
  73              		.fpu neon
  75              	R_SCIFA_Stop:
  76              		@ args = 0, pretend = 0, frame = 0
  77              		@ frame_needed = 0, uses_anonymous_args = 0
  78 0000 7030EFE6 		uxtb	r3, r0
  79 0004 040053E3 		cmp	r3, #4
  80 0008 1A00008A 		bhi	.L16
  81 000c 001000E3 		movw	r1, #:lower16:.LANCHOR0
  82 0010 10402DE9 		push	{r4, lr}
  83 0014 001040E3 		movt	r1, #:upper16:.LANCHOR0
  84 0018 8030A0E3 		mov	r3, #128
  85 001c 0720A0E3 		mov	r2, #7
  86 0020 004191E7 		ldr	r4, [r1, r0, lsl #2]
  87 0024 0010A0E3 		mov	r1, #0
  88 0028 044084E2 		add	r4, r4, #4
  89 002c 0400A0E1 		mov	r0, r4
  90 0030 FEFFFFEB 		bl	RZA_IO_RegWrite_16
  91 0034 0400A0E1 		mov	r0, r4
  92 0038 2030A0E3 		mov	r3, #32
  93 003c 0520A0E3 		mov	r2, #5
  94 0040 0010A0E3 		mov	r1, #0
  95 0044 FEFFFFEB 		bl	RZA_IO_RegWrite_16
  96 0048 0400A0E1 		mov	r0, r4
  97 004c 4030A0E3 		mov	r3, #64
  98 0050 0620A0E3 		mov	r2, #6
  99 0054 0010A0E3 		mov	r1, #0
 100 0058 FEFFFFEB 		bl	RZA_IO_RegWrite_16
 101 005c 0400A0E1 		mov	r0, r4
 102 0060 1030A0E3 		mov	r3, #16
 103 0064 0420A0E3 		mov	r2, #4
 104 0068 0010A0E3 		mov	r1, #0
 105 006c FEFFFFEB 		bl	RZA_IO_RegWrite_16
 106 0070 0000A0E3 		mov	r0, #0
 107 0074 1080BDE8 		pop	{r4, pc}
 108              	.L16:
 109 0078 0000E0E3 		mvn	r0, #0
 110 007c 1EFF2FE1 		bx	lr
 112              		.section	.text.R_SCIFA_GetChannel,"ax",%progbits
 113              		.align	2
 114              		.global	R_SCIFA_GetChannel
 115              		.syntax unified
 116              		.arm
 117              		.fpu neon
 119              	R_SCIFA_GetChannel:
 120              		@ args = 0, pretend = 0, frame = 0
 121              		@ frame_needed = 0, uses_anonymous_args = 0
 122              		@ link register save eliminated.
 123 0000 000050E3 		cmp	r0, #0
 124 0004 0000E013 		mvnne	r0, #0
 125 0008 0400A003 		moveq	r0, #4
 126 000c 1EFF2FE1 		bx	lr
 128              		.section	.text.R_SCIFA_Init,"ax",%progbits
 129              		.align	2
 130              		.global	R_SCIFA_Init
 131              		.syntax unified
 132              		.arm
 133              		.fpu neon
 135              	R_SCIFA_Init:
 136              		@ args = 0, pretend = 0, frame = 0
 137              		@ frame_needed = 0, uses_anonymous_args = 0
 138 0000 7030EFE6 		uxtb	r3, r0
 139 0004 040053E3 		cmp	r3, #4
 140 0008 2E00008A 		bhi	.L26
 141 000c 003000E3 		movw	r3, #:lower16:.LANCHOR0
 142 0010 70402DE9 		push	{r4, r5, r6, lr}
 143 0014 003040E3 		movt	r3, #:upper16:.LANCHOR0
 144 0018 0020A0E3 		mov	r2, #0
 145 001c 0210A0E1 		mov	r1, r2
 146 0020 004193E7 		ldr	r4, [r3, r0, lsl #2]
 147 0024 0030E0E3 		mvn	r3, #0
 148 0028 0C5084E2 		add	r5, r4, #12
 149 002c 040084E2 		add	r0, r4, #4
 150 0030 FEFFFFEB 		bl	RZA_IO_RegWrite_16
 151 0034 0500A0E1 		mov	r0, r5
 152 0038 0430A0E3 		mov	r3, #4
 153 003c 0220A0E3 		mov	r2, #2
 154 0040 0110A0E3 		mov	r1, #1
 155 0044 FEFFFFEB 		bl	RZA_IO_RegWrite_16
 156 0048 0120A0E3 		mov	r2, #1
 157 004c 0500A0E1 		mov	r0, r5
 158 0050 0210A0E1 		mov	r1, r2
 159 0054 0230A0E3 		mov	r3, #2
 160 0058 086084E2 		add	r6, r4, #8
 161 005c 125084E2 		add	r5, r4, #18
 162 0060 FEFFFFEB 		bl	RZA_IO_RegWrite_16
 163 0064 0600A0E1 		mov	r0, r6
 164 0068 0020E0E3 		mvn	r2, #0
 165 006c 0010A0E3 		mov	r1, #0
 166 0070 FEFFFFEB 		bl	RZA_IO_RegRead_16
 167 0074 0020A0E3 		mov	r2, #0
 168 0078 0600A0E1 		mov	r0, r6
 169 007c 0210A0E1 		mov	r1, r2
 170 0080 0030E0E3 		mvn	r3, #0
 171 0084 FEFFFFEB 		bl	RZA_IO_RegWrite_16
 172 0088 0500A0E1 		mov	r0, r5
 173 008c 0020E0E3 		mvn	r2, #0
 174 0090 0010A0E3 		mov	r1, #0
 175 0094 FEFFFFEB 		bl	RZA_IO_RegRead_16
 176 0098 0020A0E3 		mov	r2, #0
 177 009c 0500A0E1 		mov	r0, r5
 178 00a0 0210A0E1 		mov	r1, r2
 179 00a4 0130A0E3 		mov	r3, #1
 180 00a8 FEFFFFEB 		bl	RZA_IO_RegWrite_16
 181 00ac 0330A0E3 		mov	r3, #3
 182 00b0 100084E2 		add	r0, r4, #16
 183 00b4 0310A0E1 		mov	r1, r3
 184 00b8 0020A0E3 		mov	r2, #0
 185 00bc FEFFFFEB 		bl	RZA_IO_RegWrite_16
 186 00c0 0000A0E3 		mov	r0, #0
 187 00c4 7080BDE8 		pop	{r4, r5, r6, pc}
 188              	.L26:
 189 00c8 0000E0E3 		mvn	r0, #0
 190 00cc 1EFF2FE1 		bx	lr
 192              		.section	.text.R_SCIFA_SetParity,"ax",%progbits
 193              		.align	2
 194              		.global	R_SCIFA_SetParity
 195              		.syntax unified
 196              		.arm
 197              		.fpu neon
 199              	R_SCIFA_SetParity:
 200              		@ args = 0, pretend = 0, frame = 0
 201              		@ frame_needed = 0, uses_anonymous_args = 0
 202 0000 7020EFE6 		uxtb	r2, r0
 203 0004 050052E3 		cmp	r2, #5
 204 0008 2D00008A 		bhi	.L36
 205 000c 010051E3 		cmp	r1, #1
 206 0010 10402DE9 		push	{r4, lr}
 207 0014 1C00000A 		beq	.L33
 208 0018 1000003A 		bcc	.L34
 209 001c 020051E3 		cmp	r1, #2
 210 0020 1700001A 		bne	.L44
 211 0024 001000E3 		movw	r1, #:lower16:.LANCHOR0
 212 0028 2030A0E3 		mov	r3, #32
 213 002c 001040E3 		movt	r1, #:upper16:.LANCHOR0
 214 0030 0520A0E3 		mov	r2, #5
 215 0034 004191E7 		ldr	r4, [r1, r0, lsl #2]
 216 0038 0110A0E3 		mov	r1, #1
 217 003c 0400A0E1 		mov	r0, r4
 218 0040 FEFFFFEB 		bl	RZA_IO_RegWrite_16
 219 0044 0400A0E1 		mov	r0, r4
 220 0048 1030A0E3 		mov	r3, #16
 221 004c 0420A0E3 		mov	r2, #4
 222 0050 0110A0E3 		mov	r1, #1
 223 0054 FEFFFFEB 		bl	RZA_IO_RegWrite_16
 224 0058 0000A0E3 		mov	r0, #0
 225 005c 1080BDE8 		pop	{r4, pc}
 226              	.L34:
 227 0060 001000E3 		movw	r1, #:lower16:.LANCHOR0
 228 0064 2030A0E3 		mov	r3, #32
 229 0068 001040E3 		movt	r1, #:upper16:.LANCHOR0
 230 006c 0520A0E3 		mov	r2, #5
 231 0070 000191E7 		ldr	r0, [r1, r0, lsl #2]
 232 0074 0010A0E3 		mov	r1, #0
 233 0078 FEFFFFEB 		bl	RZA_IO_RegWrite_16
 234 007c 0000A0E3 		mov	r0, #0
 235 0080 1080BDE8 		pop	{r4, pc}
 236              	.L44:
 237 0084 0000E0E3 		mvn	r0, #0
 238 0088 1080BDE8 		pop	{r4, pc}
 239              	.L33:
 240 008c 00C000E3 		movw	ip, #:lower16:.LANCHOR0
 241 0090 2030A0E3 		mov	r3, #32
 242 0094 00C040E3 		movt	ip, #:upper16:.LANCHOR0
 243 0098 0520A0E3 		mov	r2, #5
 244 009c 00419CE7 		ldr	r4, [ip, r0, lsl #2]
 245 00a0 0400A0E1 		mov	r0, r4
 246 00a4 FEFFFFEB 		bl	RZA_IO_RegWrite_16
 247 00a8 0400A0E1 		mov	r0, r4
 248 00ac 1030A0E3 		mov	r3, #16
 249 00b0 0420A0E3 		mov	r2, #4
 250 00b4 0010A0E3 		mov	r1, #0
 251 00b8 FEFFFFEB 		bl	RZA_IO_RegWrite_16
 252 00bc 0000A0E3 		mov	r0, #0
 253 00c0 1080BDE8 		pop	{r4, pc}
 254              	.L36:
 255 00c4 0000E0E3 		mvn	r0, #0
 256 00c8 1EFF2FE1 		bx	lr
 258              		.section	.text.R_SICFA_SetTransmissionMode,"ax",%progbits
 259              		.align	2
 260              		.global	R_SICFA_SetTransmissionMode
 261              		.syntax unified
 262              		.arm
 263              		.fpu neon
 265              	R_SICFA_SetTransmissionMode:
 266              		@ args = 0, pretend = 0, frame = 0
 267              		@ frame_needed = 0, uses_anonymous_args = 0
 268 0000 7030EFE6 		uxtb	r3, r0
 269 0004 050053E3 		cmp	r3, #5
 270 0008 0F00008A 		bhi	.L49
 271 000c 000051E3 		cmp	r1, #0
 272 0010 10402DE9 		push	{r4, lr}
 273 0014 0140A0E1 		mov	r4, r1
 274 0018 0100000A 		beq	.L48
 275 001c 010051E3 		cmp	r1, #1
 276 0020 0700001A 		bne	.L56
 277              	.L48:
 278 0024 00C000E3 		movw	ip, #:lower16:.LANCHOR0
 279 0028 8030A0E3 		mov	r3, #128
 280 002c 00C040E3 		movt	ip, #:upper16:.LANCHOR0
 281 0030 0720A0E3 		mov	r2, #7
 282 0034 00019CE7 		ldr	r0, [ip, r0, lsl #2]
 283 0038 FEFFFFEB 		bl	RZA_IO_RegWrite_16
 284 003c 0000A0E3 		mov	r0, #0
 285 0040 1080BDE8 		pop	{r4, pc}
 286              	.L56:
 287 0044 0000E0E3 		mvn	r0, #0
 288 0048 1080BDE8 		pop	{r4, pc}
 289              	.L49:
 290 004c 0000E0E3 		mvn	r0, #0
 291 0050 1EFF2FE1 		bx	lr
 293              		.section	.text.R_SCIFA_SetStopBits,"ax",%progbits
 294              		.align	2
 295              		.global	R_SCIFA_SetStopBits
 296              		.syntax unified
 297              		.arm
 298              		.fpu neon
 300              	R_SCIFA_SetStopBits:
 301              		@ args = 0, pretend = 0, frame = 0
 302              		@ frame_needed = 0, uses_anonymous_args = 0
 303 0000 7030EFE6 		uxtb	r3, r0
 304 0004 050053E3 		cmp	r3, #5
 305 0008 0F00008A 		bhi	.L61
 306 000c 000051E3 		cmp	r1, #0
 307 0010 10402DE9 		push	{r4, lr}
 308 0014 0140A0E1 		mov	r4, r1
 309 0018 0100000A 		beq	.L60
 310 001c 010051E3 		cmp	r1, #1
 311 0020 0700001A 		bne	.L68
 312              	.L60:
 313 0024 00C000E3 		movw	ip, #:lower16:.LANCHOR0
 314 0028 0830A0E3 		mov	r3, #8
 315 002c 00C040E3 		movt	ip, #:upper16:.LANCHOR0
 316 0030 0320A0E3 		mov	r2, #3
 317 0034 00019CE7 		ldr	r0, [ip, r0, lsl #2]
 318 0038 FEFFFFEB 		bl	RZA_IO_RegWrite_16
 319 003c 0000A0E3 		mov	r0, #0
 320 0040 1080BDE8 		pop	{r4, pc}
 321              	.L68:
 322 0044 0000E0E3 		mvn	r0, #0
 323 0048 1080BDE8 		pop	{r4, pc}
 324              	.L61:
 325 004c 0000E0E3 		mvn	r0, #0
 326 0050 1EFF2FE1 		bx	lr
 328              		.section	.text.R_SCIFA_SetDataBits,"ax",%progbits
 329              		.align	2
 330              		.global	R_SCIFA_SetDataBits
 331              		.syntax unified
 332              		.arm
 333              		.fpu neon
 335              	R_SCIFA_SetDataBits:
 336              		@ args = 0, pretend = 0, frame = 0
 337              		@ frame_needed = 0, uses_anonymous_args = 0
 338 0000 7030EFE6 		uxtb	r3, r0
 339 0004 050053E3 		cmp	r3, #5
 340 0008 0F00008A 		bhi	.L73
 341 000c 000051E3 		cmp	r1, #0
 342 0010 10402DE9 		push	{r4, lr}
 343 0014 0140A0E1 		mov	r4, r1
 344 0018 0100000A 		beq	.L80
 345 001c 010051E3 		cmp	r1, #1
 346 0020 0700001A 		bne	.L75
 347              	.L80:
 348 0024 00C000E3 		movw	ip, #:lower16:.LANCHOR0
 349 0028 4030A0E3 		mov	r3, #64
 350 002c 00C040E3 		movt	ip, #:upper16:.LANCHOR0
 351 0030 0620A0E3 		mov	r2, #6
 352 0034 00019CE7 		ldr	r0, [ip, r0, lsl #2]
 353 0038 FEFFFFEB 		bl	RZA_IO_RegWrite_16
 354 003c 0000A0E3 		mov	r0, #0
 355 0040 1080BDE8 		pop	{r4, pc}
 356              	.L75:
 357 0044 0000E0E3 		mvn	r0, #0
 358 0048 1080BDE8 		pop	{r4, pc}
 359              	.L73:
 360 004c 0000E0E3 		mvn	r0, #0
 361 0050 1EFF2FE1 		bx	lr
 363              		.section	.text.R_SCIFA_SetLoopBack,"ax",%progbits
 364              		.align	2
 365              		.global	R_SCIFA_SetLoopBack
 366              		.syntax unified
 367              		.arm
 368              		.fpu neon
 370              	R_SCIFA_SetLoopBack:
 371              		@ args = 0, pretend = 0, frame = 0
 372              		@ frame_needed = 0, uses_anonymous_args = 0
 373 0000 7030EFE6 		uxtb	r3, r0
 374 0004 050053E3 		cmp	r3, #5
 375 0008 1300008A 		bhi	.L85
 376 000c 000051E3 		cmp	r1, #0
 377 0010 10402DE9 		push	{r4, lr}
 378 0014 0140A0E1 		mov	r4, r1
 379 0018 0C00000A 		beq	.L83
 380 001c 010051E3 		cmp	r1, #1
 381 0020 0800001A 		bne	.L94
 382 0024 00C000E3 		movw	ip, #:lower16:.LANCHOR0
 383 0028 0130A0E1 		mov	r3, r1
 384              	.L92:
 385 002c 00C040E3 		movt	ip, #:upper16:.LANCHOR0
 386 0030 0020A0E3 		mov	r2, #0
 387 0034 00019CE7 		ldr	r0, [ip, r0, lsl #2]
 388 0038 0C0080E2 		add	r0, r0, #12
 389 003c FEFFFFEB 		bl	RZA_IO_RegWrite_16
 390 0040 0000A0E3 		mov	r0, #0
 391 0044 1080BDE8 		pop	{r4, pc}
 392              	.L94:
 393 0048 0000E0E3 		mvn	r0, #0
 394 004c 1080BDE8 		pop	{r4, pc}
 395              	.L83:
 396 0050 00C000E3 		movw	ip, #:lower16:.LANCHOR0
 397 0054 0130A0E3 		mov	r3, #1
 398 0058 F3FFFFEA 		b	.L92
 399              	.L85:
 400 005c 0000E0E3 		mvn	r0, #0
 401 0060 1EFF2FE1 		bx	lr
 403              		.section	.text.R_SCIFA_SetDataOrder,"ax",%progbits
 404              		.align	2
 405              		.global	R_SCIFA_SetDataOrder
 406              		.syntax unified
 407              		.arm
 408              		.fpu neon
 410              	R_SCIFA_SetDataOrder:
 411              		@ args = 0, pretend = 0, frame = 0
 412              		@ frame_needed = 0, uses_anonymous_args = 0
 413 0000 7030EFE6 		uxtb	r3, r0
 414 0004 050053E3 		cmp	r3, #5
 415 0008 1000008A 		bhi	.L99
 416 000c 000051E3 		cmp	r1, #0
 417 0010 10402DE9 		push	{r4, lr}
 418 0014 0140A0E1 		mov	r4, r1
 419 0018 0100000A 		beq	.L98
 420 001c 010051E3 		cmp	r1, #1
 421 0020 0800001A 		bne	.L106
 422              	.L98:
 423 0024 00C000E3 		movw	ip, #:lower16:.LANCHOR0
 424 0028 0830A0E3 		mov	r3, #8
 425 002c 00C040E3 		movt	ip, #:upper16:.LANCHOR0
 426 0030 0320A0E3 		mov	r2, #3
 427 0034 00019CE7 		ldr	r0, [ip, r0, lsl #2]
 428 0038 140080E2 		add	r0, r0, #20
 429 003c FEFFFFEB 		bl	RZA_IO_RegWrite_8
 430 0040 0000A0E3 		mov	r0, #0
 431 0044 1080BDE8 		pop	{r4, pc}
 432              	.L106:
 433 0048 0000E0E3 		mvn	r0, #0
 434 004c 1080BDE8 		pop	{r4, pc}
 435              	.L99:
 436 0050 0000E0E3 		mvn	r0, #0
 437 0054 1EFF2FE1 		bx	lr
 439              		.section	.text.R_SCIFA_Close,"ax",%progbits
 440              		.align	2
 441              		.global	R_SCIFA_Close
 442              		.syntax unified
 443              		.arm
 444              		.fpu neon
 446              	R_SCIFA_Close:
 447              		@ args = 0, pretend = 0, frame = 0
 448              		@ frame_needed = 0, uses_anonymous_args = 0
 449              		@ link register save eliminated.
 450 0000 7000EFE6 		uxtb	r0, r0
 451 0004 050050E3 		cmp	r0, #5
 452 0008 0000A093 		movls	r0, #0
 453 000c 0000E083 		mvnhi	r0, #0
 454 0010 1EFF2FE1 		bx	lr
 456              		.section	.text.R_SCIFA_StopTransmit,"ax",%progbits
 457              		.align	2
 458              		.global	R_SCIFA_StopTransmit
 459              		.syntax unified
 460              		.arm
 461              		.fpu neon
 463              	R_SCIFA_StopTransmit:
 464              		@ args = 0, pretend = 0, frame = 0
 465              		@ frame_needed = 0, uses_anonymous_args = 0
 466 0000 7030EFE6 		uxtb	r3, r0
 467 0004 050053E3 		cmp	r3, #5
 468 0008 2000008A 		bhi	.L110
 469 000c 001000E3 		movw	r1, #:lower16:.LANCHOR0
 470 0010 70402DE9 		push	{r4, r5, r6, lr}
 471 0014 001040E3 		movt	r1, #:upper16:.LANCHOR0
 472 0018 8030A0E3 		mov	r3, #128
 473 001c 0720A0E3 		mov	r2, #7
 474 0020 004191E7 		ldr	r4, [r1, r0, lsl #2]
 475 0024 0010A0E3 		mov	r1, #0
 476 0028 045084E2 		add	r5, r4, #4
 477 002c 0500A0E1 		mov	r0, r5
 478 0030 FEFFFFEB 		bl	RZA_IO_RegWrite_16
 479 0034 0500A0E1 		mov	r0, r5
 480 0038 2030A0E3 		mov	r3, #32
 481 003c 0520A0E3 		mov	r2, #5
 482 0040 0010A0E3 		mov	r1, #0
 483 0044 FEFFFFEB 		bl	RZA_IO_RegWrite_16
 484 0048 0500A0E1 		mov	r0, r5
 485 004c 0430A0E3 		mov	r3, #4
 486 0050 0220A0E3 		mov	r2, #2
 487 0054 0010A0E3 		mov	r1, #0
 488 0058 FEFFFFEB 		bl	RZA_IO_RegWrite_16
 489 005c 080084E2 		add	r0, r4, #8
 490 0060 4030A0E3 		mov	r3, #64
 491 0064 0620A0E3 		mov	r2, #6
 492 0068 0010A0E3 		mov	r1, #0
 493 006c FEFFFFEB 		bl	RZA_IO_RegWrite_16
 494 0070 BC30D4E1 		ldrh	r3, [r4, #12]
 495 0074 0000A0E3 		mov	r0, #0
 496 0078 043083E3 		orr	r3, r3, #4
 497 007c BC30C4E1 		strh	r3, [r4, #12]	@ movhi
 498 0080 BC30D4E1 		ldrh	r3, [r4, #12]
 499 0084 1F31C2E7 		bfc	r3, #2, #1
 500 0088 BC30C4E1 		strh	r3, [r4, #12]	@ movhi
 501 008c 7080BDE8 		pop	{r4, r5, r6, pc}
 502              	.L110:
 503 0090 0000E0E3 		mvn	r0, #0
 504 0094 1EFF2FE1 		bx	lr
 506              		.section	.text.R_SCIFA_GetTXEIState,"ax",%progbits
 507              		.align	2
 508              		.global	R_SCIFA_GetTXEIState
 509              		.syntax unified
 510              		.arm
 511              		.fpu neon
 513              	R_SCIFA_GetTXEIState:
 514              		@ args = 0, pretend = 0, frame = 0
 515              		@ frame_needed = 0, uses_anonymous_args = 0
 516              		@ link register save eliminated.
 517 0000 7030EFE6 		uxtb	r3, r0
 518 0004 050053E3 		cmp	r3, #5
 519 0008 00300093 		movwls	r3, #:lower16:.LANCHOR0
 520 000c 00304093 		movtls	r3, #:upper16:.LANCHOR0
 521 0010 00319397 		ldrls	r3, [r3, r0, lsl #2]
 522 0014 B800D391 		ldrhls	r0, [r3, #8]
 523 0018 5003E097 		ubfxls	r0, r0, #6, #1
 524 001c FF00A083 		movhi	r0, #255
 525 0020 1EFF2FE1 		bx	lr
 527              		.section	.text.R_SCIFA_GetTXIState,"ax",%progbits
 528              		.align	2
 529              		.global	R_SCIFA_GetTXIState
 530              		.syntax unified
 531              		.arm
 532              		.fpu neon
 534              	R_SCIFA_GetTXIState:
 535              		@ args = 0, pretend = 0, frame = 0
 536              		@ frame_needed = 0, uses_anonymous_args = 0
 537 0000 7030EFE6 		uxtb	r3, r0
 538 0004 050053E3 		cmp	r3, #5
 539 0008 0100009A 		bls	.L125
 540 000c FF00A0E3 		mov	r0, #255
 541 0010 1EFF2FE1 		bx	lr
 542              	.L125:
 543 0014 003000E3 		movw	r3, #:lower16:.LANCHOR0
 544 0018 70402DE9 		push	{r4, r5, r6, lr}
 545 001c 003040E3 		movt	r3, #:upper16:.LANCHOR0
 546 0020 2020A0E3 		mov	r2, #32
 547 0024 0510A0E3 		mov	r1, #5
 548 0028 005193E7 		ldr	r5, [r3, r0, lsl #2]
 549 002c 080085E2 		add	r0, r5, #8
 550 0030 FEFFFFEB 		bl	RZA_IO_RegRead_16
 551 0034 8020A0E3 		mov	r2, #128
 552 0038 0040A0E1 		mov	r4, r0
 553 003c 0710A0E3 		mov	r1, #7
 554 0040 040085E2 		add	r0, r5, #4
 555 0044 FEFFFFEB 		bl	RZA_IO_RegRead_16
 556 0048 000054E3 		cmp	r4, #0
 557 004c 00005013 		cmpne	r0, #0
 558 0050 0100A013 		movne	r0, #1
 559 0054 0000A003 		moveq	r0, #0
 560 0058 7080BDE8 		pop	{r4, r5, r6, pc}
 562              		.section	.text.R_SCIFA_ClearTXIFlags,"ax",%progbits
 563              		.align	2
 564              		.global	R_SCIFA_ClearTXIFlags
 565              		.syntax unified
 566              		.arm
 567              		.fpu neon
 569              	R_SCIFA_ClearTXIFlags:
 570              		@ args = 0, pretend = 0, frame = 0
 571              		@ frame_needed = 0, uses_anonymous_args = 0
 572 0000 7030EFE6 		uxtb	r3, r0
 573 0004 050053E3 		cmp	r3, #5
 574 0008 1300008A 		bhi	.L128
 575 000c 003000E3 		movw	r3, #:lower16:.LANCHOR0
 576 0010 10402DE9 		push	{r4, lr}
 577 0014 003040E3 		movt	r3, #:upper16:.LANCHOR0
 578 0018 2020A0E3 		mov	r2, #32
 579 001c 0510A0E3 		mov	r1, #5
 580 0020 004193E7 		ldr	r4, [r3, r0, lsl #2]
 581 0024 084084E2 		add	r4, r4, #8
 582 0028 0400A0E1 		mov	r0, r4
 583 002c FEFFFFEB 		bl	RZA_IO_RegRead_16
 584 0030 010050E3 		cmp	r0, #1
 585 0034 0100000A 		beq	.L134
 586 0038 0000A0E3 		mov	r0, #0
 587 003c 1080BDE8 		pop	{r4, pc}
 588              	.L134:
 589 0040 0400A0E1 		mov	r0, r4
 590 0044 2030A0E3 		mov	r3, #32
 591 0048 0520A0E3 		mov	r2, #5
 592 004c 0010A0E3 		mov	r1, #0
 593 0050 FEFFFFEB 		bl	RZA_IO_RegWrite_16
 594 0054 0000A0E3 		mov	r0, #0
 595 0058 1080BDE8 		pop	{r4, pc}
 596              	.L128:
 597 005c 0000E0E3 		mvn	r0, #0
 598 0060 1EFF2FE1 		bx	lr
 600              		.section	.text.R_SCIFA_CheckRXIError,"ax",%progbits
 601              		.align	2
 602              		.global	R_SCIFA_CheckRXIError
 603              		.syntax unified
 604              		.arm
 605              		.fpu neon
 607              	R_SCIFA_CheckRXIError:
 608              		@ args = 0, pretend = 0, frame = 0
 609              		@ frame_needed = 0, uses_anonymous_args = 0
 610 0000 003000E3 		movw	r3, #:lower16:.LANCHOR0
 611 0004 F0412DE9 		push	{r4, r5, r6, r7, r8, lr}
 612 0008 003040E3 		movt	r3, #:upper16:.LANCHOR0
 613 000c 0160A0E1 		mov	r6, r1
 614 0010 8020A0E3 		mov	r2, #128
 615 0014 0710A0E3 		mov	r1, #7
 616 0018 004193E7 		ldr	r4, [r3, r0, lsl #2]
 617 001c 085084E2 		add	r5, r4, #8
 618 0020 0500A0E1 		mov	r0, r5
 619 0024 FEFFFFEB 		bl	RZA_IO_RegRead_16
 620 0028 010050E3 		cmp	r0, #1
 621 002c 12408412 		addne	r4, r4, #18
 622 0030 1500000A 		beq	.L151
 623              	.L137:
 624 0034 1020A0E3 		mov	r2, #16
 625 0038 0410A0E3 		mov	r1, #4
 626 003c 0500A0E1 		mov	r0, r5
 627 0040 FEFFFFEB 		bl	RZA_IO_RegRead_16
 628 0044 010050E3 		cmp	r0, #1
 629 0048 0120A0E3 		mov	r2, #1
 630 004c 0C309605 		ldreq	r3, [r6, #12]
 631 0050 0010A0E3 		mov	r1, #0
 632 0054 0400A0E1 		mov	r0, r4
 633 0058 01308302 		addeq	r3, r3, #1
 634 005c 0C308605 		streq	r3, [r6, #12]
 635 0060 FEFFFFEB 		bl	RZA_IO_RegRead_16
 636 0064 010050E3 		cmp	r0, #1
 637 0068 1C00000A 		beq	.L152
 638              	.L144:
 639 006c 0500A0E1 		mov	r0, r5
 640 0070 0120A0E3 		mov	r2, #1
 641 0074 0010A0E3 		mov	r1, #0
 642 0078 FEFFFFEB 		bl	RZA_IO_RegRead_16
 643 007c 010050E3 		cmp	r0, #1
 644 0080 0000A013 		movne	r0, #0
 645 0084 0000E003 		mvneq	r0, #0
 646 0088 F081BDE8 		pop	{r4, r5, r6, r7, r8, pc}
 647              	.L151:
 648 008c 0820A0E3 		mov	r2, #8
 649 0090 0310A0E3 		mov	r1, #3
 650 0094 0500A0E1 		mov	r0, r5
 651 0098 124084E2 		add	r4, r4, #18
 652 009c FEFFFFEB 		bl	RZA_IO_RegRead_16
 653 00a0 0420A0E3 		mov	r2, #4
 654 00a4 0080A0E1 		mov	r8, r0
 655 00a8 0210A0E3 		mov	r1, #2
 656 00ac 0500A0E1 		mov	r0, r5
 657 00b0 FEFFFFEB 		bl	RZA_IO_RegRead_16
 658 00b4 000058E3 		cmp	r8, #0
 659 00b8 0070A0E1 		mov	r7, r0
 660 00bc 1000001A 		bne	.L153
 661              	.L139:
 662 00c0 000057E3 		cmp	r7, #0
 663 00c4 1800001A 		bne	.L154
 664              	.L141:
 665 00c8 8030A0E3 		mov	r3, #128
 666 00cc 0720A0E3 		mov	r2, #7
 667 00d0 0010A0E3 		mov	r1, #0
 668 00d4 0500A0E1 		mov	r0, r5
 669 00d8 FEFFFFEB 		bl	RZA_IO_RegWrite_16
 670 00dc D4FFFFEA 		b	.L137
 671              	.L152:
 672 00e0 00C096E5 		ldr	ip, [r6]
 673 00e4 0020A0E3 		mov	r2, #0
 674 00e8 0030A0E1 		mov	r3, r0
 675 00ec 0210A0E1 		mov	r1, r2
 676 00f0 0400A0E1 		mov	r0, r4
 677 00f4 01C08CE2 		add	ip, ip, #1
 678 00f8 00C086E5 		str	ip, [r6]
 679 00fc FEFFFFEB 		bl	RZA_IO_RegWrite_16
 680 0100 D9FFFFEA 		b	.L144
 681              	.L153:
 682 0104 3C20A0E3 		mov	r2, #60
 683 0108 0400A0E1 		mov	r0, r4
 684 010c 0210A0E3 		mov	r1, #2
 685 0110 FEFFFFEB 		bl	RZA_IO_RegRead_16
 686 0114 043096E5 		ldr	r3, [r6, #4]
 687 0118 000050E3 		cmp	r0, #0
 688 011c 1000A003 		moveq	r0, #16
 689 0120 003083E0 		add	r3, r3, r0
 690 0124 043086E5 		str	r3, [r6, #4]
 691 0128 E4FFFFEA 		b	.L139
 692              	.L154:
 693 012c 0F2CA0E3 		mov	r2, #3840
 694 0130 0810A0E3 		mov	r1, #8
 695 0134 0400A0E1 		mov	r0, r4
 696 0138 FEFFFFEB 		bl	RZA_IO_RegRead_16
 697 013c 083096E5 		ldr	r3, [r6, #8]
 698 0140 000050E3 		cmp	r0, #0
 699 0144 1000A003 		moveq	r0, #16
 700 0148 003083E0 		add	r3, r3, r0
 701 014c 083086E5 		str	r3, [r6, #8]
 702 0150 DCFFFFEA 		b	.L141
 704              		.section	.text.R_SCIFA_GetRXIState,"ax",%progbits
 705              		.align	2
 706              		.global	R_SCIFA_GetRXIState
 707              		.syntax unified
 708              		.arm
 709              		.fpu neon
 711              	R_SCIFA_GetRXIState:
 712              		@ args = 0, pretend = 0, frame = 0
 713              		@ frame_needed = 0, uses_anonymous_args = 0
 714 0000 7030EFE6 		uxtb	r3, r0
 715 0004 050053E3 		cmp	r3, #5
 716 0008 0100009A 		bls	.L162
 717 000c FF00A0E3 		mov	r0, #255
 718 0010 1EFF2FE1 		bx	lr
 719              	.L162:
 720 0014 003000E3 		movw	r3, #:lower16:.LANCHOR0
 721 0018 70402DE9 		push	{r4, r5, r6, lr}
 722 001c 003040E3 		movt	r3, #:upper16:.LANCHOR0
 723 0020 0220A0E3 		mov	r2, #2
 724 0024 0110A0E3 		mov	r1, #1
 725 0028 005193E7 		ldr	r5, [r3, r0, lsl #2]
 726 002c 080085E2 		add	r0, r5, #8
 727 0030 045085E2 		add	r5, r5, #4
 728 0034 FEFFFFEB 		bl	RZA_IO_RegRead_16
 729 0038 1020A0E3 		mov	r2, #16
 730 003c 0040A0E1 		mov	r4, r0
 731 0040 0410A0E3 		mov	r1, #4
 732 0044 0500A0E1 		mov	r0, r5
 733 0048 FEFFFFEB 		bl	RZA_IO_RegRead_16
 734 004c 4020A0E3 		mov	r2, #64
 735 0050 0060A0E1 		mov	r6, r0
 736 0054 0610A0E3 		mov	r1, #6
 737 0058 0500A0E1 		mov	r0, r5
 738 005c FEFFFFEB 		bl	RZA_IO_RegRead_16
 739 0060 000054E3 		cmp	r4, #0
 740 0064 00005613 		cmpne	r6, #0
 741 0068 0140A013 		movne	r4, #1
 742 006c 0040A003 		moveq	r4, #0
 743 0070 000050E3 		cmp	r0, #0
 744 0074 0000A003 		moveq	r0, #0
 745 0078 01000412 		andne	r0, r4, #1
 746 007c 7080BDE8 		pop	{r4, r5, r6, pc}
 748              		.section	.text.R_SCIFA_ClearRXIFlags,"ax",%progbits
 749              		.align	2
 750              		.global	R_SCIFA_ClearRXIFlags
 751              		.syntax unified
 752              		.arm
 753              		.fpu neon
 755              	R_SCIFA_ClearRXIFlags:
 756              		@ args = 0, pretend = 0, frame = 0
 757              		@ frame_needed = 0, uses_anonymous_args = 0
 758 0000 7030EFE6 		uxtb	r3, r0
 759 0004 050053E3 		cmp	r3, #5
 760 0008 1300008A 		bhi	.L165
 761 000c 003000E3 		movw	r3, #:lower16:.LANCHOR0
 762 0010 10402DE9 		push	{r4, lr}
 763 0014 003040E3 		movt	r3, #:upper16:.LANCHOR0
 764 0018 0120A0E3 		mov	r2, #1
 765 001c 0010A0E3 		mov	r1, #0
 766 0020 004193E7 		ldr	r4, [r3, r0, lsl #2]
 767 0024 084084E2 		add	r4, r4, #8
 768 0028 0400A0E1 		mov	r0, r4
 769 002c FEFFFFEB 		bl	RZA_IO_RegRead_16
 770 0030 010050E3 		cmp	r0, #1
 771 0034 0100000A 		beq	.L171
 772 0038 0000A0E3 		mov	r0, #0
 773 003c 1080BDE8 		pop	{r4, pc}
 774              	.L171:
 775 0040 0020A0E3 		mov	r2, #0
 776 0044 0030A0E1 		mov	r3, r0
 777 0048 0210A0E1 		mov	r1, r2
 778 004c 0400A0E1 		mov	r0, r4
 779 0050 FEFFFFEB 		bl	RZA_IO_RegWrite_16
 780 0054 0000A0E3 		mov	r0, #0
 781 0058 1080BDE8 		pop	{r4, pc}
 782              	.L165:
 783 005c 0000E0E3 		mvn	r0, #0
 784 0060 1EFF2FE1 		bx	lr
 786              		.section	.text.R_SCIFA_IsRxFifoEmpty,"ax",%progbits
 787              		.align	2
 788              		.global	R_SCIFA_IsRxFifoEmpty
 789              		.syntax unified
 790              		.arm
 791              		.fpu neon
 793              	R_SCIFA_IsRxFifoEmpty:
 794              		@ args = 0, pretend = 0, frame = 0
 795              		@ frame_needed = 0, uses_anonymous_args = 0
 796 0000 7030EFE6 		uxtb	r3, r0
 797 0004 050053E3 		cmp	r3, #5
 798 0008 0E00008A 		bhi	.L175
 799 000c 003000E3 		movw	r3, #:lower16:.LANCHOR0
 800 0010 10402DE9 		push	{r4, lr}
 801 0014 003040E3 		movt	r3, #:upper16:.LANCHOR0
 802 0018 0140A0E1 		mov	r4, r1
 803 001c 1F20A0E3 		mov	r2, #31
 804 0020 0010A0E3 		mov	r1, #0
 805 0024 000193E7 		ldr	r0, [r3, r0, lsl #2]
 806 0028 0E0080E2 		add	r0, r0, #14
 807 002c FEFFFFEB 		bl	RZA_IO_RegRead_16
 808 0030 000050E3 		cmp	r0, #0
 809 0034 0130A003 		moveq	r3, #1
 810 0038 0000A013 		movne	r0, #0
 811 003c 00308405 		streq	r3, [r4]
 812 0040 00008415 		strne	r0, [r4]
 813 0044 1080BDE8 		pop	{r4, pc}
 814              	.L175:
 815 0048 0000E0E3 		mvn	r0, #0
 816 004c 1EFF2FE1 		bx	lr
 818              		.section	.text.R_SCIFA_StopTXI,"ax",%progbits
 819              		.align	2
 820              		.global	R_SCIFA_StopTXI
 821              		.syntax unified
 822              		.arm
 823              		.fpu neon
 825              	R_SCIFA_StopTXI:
 826              		@ args = 0, pretend = 0, frame = 0
 827              		@ frame_needed = 0, uses_anonymous_args = 0
 828 0000 7030EFE6 		uxtb	r3, r0
 829 0004 050053E3 		cmp	r3, #5
 830 0008 1000008A 		bhi	.L182
 831 000c 001000E3 		movw	r1, #:lower16:.LANCHOR0
 832 0010 10402DE9 		push	{r4, lr}
 833 0014 001040E3 		movt	r1, #:upper16:.LANCHOR0
 834 0018 8030A0E3 		mov	r3, #128
 835 001c 0720A0E3 		mov	r2, #7
 836 0020 004191E7 		ldr	r4, [r1, r0, lsl #2]
 837 0024 0010A0E3 		mov	r1, #0
 838 0028 044084E2 		add	r4, r4, #4
 839 002c 0400A0E1 		mov	r0, r4
 840 0030 FEFFFFEB 		bl	RZA_IO_RegWrite_16
 841 0034 0400A0E1 		mov	r0, r4
 842 0038 0430A0E3 		mov	r3, #4
 843 003c 0220A0E3 		mov	r2, #2
 844 0040 0010A0E3 		mov	r1, #0
 845 0044 FEFFFFEB 		bl	RZA_IO_RegWrite_16
 846 0048 0000A0E3 		mov	r0, #0
 847 004c 1080BDE8 		pop	{r4, pc}
 848              	.L182:
 849 0050 0000E0E3 		mvn	r0, #0
 850 0054 1EFF2FE1 		bx	lr
 852              		.section	.text.R_SCIFA_StartRX,"ax",%progbits
 853              		.align	2
 854              		.global	R_SCIFA_StartRX
 855              		.syntax unified
 856              		.arm
 857              		.fpu neon
 859              	R_SCIFA_StartRX:
 860              		@ args = 0, pretend = 0, frame = 0
 861              		@ frame_needed = 0, uses_anonymous_args = 0
 862 0000 7030EFE6 		uxtb	r3, r0
 863 0004 050053E3 		cmp	r3, #5
 864 0008 1000008A 		bhi	.L189
 865 000c 001000E3 		movw	r1, #:lower16:.LANCHOR0
 866 0010 10402DE9 		push	{r4, lr}
 867 0014 001040E3 		movt	r1, #:upper16:.LANCHOR0
 868 0018 0420A0E3 		mov	r2, #4
 869 001c 1030A0E3 		mov	r3, #16
 870 0020 004191E7 		ldr	r4, [r1, r0, lsl #2]
 871 0024 0110A0E3 		mov	r1, #1
 872 0028 024084E0 		add	r4, r4, r2
 873 002c 0400A0E1 		mov	r0, r4
 874 0030 FEFFFFEB 		bl	RZA_IO_RegWrite_16
 875 0034 0400A0E1 		mov	r0, r4
 876 0038 4030A0E3 		mov	r3, #64
 877 003c 0620A0E3 		mov	r2, #6
 878 0040 0110A0E3 		mov	r1, #1
 879 0044 FEFFFFEB 		bl	RZA_IO_RegWrite_16
 880 0048 0000A0E3 		mov	r0, #0
 881 004c 1080BDE8 		pop	{r4, pc}
 882              	.L189:
 883 0050 0000E0E3 		mvn	r0, #0
 884 0054 1EFF2FE1 		bx	lr
 886              		.section	.text.R_SCIFA_StopRX,"ax",%progbits
 887              		.align	2
 888              		.global	R_SCIFA_StopRX
 889              		.syntax unified
 890              		.arm
 891              		.fpu neon
 893              	R_SCIFA_StopRX:
 894              		@ args = 0, pretend = 0, frame = 0
 895              		@ frame_needed = 0, uses_anonymous_args = 0
 896 0000 7030EFE6 		uxtb	r3, r0
 897 0004 050053E3 		cmp	r3, #5
 898 0008 0A00008A 		bhi	.L196
 899 000c 001000E3 		movw	r1, #:lower16:.LANCHOR0
 900 0010 0420A0E3 		mov	r2, #4
 901 0014 001040E3 		movt	r1, #:upper16:.LANCHOR0
 902 0018 10402DE9 		push	{r4, lr}
 903 001c 000191E7 		ldr	r0, [r1, r0, lsl #2]
 904 0020 1030A0E3 		mov	r3, #16
 905 0024 0010A0E3 		mov	r1, #0
 906 0028 020080E0 		add	r0, r0, r2
 907 002c FEFFFFEB 		bl	RZA_IO_RegWrite_16
 908 0030 0000A0E3 		mov	r0, #0
 909 0034 1080BDE8 		pop	{r4, pc}
 910              	.L196:
 911 0038 0000E0E3 		mvn	r0, #0
 912 003c 1EFF2FE1 		bx	lr
 914              		.section	.text.R_SCIFA_GetReadDataRegisterAddress,"ax",%progbits
 915              		.align	2
 916              		.global	R_SCIFA_GetReadDataRegisterAddress
 917              		.syntax unified
 918              		.arm
 919              		.fpu neon
 921              	R_SCIFA_GetReadDataRegisterAddress:
 922              		@ args = 0, pretend = 0, frame = 0
 923              		@ frame_needed = 0, uses_anonymous_args = 0
 924              		@ link register save eliminated.
 925 0000 7030EFE6 		uxtb	r3, r0
 926 0004 050053E3 		cmp	r3, #5
 927 0008 00300093 		movwls	r3, #:lower16:.LANCHOR0
 928 000c 00304093 		movtls	r3, #:upper16:.LANCHOR0
 929 0010 00019397 		ldrls	r0, [r3, r0, lsl #2]
 930 0014 0A008092 		addls	r0, r0, #10
 931 0018 0000A083 		movhi	r0, #0
 932 001c 1EFF2FE1 		bx	lr
 934              		.section	.text.R_SCIFA_StartTX,"ax",%progbits
 935              		.align	2
 936              		.global	R_SCIFA_StartTX
 937              		.syntax unified
 938              		.arm
 939              		.fpu neon
 941              	R_SCIFA_StartTX:
 942              		@ args = 0, pretend = 0, frame = 0
 943              		@ frame_needed = 0, uses_anonymous_args = 0
 944 0000 7030EFE6 		uxtb	r3, r0
 945 0004 050053E3 		cmp	r3, #5
 946 0008 1500008A 		bhi	.L206
 947 000c 001000E3 		movw	r1, #:lower16:.LANCHOR0
 948 0010 10402DE9 		push	{r4, lr}
 949 0014 001040E3 		movt	r1, #:upper16:.LANCHOR0
 950 0018 2030A0E3 		mov	r3, #32
 951 001c 0520A0E3 		mov	r2, #5
 952 0020 004191E7 		ldr	r4, [r1, r0, lsl #2]
 953 0024 0110A0E3 		mov	r1, #1
 954 0028 044084E2 		add	r4, r4, #4
 955 002c 0400A0E1 		mov	r0, r4
 956 0030 FEFFFFEB 		bl	RZA_IO_RegWrite_16
 957 0034 0400A0E1 		mov	r0, r4
 958 0038 8030A0E3 		mov	r3, #128
 959 003c 0720A0E3 		mov	r2, #7
 960 0040 0110A0E3 		mov	r1, #1
 961 0044 FEFFFFEB 		bl	RZA_IO_RegWrite_16
 962 0048 0400A0E1 		mov	r0, r4
 963 004c 0430A0E3 		mov	r3, #4
 964 0050 0220A0E3 		mov	r2, #2
 965 0054 0110A0E3 		mov	r1, #1
 966 0058 FEFFFFEB 		bl	RZA_IO_RegWrite_16
 967 005c 0000A0E3 		mov	r0, #0
 968 0060 1080BDE8 		pop	{r4, pc}
 969              	.L206:
 970 0064 0000E0E3 		mvn	r0, #0
 971 0068 1EFF2FE1 		bx	lr
 973              		.section	.text.R_SCIFA_StopTX,"ax",%progbits
 974              		.align	2
 975              		.global	R_SCIFA_StopTX
 976              		.syntax unified
 977              		.arm
 978              		.fpu neon
 980              	R_SCIFA_StopTX:
 981              		@ args = 0, pretend = 0, frame = 0
 982              		@ frame_needed = 0, uses_anonymous_args = 0
 983 0000 7030EFE6 		uxtb	r3, r0
 984 0004 050053E3 		cmp	r3, #5
 985 0008 0A00008A 		bhi	.L213
 986 000c 001000E3 		movw	r1, #:lower16:.LANCHOR0
 987 0010 10402DE9 		push	{r4, lr}
 988 0014 001040E3 		movt	r1, #:upper16:.LANCHOR0
 989 0018 2030A0E3 		mov	r3, #32
 990 001c 0520A0E3 		mov	r2, #5
 991 0020 000191E7 		ldr	r0, [r1, r0, lsl #2]
 992 0024 0010A0E3 		mov	r1, #0
 993 0028 040080E2 		add	r0, r0, #4
 994 002c FEFFFFEB 		bl	RZA_IO_RegWrite_16
 995 0030 0000A0E3 		mov	r0, #0
 996 0034 1080BDE8 		pop	{r4, pc}
 997              	.L213:
 998 0038 0000E0E3 		mvn	r0, #0
 999 003c 1EFF2FE1 		bx	lr
 1001              		.section	.text.R_SCIFA_GetWriteDataRegisterAddress,"ax",%progbits
 1002              		.align	2
 1003              		.global	R_SCIFA_GetWriteDataRegisterAddress
 1004              		.syntax unified
 1005              		.arm
 1006              		.fpu neon
 1008              	R_SCIFA_GetWriteDataRegisterAddress:
 1009              		@ args = 0, pretend = 0, frame = 0
 1010              		@ frame_needed = 0, uses_anonymous_args = 0
 1011              		@ link register save eliminated.
 1012 0000 7030EFE6 		uxtb	r3, r0
 1013 0004 050053E3 		cmp	r3, #5
 1014 0008 00300093 		movwls	r3, #:lower16:.LANCHOR0
 1015 000c 00304093 		movtls	r3, #:upper16:.LANCHOR0
 1016 0010 00019397 		ldrls	r0, [r3, r0, lsl #2]
 1017 0014 06008092 		addls	r0, r0, #6
 1018 0018 0000A083 		movhi	r0, #0
 1019 001c 1EFF2FE1 		bx	lr
 1021              		.section	.text.R_SCIFA_StartTXI,"ax",%progbits
 1022              		.align	2
 1023              		.global	R_SCIFA_StartTXI
 1024              		.syntax unified
 1025              		.arm
 1026              		.fpu neon
 1028              	R_SCIFA_StartTXI:
 1029              		@ args = 0, pretend = 0, frame = 0
 1030              		@ frame_needed = 0, uses_anonymous_args = 0
 1031 0000 7030EFE6 		uxtb	r3, r0
 1032 0004 050053E3 		cmp	r3, #5
 1033 0008 0A00008A 		bhi	.L223
 1034 000c 001000E3 		movw	r1, #:lower16:.LANCHOR0
 1035 0010 10402DE9 		push	{r4, lr}
 1036 0014 001040E3 		movt	r1, #:upper16:.LANCHOR0
 1037 0018 8030A0E3 		mov	r3, #128
 1038 001c 0720A0E3 		mov	r2, #7
 1039 0020 000191E7 		ldr	r0, [r1, r0, lsl #2]
 1040 0024 0110A0E3 		mov	r1, #1
 1041 0028 040080E2 		add	r0, r0, #4
 1042 002c FEFFFFEB 		bl	RZA_IO_RegWrite_16
 1043 0030 0000A0E3 		mov	r0, #0
 1044 0034 1080BDE8 		pop	{r4, pc}
 1045              	.L223:
 1046 0038 0000E0E3 		mvn	r0, #0
 1047 003c 1EFF2FE1 		bx	lr
 1049              		.section	.text.R_SCIFA_PutByte,"ax",%progbits
 1050              		.align	2
 1051              		.global	R_SCIFA_PutByte
 1052              		.syntax unified
 1053              		.arm
 1054              		.fpu neon
 1056              	R_SCIFA_PutByte:
 1057              		@ args = 0, pretend = 0, frame = 0
 1058              		@ frame_needed = 0, uses_anonymous_args = 0
 1059 0000 7030EFE6 		uxtb	r3, r0
 1060 0004 050053E3 		cmp	r3, #5
 1061 0008 0900008A 		bhi	.L230
 1062 000c 00C000E3 		movw	ip, #:lower16:.LANCHOR0
 1063 0010 10402DE9 		push	{r4, lr}
 1064 0014 00C040E3 		movt	ip, #:upper16:.LANCHOR0
 1065 0018 0030E0E3 		mvn	r3, #0
 1066 001c 0020A0E3 		mov	r2, #0
 1067 0020 00019CE7 		ldr	r0, [ip, r0, lsl #2]
 1068 0024 060080E2 		add	r0, r0, #6
 1069 0028 FEFFFFEB 		bl	RZA_IO_RegWrite_8
 1070 002c 0000A0E3 		mov	r0, #0
 1071 0030 1080BDE8 		pop	{r4, pc}
 1072              	.L230:
 1073 0034 0000E0E3 		mvn	r0, #0
 1074 0038 1EFF2FE1 		bx	lr
 1076              		.section	.text.R_SCIFA_GetByte,"ax",%progbits
 1077              		.align	2
 1078              		.global	R_SCIFA_GetByte
 1079              		.syntax unified
 1080              		.arm
 1081              		.fpu neon
 1083              	R_SCIFA_GetByte:
 1084              		@ args = 0, pretend = 0, frame = 0
 1085              		@ frame_needed = 0, uses_anonymous_args = 0
 1086 0000 7030EFE6 		uxtb	r3, r0
 1087 0004 050053E3 		cmp	r3, #5
 1088 0008 0C00008A 		bhi	.L237
 1089 000c 003000E3 		movw	r3, #:lower16:.LANCHOR0
 1090 0010 10402DE9 		push	{r4, lr}
 1091 0014 003040E3 		movt	r3, #:upper16:.LANCHOR0
 1092 0018 0140A0E1 		mov	r4, r1
 1093 001c 0020E0E3 		mvn	r2, #0
 1094 0020 0010A0E3 		mov	r1, #0
 1095 0024 000193E7 		ldr	r0, [r3, r0, lsl #2]
 1096 0028 0A0080E2 		add	r0, r0, #10
 1097 002c FEFFFFEB 		bl	RZA_IO_RegRead_8
 1098 0030 0030A0E3 		mov	r3, #0
 1099 0034 0000C4E5 		strb	r0, [r4]
 1100 0038 0300A0E1 		mov	r0, r3
 1101 003c 1080BDE8 		pop	{r4, pc}
 1102              	.L237:
 1103 0040 0030E0E3 		mvn	r3, #0
 1104 0044 0300A0E1 		mov	r0, r3
 1105 0048 1EFF2FE1 		bx	lr
 1107              		.section	.text.R_SCIFA_IsTxFifoFull,"ax",%progbits
 1108              		.align	2
 1109              		.global	R_SCIFA_IsTxFifoFull
 1110              		.syntax unified
 1111              		.arm
 1112              		.fpu neon
 1114              	R_SCIFA_IsTxFifoFull:
 1115              		@ args = 0, pretend = 0, frame = 0
 1116              		@ frame_needed = 0, uses_anonymous_args = 0
 1117 0000 7030EFE6 		uxtb	r3, r0
 1118 0004 050053E3 		cmp	r3, #5
 1119 0008 0F00008A 		bhi	.L245
 1120 000c 003000E3 		movw	r3, #:lower16:.LANCHOR0
 1121 0010 10402DE9 		push	{r4, lr}
 1122 0014 003040E3 		movt	r3, #:upper16:.LANCHOR0
 1123 0018 0140A0E1 		mov	r4, r1
 1124 001c 1F2CA0E3 		mov	r2, #7936
 1125 0020 0810A0E3 		mov	r1, #8
 1126 0024 000193E7 		ldr	r0, [r3, r0, lsl #2]
 1127 0028 0E0080E2 		add	r0, r0, #14
 1128 002c FEFFFFEB 		bl	RZA_IO_RegRead_16
 1129 0030 100050E3 		cmp	r0, #16
 1130 0034 0130A003 		moveq	r3, #1
 1131 0038 0000A003 		moveq	r0, #0
 1132 003c 0000A013 		movne	r0, #0
 1133 0040 00308405 		streq	r3, [r4]
 1134 0044 00008415 		strne	r0, [r4]
 1135 0048 1080BDE8 		pop	{r4, pc}
 1136              	.L245:
 1137 004c 0000E0E3 		mvn	r0, #0
 1138 0050 1EFF2FE1 		bx	lr
 1140              		.section	.text.R_SCIFA_SetExtendedCfg,"ax",%progbits
 1141              		.align	2
 1142              		.global	R_SCIFA_SetExtendedCfg
 1143              		.syntax unified
 1144              		.arm
 1145              		.fpu neon
 1147              	R_SCIFA_SetExtendedCfg:
 1148              		@ args = 0, pretend = 0, frame = 0
 1149              		@ frame_needed = 0, uses_anonymous_args = 0
 1150 0000 7030EFE6 		uxtb	r3, r0
 1151 0004 050053E3 		cmp	r3, #5
 1152 0008 0100009A 		bls	.L251
 1153 000c 0000E0E3 		mvn	r0, #0
 1154 0010 1EFF2FE1 		bx	lr
 1155              	.L251:
 1156 0014 70402DE9 		push	{r4, r5, r6, lr}
 1157 0018 0140A0E1 		mov	r4, r1
 1158 001c 001000E3 		movw	r1, #:lower16:.LANCHOR0
 1159 0020 0330A0E3 		mov	r3, #3
 1160 0024 001040E3 		movt	r1, #:upper16:.LANCHOR0
 1161 0028 0020A0E3 		mov	r2, #0
 1162 002c 005191E7 		ldr	r5, [r1, r0, lsl #2]
 1163 0030 0810D4E5 		ldrb	r1, [r4, #8]	@ zero_extendqisi2
 1164 0034 040085E2 		add	r0, r5, #4
 1165 0038 0C6085E2 		add	r6, r5, #12
 1166 003c FEFFFFEB 		bl	RZA_IO_RegWrite_16
 1167 0040 140085E2 		add	r0, r5, #20
 1168 0044 0430A0E3 		mov	r3, #4
 1169 0048 0220A0E3 		mov	r2, #2
 1170 004c 0E10D4E5 		ldrb	r1, [r4, #14]	@ zero_extendqisi2
 1171 0050 FEFFFFEB 		bl	RZA_IO_RegWrite_8
 1172 0054 1110D4E5 		ldrb	r1, [r4, #17]	@ zero_extendqisi2
 1173 0058 0600A0E1 		mov	r0, r6
 1174 005c 0830A0E3 		mov	r3, #8
 1175 0060 0320A0E3 		mov	r2, #3
 1176 0064 FEFFFFEB 		bl	RZA_IO_RegWrite_16
 1177 0068 1310D4E5 		ldrb	r1, [r4, #19]	@ zero_extendqisi2
 1178 006c 0F0051E3 		cmp	r1, #15
 1179 0070 2300008A 		bhi	.L253
 1180 0074 1440D4E5 		ldrb	r4, [r4, #20]	@ zero_extendqisi2
 1181 0078 013044E2 		sub	r3, r4, #1
 1182 007c 0F0053E3 		cmp	r3, #15
 1183 0080 1F00008A 		bhi	.L253
 1184 0084 165085E2 		add	r5, r5, #22
 1185 0088 1F30A0E3 		mov	r3, #31
 1186 008c 0500A0E1 		mov	r0, r5
 1187 0090 0020A0E3 		mov	r2, #0
 1188 0094 FEFFFFEB 		bl	RZA_IO_RegWrite_16
 1189 0098 0410A0E1 		mov	r1, r4
 1190 009c 0500A0E1 		mov	r0, r5
 1191 00a0 1F3CA0E3 		mov	r3, #7936
 1192 00a4 0820A0E3 		mov	r2, #8
 1193 00a8 FEFFFFEB 		bl	RZA_IO_RegWrite_16
 1194 00ac 0500A0E1 		mov	r0, r5
 1195 00b0 8030A0E3 		mov	r3, #128
 1196 00b4 0720A0E3 		mov	r2, #7
 1197 00b8 0110A0E3 		mov	r1, #1
 1198 00bc FEFFFFEB 		bl	RZA_IO_RegWrite_16
 1199 00c0 0500A0E1 		mov	r0, r5
 1200 00c4 0239A0E3 		mov	r3, #32768
 1201 00c8 0F20A0E3 		mov	r2, #15
 1202 00cc 0110A0E3 		mov	r1, #1
 1203 00d0 FEFFFFEB 		bl	RZA_IO_RegWrite_16
 1204 00d4 0600A0E1 		mov	r0, r6
 1205 00d8 0430A0E3 		mov	r3, #4
 1206 00dc 0220A0E3 		mov	r2, #2
 1207 00e0 0010A0E3 		mov	r1, #0
 1208 00e4 FEFFFFEB 		bl	RZA_IO_RegWrite_16
 1209 00e8 0600A0E1 		mov	r0, r6
 1210 00ec 0230A0E3 		mov	r3, #2
 1211 00f0 0120A0E3 		mov	r2, #1
 1212 00f4 0010A0E3 		mov	r1, #0
 1213 00f8 FEFFFFEB 		bl	RZA_IO_RegWrite_16
 1214 00fc 0000A0E3 		mov	r0, #0
 1215 0100 7080BDE8 		pop	{r4, r5, r6, pc}
 1216              	.L253:
 1217 0104 0000E0E3 		mvn	r0, #0
 1218 0108 7080BDE8 		pop	{r4, r5, r6, pc}
 1220              		.section	.text.R_SCIFA_SetModemControl,"ax",%progbits
 1221              		.align	2
 1222              		.global	R_SCIFA_SetModemControl
 1223              		.syntax unified
 1224              		.arm
 1225              		.fpu neon
 1227              	R_SCIFA_SetModemControl:
 1228              		@ args = 0, pretend = 0, frame = 0
 1229              		@ frame_needed = 0, uses_anonymous_args = 0
 1230 0000 7030EFE6 		uxtb	r3, r0
 1231 0004 050053E3 		cmp	r3, #5
 1232 0008 0900008A 		bhi	.L262
 1233 000c 002000E3 		movw	r2, #:lower16:.LANCHOR0
 1234 0010 10402DE9 		push	{r4, lr}
 1235 0014 002040E3 		movt	r2, #:upper16:.LANCHOR0
 1236 0018 0830A0E3 		mov	r3, #8
 1237 001c 000192E7 		ldr	r0, [r2, r0, lsl #2]
 1238 0020 0320A0E3 		mov	r2, #3
 1239 0024 0C0080E2 		add	r0, r0, #12
 1240 0028 FEFFFFEB 		bl	RZA_IO_RegWrite_16
 1241 002c 0000A0E3 		mov	r0, #0
 1242 0030 1080BDE8 		pop	{r4, pc}
 1243              	.L262:
 1244 0034 0000E0E3 		mvn	r0, #0
 1245 0038 1EFF2FE1 		bx	lr
 1247              		.section	.text.R_SCIFA_SetNoiseCanceller,"ax",%progbits
 1248              		.align	2
 1249              		.global	R_SCIFA_SetNoiseCanceller
 1250              		.syntax unified
 1251              		.arm
 1252              		.fpu neon
 1254              	R_SCIFA_SetNoiseCanceller:
 1255              		@ args = 0, pretend = 0, frame = 0
 1256              		@ frame_needed = 0, uses_anonymous_args = 0
 1257 0000 7030EFE6 		uxtb	r3, r0
 1258 0004 050053E3 		cmp	r3, #5
 1259 0008 0900008A 		bhi	.L269
 1260 000c 00C000E3 		movw	ip, #:lower16:.LANCHOR0
 1261 0010 10402DE9 		push	{r4, lr}
 1262 0014 00C040E3 		movt	ip, #:upper16:.LANCHOR0
 1263 0018 0430A0E3 		mov	r3, #4
 1264 001c 0220A0E3 		mov	r2, #2
 1265 0020 00019CE7 		ldr	r0, [ip, r0, lsl #2]
 1266 0024 140080E2 		add	r0, r0, #20
 1267 0028 FEFFFFEB 		bl	RZA_IO_RegWrite_8
 1268 002c 0000A0E3 		mov	r0, #0
 1269 0030 1080BDE8 		pop	{r4, pc}
 1270              	.L269:
 1271 0034 0000E0E3 		mvn	r0, #0
 1272 0038 1EFF2FE1 		bx	lr
 1274              		.section	.text.R_SCIFA_SetClock,"ax",%progbits
 1275              		.align	2
 1276              		.global	R_SCIFA_SetClock
 1277              		.syntax unified
 1278              		.arm
 1279              		.fpu neon
 1281              	R_SCIFA_SetClock:
 1282              		@ args = 0, pretend = 0, frame = 0
 1283              		@ frame_needed = 0, uses_anonymous_args = 0
 1284 0000 7030EFE6 		uxtb	r3, r0
 1285 0004 050053E3 		cmp	r3, #5
 1286 0008 0900008A 		bhi	.L276
 1287 000c 002000E3 		movw	r2, #:lower16:.LANCHOR0
 1288 0010 10402DE9 		push	{r4, lr}
 1289 0014 002040E3 		movt	r2, #:upper16:.LANCHOR0
 1290 0018 0330A0E3 		mov	r3, #3
 1291 001c 000192E7 		ldr	r0, [r2, r0, lsl #2]
 1292 0020 0020A0E3 		mov	r2, #0
 1293 0024 040080E2 		add	r0, r0, #4
 1294 0028 FEFFFFEB 		bl	RZA_IO_RegWrite_16
 1295 002c 0000A0E3 		mov	r0, #0
 1296 0030 1080BDE8 		pop	{r4, pc}
 1297              	.L276:
 1298 0034 0000E0E3 		mvn	r0, #0
 1299 0038 1EFF2FE1 		bx	lr
 1301              		.section	.text.R_SCIFA_SetFIFOThreshold,"ax",%progbits
 1302              		.align	2
 1303              		.global	R_SCIFA_SetFIFOThreshold
 1304              		.syntax unified
 1305              		.arm
 1306              		.fpu neon
 1308              	R_SCIFA_SetFIFOThreshold:
 1309              		@ args = 0, pretend = 0, frame = 0
 1310              		@ frame_needed = 0, uses_anonymous_args = 0
 1311 0000 F0412DE9 		push	{r4, r5, r6, r7, r8, lr}
 1312 0004 7040EFE6 		uxtb	r4, r0
 1313 0008 0F0051E3 		cmp	r1, #15
 1314 000c 05005493 		cmpls	r4, #5
 1315 0010 0140A083 		movhi	r4, #1
 1316 0014 0040A093 		movls	r4, #0
 1317 0018 2700008A 		bhi	.L284
 1318 001c 013042E2 		sub	r3, r2, #1
 1319 0020 0F0053E3 		cmp	r3, #15
 1320 0024 2400008A 		bhi	.L284
 1321 0028 0260A0E1 		mov	r6, r2
 1322 002c 002000E3 		movw	r2, #:lower16:.LANCHOR0
 1323 0030 002040E3 		movt	r2, #:upper16:.LANCHOR0
 1324 0034 1F30A0E3 		mov	r3, #31
 1325 0038 005192E7 		ldr	r5, [r2, r0, lsl #2]
 1326 003c 0420A0E1 		mov	r2, r4
 1327 0040 167085E2 		add	r7, r5, #22
 1328 0044 0C5085E2 		add	r5, r5, #12
 1329 0048 0700A0E1 		mov	r0, r7
 1330 004c FEFFFFEB 		bl	RZA_IO_RegWrite_16
 1331 0050 0610A0E1 		mov	r1, r6
 1332 0054 0700A0E1 		mov	r0, r7
 1333 0058 1F3CA0E3 		mov	r3, #7936
 1334 005c 0820A0E3 		mov	r2, #8
 1335 0060 FEFFFFEB 		bl	RZA_IO_RegWrite_16
 1336 0064 0700A0E1 		mov	r0, r7
 1337 0068 8030A0E3 		mov	r3, #128
 1338 006c 0720A0E3 		mov	r2, #7
 1339 0070 0110A0E3 		mov	r1, #1
 1340 0074 FEFFFFEB 		bl	RZA_IO_RegWrite_16
 1341 0078 0700A0E1 		mov	r0, r7
 1342 007c 0239A0E3 		mov	r3, #32768
 1343 0080 0F20A0E3 		mov	r2, #15
 1344 0084 0110A0E3 		mov	r1, #1
 1345 0088 FEFFFFEB 		bl	RZA_IO_RegWrite_16
 1346 008c 0500A0E1 		mov	r0, r5
 1347 0090 0410A0E1 		mov	r1, r4
 1348 0094 0430A0E3 		mov	r3, #4
 1349 0098 0220A0E3 		mov	r2, #2
 1350 009c FEFFFFEB 		bl	RZA_IO_RegWrite_16
 1351 00a0 0500A0E1 		mov	r0, r5
 1352 00a4 0230A0E3 		mov	r3, #2
 1353 00a8 0120A0E3 		mov	r2, #1
 1354 00ac 0410A0E1 		mov	r1, r4
 1355 00b0 FEFFFFEB 		bl	RZA_IO_RegWrite_16
 1356 00b4 0400A0E1 		mov	r0, r4
 1357 00b8 F081BDE8 		pop	{r4, r5, r6, r7, r8, pc}
 1358              	.L284:
 1359 00bc 0000E0E3 		mvn	r0, #0
 1360 00c0 F081BDE8 		pop	{r4, r5, r6, r7, r8, pc}
 1362              		.section	.text.R_SCIFA_SetTXDOutput,"ax",%progbits
 1363              		.align	2
 1364              		.global	R_SCIFA_SetTXDOutput
 1365              		.syntax unified
 1366              		.arm
 1367              		.fpu neon
 1369              	R_SCIFA_SetTXDOutput:
 1370              		@ args = 0, pretend = 0, frame = 0
 1371              		@ frame_needed = 0, uses_anonymous_args = 0
 1372 0000 010051E3 		cmp	r1, #1
 1373 0004 10402DE9 		push	{r4, lr}
 1374 0008 0900000A 		beq	.L290
 1375 000c 001000E3 		movw	r1, #:lower16:.LANCHOR0
 1376 0010 0330A0E3 		mov	r3, #3
 1377 0014 001040E3 		movt	r1, #:upper16:.LANCHOR0
 1378 0018 0020A0E3 		mov	r2, #0
 1379 001c 000191E7 		ldr	r0, [r1, r0, lsl #2]
 1380 0020 0210A0E3 		mov	r1, #2
 1381 0024 100080E2 		add	r0, r0, #16
 1382 0028 FEFFFFEB 		bl	RZA_IO_RegWrite_16
 1383 002c 0000A0E3 		mov	r0, #0
 1384 0030 1080BDE8 		pop	{r4, pc}
 1385              	.L290:
 1386 0034 002000E3 		movw	r2, #:lower16:.LANCHOR0
 1387 0038 0330A0E3 		mov	r3, #3
 1388 003c 002040E3 		movt	r2, #:upper16:.LANCHOR0
 1389 0040 0310A0E1 		mov	r1, r3
 1390 0044 000192E7 		ldr	r0, [r2, r0, lsl #2]
 1391 0048 0020A0E3 		mov	r2, #0
 1392 004c 100080E2 		add	r0, r0, #16
 1393 0050 FEFFFFEB 		bl	RZA_IO_RegWrite_16
 1394 0054 0000A0E3 		mov	r0, #0
 1395 0058 1080BDE8 		pop	{r4, pc}
 1397              		.section	.text.R_SCIFA_SetSCKOutput,"ax",%progbits
 1398              		.align	2
 1399              		.global	R_SCIFA_SetSCKOutput
 1400              		.syntax unified
 1401              		.arm
 1402              		.fpu neon
 1404              	R_SCIFA_SetSCKOutput:
 1405              		@ args = 0, pretend = 0, frame = 0
 1406              		@ frame_needed = 0, uses_anonymous_args = 0
 1407 0000 010051E3 		cmp	r1, #1
 1408 0004 10402DE9 		push	{r4, lr}
 1409 0008 0900000A 		beq	.L295
 1410 000c 001000E3 		movw	r1, #:lower16:.LANCHOR0
 1411 0010 0C30A0E3 		mov	r3, #12
 1412 0014 001040E3 		movt	r1, #:upper16:.LANCHOR0
 1413 0018 0020A0E3 		mov	r2, #0
 1414 001c 000191E7 		ldr	r0, [r1, r0, lsl #2]
 1415 0020 0810A0E3 		mov	r1, #8
 1416 0024 100080E2 		add	r0, r0, #16
 1417 0028 FEFFFFEB 		bl	RZA_IO_RegWrite_16
 1418 002c 0000A0E3 		mov	r0, #0
 1419 0030 1080BDE8 		pop	{r4, pc}
 1420              	.L295:
 1421 0034 002000E3 		movw	r2, #:lower16:.LANCHOR0
 1422 0038 0C30A0E3 		mov	r3, #12
 1423 003c 002040E3 		movt	r2, #:upper16:.LANCHOR0
 1424 0040 0310A0E1 		mov	r1, r3
 1425 0044 000192E7 		ldr	r0, [r2, r0, lsl #2]
 1426 0048 0020A0E3 		mov	r2, #0
 1427 004c 100080E2 		add	r0, r0, #16
 1428 0050 FEFFFFEB 		bl	RZA_IO_RegWrite_16
 1429 0054 0000A0E3 		mov	r0, #0
 1430 0058 1080BDE8 		pop	{r4, pc}
 1432              		.section	.text.R_SCIFA_SetCTSOutput,"ax",%progbits
 1433              		.align	2
 1434              		.global	R_SCIFA_SetCTSOutput
 1435              		.syntax unified
 1436              		.arm
 1437              		.fpu neon
 1439              	R_SCIFA_SetCTSOutput:
 1440              		@ args = 0, pretend = 0, frame = 0
 1441              		@ frame_needed = 0, uses_anonymous_args = 0
 1442 0000 033040E2 		sub	r3, r0, #3
 1443 0004 7330EFE6 		uxtb	r3, r3
 1444 0008 010053E3 		cmp	r3, #1
 1445 000c 1600009A 		bls	.L299
 1446 0010 010051E3 		cmp	r1, #1
 1447 0014 10402DE9 		push	{r4, lr}
 1448 0018 0900000A 		beq	.L304
 1449 001c 001000E3 		movw	r1, #:lower16:.LANCHOR0
 1450 0020 3030A0E3 		mov	r3, #48
 1451 0024 001040E3 		movt	r1, #:upper16:.LANCHOR0
 1452 0028 0020A0E3 		mov	r2, #0
 1453 002c 000191E7 		ldr	r0, [r1, r0, lsl #2]
 1454 0030 2010A0E3 		mov	r1, #32
 1455 0034 100080E2 		add	r0, r0, #16
 1456 0038 FEFFFFEB 		bl	RZA_IO_RegWrite_16
 1457 003c 0000A0E3 		mov	r0, #0
 1458 0040 1080BDE8 		pop	{r4, pc}
 1459              	.L304:
 1460 0044 002000E3 		movw	r2, #:lower16:.LANCHOR0
 1461 0048 3030A0E3 		mov	r3, #48
 1462 004c 002040E3 		movt	r2, #:upper16:.LANCHOR0
 1463 0050 0310A0E1 		mov	r1, r3
 1464 0054 000192E7 		ldr	r0, [r2, r0, lsl #2]
 1465 0058 0020A0E3 		mov	r2, #0
 1466 005c 100080E2 		add	r0, r0, #16
 1467 0060 FEFFFFEB 		bl	RZA_IO_RegWrite_16
 1468 0064 0000A0E3 		mov	r0, #0
 1469 0068 1080BDE8 		pop	{r4, pc}
 1470              	.L299:
 1471 006c 0000E0E3 		mvn	r0, #0
 1472 0070 1EFF2FE1 		bx	lr
 1474              		.section	.text.R_SCIFA_SetRTSOutput,"ax",%progbits
 1475              		.align	2
 1476              		.global	R_SCIFA_SetRTSOutput
 1477              		.syntax unified
 1478              		.arm
 1479              		.fpu neon
 1481              	R_SCIFA_SetRTSOutput:
 1482              		@ args = 0, pretend = 0, frame = 0
 1483              		@ frame_needed = 0, uses_anonymous_args = 0
 1484 0000 033040E2 		sub	r3, r0, #3
 1485 0004 7330EFE6 		uxtb	r3, r3
 1486 0008 010053E3 		cmp	r3, #1
 1487 000c 1600009A 		bls	.L308
 1488 0010 010051E3 		cmp	r1, #1
 1489 0014 10402DE9 		push	{r4, lr}
 1490 0018 0900000A 		beq	.L313
 1491 001c 001000E3 		movw	r1, #:lower16:.LANCHOR0
 1492 0020 C030A0E3 		mov	r3, #192
 1493 0024 001040E3 		movt	r1, #:upper16:.LANCHOR0
 1494 0028 0020A0E3 		mov	r2, #0
 1495 002c 000191E7 		ldr	r0, [r1, r0, lsl #2]
 1496 0030 8010A0E3 		mov	r1, #128
 1497 0034 100080E2 		add	r0, r0, #16
 1498 0038 FEFFFFEB 		bl	RZA_IO_RegWrite_16
 1499 003c 0000A0E3 		mov	r0, #0
 1500 0040 1080BDE8 		pop	{r4, pc}
 1501              	.L313:
 1502 0044 002000E3 		movw	r2, #:lower16:.LANCHOR0
 1503 0048 C030A0E3 		mov	r3, #192
 1504 004c 002040E3 		movt	r2, #:upper16:.LANCHOR0
 1505 0050 0310A0E1 		mov	r1, r3
 1506 0054 000192E7 		ldr	r0, [r2, r0, lsl #2]
 1507 0058 0020A0E3 		mov	r2, #0
 1508 005c 100080E2 		add	r0, r0, #16
 1509 0060 FEFFFFEB 		bl	RZA_IO_RegWrite_16
 1510 0064 0000A0E3 		mov	r0, #0
 1511 0068 1080BDE8 		pop	{r4, pc}
 1512              	.L308:
 1513 006c 0000E0E3 		mvn	r0, #0
 1514 0070 1EFF2FE1 		bx	lr
 1516              		.section	.text.R_SCIFA_ChannelConfigure,"ax",%progbits
 1517              		.align	2
 1518              		.global	R_SCIFA_ChannelConfigure
 1519              		.syntax unified
 1520              		.arm
 1521              		.fpu neon
 1523              	R_SCIFA_ChannelConfigure:
 1524              		@ args = 0, pretend = 0, frame = 16
 1525              		@ frame_needed = 0, uses_anonymous_args = 0
 1526 0000 F0472DE9 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
 1527 0004 7080EFE6 		uxtb	r8, r0
 1528 0008 18D04DE2 		sub	sp, sp, #24
 1529 000c 040058E3 		cmp	r8, #4
 1530 0010 9200008A 		bhi	.L341
 1531 0014 0040A0E1 		mov	r4, r0
 1532 0018 000000E3 		movw	r0, #:lower16:.LANCHOR0
 1533 001c 000040E3 		movt	r0, #:upper16:.LANCHOR0
 1534 0020 8030A0E3 		mov	r3, #128
 1535 0024 049190E7 		ldr	r9, [r0, r4, lsl #2]
 1536 0028 0270A0E1 		mov	r7, r2
 1537 002c 0160A0E1 		mov	r6, r1
 1538 0030 0720A0E3 		mov	r2, #7
 1539 0034 0010A0E3 		mov	r1, #0
 1540 0038 045089E2 		add	r5, r9, #4
 1541 003c 0500A0E1 		mov	r0, r5
 1542 0040 FEFFFFEB 		bl	RZA_IO_RegWrite_16
 1543 0044 0500A0E1 		mov	r0, r5
 1544 0048 2030A0E3 		mov	r3, #32
 1545 004c 0520A0E3 		mov	r2, #5
 1546 0050 0010A0E3 		mov	r1, #0
 1547 0054 FEFFFFEB 		bl	RZA_IO_RegWrite_16
 1548 0058 0500A0E1 		mov	r0, r5
 1549 005c 4030A0E3 		mov	r3, #64
 1550 0060 0620A0E3 		mov	r2, #6
 1551 0064 0010A0E3 		mov	r1, #0
 1552 0068 FEFFFFEB 		bl	RZA_IO_RegWrite_16
 1553 006c 0500A0E1 		mov	r0, r5
 1554 0070 1030A0E3 		mov	r3, #16
 1555 0074 0420A0E3 		mov	r2, #4
 1556 0078 0010A0E3 		mov	r1, #0
 1557 007c FEFFFFEB 		bl	RZA_IO_RegWrite_16
 1558 0080 18308DE2 		add	r3, sp, #24
 1559 0084 09E0A0E3 		mov	lr, #9
 1560 0088 0AC0A0E3 		mov	ip, #10
 1561 008c 0C10A0E3 		mov	r1, #12
 1562 0090 0D20A0E3 		mov	r2, #13
 1563 0094 043083E0 		add	r3, r3, r4
 1564 0098 0B00A0E3 		mov	r0, #11
 1565 009c 08E0CDE5 		strb	lr, [sp, #8]
 1566 00a0 09C0CDE5 		strb	ip, [sp, #9]
 1567 00a4 0B10CDE5 		strb	r1, [sp, #11]
 1568 00a8 0C20CDE5 		strb	r2, [sp, #12]
 1569 00ac 0A00CDE5 		strb	r0, [sp, #10]
 1570 00b0 100053E5 		ldrb	r0, [r3, #-16]	@ zero_extendqisi2
 1571 00b4 FEFFFFEB 		bl	R_STB_StartModule
 1572 00b8 0400A0E1 		mov	r0, r4
 1573 00bc FEFFFFEB 		bl	R_SCIFA_Init
 1574 00c0 005050E2 		subs	r5, r0, #0
 1575 00c4 6200001A 		bne	.L314
 1576 00c8 0BA0D6E5 		ldrb	r10, [r6, #11]	@ zero_extendqisi2
 1577 00cc 01005AE3 		cmp	r10, #1
 1578 00d0 6600000A 		beq	.L350
 1579              	.L316:
 1580 00d4 0510A0E1 		mov	r1, r5
 1581 00d8 2030A0E3 		mov	r3, #32
 1582 00dc 0520A0E3 		mov	r2, #5
 1583 00e0 0900A0E1 		mov	r0, r9
 1584 00e4 FEFFFFEB 		bl	RZA_IO_RegWrite_16
 1585              	.L320:
 1586 00e8 0D10D6E5 		ldrb	r1, [r6, #13]	@ zero_extendqisi2
 1587 00ec 000051E3 		cmp	r1, #0
 1588 00f0 0100000A 		beq	.L323
 1589 00f4 010051E3 		cmp	r1, #1
 1590 00f8 5800001A 		bne	.L341
 1591              	.L323:
 1592 00fc 0830A0E3 		mov	r3, #8
 1593 0100 0320A0E3 		mov	r2, #3
 1594 0104 0900A0E1 		mov	r0, r9
 1595 0108 FEFFFFEB 		bl	RZA_IO_RegWrite_16
 1596 010c 0010D6E5 		ldrb	r1, [r6]	@ zero_extendqisi2
 1597 0110 000051E3 		cmp	r1, #0
 1598 0114 0100000A 		beq	.L326
 1599 0118 010051E3 		cmp	r1, #1
 1600 011c 4F00001A 		bne	.L341
 1601              	.L326:
 1602 0120 8030A0E3 		mov	r3, #128
 1603 0124 0720A0E3 		mov	r2, #7
 1604 0128 0900A0E1 		mov	r0, r9
 1605 012c FEFFFFEB 		bl	RZA_IO_RegWrite_16
 1606 0130 0A10D6E5 		ldrb	r1, [r6, #10]	@ zero_extendqisi2
 1607 0134 000051E3 		cmp	r1, #0
 1608 0138 0100000A 		beq	.L329
 1609 013c 010051E3 		cmp	r1, #1
 1610 0140 4600001A 		bne	.L341
 1611              	.L329:
 1612 0144 0900A0E1 		mov	r0, r9
 1613 0148 4030A0E3 		mov	r3, #64
 1614 014c 0620A0E3 		mov	r2, #6
 1615 0150 FEFFFFEB 		bl	RZA_IO_RegWrite_16
 1616 0154 000000E3 		movw	r0, #:lower16:.LC1
 1617 0158 0010A0E3 		mov	r1, #0
 1618 015c 000040E3 		movt	r0, #:upper16:.LC1
 1619 0160 FEFFFFEB 		bl	direct_open
 1620 0164 005050E2 		subs	r5, r0, #0
 1621 0168 3C0000BA 		blt	.L341
 1622 016c 0430A0E3 		mov	r3, #4
 1623 0170 18208DE2 		add	r2, sp, #24
 1624 0174 103062E5 		strb	r3, [r2, #-16]!
 1625 0178 0610A0E3 		mov	r1, #6
 1626 017c FEFFFFEB 		bl	control
 1627 0180 000050E3 		cmp	r0, #0
 1628 0184 3500001A 		bne	.L341
 1629 0188 0500A0E1 		mov	r0, r5
 1630 018c FEFFFFEB 		bl	direct_close
 1631 0190 047B9DED 		vldr.64	d7, [sp, #16]
 1632 0194 FACFA0E3 		mov	ip, #1000
 1633 0198 0030D6E5 		ldrb	r3, [r6]	@ zero_extendqisi2
 1634 019c 0400A0E1 		mov	r0, r4
 1635 01a0 041096E5 		ldr	r1, [r6, #4]
 1636 01a4 00708DE5 		str	r7, [sp]
 1637 01a8 C77BFCEE 		vcvt.u32.f64	s15, d7
 1638 01ac 902A17EE 		vmov	r2, s15	@ int
 1639 01b0 9C0202E0 		mul	r2, ip, r2
 1640 01b4 FEFFFFEB 		bl	R_SCIFA_SetBaud
 1641 01b8 005050E2 		subs	r5, r0, #0
 1642 01bc 2400001A 		bne	.L314
 1643 01c0 1010D6E5 		ldrb	r1, [r6, #16]	@ zero_extendqisi2
 1644 01c4 0400A0E1 		mov	r0, r4
 1645 01c8 FEFFFFEB 		bl	R_SCIFA_SetLoopBack
 1646 01cc 005050E2 		subs	r5, r0, #0
 1647 01d0 1F00001A 		bne	.L314
 1648 01d4 0F10D6E5 		ldrb	r1, [r6, #15]	@ zero_extendqisi2
 1649 01d8 0400A0E1 		mov	r0, r4
 1650 01dc FEFFFFEB 		bl	R_SCIFA_SetDataOrder
 1651 01e0 005050E2 		subs	r5, r0, #0
 1652 01e4 1A00001A 		bne	.L314
 1653 01e8 1510D6E5 		ldrb	r1, [r6, #21]	@ zero_extendqisi2
 1654 01ec 0400A0E1 		mov	r0, r4
 1655 01f0 FEFFFFEB 		bl	R_SCIFA_SetTXDOutput
 1656 01f4 005050E2 		subs	r5, r0, #0
 1657 01f8 1500001A 		bne	.L314
 1658 01fc 1610D6E5 		ldrb	r1, [r6, #22]	@ zero_extendqisi2
 1659 0200 0400A0E1 		mov	r0, r4
 1660 0204 FEFFFFEB 		bl	R_SCIFA_SetSCKOutput
 1661 0208 005050E2 		subs	r5, r0, #0
 1662 020c 1000001A 		bne	.L314
 1663 0210 038048E2 		sub	r8, r8, #3
 1664 0214 010058E3 		cmp	r8, #1
 1665 0218 0900009A 		bls	.L332
 1666 021c 1810D6E5 		ldrb	r1, [r6, #24]	@ zero_extendqisi2
 1667 0220 0400A0E1 		mov	r0, r4
 1668 0224 FEFFFFEB 		bl	R_SCIFA_SetRTSOutput
 1669 0228 005050E2 		subs	r5, r0, #0
 1670 022c 0800001A 		bne	.L314
 1671 0230 1710D6E5 		ldrb	r1, [r6, #23]	@ zero_extendqisi2
 1672 0234 0400A0E1 		mov	r0, r4
 1673 0238 FEFFFFEB 		bl	R_SCIFA_SetCTSOutput
 1674 023c 005050E2 		subs	r5, r0, #0
 1675 0240 0300001A 		bne	.L314
 1676              	.L332:
 1677 0244 0610A0E1 		mov	r1, r6
 1678 0248 0400A0E1 		mov	r0, r4
 1679 024c FEFFFFEB 		bl	R_SCIFA_SetExtendedCfg
 1680 0250 0050A0E1 		mov	r5, r0
 1681              	.L314:
 1682 0254 0500A0E1 		mov	r0, r5
 1683 0258 18D08DE2 		add	sp, sp, #24
 1684              		@ sp needed
 1685 025c F087BDE8 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 1686              	.L341:
 1687 0260 0050E0E3 		mvn	r5, #0
 1688 0264 0500A0E1 		mov	r0, r5
 1689 0268 18D08DE2 		add	sp, sp, #24
 1690              		@ sp needed
 1691 026c F087BDE8 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 1692              	.L350:
 1693 0270 0C10D6E5 		ldrb	r1, [r6, #12]	@ zero_extendqisi2
 1694 0274 010051E3 		cmp	r1, #1
 1695 0278 0D00000A 		beq	.L317
 1696 027c 94FFFF3A 		bcc	.L316
 1697 0280 020051E3 		cmp	r1, #2
 1698 0284 F5FFFF1A 		bne	.L341
 1699 0288 0A10A0E1 		mov	r1, r10
 1700 028c 0900A0E1 		mov	r0, r9
 1701 0290 2030A0E3 		mov	r3, #32
 1702 0294 0520A0E3 		mov	r2, #5
 1703 0298 FEFFFFEB 		bl	RZA_IO_RegWrite_16
 1704 029c 0A10A0E1 		mov	r1, r10
 1705 02a0 1030A0E3 		mov	r3, #16
 1706 02a4 0420A0E3 		mov	r2, #4
 1707 02a8 0900A0E1 		mov	r0, r9
 1708 02ac FEFFFFEB 		bl	RZA_IO_RegWrite_16
 1709 02b0 8CFFFFEA 		b	.L320
 1710              	.L317:
 1711 02b4 0900A0E1 		mov	r0, r9
 1712 02b8 2030A0E3 		mov	r3, #32
 1713 02bc 0520A0E3 		mov	r2, #5
 1714 02c0 FEFFFFEB 		bl	RZA_IO_RegWrite_16
 1715 02c4 0510A0E1 		mov	r1, r5
 1716 02c8 1030A0E3 		mov	r3, #16
 1717 02cc 0420A0E3 		mov	r2, #4
 1718 02d0 0900A0E1 		mov	r0, r9
 1719 02d4 FEFFFFEB 		bl	RZA_IO_RegWrite_16
 1720 02d8 82FFFFEA 		b	.L320
 1722              		.section	.text.R_SCIFA_Open,"ax",%progbits
 1723              		.align	2
 1724              		.global	R_SCIFA_Open
 1725              		.syntax unified
 1726              		.arm
 1727              		.fpu neon
 1729              	R_SCIFA_Open:
 1730              		@ args = 0, pretend = 0, frame = 24
 1731              		@ frame_needed = 0, uses_anonymous_args = 0
 1732 0000 F0472DE9 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
 1733 0004 004050E2 		subs	r4, r0, #0
 1734 0008 20D04DE2 		sub	sp, sp, #32
 1735 000c 0300000A 		beq	.L385
 1736              	.L381:
 1737 0010 0040E0E3 		mvn	r4, #0
 1738              	.L351:
 1739 0014 0400A0E1 		mov	r0, r4
 1740 0018 20D08DE2 		add	sp, sp, #32
 1741              		@ sp needed
 1742 001c F087BDE8 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 1743              	.L385:
 1744 0020 040009E3 		movw	r0, #36868
 1745 0024 8030A0E3 		mov	r3, #128
 1746 0028 00084EE3 		movt	r0, 59392
 1747 002c 0720A0E3 		mov	r2, #7
 1748 0030 0150A0E1 		mov	r5, r1
 1749 0034 0410A0E1 		mov	r1, r4
 1750 0038 FEFFFFEB 		bl	RZA_IO_RegWrite_16
 1751 003c 040009E3 		movw	r0, #36868
 1752 0040 0410A0E1 		mov	r1, r4
 1753 0044 2030A0E3 		mov	r3, #32
 1754 0048 00084EE3 		movt	r0, 59392
 1755 004c 0520A0E3 		mov	r2, #5
 1756 0050 FEFFFFEB 		bl	RZA_IO_RegWrite_16
 1757 0054 040009E3 		movw	r0, #36868
 1758 0058 0410A0E1 		mov	r1, r4
 1759 005c 4030A0E3 		mov	r3, #64
 1760 0060 00084EE3 		movt	r0, 59392
 1761 0064 0620A0E3 		mov	r2, #6
 1762 0068 FEFFFFEB 		bl	RZA_IO_RegWrite_16
 1763 006c 040009E3 		movw	r0, #36868
 1764 0070 0410A0E1 		mov	r1, r4
 1765 0074 1030A0E3 		mov	r3, #16
 1766 0078 0420A0E3 		mov	r2, #4
 1767 007c 00084EE3 		movt	r0, 59392
 1768 0080 FEFFFFEB 		bl	RZA_IO_RegWrite_16
 1769 0084 0D00A0E3 		mov	r0, #13
 1770 0088 FEFFFFEB 		bl	R_STB_StartModule
 1771 008c 0400A0E3 		mov	r0, #4
 1772 0090 FEFFFFEB 		bl	R_SCIFA_Init
 1773 0094 004050E2 		subs	r4, r0, #0
 1774 0098 DDFFFF1A 		bne	.L351
 1775 009c 006000E3 		movw	r6, #:lower16:.LANCHOR1
 1776 00a0 0490A0E1 		mov	r9, r4
 1777 00a4 006040E3 		movt	r6, #:upper16:.LANCHOR1
 1778 00a8 0F70D6E5 		ldrb	r7, [r6, #15]	@ zero_extendqisi2
 1779 00ac 010057E3 		cmp	r7, #1
 1780 00b0 6A00000A 		beq	.L386
 1781              	.L354:
 1782 00b4 094AA0E3 		mov	r4, #36864
 1783 00b8 2030A0E3 		mov	r3, #32
 1784 00bc 00484EE3 		movt	r4, 59392
 1785 00c0 0520A0E3 		mov	r2, #5
 1786 00c4 0400A0E1 		mov	r0, r4
 1787 00c8 0910A0E1 		mov	r1, r9
 1788 00cc FEFFFFEB 		bl	RZA_IO_RegWrite_16
 1789              	.L358:
 1790 00d0 1110D6E5 		ldrb	r1, [r6, #17]	@ zero_extendqisi2
 1791 00d4 18729FE5 		ldr	r7, .L387
 1792 00d8 000051E3 		cmp	r1, #0
 1793 00dc 0100000A 		beq	.L361
 1794 00e0 010051E3 		cmp	r1, #1
 1795 00e4 C9FFFF1A 		bne	.L381
 1796              	.L361:
 1797 00e8 0830A0E3 		mov	r3, #8
 1798 00ec 0320A0E3 		mov	r2, #3
 1799 00f0 0400A0E1 		mov	r0, r4
 1800 00f4 FEFFFFEB 		bl	RZA_IO_RegWrite_16
 1801 00f8 04A0D6E5 		ldrb	r10, [r6, #4]	@ zero_extendqisi2
 1802 00fc 00005AE3 		cmp	r10, #0
 1803 0100 6900001A 		bne	.L383
 1804              	.L364:
 1805 0104 0A10A0E1 		mov	r1, r10
 1806 0108 8030A0E3 		mov	r3, #128
 1807 010c 0720A0E3 		mov	r2, #7
 1808 0110 0400A0E1 		mov	r0, r4
 1809 0114 FEFFFFEB 		bl	RZA_IO_RegWrite_16
 1810 0118 0E10D6E5 		ldrb	r1, [r6, #14]	@ zero_extendqisi2
 1811 011c 000051E3 		cmp	r1, #0
 1812 0120 7000001A 		bne	.L384
 1813              	.L367:
 1814 0124 0400A0E1 		mov	r0, r4
 1815 0128 4030A0E3 		mov	r3, #64
 1816 012c 0620A0E3 		mov	r2, #6
 1817 0130 FEFFFFEB 		bl	RZA_IO_RegWrite_16
 1818 0134 000000E3 		movw	r0, #:lower16:.LC1
 1819 0138 0010A0E3 		mov	r1, #0
 1820 013c 000040E3 		movt	r0, #:upper16:.LC1
 1821 0140 FEFFFFEB 		bl	direct_open
 1822 0144 004050E2 		subs	r4, r0, #0
 1823 0148 B0FFFFBA 		blt	.L381
 1824 014c 20208DE2 		add	r2, sp, #32
 1825 0150 0480A0E3 		mov	r8, #4
 1826 0154 108062E5 		strb	r8, [r2, #-16]!
 1827 0158 0610A0E3 		mov	r1, #6
 1828 015c FEFFFFEB 		bl	control
 1829 0160 000050E3 		cmp	r0, #0
 1830 0164 A9FFFF1A 		bne	.L381
 1831 0168 0400A0E1 		mov	r0, r4
 1832 016c FEFFFFEB 		bl	direct_close
 1833 0170 067B9DED 		vldr.64	d7, [sp, #24]
 1834 0174 0C208DE2 		add	r2, sp, #12
 1835 0178 FACFA0E3 		mov	ip, #1000
 1836 017c 00208DE5 		str	r2, [sp]
 1837 0180 081096E5 		ldr	r1, [r6, #8]
 1838 0184 0A30A0E1 		mov	r3, r10
 1839 0188 0800A0E1 		mov	r0, r8
 1840 018c C77BFCEE 		vcvt.u32.f64	s15, d7
 1841 0190 902A17EE 		vmov	r2, s15	@ int
 1842 0194 9C0202E0 		mul	r2, ip, r2
 1843 0198 FEFFFFEB 		bl	R_SCIFA_SetBaud
 1844 019c 004050E2 		subs	r4, r0, #0
 1845 01a0 9BFFFF1A 		bne	.L351
 1846 01a4 4830A0E3 		mov	r3, #72
 1847 01a8 0800A0E1 		mov	r0, r8
 1848 01ac 936926E0 		mla	r6, r3, r9, r6
 1849 01b0 1410D6E5 		ldrb	r1, [r6, #20]	@ zero_extendqisi2
 1850 01b4 FEFFFFEB 		bl	R_SCIFA_SetLoopBack
 1851 01b8 004050E2 		subs	r4, r0, #0
 1852 01bc 94FFFF1A 		bne	.L351
 1853 01c0 1310D6E5 		ldrb	r1, [r6, #19]	@ zero_extendqisi2
 1854 01c4 0800A0E1 		mov	r0, r8
 1855 01c8 FEFFFFEB 		bl	R_SCIFA_SetDataOrder
 1856 01cc 004050E2 		subs	r4, r0, #0
 1857 01d0 8FFFFF1A 		bne	.L351
 1858 01d4 1910D6E5 		ldrb	r1, [r6, #25]	@ zero_extendqisi2
 1859 01d8 0800A0E1 		mov	r0, r8
 1860 01dc FEFFFFEB 		bl	R_SCIFA_SetTXDOutput
 1861 01e0 004050E2 		subs	r4, r0, #0
 1862 01e4 8AFFFF1A 		bne	.L351
 1863 01e8 1A10D6E5 		ldrb	r1, [r6, #26]	@ zero_extendqisi2
 1864 01ec 0800A0E1 		mov	r0, r8
 1865 01f0 FEFFFFEB 		bl	R_SCIFA_SetSCKOutput
 1866 01f4 004050E2 		subs	r4, r0, #0
 1867 01f8 85FFFF1A 		bne	.L351
 1868 01fc 0710A0E1 		mov	r1, r7
 1869 0200 0800A0E1 		mov	r0, r8
 1870 0204 FEFFFFEB 		bl	R_SCIFA_SetExtendedCfg
 1871 0208 004050E2 		subs	r4, r0, #0
 1872 020c 80FFFF1A 		bne	.L351
 1873 0210 000000E3 		movw	r0, #:lower16:.LC2
 1874 0214 0410A0E1 		mov	r1, r4
 1875 0218 000040E3 		movt	r0, #:upper16:.LC2
 1876 021c FEFFFFEB 		bl	direct_open
 1877 0220 006050E2 		subs	r6, r0, #0
 1878 0224 79FFFFDA 		ble	.L381
 1879 0228 0810A0E1 		mov	r1, r8
 1880 022c C4209FE5 		ldr	r2, .L387+4
 1881 0230 FEFFFFEB 		bl	direct_control
 1882 0234 0600A0E1 		mov	r0, r6
 1883 0238 FEFFFFEB 		bl	direct_close
 1884 023c 0710A0E1 		mov	r1, r7
 1885 0240 3820A0E3 		mov	r2, #56
 1886 0244 0500A0E1 		mov	r0, r5
 1887 0248 FEFFFFEB 		bl	memcpy
 1888 024c 0C309DE5 		ldr	r3, [sp, #12]
 1889 0250 0400A0E1 		mov	r0, r4
 1890 0254 043085E5 		str	r3, [r5, #4]
 1891 0258 20D08DE2 		add	sp, sp, #32
 1892              		@ sp needed
 1893 025c F087BDE8 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 1894              	.L386:
 1895 0260 1010D6E5 		ldrb	r1, [r6, #16]	@ zero_extendqisi2
 1896 0264 010051E3 		cmp	r1, #1
 1897 0268 1200000A 		beq	.L355
 1898 026c 90FFFF3A 		bcc	.L354
 1899 0270 020051E3 		cmp	r1, #2
 1900 0274 65FFFF1A 		bne	.L381
 1901 0278 094AA0E3 		mov	r4, #36864
 1902 027c 0710A0E1 		mov	r1, r7
 1903 0280 00484EE3 		movt	r4, 59392
 1904 0284 2030A0E3 		mov	r3, #32
 1905 0288 0400A0E1 		mov	r0, r4
 1906 028c 0520A0E3 		mov	r2, #5
 1907 0290 FEFFFFEB 		bl	RZA_IO_RegWrite_16
 1908 0294 0710A0E1 		mov	r1, r7
 1909 0298 0400A0E1 		mov	r0, r4
 1910 029c 1030A0E3 		mov	r3, #16
 1911 02a0 0420A0E3 		mov	r2, #4
 1912 02a4 FEFFFFEB 		bl	RZA_IO_RegWrite_16
 1913 02a8 88FFFFEA 		b	.L358
 1914              	.L383:
 1915 02ac 01005AE3 		cmp	r10, #1
 1916 02b0 93FFFF0A 		beq	.L364
 1917 02b4 55FFFFEA 		b	.L381
 1918              	.L355:
 1919 02b8 094AA0E3 		mov	r4, #36864
 1920 02bc 2030A0E3 		mov	r3, #32
 1921 02c0 00484EE3 		movt	r4, 59392
 1922 02c4 0520A0E3 		mov	r2, #5
 1923 02c8 0400A0E1 		mov	r0, r4
 1924 02cc FEFFFFEB 		bl	RZA_IO_RegWrite_16
 1925 02d0 0400A0E1 		mov	r0, r4
 1926 02d4 1030A0E3 		mov	r3, #16
 1927 02d8 0420A0E3 		mov	r2, #4
 1928 02dc 0910A0E1 		mov	r1, r9
 1929 02e0 FEFFFFEB 		bl	RZA_IO_RegWrite_16
 1930 02e4 79FFFFEA 		b	.L358
 1931              	.L384:
 1932 02e8 010051E3 		cmp	r1, #1
 1933 02ec 8CFFFF0A 		beq	.L367
 1934 02f0 46FFFFEA 		b	.L381
 1935              	.L388:
 1936              		.align	2
 1937              	.L387:
 1938 02f4 04000000 		.word	.LANCHOR1+4
 1939 02f8 3C000000 		.word	.LANCHOR1+60
 1941              		.section	.text.R_SCIFA_GetVersion,"ax",%progbits
 1942              		.align	2
 1943              		.global	R_SCIFA_GetVersion
 1944              		.syntax unified
 1945              		.arm
 1946              		.fpu neon
 1948              	R_SCIFA_GetVersion:
 1949              		@ args = 0, pretend = 0, frame = 0
 1950              		@ frame_needed = 0, uses_anonymous_args = 0
 1951 0000 002000E3 		movw	r2, #:lower16:.LC3
 1952 0004 04E02DE5 		str	lr, [sp, #-4]!
 1953 0008 0030A0E1 		mov	r3, r0
 1954 000c 0010A0E3 		mov	r1, #0
 1955 0010 002040E3 		movt	r2, #:upper16:.LC3
 1956 0014 02E0A0E3 		mov	lr, #2
 1957 0018 04C0A0E3 		mov	ip, #4
 1958 001c 142080E5 		str	r2, [r0, #20]
 1959 0020 0100A0E1 		mov	r0, r1
 1960 0024 BEE0C3E1 		strh	lr, [r3, #14]	@ movhi
 1961 0028 BCC0C3E1 		strh	ip, [r3, #12]	@ movhi
 1962 002c 101083E5 		str	r1, [r3, #16]
 1963 0030 04F09DE4 		ldr	pc, [sp], #4
 1965              		.section	.text.R_SCIFA_SetupInterrupts,"ax",%progbits
 1966              		.align	2
 1967              		.global	R_SCIFA_SetupInterrupts
 1968              		.syntax unified
 1969              		.arm
 1970              		.fpu neon
 1972              	R_SCIFA_SetupInterrupts:
 1973              		@ args = 12, pretend = 0, frame = 0
 1974              		@ frame_needed = 0, uses_anonymous_args = 0
 1975 0000 70402DE9 		push	{r4, r5, r6, lr}
 1976 0004 0150A0E1 		mov	r5, r1
 1977 0008 0260A0E1 		mov	r6, r2
 1978 000c 0340A0E1 		mov	r4, r3
 1979 0010 040050E3 		cmp	r0, #4
 1980 0014 00F19F97 		ldrls	pc, [pc, r0, asl #2]
 1981 0018 A90000EA 		b	.L409
 1982              	.L394:
 1983 001c A4000000 		.word	.L393
 1984 0020 18010000 		.word	.L395
 1985 0024 8C010000 		.word	.L396
 1986 0028 00020000 		.word	.L397
 1987 002c 30000000 		.word	.L398
 1988              	.L398:
 1989 0030 10109DE5 		ldr	r1, [sp, #16]
 1990 0034 430100E3 		movw	r0, #323
 1991 0038 FEFFFFEB 		bl	R_INTC_RegistIntFunc
 1992 003c 430100E3 		movw	r0, #323
 1993 0040 FEFFFFEB 		bl	R_INTC_Enable
 1994 0044 0510A0E1 		mov	r1, r5
 1995 0048 430100E3 		movw	r0, #323
 1996 004c FEFFFFEB 		bl	R_INTC_SetPriority
 1997 0050 14309DE5 		ldr	r3, [sp, #20]
 1998 0054 510FA0E3 		mov	r0, #324
 1999 0058 000053E3 		cmp	r3, #0
 2000 005c 0310A0E1 		mov	r1, r3
 2001 0060 8300000A 		beq	.L407
 2002 0064 FEFFFFEB 		bl	R_INTC_RegistIntFunc
 2003 0068 510FA0E3 		mov	r0, #324
 2004 006c FEFFFFEB 		bl	R_INTC_Enable
 2005 0070 0610A0E1 		mov	r1, r6
 2006 0074 510FA0E3 		mov	r0, #324
 2007 0078 FEFFFFEB 		bl	R_INTC_SetPriority
 2008              	.L408:
 2009 007c 18109DE5 		ldr	r1, [sp, #24]
 2010 0080 420100E3 		movw	r0, #322
 2011 0084 FEFFFFEB 		bl	R_INTC_RegistIntFunc
 2012 0088 420100E3 		movw	r0, #322
 2013 008c FEFFFFEB 		bl	R_INTC_Enable
 2014 0090 0410A0E1 		mov	r1, r4
 2015 0094 420100E3 		movw	r0, #322
 2016 0098 FEFFFFEB 		bl	R_INTC_SetPriority
 2017 009c 0000A0E3 		mov	r0, #0
 2018 00a0 7080BDE8 		pop	{r4, r5, r6, pc}
 2019              	.L393:
 2020 00a4 10109DE5 		ldr	r1, [sp, #16]
 2021 00a8 2B0100E3 		movw	r0, #299
 2022 00ac FEFFFFEB 		bl	R_INTC_RegistIntFunc
 2023 00b0 2B0100E3 		movw	r0, #299
 2024 00b4 FEFFFFEB 		bl	R_INTC_Enable
 2025 00b8 0510A0E1 		mov	r1, r5
 2026 00bc 2B0100E3 		movw	r0, #299
 2027 00c0 FEFFFFEB 		bl	R_INTC_SetPriority
 2028 00c4 14309DE5 		ldr	r3, [sp, #20]
 2029 00c8 4B0FA0E3 		mov	r0, #300
 2030 00cc 000053E3 		cmp	r3, #0
 2031 00d0 0310A0E1 		mov	r1, r3
 2032 00d4 7600000A 		beq	.L399
 2033 00d8 FEFFFFEB 		bl	R_INTC_RegistIntFunc
 2034 00dc 4B0FA0E3 		mov	r0, #300
 2035 00e0 FEFFFFEB 		bl	R_INTC_Enable
 2036 00e4 0610A0E1 		mov	r1, r6
 2037 00e8 4B0FA0E3 		mov	r0, #300
 2038 00ec FEFFFFEB 		bl	R_INTC_SetPriority
 2039              	.L400:
 2040 00f0 18109DE5 		ldr	r1, [sp, #24]
 2041 00f4 2A0100E3 		movw	r0, #298
 2042 00f8 FEFFFFEB 		bl	R_INTC_RegistIntFunc
 2043 00fc 2A0100E3 		movw	r0, #298
 2044 0100 FEFFFFEB 		bl	R_INTC_Enable
 2045 0104 0410A0E1 		mov	r1, r4
 2046 0108 2A0100E3 		movw	r0, #298
 2047 010c FEFFFFEB 		bl	R_INTC_SetPriority
 2048 0110 0000A0E3 		mov	r0, #0
 2049 0114 7080BDE8 		pop	{r4, r5, r6, pc}
 2050              	.L395:
 2051 0118 10109DE5 		ldr	r1, [sp, #16]
 2052 011c 310100E3 		movw	r0, #305
 2053 0120 FEFFFFEB 		bl	R_INTC_RegistIntFunc
 2054 0124 310100E3 		movw	r0, #305
 2055 0128 FEFFFFEB 		bl	R_INTC_Enable
 2056 012c 0510A0E1 		mov	r1, r5
 2057 0130 310100E3 		movw	r0, #305
 2058 0134 FEFFFFEB 		bl	R_INTC_SetPriority
 2059 0138 14309DE5 		ldr	r3, [sp, #20]
 2060 013c 320100E3 		movw	r0, #306
 2061 0140 000053E3 		cmp	r3, #0
 2062 0144 0310A0E1 		mov	r1, r3
 2063 0148 5500000A 		beq	.L401
 2064 014c FEFFFFEB 		bl	R_INTC_RegistIntFunc
 2065 0150 320100E3 		movw	r0, #306
 2066 0154 FEFFFFEB 		bl	R_INTC_Enable
 2067 0158 0610A0E1 		mov	r1, r6
 2068 015c 320100E3 		movw	r0, #306
 2069 0160 FEFFFFEB 		bl	R_INTC_SetPriority
 2070              	.L402:
 2071 0164 18109DE5 		ldr	r1, [sp, #24]
 2072 0168 130EA0E3 		mov	r0, #304
 2073 016c FEFFFFEB 		bl	R_INTC_RegistIntFunc
 2074 0170 130EA0E3 		mov	r0, #304
 2075 0174 FEFFFFEB 		bl	R_INTC_Enable
 2076 0178 0410A0E1 		mov	r1, r4
 2077 017c 130EA0E3 		mov	r0, #304
 2078 0180 FEFFFFEB 		bl	R_INTC_SetPriority
 2079 0184 0000A0E3 		mov	r0, #0
 2080 0188 7080BDE8 		pop	{r4, r5, r6, pc}
 2081              	.L396:
 2082 018c 10109DE5 		ldr	r1, [sp, #16]
 2083 0190 370100E3 		movw	r0, #311
 2084 0194 FEFFFFEB 		bl	R_INTC_RegistIntFunc
 2085 0198 370100E3 		movw	r0, #311
 2086 019c FEFFFFEB 		bl	R_INTC_Enable
 2087 01a0 0510A0E1 		mov	r1, r5
 2088 01a4 370100E3 		movw	r0, #311
 2089 01a8 FEFFFFEB 		bl	R_INTC_SetPriority
 2090 01ac 14309DE5 		ldr	r3, [sp, #20]
 2091 01b0 4E0FA0E3 		mov	r0, #312
 2092 01b4 000053E3 		cmp	r3, #0
 2093 01b8 0310A0E1 		mov	r1, r3
 2094 01bc 3400000A 		beq	.L403
 2095 01c0 FEFFFFEB 		bl	R_INTC_RegistIntFunc
 2096 01c4 4E0FA0E3 		mov	r0, #312
 2097 01c8 FEFFFFEB 		bl	R_INTC_Enable
 2098 01cc 0610A0E1 		mov	r1, r6
 2099 01d0 4E0FA0E3 		mov	r0, #312
 2100 01d4 FEFFFFEB 		bl	R_INTC_SetPriority
 2101              	.L404:
 2102 01d8 18109DE5 		ldr	r1, [sp, #24]
 2103 01dc 360100E3 		movw	r0, #310
 2104 01e0 FEFFFFEB 		bl	R_INTC_RegistIntFunc
 2105 01e4 360100E3 		movw	r0, #310
 2106 01e8 FEFFFFEB 		bl	R_INTC_Enable
 2107 01ec 0410A0E1 		mov	r1, r4
 2108 01f0 360100E3 		movw	r0, #310
 2109 01f4 FEFFFFEB 		bl	R_INTC_SetPriority
 2110 01f8 0000A0E3 		mov	r0, #0
 2111 01fc 7080BDE8 		pop	{r4, r5, r6, pc}
 2112              	.L397:
 2113 0200 10109DE5 		ldr	r1, [sp, #16]
 2114 0204 3D0100E3 		movw	r0, #317
 2115 0208 FEFFFFEB 		bl	R_INTC_RegistIntFunc
 2116 020c 3D0100E3 		movw	r0, #317
 2117 0210 FEFFFFEB 		bl	R_INTC_Enable
 2118 0214 0510A0E1 		mov	r1, r5
 2119 0218 3D0100E3 		movw	r0, #317
 2120 021c FEFFFFEB 		bl	R_INTC_SetPriority
 2121 0220 14309DE5 		ldr	r3, [sp, #20]
 2122 0224 3E0100E3 		movw	r0, #318
 2123 0228 000053E3 		cmp	r3, #0
 2124 022c 0310A0E1 		mov	r1, r3
 2125 0230 1300000A 		beq	.L405
 2126 0234 FEFFFFEB 		bl	R_INTC_RegistIntFunc
 2127 0238 3E0100E3 		movw	r0, #318
 2128 023c FEFFFFEB 		bl	R_INTC_Enable
 2129 0240 0610A0E1 		mov	r1, r6
 2130 0244 3E0100E3 		movw	r0, #318
 2131 0248 FEFFFFEB 		bl	R_INTC_SetPriority
 2132              	.L406:
 2133 024c 18109DE5 		ldr	r1, [sp, #24]
 2134 0250 4F0FA0E3 		mov	r0, #316
 2135 0254 FEFFFFEB 		bl	R_INTC_RegistIntFunc
 2136 0258 4F0FA0E3 		mov	r0, #316
 2137 025c FEFFFFEB 		bl	R_INTC_Enable
 2138 0260 0410A0E1 		mov	r1, r4
 2139 0264 4F0FA0E3 		mov	r0, #316
 2140 0268 FEFFFFEB 		bl	R_INTC_SetPriority
 2141 026c 0000A0E3 		mov	r0, #0
 2142 0270 7080BDE8 		pop	{r4, r5, r6, pc}
 2143              	.L407:
 2144 0274 FEFFFFEB 		bl	R_INTC_RegistIntFunc
 2145 0278 510FA0E3 		mov	r0, #324
 2146 027c FEFFFFEB 		bl	R_INTC_Disable
 2147 0280 7DFFFFEA 		b	.L408
 2148              	.L405:
 2149 0284 FEFFFFEB 		bl	R_INTC_RegistIntFunc
 2150 0288 3E0100E3 		movw	r0, #318
 2151 028c FEFFFFEB 		bl	R_INTC_Disable
 2152 0290 EDFFFFEA 		b	.L406
 2153              	.L403:
 2154 0294 FEFFFFEB 		bl	R_INTC_RegistIntFunc
 2155 0298 4E0FA0E3 		mov	r0, #312
 2156 029c FEFFFFEB 		bl	R_INTC_Disable
 2157 02a0 CCFFFFEA 		b	.L404
 2158              	.L401:
 2159 02a4 FEFFFFEB 		bl	R_INTC_RegistIntFunc
 2160 02a8 320100E3 		movw	r0, #306
 2161 02ac FEFFFFEB 		bl	R_INTC_Disable
 2162 02b0 ABFFFFEA 		b	.L402
 2163              	.L399:
 2164 02b4 FEFFFFEB 		bl	R_INTC_RegistIntFunc
 2165 02b8 4B0FA0E3 		mov	r0, #300
 2166 02bc FEFFFFEB 		bl	R_INTC_Disable
 2167 02c0 8AFFFFEA 		b	.L400
 2168              	.L409:
 2169 02c4 0000E0E3 		mvn	r0, #0
 2170 02c8 7080BDE8 		pop	{r4, r5, r6, pc}
 2172              		.section	.text.R_SCIFA_StartModule,"ax",%progbits
 2173              		.align	2
 2174              		.global	R_SCIFA_StartModule
 2175              		.syntax unified
 2176              		.arm
 2177              		.fpu neon
 2179              	R_SCIFA_StartModule:
 2180              		@ args = 0, pretend = 0, frame = 8
 2181              		@ frame_needed = 0, uses_anonymous_args = 0
 2182 0000 7030EFE6 		uxtb	r3, r0
 2183 0004 10402DE9 		push	{r4, lr}
 2184 0008 0920A0E3 		mov	r2, #9
 2185 000c 08D04DE2 		sub	sp, sp, #8
 2186 0010 050053E3 		cmp	r3, #5
 2187 0014 0AE0A0E3 		mov	lr, #10
 2188 0018 0BC0A0E3 		mov	ip, #11
 2189 001c 0020CDE5 		strb	r2, [sp]
 2190 0020 0D30A0E3 		mov	r3, #13
 2191 0024 0C20A0E3 		mov	r2, #12
 2192 0028 01E0CDE5 		strb	lr, [sp, #1]
 2193 002c 02C0CDE5 		strb	ip, [sp, #2]
 2194 0030 0320CDE5 		strb	r2, [sp, #3]
 2195 0034 0430CDE5 		strb	r3, [sp, #4]
 2196 0038 0D00008A 		bhi	.L414
 2197 003c 08308DE2 		add	r3, sp, #8
 2198 0040 000051E3 		cmp	r1, #0
 2199 0044 000083E0 		add	r0, r3, r0
 2200 0048 0140A0E1 		mov	r4, r1
 2201 004c 080050E5 		ldrb	r0, [r0, #-8]	@ zero_extendqisi2
 2202 0050 0300001A 		bne	.L416
 2203 0054 FEFFFFEB 		bl	R_STB_StopModule
 2204 0058 0400A0E1 		mov	r0, r4
 2205              	.L411:
 2206 005c 08D08DE2 		add	sp, sp, #8
 2207              		@ sp needed
 2208 0060 1080BDE8 		pop	{r4, pc}
 2209              	.L416:
 2210 0064 FEFFFFEB 		bl	R_STB_StartModule
 2211 0068 0000A0E3 		mov	r0, #0
 2212 006c 08D08DE2 		add	sp, sp, #8
 2213              		@ sp needed
 2214 0070 1080BDE8 		pop	{r4, pc}
 2215              	.L414:
 2216 0074 0000E0E3 		mvn	r0, #0
 2217 0078 F7FFFFEA 		b	.L411
 2219              		.section	.text.R_SCIFA_DisableTxInterrupt,"ax",%progbits
 2220              		.align	2
 2221              		.global	R_SCIFA_DisableTxInterrupt
 2222              		.syntax unified
 2223              		.arm
 2224              		.fpu neon
 2226              	R_SCIFA_DisableTxInterrupt:
 2227              		@ args = 0, pretend = 0, frame = 0
 2228              		@ frame_needed = 0, uses_anonymous_args = 0
 2229              		@ link register save eliminated.
 2230 0000 001000E3 		movw	r1, #:lower16:.LANCHOR0
 2231 0004 8030A0E3 		mov	r3, #128
 2232 0008 001040E3 		movt	r1, #:upper16:.LANCHOR0
 2233 000c 0720A0E3 		mov	r2, #7
 2234 0010 000191E7 		ldr	r0, [r1, r0, lsl #2]
 2235 0014 0010A0E3 		mov	r1, #0
 2236 0018 040080E2 		add	r0, r0, #4
 2237 001c FEFFFFEA 		b	RZA_IO_RegWrite_16
 2239              		.section	.text.R_SCIFA_EnableTxInterrupt,"ax",%progbits
 2240              		.align	2
 2241              		.global	R_SCIFA_EnableTxInterrupt
 2242              		.syntax unified
 2243              		.arm
 2244              		.fpu neon
 2246              	R_SCIFA_EnableTxInterrupt:
 2247              		@ args = 0, pretend = 0, frame = 0
 2248              		@ frame_needed = 0, uses_anonymous_args = 0
 2249              		@ link register save eliminated.
 2250 0000 001000E3 		movw	r1, #:lower16:.LANCHOR0
 2251 0004 8030A0E3 		mov	r3, #128
 2252 0008 001040E3 		movt	r1, #:upper16:.LANCHOR0
 2253 000c 0720A0E3 		mov	r2, #7
 2254 0010 000191E7 		ldr	r0, [r1, r0, lsl #2]
 2255 0014 0110A0E3 		mov	r1, #1
 2256 0018 040080E2 		add	r0, r0, #4
 2257 001c FEFFFFEA 		b	RZA_IO_RegWrite_16
 2259              		.section	.text.R_SCIFA_DisableRxInterrupt,"ax",%progbits
 2260              		.align	2
 2261              		.global	R_SCIFA_DisableRxInterrupt
 2262              		.syntax unified
 2263              		.arm
 2264              		.fpu neon
 2266              	R_SCIFA_DisableRxInterrupt:
 2267              		@ args = 0, pretend = 0, frame = 0
 2268              		@ frame_needed = 0, uses_anonymous_args = 0
 2269              		@ link register save eliminated.
 2270 0000 001000E3 		movw	r1, #:lower16:.LANCHOR0
 2271 0004 4030A0E3 		mov	r3, #64
 2272 0008 001040E3 		movt	r1, #:upper16:.LANCHOR0
 2273 000c 0620A0E3 		mov	r2, #6
 2274 0010 000191E7 		ldr	r0, [r1, r0, lsl #2]
 2275 0014 0010A0E3 		mov	r1, #0
 2276 0018 040080E2 		add	r0, r0, #4
 2277 001c FEFFFFEA 		b	RZA_IO_RegWrite_16
 2279              		.section	.text.R_SCIFA_EnableRxInterrupt,"ax",%progbits
 2280              		.align	2
 2281              		.global	R_SCIFA_EnableRxInterrupt
 2282              		.syntax unified
 2283              		.arm
 2284              		.fpu neon
 2286              	R_SCIFA_EnableRxInterrupt:
 2287              		@ args = 0, pretend = 0, frame = 0
 2288              		@ frame_needed = 0, uses_anonymous_args = 0
 2289              		@ link register save eliminated.
 2290 0000 001000E3 		movw	r1, #:lower16:.LANCHOR0
 2291 0004 4030A0E3 		mov	r3, #64
 2292 0008 001040E3 		movt	r1, #:upper16:.LANCHOR0
 2293 000c 0620A0E3 		mov	r2, #6
 2294 0010 000191E7 		ldr	r0, [r1, r0, lsl #2]
 2295 0014 0110A0E3 		mov	r1, #1
 2296 0018 040080E2 		add	r0, r0, #4
 2297 001c FEFFFFEA 		b	RZA_IO_RegWrite_16
 2299              		.section	.rodata.GPIO_SC_TABLE_scifa4,"a",%progbits
 2300              		.align	2
 2303              	GPIO_SC_TABLE_scifa4:
 2304 0000 0009     		.short	2304
 2305 0002 0A       		.byte	10
 2306 0003 01       		.byte	1
 2307 0004 04       		.byte	4
 2308 0005 00       		.space	1
 2309 0006 0109     		.short	2305
 2310 0008 0A       		.byte	10
 2311 0009 01       		.byte	1
 2312 000a 05       		.byte	5
 2313 000b 00       		.space	1
 2314              		.section	.rodata.R_SCIFA_ChannelConfigure.str1.4,"aMS",%progbits,1
 2315              		.align	2
 2316              	.LC1:
 2317 0000 63706700 		.ascii	"cpg\000"
 2318              		.section	.rodata.R_SCIFA_GetVersion.str1.4,"aMS",%progbits,1
 2319              		.align	2
 2320              	.LC3:
 2321 0000 4C4C4420 		.ascii	"LLD EBK_RZA2M SCIFA\000"
 2321      45424B5F 
 2321      525A4132 
 2321      4D205343 
 2321      49464100 
 2322              		.section	.rodata.R_SCIFA_Open.str1.4,"aMS",%progbits,1
 2323              		.align	2
 2324              	.LC2:
 2325 0000 6770696F 		.ascii	"gpio\000"
 2325      00
 2326              		.section	.rodata.SCIFA_SC_TABLE,"a",%progbits
 2327              		.align	2
 2328              		.set	.LANCHOR1,. + 0
 2331              	SCIFA_SC_TABLE:
 2332 0000 04       		.byte	4
 2333 0001 000000   		.space	3
 2334 0004 00       		.byte	0
 2335 0005 000000   		.space	3
 2336 0008 00C20100 		.word	115200
 2337 000c 00       		.byte	0
 2338 000d 00       		.byte	0
 2339 000e 00       		.byte	0
 2340 000f 00       		.byte	0
 2341 0010 01       		.byte	1
 2342 0011 00       		.byte	0
 2343 0012 00       		.byte	0
 2344 0013 00       		.byte	0
 2345 0014 00       		.byte	0
 2346 0015 00       		.byte	0
 2347 0016 00       		.byte	0
 2348 0017 0F       		.byte	15
 2349 0018 01       		.byte	1
 2350 0019 01       		.byte	1
 2351 001a 01       		.byte	1
 2352 001b 01       		.byte	1
 2353 001c 01       		.byte	1
 2354 001d 02       		.byte	2
 2355 001e 02       		.byte	2
 2356 001f 00       		.byte	0
 2357 0020 1E       		.byte	30
 2358 0021 1E       		.byte	30
 2359 0022 00       		.byte	0
 2360 0023 00       		.space	1
 2361 0024 00000000 		.word	0
 2362 0028 00000000 		.word	0
 2363 002c 00000000 		.word	0
 2364 0030 00000000 		.word	0
 2365 0034 00       		.byte	0
 2366 0035 00       		.byte	0
 2367 0036 0004     		.short	1024
 2368 0038 0004     		.short	1024
 2369 003a 0000     		.space	2
 2370 003c 00000000 		.word	GPIO_SC_TABLE_scifa4
 2371 0040 02000000 		.word	2
 2372 0044 00000000 		.space	4
 2373              		.section	.rodata.gsp_scifa,"a",%progbits
 2374              		.align	3
 2375              		.set	.LANCHOR0,. + 0
 2378              	gsp_scifa:
 2379 0000 007000E8 		.word	-402624512
 2380 0004 007800E8 		.word	-402622464
 2381 0008 008000E8 		.word	-402620416
 2382 000c 008800E8 		.word	-402618368
 2383 0010 009000E8 		.word	-402616320
 2384              		.ident	"GCC: (GNU Tools for ARM Embedded Processors 6-2017-q2-update) 6.3.1 20170620 (release) [AR
DEFINED SYMBOLS
                            *ABS*:00000000 r_rza2_scifa_lld.c
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:14     .text.R_SCIFA_Start:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:20     .text.R_SCIFA_Start:00000000 R_SCIFA_Start
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:2375   .rodata.gsp_scifa:00000000 .LANCHOR0
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:69     .text.R_SCIFA_Stop:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:75     .text.R_SCIFA_Stop:00000000 R_SCIFA_Stop
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:113    .text.R_SCIFA_GetChannel:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:119    .text.R_SCIFA_GetChannel:00000000 R_SCIFA_GetChannel
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:129    .text.R_SCIFA_Init:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:135    .text.R_SCIFA_Init:00000000 R_SCIFA_Init
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:193    .text.R_SCIFA_SetParity:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:199    .text.R_SCIFA_SetParity:00000000 R_SCIFA_SetParity
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:259    .text.R_SICFA_SetTransmissionMode:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:265    .text.R_SICFA_SetTransmissionMode:00000000 R_SICFA_SetTransmissionMode
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:294    .text.R_SCIFA_SetStopBits:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:300    .text.R_SCIFA_SetStopBits:00000000 R_SCIFA_SetStopBits
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:329    .text.R_SCIFA_SetDataBits:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:335    .text.R_SCIFA_SetDataBits:00000000 R_SCIFA_SetDataBits
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:364    .text.R_SCIFA_SetLoopBack:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:370    .text.R_SCIFA_SetLoopBack:00000000 R_SCIFA_SetLoopBack
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:404    .text.R_SCIFA_SetDataOrder:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:410    .text.R_SCIFA_SetDataOrder:00000000 R_SCIFA_SetDataOrder
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:440    .text.R_SCIFA_Close:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:446    .text.R_SCIFA_Close:00000000 R_SCIFA_Close
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:457    .text.R_SCIFA_StopTransmit:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:463    .text.R_SCIFA_StopTransmit:00000000 R_SCIFA_StopTransmit
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:507    .text.R_SCIFA_GetTXEIState:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:513    .text.R_SCIFA_GetTXEIState:00000000 R_SCIFA_GetTXEIState
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:528    .text.R_SCIFA_GetTXIState:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:534    .text.R_SCIFA_GetTXIState:00000000 R_SCIFA_GetTXIState
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:563    .text.R_SCIFA_ClearTXIFlags:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:569    .text.R_SCIFA_ClearTXIFlags:00000000 R_SCIFA_ClearTXIFlags
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:601    .text.R_SCIFA_CheckRXIError:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:607    .text.R_SCIFA_CheckRXIError:00000000 R_SCIFA_CheckRXIError
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:705    .text.R_SCIFA_GetRXIState:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:711    .text.R_SCIFA_GetRXIState:00000000 R_SCIFA_GetRXIState
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:749    .text.R_SCIFA_ClearRXIFlags:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:755    .text.R_SCIFA_ClearRXIFlags:00000000 R_SCIFA_ClearRXIFlags
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:787    .text.R_SCIFA_IsRxFifoEmpty:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:793    .text.R_SCIFA_IsRxFifoEmpty:00000000 R_SCIFA_IsRxFifoEmpty
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:819    .text.R_SCIFA_StopTXI:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:825    .text.R_SCIFA_StopTXI:00000000 R_SCIFA_StopTXI
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:853    .text.R_SCIFA_StartRX:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:859    .text.R_SCIFA_StartRX:00000000 R_SCIFA_StartRX
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:887    .text.R_SCIFA_StopRX:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:893    .text.R_SCIFA_StopRX:00000000 R_SCIFA_StopRX
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:915    .text.R_SCIFA_GetReadDataRegisterAddress:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:921    .text.R_SCIFA_GetReadDataRegisterAddress:00000000 R_SCIFA_GetReadDataRegisterAddress
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:935    .text.R_SCIFA_StartTX:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:941    .text.R_SCIFA_StartTX:00000000 R_SCIFA_StartTX
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:974    .text.R_SCIFA_StopTX:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:980    .text.R_SCIFA_StopTX:00000000 R_SCIFA_StopTX
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:1002   .text.R_SCIFA_GetWriteDataRegisterAddress:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:1008   .text.R_SCIFA_GetWriteDataRegisterAddress:00000000 R_SCIFA_GetWriteDataRegisterAddress
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:1022   .text.R_SCIFA_StartTXI:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:1028   .text.R_SCIFA_StartTXI:00000000 R_SCIFA_StartTXI
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:1050   .text.R_SCIFA_PutByte:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:1056   .text.R_SCIFA_PutByte:00000000 R_SCIFA_PutByte
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:1077   .text.R_SCIFA_GetByte:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:1083   .text.R_SCIFA_GetByte:00000000 R_SCIFA_GetByte
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:1108   .text.R_SCIFA_IsTxFifoFull:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:1114   .text.R_SCIFA_IsTxFifoFull:00000000 R_SCIFA_IsTxFifoFull
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:1141   .text.R_SCIFA_SetExtendedCfg:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:1147   .text.R_SCIFA_SetExtendedCfg:00000000 R_SCIFA_SetExtendedCfg
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:1221   .text.R_SCIFA_SetModemControl:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:1227   .text.R_SCIFA_SetModemControl:00000000 R_SCIFA_SetModemControl
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:1248   .text.R_SCIFA_SetNoiseCanceller:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:1254   .text.R_SCIFA_SetNoiseCanceller:00000000 R_SCIFA_SetNoiseCanceller
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:1275   .text.R_SCIFA_SetClock:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:1281   .text.R_SCIFA_SetClock:00000000 R_SCIFA_SetClock
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:1302   .text.R_SCIFA_SetFIFOThreshold:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:1308   .text.R_SCIFA_SetFIFOThreshold:00000000 R_SCIFA_SetFIFOThreshold
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:1363   .text.R_SCIFA_SetTXDOutput:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:1369   .text.R_SCIFA_SetTXDOutput:00000000 R_SCIFA_SetTXDOutput
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:1398   .text.R_SCIFA_SetSCKOutput:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:1404   .text.R_SCIFA_SetSCKOutput:00000000 R_SCIFA_SetSCKOutput
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:1433   .text.R_SCIFA_SetCTSOutput:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:1439   .text.R_SCIFA_SetCTSOutput:00000000 R_SCIFA_SetCTSOutput
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:1475   .text.R_SCIFA_SetRTSOutput:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:1481   .text.R_SCIFA_SetRTSOutput:00000000 R_SCIFA_SetRTSOutput
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:1517   .text.R_SCIFA_ChannelConfigure:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:1523   .text.R_SCIFA_ChannelConfigure:00000000 R_SCIFA_ChannelConfigure
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:2316   .rodata.R_SCIFA_ChannelConfigure.str1.4:00000000 .LC1
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:1723   .text.R_SCIFA_Open:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:1729   .text.R_SCIFA_Open:00000000 R_SCIFA_Open
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:2328   .rodata.SCIFA_SC_TABLE:00000000 .LANCHOR1
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:2324   .rodata.R_SCIFA_Open.str1.4:00000000 .LC2
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:1938   .text.R_SCIFA_Open:000002f4 $d
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:1942   .text.R_SCIFA_GetVersion:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:1948   .text.R_SCIFA_GetVersion:00000000 R_SCIFA_GetVersion
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:2320   .rodata.R_SCIFA_GetVersion.str1.4:00000000 .LC3
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:1966   .text.R_SCIFA_SetupInterrupts:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:1972   .text.R_SCIFA_SetupInterrupts:00000000 R_SCIFA_SetupInterrupts
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:1983   .text.R_SCIFA_SetupInterrupts:0000001c $d
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:1989   .text.R_SCIFA_SetupInterrupts:00000030 $a
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:2173   .text.R_SCIFA_StartModule:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:2179   .text.R_SCIFA_StartModule:00000000 R_SCIFA_StartModule
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:2220   .text.R_SCIFA_DisableTxInterrupt:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:2226   .text.R_SCIFA_DisableTxInterrupt:00000000 R_SCIFA_DisableTxInterrupt
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:2240   .text.R_SCIFA_EnableTxInterrupt:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:2246   .text.R_SCIFA_EnableTxInterrupt:00000000 R_SCIFA_EnableTxInterrupt
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:2260   .text.R_SCIFA_DisableRxInterrupt:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:2266   .text.R_SCIFA_DisableRxInterrupt:00000000 R_SCIFA_DisableRxInterrupt
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:2280   .text.R_SCIFA_EnableRxInterrupt:00000000 $a
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:2286   .text.R_SCIFA_EnableRxInterrupt:00000000 R_SCIFA_EnableRxInterrupt
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:2300   .rodata.GPIO_SC_TABLE_scifa4:00000000 $d
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:2303   .rodata.GPIO_SC_TABLE_scifa4:00000000 GPIO_SC_TABLE_scifa4
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:2315   .rodata.R_SCIFA_ChannelConfigure.str1.4:00000000 $d
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:2319   .rodata.R_SCIFA_GetVersion.str1.4:00000000 $d
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:2323   .rodata.R_SCIFA_Open.str1.4:00000000 $d
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:2327   .rodata.SCIFA_SC_TABLE:00000000 $d
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:2331   .rodata.SCIFA_SC_TABLE:00000000 SCIFA_SC_TABLE
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:2374   .rodata.gsp_scifa:00000000 $d
C:\Users\a5050395\AppData\Local\Temp\ccmLBYh7.s:2378   .rodata.gsp_scifa:00000000 gsp_scifa

UNDEFINED SYMBOLS
RZA_IO_RegWrite_16
RZA_IO_RegRead_16
RZA_IO_RegWrite_8
RZA_IO_RegRead_8
R_STB_StartModule
direct_open
control
direct_close
R_SCIFA_SetBaud
direct_control
memcpy
R_INTC_RegistIntFunc
R_INTC_Enable
R_INTC_SetPriority
R_INTC_Disable
R_STB_StopModule
