m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/simulation/modelsim
vCLA_4bit
!s110 1738113603
!i10b 1
!s100 PS5zo>S@ogBiHK<b4ZQhD3
IQ0SC6YnLikiMOzUnFj4Uo0
Z1 VDg1SIo80bB@j0V0VzS_@n1
R0
w1738113387
8C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CLA_4bit.v
FC:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CLA_4bit.v
L0 1
Z2 OV;L;10.5b;63
r1
!s85 0
31
!s108 1738113603.000000
!s107 C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CLA_4bit.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1|C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CLA_4bit.v|
!i113 1
Z3 o-vlog01compat -work work
Z4 !s92 -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1
Z5 tCvgOpt 0
n@c@l@a_4bit
vCLA_4bit_tb
!s110 1738113604
!i10b 1
!s100 :QM_<1ZK]X64J72[iziBo2
I6Y3C:CLA;>3OSGCnA46a[1
R1
R0
w1738113437
8C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CLA_4bit_tb.v
FC:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CLA_4bit_tb.v
L0 3
R2
r1
!s85 0
31
!s108 1738113604.000000
!s107 C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CLA_4bit_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1|C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CLA_4bit_tb.v|
!i113 1
R3
R4
R5
n@c@l@a_4bit_tb
