[{"DBLP title": "Dynamic Choke Sensing for Timing Error Resilience in NTC Systems.", "DBLP authors": ["Aatreyi Bal", "Shamik Saha", "Sanghamitra Roy", "Koushik Chakraborty"], "year": 2018, "doi": "https://doi.org/10.1109/TVLSI.2017.2752963", "OA papers": [{"PaperId": "https://openalex.org/W2763108990", "PaperTitle": "Dynamic Choke Sensing for Timing Error Resilience in NTC Systems", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Utah State University": 4.0}, "Authors": ["Aatreyi Bal", "Shamik Saha", "Sanghamitra Roy", "Koushik Chakraborty"]}]}, {"DBLP title": "Reliability-Aware Runtime Adaption Through a Statically Generated Task Schedule.", "DBLP authors": ["Laura Rozo", "Aaron Myles Landwehr", "Yan Zheng", "Chengmo Yang", "Guang Gao"], "year": 2018, "doi": "https://doi.org/10.1109/TVLSI.2017.2753242", "OA papers": [{"PaperId": "https://openalex.org/W2596257452", "PaperTitle": "Reliability-Aware Runtime Adaption Through a Statically Generated Task Schedule", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Delaware": 5.0}, "Authors": ["Laura Rozo", "Aaron Landwehr", "Yan Zheng", "Chengmo Yang", "Guang Gao"]}]}, {"DBLP title": "A Time-Efficient CMOS-Memristive Programmable Circuit Realizing Logic Functions in Generalized AND-XOR Structures.", "DBLP authors": ["Muayad J. Aljafar", "Marek A. Perkowski", "John M. Acken", "Robin Tan"], "year": 2018, "doi": "https://doi.org/10.1109/TVLSI.2017.2750074", "OA papers": [{"PaperId": "https://openalex.org/W2760452677", "PaperTitle": "A Time-Efficient CMOS-Memristive Programmable Circuit Realizing Logic Functions in Generalized AND\u2013XOR Structures", "Year": 2018, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Portland State University": 4.0}, "Authors": ["Muayad J. Aljafar", "Marek Perkowski", "John M. Acken", "Robin Tan"]}]}, {"DBLP title": "Delay Monitoring System With Multiple Generic Monitors for Wide Voltage Range Operation.", "DBLP authors": ["Jongho Kim", "Kiyoung Choi", "Yonghwan Kim", "Wook Kim", "Kyung Tae Do", "Jung-Hwan Choi"], "year": 2018, "doi": "https://doi.org/10.1109/TVLSI.2017.2757511", "OA papers": [{"PaperId": "https://openalex.org/W2763006490", "PaperTitle": "Delay Monitoring System With Multiple Generic Monitors for Wide Voltage Range Operation", "Year": 2018, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Seoul National University": 2.0, "Samsung (South Korea)": 4.0}, "Authors": ["Jong-Ho Kim", "Kiyoung Choi", "Yonghwan Kim", "Wook Kim", "Kyung-Tae Do", "Jungyun Choi"]}]}, {"DBLP title": "Mitigating BTI-Induced Degradation in STT-MRAM Sensing Schemes.", "DBLP authors": ["Ing-Chao Lin", "Yun Kae Law", "Yuan Xie"], "year": 2018, "doi": "https://doi.org/10.1109/TVLSI.2017.2764520", "OA papers": [{"PaperId": "https://openalex.org/W2767804611", "PaperTitle": "Mitigating BTI-Induced Degradation in STT-MRAM Sensing Schemes", "Year": 2018, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"National Cheng Kung University": 2.0, "University of California, Santa Barbara": 1.0}, "Authors": ["Ing-Chao Lin", "Yun Zhi Law", "Yuan Xie"]}]}, {"DBLP title": "Sparse Regression Driven Mixture Importance Sampling for Memory Design.", "DBLP authors": ["Maria Malik", "Rajiv V. Joshi", "Rouwaida Kanj", "Shupeng Sun", "Houman Homayoun", "Tong Li"], "year": 2018, "doi": "https://doi.org/10.1109/TVLSI.2017.2753139", "OA papers": [{"PaperId": "https://openalex.org/W2757344627", "PaperTitle": "Sparse Regression Driven Mixture Importance Sampling for Memory Design", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Maria Malik", "Rajiv V. Joshi", "Rouwaida Kanj", "Shupeng Sun", "Houman Homayoun", "Tong Li"]}]}, {"DBLP title": "A Combined Optimization-Theoretic and Side- Channel Approach for Attacking Strong Physical Unclonable Functions.", "DBLP authors": ["Yuntao Liu", "Yang Xie", "Chongxi Bao", "Ankur Srivastava"], "year": 2018, "doi": "https://doi.org/10.1109/TVLSI.2017.2759731", "OA papers": [{"PaperId": "https://openalex.org/W2766329853", "PaperTitle": "A Combined Optimization-Theoretic and Side- Channel Approach for Attacking Strong Physical Unclonable Functions", "Year": 2018, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"University of Maryland, College Park": 4.0}, "Authors": ["Yaowen Liu", "Yang Xie", "Chongxi Bao", "Ankur Srivastava"]}]}, {"DBLP title": "Low-Cost Pseudoasynchronous Circuit Design Style With Reduced Exploitable Side Information.", "DBLP authors": ["Itamar Levi", "Alexander Fish", "Osnat Keren"], "year": 2018, "doi": "https://doi.org/10.1109/TVLSI.2017.2757064", "OA papers": [{"PaperId": "https://openalex.org/W2767036718", "PaperTitle": "Low-Cost Pseudoasynchronous Circuit Design Style With Reduced Exploitable Side Information", "Year": 2018, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Bar-Ilan University": 3.0}, "Authors": ["Itamar Levi", "Alexander Fish", "Osnat Keren"]}]}, {"DBLP title": "An Energy-Efficient Programmable Manycore Accelerator for Personalized Biomedical Applications.", "DBLP authors": ["Adwaya Kulkarni", "Adam Page", "Nasrin Attaran", "Ali Jafari", "Maria Malik", "Houman Homayoun", "Tinoosh Mohsenin"], "year": 2018, "doi": "https://doi.org/10.1109/TVLSI.2017.2754272", "OA papers": [{"PaperId": "https://openalex.org/W2761912464", "PaperTitle": "An Energy-Efficient Programmable Manycore Accelerator for Personalized Biomedical Applications", "Year": 2018, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Department of Computer Science and Electrical Engineering, University of Maryland at Baltimore, Baltimore, MA, USA": 5.0, "George Mason University": 2.0}, "Authors": ["Adwaya Kulkarni", "Adam Page", "Nasrin Attaran", "Ali Jafari", "Maria Malik", "Houman Homayoun", "Tinoosh Mohsenin"]}]}, {"DBLP title": "PhLock: A Cache Energy Saving Technique Using Phase-Based Cache Locking.", "DBLP authors": ["Tosiron Adegbija", "Ann Gordon-Ross"], "year": 2018, "doi": "https://doi.org/10.1109/TVLSI.2017.2757477", "OA papers": [{"PaperId": "https://openalex.org/W2762871512", "PaperTitle": "&lt;italic&gt;PhLock:&lt;/italic&gt; A Cache Energy Saving Technique Using Phase-Based Cache Locking", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Arizona": 1.0, "University of Florida": 1.0}, "Authors": ["Tosiron Adegbija", "Ann Gordon-Ross"]}]}, {"DBLP title": "An Uncooled Microbolometer Infrared Imager With a Shutter-Based Successive-Approximation Calibration Loop.", "DBLP authors": ["Yujin Park", "Junghee Yun", "Dongchul Park", "Sangwoo Kim", "Suhwan Kim"], "year": 2018, "doi": "https://doi.org/10.1109/TVLSI.2017.2757514", "OA papers": [{"PaperId": "https://openalex.org/W2766416496", "PaperTitle": "An Uncooled Microbolometer Infrared Imager With a Shutter-Based Successive-Approximation Calibration Loop", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Seoul National University": 2.0, "Crepas Technologies, Seoul, South Korea": 3.0}, "Authors": ["Yujin Park", "Junghee Yun", "Dong-Chul Park", "Sangwoo Kim", "Suhwan Kim"]}]}, {"DBLP title": "An FPGA-Based Phase Measurement System.", "DBLP authors": ["Jubin Mitra", "Tapan Kumar Nayak"], "year": 2018, "doi": "https://doi.org/10.1109/TVLSI.2017.2758807", "OA papers": [{"PaperId": "https://openalex.org/W2765700245", "PaperTitle": "An FPGA-Based Phase Measurement System", "Year": 2018, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"Variable Energy Cyclotron Centre": 0.8333333333333333, "Homi Bhabha National Institute": 0.8333333333333333, "European Organization for Nuclear Research": 0.3333333333333333}, "Authors": ["Jubin Mitra", "T. K. Nayak"]}]}, {"DBLP title": "Memory-Based Architecture for Multicharacter Aho-Corasick String Matching.", "DBLP authors": ["Xing Wang", "Derek Chi-Wai Pao"], "year": 2018, "doi": "https://doi.org/10.1109/TVLSI.2017.2753843", "OA papers": [{"PaperId": "https://openalex.org/W2758694211", "PaperTitle": "Memory-Based Architecture for Multicharacter Aho\u2013Corasick String Matching", "Year": 2018, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Jiyang College of Zhejiang A&F University": 1.0, "City University of Hong Kong": 1.0}, "Authors": ["Xing Wang", "Derek Pao"]}]}, {"DBLP title": "Efficient Analog Circuits for Boolean Satisfiability.", "DBLP authors": ["Xunzhao Yin", "Behnam Sedighi", "Melinda Varga", "M\u00e1ria Ercsey-Ravasz", "Zolt\u00e1n Toroczkai", "Xiaobo Sharon Hu"], "year": 2018, "doi": "https://doi.org/10.1109/TVLSI.2017.2754192", "OA papers": [{"PaperId": "https://openalex.org/W2963824032", "PaperTitle": "Efficient Analog Circuits for Boolean Satisfiability", "Year": 2018, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"University of Notre Dame": 3.0, "Qualcomm (United States)": 1.0, "College of Wooster": 1.0, "Babe\u0219-Bolyai University": 1.0}, "Authors": ["Xunzhao Yin", "Behnam Sedighi", "Melinda Varga", "M\u00e1ria Ercsey-Ravasz", "Zolt\u00e1n Toroczkai", "Xiaobo Sharon Hu"]}]}, {"DBLP title": "HYDRA: Heterodyne Crosstalk Mitigation With Double Microring Resonators and Data Encoding for Photonic NoCs.", "DBLP authors": ["Sai Vineel Reddy Chittamuru", "Ishan G. Thakkar", "Sudeep Pasricha"], "year": 2018, "doi": "https://doi.org/10.1109/TVLSI.2017.2749967", "OA papers": [{"PaperId": "https://openalex.org/W2754449155", "PaperTitle": "HYDRA: Heterodyne Crosstalk Mitigation With Double Microring Resonators and Data Encoding for Photonic NoCs", "Year": 2018, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Colorado State University": 3.0}, "Authors": ["Sai Vineel Reddy Chittamuru", "Ishan G. Thakkar", "Sudeep Pasricha"]}]}, {"DBLP title": "A Reconfigurable LDPC Decoder Optimized for 802.11n/ac Applications.", "DBLP authors": ["Ioannis Tsatsaragkos", "Vassilis Paliouras"], "year": 2018, "doi": "https://doi.org/10.1109/TVLSI.2017.2752086", "OA papers": [{"PaperId": "https://openalex.org/W2759650797", "PaperTitle": "A Reconfigurable LDPC Decoder Optimized for 802.11n/ac Applications", "Year": 2018, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"University of Patras": 2.0}, "Authors": ["I. Tsatsaragkos", "Vassilis Paliouras"]}]}, {"DBLP title": "Asynchronous-Logic QDI Quad-Rail Sense-Amplifier Half-Buffer Approach for NoC Router Design.", "DBLP authors": ["Weng-Geng Ho", "Kwen-Siong Chong", "Kyaw Zwa Lwin Ne", "Bah-Hwee Gwee", "Joseph S. Chang"], "year": 2018, "doi": "https://doi.org/10.1109/TVLSI.2017.2750171", "OA papers": [{"PaperId": "https://openalex.org/W2757371271", "PaperTitle": "Asynchronous-Logic QDI Quad-Rail Sense-Amplifier Half-Buffer Approach for NoC Router Design", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Nanyang Technological University": 5.0}, "Authors": ["Weng-Geng Ho", "Kwen-Siong Chong", "Kyaw Zwa Lwin Ne", "Bah-Hwee Gwee", "Joseph Tung-Chieh Chang"]}]}, {"DBLP title": "An Ultralow Power Subthreshold CMOS Voltage Reference Without Requiring Resistors or BJTs.", "DBLP authors": ["Yang Liu", "Chenchang Zhan", "Lidan Wang"], "year": 2018, "doi": "https://doi.org/10.1109/TVLSI.2017.2754442", "OA papers": [{"PaperId": "https://openalex.org/W2763753390", "PaperTitle": "An Ultralow Power Subthreshold CMOS Voltage Reference Without Requiring Resistors or BJTs", "Year": 2018, "CitationCount": 39, "EstimatedCitation": 39, "Affiliations": {"Southern University of Science and Technology": 2.0, "Department of Electrical and Electronic Engineering, SUSTech, Shenzhen, China": 1.0}, "Authors": ["Yang Liu", "Chenchang Zhan", "Lidan Wang"]}]}, {"DBLP title": "An Area-Efficient BIRA With 1-D Spare Segments.", "DBLP authors": ["Donghyun Kim", "Hayoung Lee", "Sungho Kang"], "year": 2018, "doi": "https://doi.org/10.1109/TVLSI.2017.2752298", "OA papers": [{"PaperId": "https://openalex.org/W2759999593", "PaperTitle": "An Area-Efficient BIRA With 1-D Spare Segments", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Yonsei University": 3.0}, "Authors": ["Dong-Hyun Kim", "Hayoung Lee", "Sungho Kang"]}]}, {"DBLP title": "An Efficient Fault-Tolerance Design for Integer Parallel Matrix-Vector Multiplications.", "DBLP authors": ["Zhen Gao", "Qingqing Jing", "Yumeng Li", "Pedro Reviriego", "Juan Antonio Maestro"], "year": 2018, "doi": "https://doi.org/10.1109/TVLSI.2017.2755765", "OA papers": [{"PaperId": "https://openalex.org/W2760869395", "PaperTitle": "An Efficient Fault-Tolerance Design for Integer Parallel Matrix\u2013Vector Multiplications", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Tianjin University": 3.0, "Nebrija University": 2.0}, "Authors": ["Zhen Gao", "Qingqing Jing", "Yumeng Li", "Pedro Reviriego", "Juan Antonio Maestro"]}]}, {"DBLP title": "A 2- $\\mu \\text{s}$ Fast-Response Step-Up Converter With Efficiency-Enhancement Techniques Suitable for Cluster-Based Wireless Sensor Networks.", "DBLP authors": ["Yuh-Shyan Hwang", "Jiann-Jong Chen", "Rong-Lian Shih", "Yi-Tsen Ku"], "year": 2018, "doi": "https://doi.org/10.1109/TVLSI.2017.2761403", "OA papers": [{"PaperId": "https://openalex.org/W2767530810", "PaperTitle": "A 2- $\\mu \\text{s}$ Fast-Response Step-Up Converter With Efficiency-Enhancement Techniques Suitable for Cluster-Based Wireless Sensor Networks", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"National Taipei University of Technology": 4.0}, "Authors": ["Yuh-Shyan Hwang", "Jiann-Jong Chen", "Rong-Lian Shih", "Yi-Tsen Ku"]}]}, {"DBLP title": "Extending 3-bit Burst Error-Correction Codes With Quadruple Adjacent Error Correction.", "DBLP authors": ["Jiaqiang Li", "Pedro Reviriego", "Liyi Xiao", "Costas Argyrides", "Jie Li"], "year": 2018, "doi": "https://doi.org/10.1109/TVLSI.2017.2766361", "OA papers": [{"PaperId": "https://openalex.org/W2767653459", "PaperTitle": "Extending 3-bit Burst Error-Correction Codes With Quadruple Adjacent Error Correction", "Year": 2017, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"Harbin Institute of Technology": 3.0, "Nebrija University": 1.0, "Advanced Micro Devices (United States)": 1.0}, "Authors": ["Jiaqiang Li", "Pedro Reviriego", "Liyi Xiao", "Costas Argyrides", "Jie Li"]}]}, {"DBLP title": "On Coding for Endurance Enhancement and Error Control of Phase Change Memories With Write Latency Reduction.", "DBLP authors": ["Kazuteru Namba", "Fabrizio Lombardi"], "year": 2018, "doi": "https://doi.org/10.1109/TVLSI.2017.2766362", "OA papers": [{"PaperId": "https://openalex.org/W2768008540", "PaperTitle": "On Coding for Endurance Enhancement and Error Control of Phase Change Memories With Write Latency Reduction", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Chiba University": 1.0, "Northeastern University": 1.0}, "Authors": ["Kazuteru Namba", "Fabrizio Lombardi"]}]}, {"DBLP title": "Physics-Based Compact TDDB Models for Low-k BEOL Copper Interconnects With Time-Varying Voltage Stressing.", "DBLP authors": ["Shaoyi Peng", "Han Zhou", "Taeyoung Kim", "Hai-Bao Chen", "Sheldon X.-D. Tan"], "year": 2018, "doi": "https://doi.org/10.1109/TVLSI.2017.2764880", "OA papers": [{"PaperId": "https://openalex.org/W2769825063", "PaperTitle": "Physics-Based Compact TDDB Models for Low- $k$ BEOL Copper Interconnects With Time-Varying Voltage Stressing", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Shaoyi Peng", "Han Zhou", "TaeYoung Kim", "Hai-Bao Chen", "Sheldon X.-D. Tan"]}]}, {"DBLP title": "ElasticCore: A Dynamic Heterogeneous Platform With Joint Core and Voltage/Frequency Scaling.", "DBLP authors": ["Mohammad Khavari Tavana", "Mohammad Hossein Hajkazemi", "Divya Pathak", "Ioannis Savidis", "Houman Homayoun"], "year": 2018, "doi": "https://doi.org/10.1109/TVLSI.2017.2759219", "OA papers": [{"PaperId": "https://openalex.org/W2769287520", "PaperTitle": "ElasticCore: A Dynamic Heterogeneous Platform With Joint Core and Voltage/Frequency Scaling", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Northeastern University": 1.0, "George Mason University": 2.0, "Drexel University": 2.0}, "Authors": ["Mohammad Khavari Tavana", "Mohammad Hossein Hajkazemi", "Divya Pathak", "Ioannis Savidis", "Houman Homayoun"]}]}, {"DBLP title": "VLSI Design of an ML-Based Power-Efficient Motion Estimation Controller for Intelligent Mobile Systems.", "DBLP authors": ["Jui-Hung Hsieh", "Hung-Ren Wang"], "year": 2018, "doi": "https://doi.org/10.1109/TVLSI.2017.2764043", "OA papers": [{"PaperId": "https://openalex.org/W2767764197", "PaperTitle": "VLSI Design of an ML-Based Power-Efficient Motion Estimation Controller for Intelligent Mobile Systems", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"National Kaohsiung First University of Science and Technology": 2.0}, "Authors": ["Jui-Hung Hsieh", "Hung-Ren Wang"]}]}, {"DBLP title": "A Dual-Data Line Read Scheme for High-Speed Low-Energy Resistive Nonvolatile Memories.", "DBLP authors": ["Albert Lee", "Hochul Lee", "Farbod Ebrahimi", "Bonnie Lam", "Wei-Hao Chen", "Meng-Fan Chang", "Pedram Khalili Amiri", "Kang-Lung Wang"], "year": 2018, "doi": "https://doi.org/10.1109/TVLSI.2017.2766150", "OA papers": [{"PaperId": "https://openalex.org/W2770089378", "PaperTitle": "A Dual-Data Line Read Scheme for High-Speed Low-Energy Resistive Nonvolatile Memories", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"[Inston Inc., Los Angeles, CA, USA, Electrical Engineering Department, University of California at Los Angeles, Los Angeles, CA, USA]": 1.0, "Inston (United States)": 3.0, "University of California at Los Angeles": 1.0, "National Tsing Hua University": 2.0, "Electrical Engineering Department; University of California at Los Angeles; Los Angeles CA USA": 1.0}, "Authors": ["Albert Lee", "Hochul Lee", "Farbod Ebrahimi", "Bonnie Lam", "Wei-Hao Chen", "Meng-Fan Chang", "Pedram Khalili Amiri", "Kang L. Wang"]}]}, {"DBLP title": "An Energy-Efficient Architecture for Binary Weight Convolutional Neural Networks.", "DBLP authors": ["Yizhi Wang", "Jun Lin", "Zhongfeng Wang"], "year": 2018, "doi": "https://doi.org/10.1109/TVLSI.2017.2767624", "OA papers": [{"PaperId": "https://openalex.org/W2767737961", "PaperTitle": "An Energy-Efficient Architecture for Binary Weight Convolutional Neural Networks", "Year": 2018, "CitationCount": 51, "EstimatedCitation": 51, "Affiliations": {"Nanjing University": 3.0}, "Authors": ["Yizhi Wang", "Jun Lin", "Zhongfeng Wang"]}]}, {"DBLP title": "Designing Energy-Efficient Intermittently Powered Systems Using Spin-Hall-Effect-Based Nonvolatile SRAM.", "DBLP authors": ["Arnab Raha", "Akhilesh Jaiswal", "Syed Shakib Sarwar", "Hrishikesh Jayakumar", "Vijay Raghunathan", "Kaushik Roy"], "year": 2018, "doi": "https://doi.org/10.1109/TVLSI.2017.2767033", "OA papers": [{"PaperId": "https://openalex.org/W2772111147", "PaperTitle": "Designing Energy-Efficient Intermittently Powered Systems Using Spin-Hall-Effect-Based Nonvolatile SRAM", "Year": 2017, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {}, "Authors": ["Arnab Raha", "Akhilesh Jaiswal", "Syed Shakib Sarwar", "Hrishikesh Jayakumar", "Vijay Raghunathan", "Kaushik Roy"]}]}, {"DBLP title": "Automatic Correction of Dynamic Power Management Architecture in Modern Processors.", "DBLP authors": ["Reza Sharafinejad", "Bijan Alizadeh", "Zainalabedin Navabi"], "year": 2018, "doi": "https://doi.org/10.1109/TVLSI.2017.2762006", "OA papers": [{"PaperId": "https://openalex.org/W2767895347", "PaperTitle": "Automatic Correction of Dynamic Power Management Architecture in Modern Processors", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Tehran": 3.0}, "Authors": ["Reza Sharafinejad", "Bijan Alizadeh", "Zainalabedin Navabi"]}]}, {"DBLP title": "The Implementation of the Improved OMP for AIC Reconstruction Based on Parallel Index Selection.", "DBLP authors": ["Sujuan Liu", "Ning Lyu", "Haojiang Wang"], "year": 2018, "doi": "https://doi.org/10.1109/TVLSI.2017.2765677", "OA papers": [{"PaperId": "https://openalex.org/W2767521713", "PaperTitle": "The Implementation of the Improved OMP for AIC Reconstruction Based on Parallel Index Selection", "Year": 2017, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Beijing University of Technology": 3.0}, "Authors": ["Sujuan Liu", "Ning Lv", "Haojiang Wang"]}]}, {"DBLP title": "A 588-Gb/s LDPC Decoder Based on Finite-Alphabet Message Passing.", "DBLP authors": ["Reza Ghanaatian", "Alexios Balatsoukas-Stimming", "Thomas Christoph M\u00fcller", "Michael Meidlinger", "Gerald Matz", "Adam Teman", "Andreas Burg"], "year": 2018, "doi": "https://doi.org/10.1109/TVLSI.2017.2766925", "OA papers": [{"PaperId": "https://openalex.org/W2603839993", "PaperTitle": "A 588-Gb/s LDPC Decoder Based on Finite-Alphabet Message Passing", "Year": 2017, "CitationCount": 49, "EstimatedCitation": 49, "Affiliations": {"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 5.0, "TU Wien": 2.0}, "Authors": ["Reza Ghanaatian", "Alexios Balatsoukas-Stimming", "Thomas E. Muller", "Michael Meidlinger", "Gerald Matz", "Adam Teman", "Andreas Burg"]}]}, {"DBLP title": "A High-Level Design Framework for the Automatic Generation of High-Throughput Systolic Binomial-Tree Solvers.", "DBLP authors": ["Aryan Tavakkoli", "David B. Thomas"], "year": 2018, "doi": "https://doi.org/10.1109/TVLSI.2017.2761554", "OA papers": [{"PaperId": "https://openalex.org/W2765708221", "PaperTitle": "A High-Level Design Framework for the Automatic Generation of High-Throughput Systolic Binomial-Tree Solvers", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Aryan Tavakkoli", "David Thomas"]}]}, {"DBLP title": "A Scalable In-Memory Logic Synthesis Approach Using Memristor Crossbar.", "DBLP authors": ["Rahul Gharpinde", "Phrangboklang Lyngton Thangkhiew", "Kamalika Datta", "Indranil Sengupta"], "year": 2018, "doi": "https://doi.org/10.1109/TVLSI.2017.2763171", "OA papers": [{"PaperId": "https://openalex.org/W2765894485", "PaperTitle": "A Scalable In-Memory Logic Synthesis Approach Using Memristor Crossbar", "Year": 2017, "CitationCount": 50, "EstimatedCitation": 50, "Affiliations": {"National Institute of Technology Meghalaya": 3.0, "Indian Institute of Technology Kharagpur": 1.0}, "Authors": ["Rahul Gharpinde", "Phrangboklang Lyngton Thangkhiew", "Kamalika Datta", "Indranil Sengupta"]}]}, {"DBLP title": "Fast Analysis of Time Interval Error in Current-Mode Drivers.", "DBLP authors": ["Jai Narayan Tripathi", "Ramachandra Achar", "Rakesh Malik"], "year": 2018, "doi": "https://doi.org/10.1109/TVLSI.2017.2760010", "OA papers": [{"PaperId": "https://openalex.org/W2765383324", "PaperTitle": "Fast Analysis of Time Interval Error in Current-Mode Drivers", "Year": 2017, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"STMicroelectronics (India)": 2.0, "Carleton University": 1.0}, "Authors": ["Jai Narayan Tripathi", "Ramachandra Achar", "Rakesh Malik"]}]}, {"DBLP title": "Provably Good Max-Min-m-Neighbor-TSP-Based Subfield Scheduling for Electron-Beam Photomask Fabrication.", "DBLP authors": ["Zhi-Wen Lin", "Shao-Yun Fang", "Yao-Wen Chang", "Wei-Cheng Rao", "Chieh-Hsiung Kuan"], "year": 2018, "doi": "https://doi.org/10.1109/TVLSI.2017.2761850", "OA papers": [{"PaperId": "https://openalex.org/W4231343630", "PaperTitle": "Provably Good Max\u2013Min- $m$ -Neighbor-TSP-Based Subfield Scheduling for Electron-Beam Photomask Fabrication", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"National Taiwan University": 3.5, "National Taiwan University of Science and Technology": 1.0, "Research Center for Information Technology Innovation, Academia Sinica": 0.5}, "Authors": ["Zhi-Wen Lin", "Shao-Yun Fang", "Yao-Wen Chang", "Wei-Cheng Rao", "Chieh-Hsiung Kuan"]}]}, {"DBLP title": "The Low Area Probing Detector as a Countermeasure Against Invasive Attacks.", "DBLP authors": ["Michael Weiner", "Salvador Manich", "Rosa Rodr\u00edguez-Monta\u00f1\u00e9s", "Georg Sigl"], "year": 2018, "doi": "https://doi.org/10.1109/TVLSI.2017.2762630", "OA papers": [{"PaperId": "https://openalex.org/W2767607341", "PaperTitle": "The Low Area Probing Detector as a Countermeasure Against Invasive Attacks", "Year": 2018, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"Technical University of Munich": 2.0, "Universitat Polit\u00e8cnica de Catalunya": 2.0}, "Authors": ["Michael W. Weiner", "Salvador Manich", "Rosa Rodriguez-Montanes", "Georg Sigl"]}]}, {"DBLP title": "Bandwidth Enhancement to Continuous-Time Input Pipeline ADCs.", "DBLP authors": ["Daniel O'Hare", "Anthony G. Scanlan", "Eric Thompson", "Brendan Mullane"], "year": 2018, "doi": "https://doi.org/10.1109/TVLSI.2017.2763129", "OA papers": [{"PaperId": "https://openalex.org/W2765905516", "PaperTitle": "Bandwidth Enhancement to Continuous-Time Input Pipeline ADCs", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"[MCCI, Tyndall National Institute, Cork, Ireland]": 1.0, "University of Limerick": 2.0, "Analog Devices (Ireland)": 1.0}, "Authors": ["Daniel O'Hare", "Anthony Scanlan", "Eric Thompson", "Brendan Mullane"]}]}, {"DBLP title": "Passive Noise Shaping in SAR ADC With Improved Efficiency.", "DBLP authors": ["Yan Song", "Chi-Hang Chan", "Yan Zhu", "Li Geng", "Seng-Pan U", "Rui Paulo Martins"], "year": 2018, "doi": "https://doi.org/10.1109/TVLSI.2017.2764742", "OA papers": [{"PaperId": "https://openalex.org/W2766124299", "PaperTitle": "Passive Noise Shaping in SAR ADC With Improved Efficiency", "Year": 2017, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Xi'an Jiaotong University": 2.0, "University of Macau": 2.5, "University of Macau, Taipa, Macau, MO": 1.0, "Instituto Superior T\u00e9cnico, Universidade de Lisbon, Lisbon, Portugal": 0.5}, "Authors": ["Yan Song", "Chi-Hang Chan", "Yan Zhu", "Li Geng", "Seng-Pan U", "Rui P. Martins"]}]}, {"DBLP title": "Approximate Hybrid High Radix Encoding for Energy-Efficient Inexact Multipliers.", "DBLP authors": ["Vasileios Leon", "Georgios Zervakis", "Dimitrios Soudris", "Kiamal Z. Pekmestzi"], "year": 2018, "doi": "https://doi.org/10.1109/TVLSI.2017.2767858", "OA papers": [{"PaperId": "https://openalex.org/W2769672439", "PaperTitle": "Approximate Hybrid High Radix Encoding for Energy-Efficient Inexact Multipliers", "Year": 2018, "CitationCount": 90, "EstimatedCitation": 90, "Affiliations": {"National Technical University of Athens": 4.0}, "Authors": ["Vasileios Leon", "George-John E. Nychas", "Dimitrios Soudris", "Kiamal Pekmestzi"]}]}, {"DBLP title": "Resource-Efficient Object-Recognition Coprocessor With Parallel Processing of Multiple Scan Windows in 65-nm CMOS.", "DBLP authors": ["Aiwen Luo", "Fengwei An", "Xiangyu Zhang", "Lei Chen", "Hans J\u00fcrgen Mattausch"], "year": 2018, "doi": "https://doi.org/10.1109/TVLSI.2017.2774813", "OA papers": [{"PaperId": "https://openalex.org/W2773442262", "PaperTitle": "Resource-Efficient Object-Recognition Coprocessor With Parallel Processing of Multiple Scan Windows in 65-nm CMOS", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Hiroshima University": 4.5, "Higashihiroshima Medical Center": 0.5}, "Authors": ["Aiwen Luo", "Fengwei An", "Xiangyu Zhang", "Lei Chen", "Hans Jurgen Mattausch"]}]}, {"DBLP title": "Rapid Memory-Aware Selection of Hardware Accelerators in Programmable SoC Design.", "DBLP authors": ["Alok Prakash", "Christopher T. Clarke", "Siew-Kei Lam", "Thambipillai Srikanthan"], "year": 2018, "doi": "https://doi.org/10.1109/TVLSI.2017.2769125", "OA papers": [{"PaperId": "https://openalex.org/W2769934311", "PaperTitle": "Rapid Memory-Aware Selection of Hardware Accelerators in Programmable SoC Design", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Nanyang Technological University": 3.0, "University of Bath": 1.0}, "Authors": ["Alok Prakash", "Christopher Clarke", "Siew-Kei Lam", "Thambipillai Srikanthan"]}]}, {"DBLP title": "Fine-Grained Energy-Constrained Microprocessor Pipeline Design.", "DBLP authors": ["Anteneh Gebregiorgis", "Mehdi Baradaran Tahoori"], "year": 2018, "doi": "https://doi.org/10.1109/TVLSI.2017.2767543", "OA papers": [{"PaperId": "https://openalex.org/W2767638511", "PaperTitle": "Fine-Grained Energy-Constrained Microprocessor Pipeline Design", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Karlsruhe Institute of Technology": 2.0}, "Authors": ["Anteneh Gebregiorgis", "Mehdi B. Tahoori"]}]}, {"DBLP title": "An Adaptive 3T-3MTJ Memory Cell Design for STT-MRAM-Based LLCs.", "DBLP authors": ["Linuo Xue", "Bi Wu", "Beibei Zhang", "Yuanqing Cheng", "Peiyuan Wang", "Chando Park", "Jimmy J. Kan", "Seung H. Kang", "Yuan Xie"], "year": 2018, "doi": "https://doi.org/10.1109/TVLSI.2017.2780522", "OA papers": [{"PaperId": "https://openalex.org/W2782032257", "PaperTitle": "An Adaptive 3T-3MTJ Memory Cell Design for STT-MRAM-Based LLCs", "Year": 2018, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"University of California, Santa Barbara": 2.0, "Beihang University": 3.0, "Qualcomm (United States)": 4.0}, "Authors": ["Linuo Xue", "Bi Wu", "Beibei Zhang", "Yuanqing Cheng", "Peiyuan Wang", "Chando Park", "Jimmy Kan", "Seung Gul Kang", "Yuan Xie"]}]}, {"DBLP title": "Basic-Set Trellis Min-Max Decoder Architecture for Nonbinary LDPC Codes With High-Order Galois Fields.", "DBLP authors": ["Huyen Thi Pham", "Hanho Lee"], "year": 2018, "doi": "https://doi.org/10.1109/TVLSI.2017.2775646", "OA papers": [{"PaperId": "https://openalex.org/W2772948422", "PaperTitle": "Basic-Set Trellis Min\u2013Max Decoder Architecture for Nonbinary LDPC Codes With High-Order Galois Fields", "Year": 2018, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {}, "Authors": ["Huyen Trang Ha Thi", "Hanho Lee"]}]}, {"DBLP title": "Analysis and Design of Cost-Effective, High-Throughput LDPC Decoders.", "DBLP authors": ["Thien Truong Nguyen-Ly", "Valentin Savin", "Khoa Le", "David Declercq", "Fakhreddine Ghaffari", "Oana Boncalo"], "year": 2018, "doi": "https://doi.org/10.1109/TVLSI.2017.2776561", "OA papers": [{"PaperId": "https://openalex.org/W2759578104", "PaperTitle": "Analysis and Design of Cost-Effective, High-Throughput LDPC Decoders", "Year": 2018, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"CEA LETI": 5.0, "Polytechnic University of Timi\u015foara": 1.0}, "Authors": ["Thien Truong Nguyen-Ly", "Valentin Savin", "Khoa N. Le", "David Declercq", "Fakhreddine Ghaffari", "Oana Boncalo"]}]}, {"DBLP title": "A 12.5-Gb/s Near-Ground Transceiver Employing a MaxEye Algorithm-Based Adaptation Technique.", "DBLP authors": ["Ja-Hoon Jin", "Seok Kim", "Xuefan Jin", "Sang-Hoon Kim", "Jung-Hoon Chun"], "year": 2018, "doi": "https://doi.org/10.1109/TVLSI.2017.2773642", "OA papers": [{"PaperId": "https://openalex.org/W2774192288", "PaperTitle": "A 12.5-Gb/s Near-Ground Transceiver Employing a MaxEye Algorithm-Based Adaptation Technique", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Sungkyunkwan University": 4.5, "Electronics and Telecommunications Research Institute": 0.5}, "Authors": ["Jahoon Jin", "Seok Hyun Kim", "Xuefan Jin", "Sang Hoon Kim", "Jung-Hoon Chun"]}]}, {"DBLP title": "Recovery-Aware Proactive TSV Repair for Electromigration Lifetime Enhancement in 3-D ICs.", "DBLP authors": ["Shengcheng Wang", "Taeyoung Kim", "Zeyu Sun", "Sheldon X.-D. Tan", "Mehdi Baradaran Tahoori"], "year": 2018, "doi": "https://doi.org/10.1109/TVLSI.2017.2775586", "OA papers": [{"PaperId": "https://openalex.org/W2771448003", "PaperTitle": "Recovery-Aware Proactive TSV Repair for Electromigration Lifetime Enhancement in 3-D ICs", "Year": 2018, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Karlsruhe Institute of Technology": 2.0, "University of California, Riverside": 3.0}, "Authors": ["Shengcheng Wang", "TaeYoung Kim", "Zeyu Sun", "Sheldon X.-D. Tan", "Mehdi B. Tahoori"]}]}, {"DBLP title": "Algorithmic Optimization of Thermal and Power Management for Heterogeneous Mobile Platforms.", "DBLP authors": ["Ganapati Bhat", "Gaurav Singla", "Ali K. Unver", "\u00dcmit Y. Ogras"], "year": 2018, "doi": "https://doi.org/10.1109/TVLSI.2017.2770163", "OA papers": [{"PaperId": "https://openalex.org/W2770465907", "PaperTitle": "Algorithmic Optimization of Thermal and Power Management for Heterogeneous Mobile Platforms", "Year": 2018, "CitationCount": 61, "EstimatedCitation": 61, "Affiliations": {"Arizona State University": 3.0, "Intel (United States)": 1.0}, "Authors": ["Ganapati Bhat", "Gaurav Singla", "Ali Kemal Unver", "Umit Y. Ogras"]}]}, {"DBLP title": "A DC-to-1-GHz Continuously Tunable Bandpass ADC.", "DBLP authors": ["Vineeth Sarma", "Rahul Thottathil", "Bibhudatta Sahoo"], "year": 2018, "doi": "https://doi.org/10.1109/TVLSI.2017.2773468", "OA papers": [{"PaperId": "https://openalex.org/W2774347630", "PaperTitle": "A DC-to-1-GHz Continuously Tunable Bandpass ADC", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Amrita Vishwa Vidyapeetham University": 3.0}, "Authors": ["Vineeth Sarma", "Rahul Thottathil", "Bibhu Prasad Sahoo"]}]}, {"DBLP title": "A 16-mW 1-GS/s With 49.6-dB SNDR TI-SAR ADC for Software-Defined Radio in 65-nm CMOS.", "DBLP authors": ["Lei Qiu", "Kai Tang", "Yuanjin Zheng", "Liter Siek", "Yan Zhu", "Seng-Pan U"], "year": 2018, "doi": "https://doi.org/10.1109/TVLSI.2017.2771811", "OA papers": [{"PaperId": "https://openalex.org/W2775471540", "PaperTitle": "A 16-mW 1-GS/s With 49.6-dB SNDR TI-SAR ADC for Software-Defined Radio in 65-nm CMOS", "Year": 2018, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Nanyang Technological University": 4.0, "University of Macau": 2.0}, "Authors": ["Shenfang Yuan", "Kai Tang", "Yuanjin Zheng", "Liter Siek", "Yan Zhu", "Seng-Pan U"]}]}, {"DBLP title": "Average 7T1R Nonvolatile SRAM With R/W Margin Enhanced for Low-Power Application.", "DBLP authors": ["Chunyu Peng", "Songsong Xiao", "Wenjuan Lu", "Jingbo Zhang", "Xiulong Wu", "Junning Chen", "Zhiting Lin"], "year": 2018, "doi": "https://doi.org/10.1109/TVLSI.2017.2772861", "OA papers": [{"PaperId": "https://openalex.org/W2775162082", "PaperTitle": "Average 7T1R Nonvolatile SRAM With R/W Margin Enhanced for Low-Power Application", "Year": 2018, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Anhui University": 7.0}, "Authors": ["Chunyu Peng", "Songsong Xiao", "Wenjuan Lu", "Jingbo Zhang", "Xiulong Wu", "Junning Chen", "Zhiting Lin"]}]}, {"DBLP title": "Low Phase Noise Ku-Band VCO With Optimal Switched-Capacitor Bank Design.", "DBLP authors": ["Peeyoosh Mirajkar", "Jagdish Chand Goyal", "Sankaran Aniruddhan", "Srinivas Theertham"], "year": 2018, "doi": "https://doi.org/10.1109/TVLSI.2017.2769709", "OA papers": [{"PaperId": "https://openalex.org/W2771191960", "PaperTitle": "Low Phase Noise Ku-Band VCO With Optimal Switched-Capacitor Bank Design", "Year": 2018, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Indian Institute of Technology Madras": 2.0, "Texas Instruments (India)": 2.0}, "Authors": ["Peeyoosh Mirajkar", "Jagdish Chand", "Sankaran Aniruddhan", "Srinivas Theertham"]}]}, {"DBLP title": "Analog Layout Retargeting With Process-Variation-Aware Hybrid OPC.", "DBLP authors": ["Xuan Dong", "Lihong Zhang"], "year": 2018, "doi": "https://doi.org/10.1109/TVLSI.2017.2773481", "OA papers": [{"PaperId": "https://openalex.org/W2772463964", "PaperTitle": "Analog Layout Retargeting With Process-Variation-Aware Hybrid OPC", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Memorial University of Newfoundland": 2.0}, "Authors": ["Xuan Dong", "Lihong Zhang"]}]}, {"DBLP title": "A 0.013-mm2 0.53-mW/Gb/s 32-Gb/s Hybrid Analog Equalizer Under 21-dB Channel Loss in 65-nm CMOS.", "DBLP authors": ["Arya Balachandran", "Yong Chen", "Chirn Chye Boon"], "year": 2018, "doi": "https://doi.org/10.1109/TVLSI.2017.2771429", "OA papers": [{"PaperId": "https://openalex.org/W2770435395", "PaperTitle": "A 0.013-mm<sup>2</sup> 0.53-mW/Gb/s 32-Gb/s Hybrid Analog Equalizer Under 21-dB Channel Loss in 65-nm CMOS", "Year": 2018, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Nanyang Technological University": 2.0, "City University of Macau": 1.0}, "Authors": ["Arya Balachandran", "Yong Chen", "Chirn Chye Boon"]}]}, {"DBLP title": "Temperature Sensitivity and Compensation on a Reconfigurable Platform.", "DBLP authors": ["Sahil Shah", "Hakan Toreyin", "Jennifer Hasler", "Aishwarya Natarajan"], "year": 2018, "doi": "https://doi.org/10.1109/TVLSI.2017.2773399", "OA papers": [{"PaperId": "https://openalex.org/W2772927376", "PaperTitle": "Temperature Sensitivity and Compensation on a Reconfigurable Platform", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Georgia Institute of Technology": 3.0, "San Diego State University": 1.0}, "Authors": ["Sahil Shah", "Hakan Toreyin", "Jennifer Hasler", "Aishwarya Natarajan"]}]}, {"DBLP title": "Sense-Amplifier-Based Flip-Flop With Transition Completion Detection for Low-Voltage Operation.", "DBLP authors": ["Hanwool Jeong", "Tae Woo Oh", "Seung Chul Song", "Seong-Ook Jung"], "year": 2018, "doi": "https://doi.org/10.1109/TVLSI.2017.2777788", "OA papers": [{"PaperId": "https://openalex.org/W2782282142", "PaperTitle": "Sense-Amplifier-Based Flip-Flop With Transition Completion Detection for Low-Voltage Operation", "Year": 2018, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Yonsei University": 3.0, "Qualcomm (United States)": 1.0}, "Authors": ["Hanwool Jeong", "Tae Kwang Oh", "Seung-Chul Song", "Seong-Ook Jung"]}]}, {"DBLP title": "A High-Accuracy Programmable Pulse Generator With a 10-ps Timing Resolution.", "DBLP authors": ["Jen-Chieh Liu", "Chao-Jen Huang", "Pei-Ying Lee"], "year": 2018, "doi": "https://doi.org/10.1109/TVLSI.2017.2781421", "OA papers": [{"PaperId": "https://openalex.org/W2783815772", "PaperTitle": "A High-Accuracy Programmable Pulse Generator With a 10-ps Timing Resolution", "Year": 2018, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"National United University": 1.0, "Industrial Technology Research Institute": 2.0}, "Authors": ["Jen-Chieh Liu", "Chao-Jen Huang", "Pei-Ying Lee"]}]}, {"DBLP title": "Energy- and Area-Efficient Spin-Orbit Torque Nonvolatile Flip-Flop for Power Gating Architecture.", "DBLP authors": ["Karim Ali", "Fei Li", "Sunny Y. H. Lua", "Chun-Huat Heng"], "year": 2018, "doi": "https://doi.org/10.1109/TVLSI.2017.2787664", "OA papers": [{"PaperId": "https://openalex.org/W2789939892", "PaperTitle": "Energy- and Area-Efficient Spin\u2013Orbit Torque Nonvolatile Flip-Flop for Power Gating Architecture", "Year": 2018, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"National University of Singapore": 2.0, "Data Storage Institute": 2.0}, "Authors": ["Karim Ali", "Fei Li", "S. Y. H. Lua", "Chun-Huat Heng"]}]}, {"DBLP title": "Vector Processing-Aware Advanced Clock-Gating Techniques for Low-Power Fused Multiply-Add.", "DBLP authors": ["Ivan Ratkovic", "Oscar Palomar", "Milan Stanic", "Osman Sabri Unsal", "Adri\u00e1n Cristal", "Mateo Valero"], "year": 2018, "doi": "https://doi.org/10.1109/TVLSI.2017.2784807", "OA papers": [{"PaperId": "https://openalex.org/W2783326914", "PaperTitle": "Vector Processing-Aware Advanced Clock-Gating Techniques for Low-Power Fused Multiply-Add", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Esperanto Technologies and Semidynamics, Barcelona, Spain": 1.0, "University of Manchester": 1.0, "ASML (Netherlands)": 1.0, "Barcelona Supercomputing Center": 3.0}, "Authors": ["Ivan Ratkovic", "Oscar Palomar", "Milan Stanic", "Osman Unsal", "Adrian Cristal", "Mateo Valero"]}]}, {"DBLP title": "Zero-Power Feed-Forward Spur Cancelation for Supply-Regulated CMOS Ring PLLs.", "DBLP authors": ["Pawan Agarwal", "Jong-Hoon Kim", "Partha Pratim Pande", "Deukhyoun Heo"], "year": 2018, "doi": "https://doi.org/10.1109/TVLSI.2017.2788882", "OA papers": [{"PaperId": "https://openalex.org/W2791338777", "PaperTitle": "Zero-Power Feed-Forward Spur Cancelation for Supply-Regulated CMOS Ring PLLs", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Washington State University": 3.0, "Research Group of Smart Distribution System, Korean Food Research Institution, Sungnam, South Korea": 1.0}, "Authors": ["Pawan Agarwal", "Jong Min Kim", "Partha Pratim Pande", "Deukhyoun Heo"]}]}, {"DBLP title": "A Reconfigurable Cache for Efficient Use of Tag RAM as Scratch-Pad Memory.", "DBLP authors": ["Ing-Jer Huang", "Chun-Hung Lai", "Yun-Chung Yang", "Hsu-Kang Dow", "Hung-Lun Chen"], "year": 2018, "doi": "https://doi.org/10.1109/TVLSI.2017.2785222", "OA papers": [{"PaperId": "https://openalex.org/W2783501794", "PaperTitle": "A Reconfigurable Cache for Efficient Use of Tag RAM as Scratch-Pad Memory", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"National Sun Yat-sen University": 3.0, "Industrial Technology Research Institute": 1.0, "Design Validation Department, Elite Semiconductor Memory Technology Inc., Hsinchu, Taiwan": 1.0}, "Authors": ["Ing-Jer Huang", "Chun Hung Lai", "Yun-Chung Yang", "Hsu-Kang Dow", "Hung-Lun Chen"]}]}, {"DBLP title": "Compact 3-D-SRAM Memory With Concurrent Row and Column Data Access Capability Using Sequential Monolithic 3-D Integration.", "DBLP authors": ["Srivatsa Rangachar Srinivasa", "Xueqing Li", "Meng-Fan Chang", "John Sampson", "Sumeet Kumar Gupta", "Vijaykrishnan Narayanan"], "year": 2018, "doi": "https://doi.org/10.1109/TVLSI.2017.2787562", "OA papers": [{"PaperId": "https://openalex.org/W2784309942", "PaperTitle": "Compact 3-D-SRAM Memory With Concurrent Row and Column Data Access Capability Using Sequential Monolithic 3-D Integration", "Year": 2018, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"Pennsylvania State University": 5.0, "National Tsing Hua University": 1.0}, "Authors": ["Srivatsa Srinivasa", "Xueqing Li", "Meng-Fan Chang", "John H. Sampson", "Sumeet Gupta", "Vijaykrishnan Narayanan"]}]}, {"DBLP title": "Viewer-Aware Intelligent Efficient Mobile Video Embedded Memory.", "DBLP authors": ["Dongliang Chen", "Jonathon Edstrom", "Yifu Gong", "Peng Gao", "Lei Yang", "Mark E. McCourt", "Jinhui Wang", "Na Gong"], "year": 2018, "doi": "https://doi.org/10.1109/TVLSI.2017.2787043", "OA papers": [{"PaperId": "https://openalex.org/W2792023889", "PaperTitle": "Viewer-Aware Intelligent Efficient Mobile Video Embedded Memory", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"North Dakota State University": 5.5, "Google (United States)": 1.0, "Dakota State University": 0.5}, "Authors": ["Dongliang Chen", "Jonathon Edstrom", "Yifu Gong", "Yujie Feng", "Lei Yang", "Mark E. McCourt", "Jin-Hui Wang"]}]}, {"DBLP title": "RAMON: Region-Aware Memory Controller.", "DBLP authors": ["Mario Donato Marino", "Kuan-Ching Li"], "year": 2018, "doi": "https://doi.org/10.1109/TVLSI.2018.2789520", "OA papers": [{"PaperId": "https://openalex.org/W2787648922", "PaperTitle": "RAMON: Region-Aware Memory Controller", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Leeds Beckett University": 1.0, "Providence University": 1.0}, "Authors": ["Mario Donato Marino", "Kuan-Ching Li"]}]}, {"DBLP title": "Energy-Efficient Write Scheme for Nonvolatile Resistive Crossbar Arrays With Selectors.", "DBLP authors": ["Albert Ciprut", "Eby G. Friedman"], "year": 2018, "doi": "https://doi.org/10.1109/TVLSI.2017.2785740", "OA papers": [{"PaperId": "https://openalex.org/W2783938302", "PaperTitle": "Energy-Efficient Write Scheme for Nonvolatile Resistive Crossbar Arrays With Selectors", "Year": 2018, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of Rochester": 2.0}, "Authors": ["Albert Ciprut", "Eby G. Friedman"]}]}, {"DBLP title": "LMDet: A \"Naturalness\" Statistical Method for Hardware Trojan Detection.", "DBLP authors": ["Haihua Shen", "Huazhe Tan", "Huawei Li", "Feng Zhang", "Xiaowei Li"], "year": 2018, "doi": "https://doi.org/10.1109/TVLSI.2017.2781423", "OA papers": [{"PaperId": "https://openalex.org/W2778752735", "PaperTitle": "LMDet: A \u201cNaturalness\u201d Statistical Method for Hardware Trojan Detection", "Year": 2018, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Chinese Academy of Sciences": 2.0, "Chinese Academy of Sciences": 1.0, "Institute of Computing Technology": 1.0, "Institute of Microelectronics": 1.0}, "Authors": ["Haihua Shen", "Huazhe Tan", "Huawei Li", "Feng Zhang", "Xiaowei Li"]}]}, {"DBLP title": "Novel Offset Techniques for Improving Bitstring Quality of a Hardware-Embedded Delay PUF.", "DBLP authors": ["Wenjie Che", "Fareena Saqib", "Jim Plusquellic"], "year": 2018, "doi": "https://doi.org/10.1109/TVLSI.2017.2785270", "OA papers": [{"PaperId": "https://openalex.org/W2784310609", "PaperTitle": "Novel Offset Techniques for Improving Bitstring Quality of a Hardware-Embedded Delay PUF", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of New Mexico": 2.0, "University of North Carolina at Charlotte": 1.0}, "Authors": ["Wenjie Che", "Fareena Saqib", "Jim Plusquellic"]}]}, {"DBLP title": "SCARe: An SRAM-Based Countermeasure Against IC Recycling.", "DBLP authors": ["Zimu Guo", "Xiaolin Xu", "Md. Tauhidur Rahman", "Mark M. Tehranipoor", "Domenic Forte"], "year": 2018, "doi": "https://doi.org/10.1109/TVLSI.2017.2777262", "OA papers": [{"PaperId": "https://openalex.org/W2775903597", "PaperTitle": "SCARe: An SRAM-Based Countermeasure Against IC Recycling", "Year": 2018, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"University of Florida": 4.0, "University of Alabama in Huntsville": 1.0}, "Authors": ["Zimu Guo", "Xiaolin Xu", "Tauhidur Rahman", "Mark Tehranipoor", "Domenic Forte"]}]}, {"DBLP title": "A Continuous-Time MASH 1-1-1 Delta-Sigma Modulator With FIR DAC and Encoder-Embedded Loop-Unrolling Quantizer in 40-nm CMOS.", "DBLP authors": ["Qiyuan Liu", "Alexander Edward", "Dadian Zhou", "Jos\u00e9 Silva-Mart\u00ednez"], "year": 2018, "doi": "https://doi.org/10.1109/TVLSI.2017.2780272", "OA papers": [{"PaperId": "https://openalex.org/W2776359478", "PaperTitle": "A Continuous-Time MASH 1-1-1 Delta\u2013Sigma Modulator With FIR DAC and Encoder-Embedded Loop-Unrolling Quantizer in 40-nm CMOS", "Year": 2018, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Texas A&M University": 4.0}, "Authors": ["Qiyuan Liu", "Alexander Edward", "Dadian Zhou", "Jose Silva-Martinez"]}]}, {"DBLP title": "Identifying Single-Event Transient Location Based on Compressed Sensing.", "DBLP authors": ["Cuiping Shao", "Huiyun Li"], "year": 2018, "doi": "https://doi.org/10.1109/TVLSI.2017.2778750", "OA papers": [{"PaperId": "https://openalex.org/W2783312516", "PaperTitle": "Identifying Single-Event Transient Location Based on Compressed Sensing", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Shenzhen Institutes of Advanced Technology": 2.0}, "Authors": ["Cuiping Shao", "Huiyun Li"]}]}, {"DBLP title": "Enhancing Power, Performance, and Energy Efficiency in Chip Multiprocessors Exploiting Inverse Thermal Dependence.", "DBLP authors": ["Katayoun Neshatpour", "Wayne P. Burleson", "Amin Khajeh", "Houman Homayoun"], "year": 2018, "doi": "https://doi.org/10.1109/TVLSI.2017.2780800", "OA papers": [{"PaperId": "https://openalex.org/W2793675093", "PaperTitle": "Enhancing Power, Performance, and Energy Efficiency in Chip Multiprocessors Exploiting Inverse Thermal Dependence", "Year": 2018, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"George Mason University": 2.0, "University of Massachusetts Amherst": 1.0, "Broadcom (United States)": 1.0}, "Authors": ["Katayoun Neshatpour", "Wayne Burleson", "Amin Khajeh", "Houman Homayoun"]}]}, {"DBLP title": "A Global Bayesian Optimization Algorithm and Its Application to Integrated System Design.", "DBLP authors": ["Hakki Mert Torun", "Madhavan Swaminathan", "Anto Kavungal Davis", "Mohamed Lamine Faycal Bellaredj"], "year": 2018, "doi": "https://doi.org/10.1109/TVLSI.2017.2784783", "OA papers": [{"PaperId": "https://openalex.org/W2783693896", "PaperTitle": "A Global Bayesian Optimization Algorithm and Its Application to Integrated System Design", "Year": 2018, "CitationCount": 70, "EstimatedCitation": 70, "Affiliations": {"Georgia Institute of Technology": 4.0}, "Authors": ["Hakki Mert Torun", "Madhavan Swaminathan", "Anto Kavungal Davis", "Mohamed Lamine Faycal Bellaredj"]}]}, {"DBLP title": "The Cat and Mouse in Split Manufacturing.", "DBLP authors": ["Yujie Wang", "Pu Chen", "Jiang Hu", "Guofeng Li", "Jeyavijayan Rajendran"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2017.2787754", "OA papers": [{"PaperId": "https://openalex.org/W2783429502", "PaperTitle": "The Cat and Mouse in Split Manufacturing", "Year": 2018, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"Institute of Computing Technology": 0.5, "Chinese Academy of Sciences": 0.5, "Texas A&M University": 3.0, "Nankai University": 1.0}, "Authors": ["Yujie Wang", "Pu Chen", "Jiang Hu", "Guofeng Li", "Jeyavijayan Rajendran"]}]}, {"DBLP title": "Robust Design-for-Security Architecture for Enabling Trust in IC Manufacturing and Test.", "DBLP authors": ["Ujjwal Guin", "Ziqi Zhou", "Adit D. Singh"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2797019", "OA papers": [{"PaperId": "https://openalex.org/W2791567389", "PaperTitle": "Robust Design-for-Security Architecture for Enabling Trust in IC Manufacturing and Test", "Year": 2018, "CitationCount": 65, "EstimatedCitation": 65, "Affiliations": {"Auburn University": 3.0}, "Authors": ["Ujjwal Guin", "Ziqi Zhou", "Adit D. Singh"]}]}, {"DBLP title": "Performance Evaluation and Optimization of HBM-Enabled GPU for Data-Intensive Applications.", "DBLP authors": ["Maohua Zhu", "Youwei Zhuo", "Chao Wang", "Wenguang Chen", "Yuan Xie"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2791442", "OA papers": [{"PaperId": "https://openalex.org/W2791186466", "PaperTitle": "Performance Evaluation and Optimization of HBM-Enabled GPU for Data-Intensive Applications", "Year": 2018, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {}, "Authors": ["Maohua Zhu", "Youwei Zhuo", "Chao Wang", "Wenguang Chen", "Yuan Xie"]}]}, {"DBLP title": "Adaptive Precision Cellular Nonlinear Network.", "DBLP authors": ["Jaeha Kung", "Duckhwan Kim", "Saibal Mukhopadhyay"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2794498", "OA papers": [{"PaperId": "https://openalex.org/W2790683714", "PaperTitle": "Adaptive Precision Cellular Nonlinear Network", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Georgia Institute of Technology": 3.0}, "Authors": ["Jaeha Kung", "Duck-Hwan Kim", "Saibal Mukhopadhyay"]}]}, {"DBLP title": "Aging Management Using a Reconfigurable Switch Network for Arrays of Nonideal Power Cells.", "DBLP authors": ["Jaemin Kim", "Donghwa Shin", "Nam Ik Cho", "Byunghee Kang", "Naehyuck Chang"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2800700", "OA papers": [{"PaperId": "https://openalex.org/W2792735738", "PaperTitle": "Aging Management Using a Reconfigurable Switch Network for Arrays of Nonideal Power Cells", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Seoul National University": 2.0, "Soongsil University": 1.0, "SK Group (South Korea)": 1.0, "Korea Institute of Science & Technology Information": 1.0}, "Authors": ["Jae-Min Kim", "Donghwa Shin", "Nam Hoon Cho", "Byunghee Kang", "Naehyuck Chang"]}]}, {"DBLP title": "Hardware Implementation of Iterative Method With Adaptive Thresholding for Random Sampling Recovery of Sparse Signals.", "DBLP authors": ["Mohammad Fardad", "Sayed Masoud Sayedi", "Ehsan Yazdian"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2791351", "OA papers": [{"PaperId": "https://openalex.org/W2792759593", "PaperTitle": "Hardware Implementation of Iterative Method With Adaptive Thresholding for Random Sampling Recovery of Sparse Signals", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Isfahan University of Technology": 3.0}, "Authors": ["Mohammad Fardad", "Sayed Masoud Sayedi", "Ehsan Yazdian"]}]}, {"DBLP title": "Toward an Energy-Efficient High-Voltage Compliant Visual Intracortical Multichannel Stimulator.", "DBLP authors": ["Md. Hasanuzzaman", "Bahareh Ghane Motlagh", "Fay\u00e7al Mouna\u00efm", "Ahmad Hassan", "Rabin Raut", "Mohamad Sawan"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2794445", "OA papers": [{"PaperId": "https://openalex.org/W2793149949", "PaperTitle": "Toward an Energy-Efficient High-Voltage Compliant Visual Intracortical Multichannel Stimulator", "Year": 2018, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Polytechnique Montr\u00e9al": 5.0, "Concordia University": 1.0}, "Authors": ["Md. Hasanuzzaman", "Bahareh Ghane Motlagh", "F. Mounaim", "Ahmad Sanusi Hassan", "R. Raut", "Mohamad Sawan"]}]}, {"DBLP title": "A Single-Stage Direct-Conversion AC-DC Converter for Inductively Powered Application.", "DBLP authors": ["Qiong Wei Low", "Mi Zhou", "Liter Siek"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2792494", "OA papers": [{"PaperId": "https://openalex.org/W2791513195", "PaperTitle": "A Single-Stage Direct-Conversion AC\u2013DC Converter for Inductively Powered Application", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Nanyang Technological University": 3.0}, "Authors": ["Qiong Wei Low", "Mi Zhou", "Liter Siek"]}]}, {"DBLP title": "A New Fast-Response Current-Mode Buck Converter With Improved I2-Controlled Techniques.", "DBLP authors": ["Jiann-Jong Chen", "Yuh-Shyan Hwang", "Jianhan Chen", "Yi-Tsen Ku", "Cheng-Chieh Yu"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2796088", "OA papers": [{"PaperId": "https://openalex.org/W2794184483", "PaperTitle": "A New Fast-Response Current-Mode Buck Converter With Improved &lt;inline-formula&gt; &lt;tex-math notation=\"LaTeX\"&gt;$I^{2}$ &lt;/tex-math&gt; &lt;/inline-formula&gt;-Controlled Techniques", "Year": 2018, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"National Taipei University of Technology": 4.0}, "Authors": ["Jiann-Jong Chen", "Yuh-Shyan Hwang", "Yi-Tsen Ku", "Cheng-Chieh Yu"]}]}, {"DBLP title": "Fast and Accurate Emissivity and Absolute Temperature Maps Measurement for Integrated Circuits.", "DBLP authors": ["Hsueh-Ling Yu", "Yih-Lang Li", "Tzu-Yi Liao", "Tianchen Wang", "Shu-Fei Tsai", "Yiyu Shi"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2017.2788437", "OA papers": [{"PaperId": "https://openalex.org/W2792641957", "PaperTitle": "Fast and Accurate Emissivity and Absolute Temperature Maps Measurement for Integrated Circuits", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Singularity Optics Corporation, Hsinchu, Taiwan": 1.0, "National Yang Ming Chiao Tung University": 1.0, "Industrial Technology Research Institute": 2.0, "University of Notre Dame": 2.0}, "Authors": ["Hsueh-Ling Yu", "Yih-Lang Li", "Tzu-Yi Liao", "Tianchen Wang", "Shu-Fei Tsai", "Yiyu Shi"]}]}, {"DBLP title": "A Hardware-Efficient Synchronization in L-DACS1 for Aeronautical Communications.", "DBLP authors": ["Thinh Hung Pham", "A. Prasad Vinod", "A. S. Madhukumar"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2789467", "OA papers": [{"PaperId": "https://openalex.org/W2784374620", "PaperTitle": "A Hardware-Efficient Synchronization in L-DACS1 for Aeronautical Communications", "Year": 2018, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}, "Authors": ["Thinh Hung Pham", "Vinod K. Prasad", "A. S. Madhukumar"]}]}, {"DBLP title": "A 0.9-2.25-GHz Sub-0.2-mW/GHz Compact Low-Voltage Low-Power Hybrid Digital PLL With Loop Bandwidth-Tracking Technique.", "DBLP authors": ["Zhao Zhang", "Jincheng Yang", "Liyuan Liu", "Peng Feng", "Jian Liu", "Nanjian Wu"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2797280", "OA papers": [{"PaperId": "https://openalex.org/W2792720348", "PaperTitle": "A 0.9\u20132.25-GHz Sub-0.2-mW/GHz Compact Low-Voltage Low-Power Hybrid Digital PLL With Loop Bandwidth-Tracking Technique", "Year": 2018, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Institute of Semiconductors": 3.0, "Chinese Academy of Sciences": 3.0}, "Authors": ["Zhao Zhang", "Jincheng Yang", "Liyuan Liu", "Peng Feng", "Jian Liu", "Nanjian Wu"]}]}, {"DBLP title": "A Concurrent Dual-Band and Dual-Mode Frequency Synthesizer for Radar Systems.", "DBLP authors": ["Yu-Kai Tsai", "Yi-Keng Hsieh", "Hung-Yu Tsai", "Huan-Sheng Chen", "Liang-Hung Lu"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2799225", "OA papers": [{"PaperId": "https://openalex.org/W2790037309", "PaperTitle": "A Concurrent Dual-Band and Dual-Mode Frequency Synthesizer for Radar Systems", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"[Department of Electrical Engineering and Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan]": 5.0}, "Authors": ["Yu-Kai Tsai", "Yi-Keng Hsieh", "Hungyu Tsai", "Huansheng Chen", "Liang-Hung Lu"]}]}, {"DBLP title": "An Electrical Model for Nanometer CMOS Device Stress Effect in Design and Simulation of Analog Reference Circuits.", "DBLP authors": ["Dong Wang", "Pak Kwong Chan"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2794763", "OA papers": [{"PaperId": "https://openalex.org/W2792583625", "PaperTitle": "An Electrical Model for Nanometer CMOS Device Stress Effect in Design and Simulation of Analog Reference Circuits", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Nanyang Technological University": 2.0}, "Authors": ["Ben Zhong Tang", "Pak H. Chan"]}]}, {"DBLP title": "Fast Electromigration Stress Evolution Analysis for Interconnect Trees Using Krylov Subspace Method.", "DBLP authors": ["Chase Cook", "Zeyu Sun", "Ertugrul Demircan", "Mehul D. Shroff", "Sheldon X.-D. Tan"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2800707", "OA papers": [{"PaperId": "https://openalex.org/W2792413301", "PaperTitle": "Fast Electromigration Stress Evolution Analysis for Interconnect Trees Using Krylov Subspace Method", "Year": 2018, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"University of California, Riverside": 3.0, "ON Semiconductor (United States)": 1.0, "Intrinsic Reliability Group, NXP Semiconductors Inc., Austin, TX, USA": 1.0}, "Authors": ["Chase Cook", "Zeyu Sun", "Ertugrul Demircan", "Mehul D. Shroff", "Sheldon X.-D. Tan"]}]}, {"DBLP title": "A Source and Channel Coding Approach for Improving Flash Memory Endurance.", "DBLP authors": ["J\u00fcrgen Freudenberger", "Mohammed Rajab", "Sergo Shavgulidze"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2797078", "OA papers": [{"PaperId": "https://openalex.org/W2790635268", "PaperTitle": "A Source and Channel Coding Approach for Improving Flash Memory Endurance", "Year": 2018, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Hochschule Konstanz University of Applied Sciences": 2.0, "Georgian Technical University": 1.0}, "Authors": ["Jurgen Freudenberger", "Mohammed Rajab", "Sergo Shavgulidze"]}]}, {"DBLP title": "Design of Area-Efficient and Highly Reliable RHBD 10T Memory Cell for Aerospace Applications.", "DBLP authors": ["Jing Guo", "Lei Zhu", "Yu Sun", "Huiliang Cao", "Hai Huang", "Tianqi Wang", "Chunhua Qi", "Rongsheng Zhang", "Xuebing Cao", "Liyi Xiao", "Zhigang Mao"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2017.2788439", "OA papers": [{"PaperId": "https://openalex.org/W2784101586", "PaperTitle": "Design of Area-Efficient and Highly Reliable RHBD 10T Memory Cell for Aerospace Applications", "Year": 2018, "CitationCount": 54, "EstimatedCitation": 54, "Affiliations": {"North University of China": 2.0, "Qiqihar University": 1.0, "China Electronic Product Reliability and Environmental Test Institute": 1.0, "Harbin University of Science and Technology": 1.0, "Harbin Institute of Technology": 5.0}, "Authors": ["Jing Guo", "Lei Zhu", "Yu Sun", "Huiliang Cao", "Hai Huang", "Tianqi Wang", "Chunhua Qi", "Rongsheng Zhang", "Xuebing Cao", "Zhigang Mao"]}]}, {"DBLP title": "High Dynamic Performance Current-Steering DAC Design With Nested-Segment Structure.", "DBLP authors": ["Wei Mao", "Yongfu Li", "Chun-Huat Heng", "Yong Lian"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2791462", "OA papers": [{"PaperId": "https://openalex.org/W2790666456", "PaperTitle": "High Dynamic Performance Current-Steering DAC Design With Nested-Segment Structure", "Year": 2018, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"National University of Singapore": 3.0, "York University": 1.0}, "Authors": ["Wei Mao", "Yongfu Li", "Chun-Huat Heng", "Yong Lian"]}]}, {"DBLP title": "Current Optimized Coset Coding for Efficient RRAM Programming.", "DBLP authors": ["Supriya Chakraborty", "Tinish Bhattacharya", "Manan Suri"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2791528", "OA papers": [{"PaperId": "https://openalex.org/W2790902653", "PaperTitle": "Current Optimized Coset Coding for Efficient RRAM Programming", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Indian Institute of Technology Delhi": 3.0}, "Authors": ["Supriya Chakraborty", "Tinish Bhattacharya", "Manan Suri"]}]}, {"DBLP title": "Contactless Testing for Prebond Interposers.", "DBLP authors": ["Kai-Hsiang Hsu", "Yung-Chih Chen", "You-Luen Lee", "Shih-Chieh Chang"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2805850", "OA papers": [{"PaperId": "https://openalex.org/W2789752821", "PaperTitle": "Contactless Testing for Prebond Interposers", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Taiwan Semiconductor Manufacturing Company (Taiwan)": 1.0, "Yuan Ze University": 1.0, "National Tsing Hua University": 2.0}, "Authors": ["Kai-Hsiang Hsu", "Yung-Chih Chen", "You-Luen Lee", "Shih-Chieh Chang"]}]}, {"DBLP title": "All-Digital Process-Variation-Calibrated Timing Generator for ATE With 1.95-ps Resolution and Maximum 1.2-GHz Test Rate.", "DBLP authors": ["Dong-Hoon Jung", "Kyungho Ryu", "Jung-Hyun Park", "Seong-Ook Jung"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2801030", "OA papers": [{"PaperId": "https://openalex.org/W2790711866", "PaperTitle": "All-Digital Process-Variation-Calibrated Timing Generator for ATE With 1.95-ps Resolution and Maximum 1.2-GHz Test Rate", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Yonsei University": 3.0}, "Authors": ["Seong-Ook Jung", "Kyungho Ryu", "Jung Tak Park"]}]}, {"DBLP title": "Reliability-Aware Test Methodology for Detecting Short-Channel Faults in On-Chip Networks.", "DBLP authors": ["Biswajit Bhowmik", "Santosh Biswas", "Jatindra Kumar Deka", "Bhargab B. Bhattacharya"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2803478", "OA papers": [{"PaperId": "https://openalex.org/W2792372983", "PaperTitle": "Reliability-Aware Test Methodology for Detecting Short-Channel Faults in On-Chip Networks", "Year": 2018, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Indian Institute of Technology Guwahati": 3.0, "Indian Statistical Institute": 1.0}, "Authors": ["Biswajit Bhowmik", "Santosh Biswas", "Jatindra Kumar Deka", "Bhargab B. Bhattacharya"]}]}, {"DBLP title": "Symmetric 2-D-Memory Access to Multidimensional Data.", "DBLP authors": ["Sumitha George", "Xueqing Li", "Minli Julie Liao", "Kaisheng Ma", "Srivatsa Rangachar Srinivasa", "Karthik Mohan", "Ahmedullah Aziz", "John Sampson", "Sumeet Kumar Gupta", "Vijaykrishnan Narayanan"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2801302", "OA papers": [{"PaperId": "https://openalex.org/W2790748954", "PaperTitle": "Symmetric 2-D-Memory Access to Multidimensional Data", "Year": 2018, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Pennsylvania State University": 10.0}, "Authors": ["Sumitha George", "Xueqing Li", "Minli Liao", "Kaisheng Ma", "Srivatsa Srinivasa", "Karthik Mohan", "Ahmedullah Aziz", "John H. Sampson", "Sumeet Gupta", "Vijaykrishnan Narayanan"]}]}, {"DBLP title": "Offset-Compensated High-Speed Sense Amplifier for STT-MRAMs.", "DBLP authors": ["Leila Bagheriye", "Siroos Toofan", "Roghayeh Saeidi", "Farshad Moradi"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2808140", "OA papers": [{"PaperId": "https://openalex.org/W2793045952", "PaperTitle": "Offset-Compensated High-Speed Sense Amplifier for STT-MRAMs", "Year": 2018, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of Zanjan": 2.0, "Iran Telecommunication Research Center": 1.0, "Aarhus University": 1.0}, "Authors": ["Leila Bagheriye", "Siroos Toofan", "Roghayeh Saeidi", "Farshad Moradi"]}]}, {"DBLP title": "Performance and Energy-Efficient Design of STT-RAM Last-Level Cache.", "DBLP authors": ["Fazal Hameed", "Asif Ali Khan", "Jer\u00f3nimo Castrill\u00f3n"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2804938", "OA papers": [{"PaperId": "https://openalex.org/W2793767356", "PaperTitle": "Performance and Energy-Efficient Design of STT-RAM Last-Level Cache", "Year": 2018, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {}, "Authors": ["Fazal Hameed", "Asif Khan", "Jeronimo Castrillon"]}]}, {"DBLP title": "A Reliable Strong PUF Based on Switched-Capacitor Circuit.", "DBLP authors": ["Zhangqing He", "Meilin Wan", "Jie Deng", "Chuang Bai", "Kui Dai"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2806041", "OA papers": [{"PaperId": "https://openalex.org/W2794399370", "PaperTitle": "A Reliable Strong PUF Based on Switched-Capacitor Circuit", "Year": 2018, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"Hubei University of Technology": 2.0, "Hubei University": 1.0, "Changsha University of Science and Technology": 1.0, "Harbin Engineering University": 1.0}, "Authors": ["Zhangqing He", "Meilin Wan", "Jie Deng", "Chuang Bai", "Kui Dai"]}]}, {"DBLP title": "DVFT: A Lightweight Solution for Power-Supply Noise-Based TRNG Using Dynamic Voltage Feedback Tuning System.", "DBLP authors": ["Fatemeh Tehranipoor", "Paul A. Wortman", "Nima Karimian", "Wei Yan", "John A. Chandy"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2804258", "OA papers": [{"PaperId": "https://openalex.org/W2793181371", "PaperTitle": "DVFT: A Lightweight Solution for Power-Supply Noise-Based TRNG Using Dynamic Voltage Feedback Tuning System", "Year": 2018, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"San Francisco State University": 1.0, "University of Connecticut": 4.0}, "Authors": ["Fatemeh Tehranipoor", "Paul M. Wortman", "Nima Karimian", "Wei Yan", "Chandy C. John"]}]}, {"DBLP title": "Stream Processing Dual-Track CGRA for Object Inference.", "DBLP authors": ["Xitian Fan", "Di Wu", "Wei Cao", "Wayne Luk", "Lingli Wang"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2797600", "OA papers": [{"PaperId": "https://openalex.org/W2792626659", "PaperTitle": "Stream Processing Dual-Track CGRA for Object Inference", "Year": 2018, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Fudan University": 4.0, "Imperial College London": 1.0}, "Authors": ["Xitian Fan", "Di Wu", "Wei Cao", "Wayne Luk", "Lingli Wang"]}]}, {"DBLP title": "A Simple Yet Efficient Accuracy-Configurable Adder Design.", "DBLP authors": ["Wenbin Xu", "Sachin S. Sapatnekar", "Jiang Hu"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2803081", "OA papers": [{"PaperId": "https://openalex.org/W2791192181", "PaperTitle": "A Simple Yet Efficient Accuracy-Configurable Adder Design", "Year": 2018, "CitationCount": 44, "EstimatedCitation": 44, "Affiliations": {"Texas A&M University": 2.0, "University of Minnesota": 1.0}, "Authors": ["Wenbin Xu", "Sachin S. Sapatnekar", "Jiang Hu"]}]}, {"DBLP title": "A Fully Synthesized 77-dB SFDR Reprogrammable SRMC Filter Using Digital Standard Cells.", "DBLP authors": ["Jun Liu", "Beomsoo Park", "Marino De Jesus Guzman", "Ahmed Fahmy", "Taewook Kim", "Nima Maghari"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2804220", "OA papers": [{"PaperId": "https://openalex.org/W2792295266", "PaperTitle": "A Fully Synthesized 77-dB SFDR Reprogrammable SRMC Filter Using Digital Standard Cells", "Year": 2018, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"University of Florida": 6.0}, "Authors": ["Jun Liu", "Beomsoo Park", "Marino Guzman", "Ahmed S. Fahmy", "Tae-Wook Kim", "Nima Maghari"]}]}, {"DBLP title": "Clocked Hysteresis Control Scheme With Power-Law Frequency Scaling in Buck Converter to Improve Light-Load Efficiency for IoT Sensor Nodes.", "DBLP authors": ["Chung-Shiang Wu", "Makoto Takamiya", "Takayasu Sakurai"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2806928", "OA papers": [{"PaperId": "https://openalex.org/W2792749758", "PaperTitle": "Clocked Hysteresis Control Scheme With Power-Law Frequency Scaling in Buck Converter to Improve Light-Load Efficiency for IoT Sensor Nodes", "Year": 2018, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"The University of Tokyo": 1.5, "Tokyo University of Science": 1.5}, "Authors": ["Chung-Shiang Wu", "Makoto Takamiya", "Takayasu Sakurai"]}]}, {"DBLP title": "A Design of Fast-Settling, Low-Power 4.19-MHz Real-Time Clock Generator With Temperature Compensation and 15-dB Noise Reduction.", "DBLP authors": ["Dong-Soo Lee", "Sung-Jin Kim", "Donggyu Kim", "YoungGun Pu", "Sang-Sun Yoo", "Minjae Lee", "Keum-Cheol Hwang", "Youngoo Yang", "Kang-Yoon Lee"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2806935", "OA papers": [{"PaperId": "https://openalex.org/W2793065737", "PaperTitle": "A Design of Fast-Settling, Low-Power 4.19-MHz Real-Time Clock Generator With Temperature Compensation and 15-dB Noise Reduction", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Sungkyunkwan University": 7.0, "Pyeongtaek University": 1.0, "Gwangju Institute of Science and Technology": 1.0}, "Authors": ["Dong Ho Lee", "Sung Wan Kim", "Dong Gyu Kim", "YoungGun Pu", "Keum Cheol Hwang", "MinJae Lee", "Keum Cheol Hwang", "Dong In Kim", "Kang-Yoon Lee"]}]}, {"DBLP title": "Thermal Management of Batteries Using Supercapacitor Hybrid Architecture With Idle Period Insertion Strategy.", "DBLP authors": ["Donghwa Shin", "Massimo Poncino", "Enrico Macii"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2818758", "OA papers": [{"PaperId": "https://openalex.org/W2796822464", "PaperTitle": "Thermal Management of Batteries Using Supercapacitor Hybrid Architecture With Idle Period Insertion Strategy", "Year": 2018, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Soongsil University": 1.0, "Polytechnic University of Turin": 2.0}, "Authors": ["Donghwa Shin", "Massimo Poncino", "Enrico Macii"]}]}, {"DBLP title": "A 1-Gb/s 6-10-GHz, Filterless, Pulsed UWB Transmitter With Symmetrical Waveform Analysis and Generation.", "DBLP authors": ["Yutong Ying", "Xuefei Bai", "Fujiang Lin"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2808417", "OA papers": [{"PaperId": "https://openalex.org/W2791455805", "PaperTitle": "A 1-Gb/s 6\u201310-GHz, Filterless, Pulsed UWB Transmitter With Symmetrical Waveform Analysis and Generation", "Year": 2018, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Science and Technology of China": 3.0}, "Authors": ["Yutong Ying", "Xuefei Bai", "Fujiang Lin"]}]}, {"DBLP title": "Efficient Spectrum Sensing for Aeronautical LDACS Using Low-Power Correlators.", "DBLP authors": ["Shanker Shreejith", "Libin K. Mathew", "A. Prasad Vinod", "Suhaib A. Fahmy"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2806624", "OA papers": [{"PaperId": "https://openalex.org/W2792898285", "PaperTitle": "Efficient Spectrum Sensing for Aeronautical LDACS Using Low-Power Correlators", "Year": 2018, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"University of Warwick": 1.0, "Coventry (United Kingdom)": 1.0, "Nanyang Technological University": 1.0, "Indian Institute of Technology Palakkad": 1.0}, "Authors": ["Shanker Shreejith", "Libin Mathew", "Vinod Prasad", "Suhaib A. Fahmy"]}]}, {"DBLP title": "A 128-Tap Highly Tunable CMOS IF Finite Impulse Response Filter for Pulsed Radar Applications.", "DBLP authors": ["John S. Mincey", "Eric C. Su", "Jos\u00e9 Silva-Mart\u00ednez", "Christopher T. Rodenbeck"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2803525", "OA papers": [{"PaperId": "https://openalex.org/W2792038912", "PaperTitle": "A 128-Tap Highly Tunable CMOS IF Finite Impulse Response Filter for Pulsed Radar Applications", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Texas A&M University": 3.0, "Sandia National Laboratories": 1.0}, "Authors": ["John Mincey", "Eric C. Su", "Jose Silva-Martinez", "Christopher T. Rodenbeck"]}]}, {"DBLP title": "VOSsim: A Framework for Enabling Fast Voltage Overscaling Simulation for Approximate Computing Circuits.", "DBLP authors": ["Georgios Zervakis", "Fotios Ntouskas", "Sotirios Xydis", "Dimitrios Soudris", "Kiamal Z. Pekmestzi"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2803202", "OA papers": [{"PaperId": "https://openalex.org/W2790201018", "PaperTitle": "VOSsim: A Framework for Enabling Fast Voltage Overscaling Simulation for Approximate Computing Circuits", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"National Technical University of Athens": 5.0}, "Authors": ["George-John E. Nychas", "Fotios Ntouskas", "Sotirios Xydis", "Dimitrios Soudris", "Kiamal Pekmestzi"]}]}, {"DBLP title": "High-Performance Architecture Using Fast Dynamic Reconfigurable Accelerators.", "DBLP authors": ["Ping-Lin Yang", "Malgorzata Marek-Sadowska"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2814627", "OA papers": [{"PaperId": "https://openalex.org/W2796243679", "PaperTitle": "High-Performance Architecture Using Fast Dynamic Reconfigurable Accelerators", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of California, Santa Barbara": 2.0}, "Authors": ["Ping-Lin Yang", "Malgorzata Marek-Sadowska"]}]}, {"DBLP title": "Low Overhead Warning Flip-Flop Based on Charge Sharing for Timing Slack Monitoring.", "DBLP authors": ["Govinda Sannena", "Bishnu Prasad Das"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2810954", "OA papers": [{"PaperId": "https://openalex.org/W2796387454", "PaperTitle": "Low Overhead Warning Flip-Flop Based on Charge Sharing for Timing Slack Monitoring", "Year": 2018, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Indian Institute of Technology Roorkee": 2.0}, "Authors": ["Govinda Sannena", "Bishnu Prasad Das"]}]}, {"DBLP title": "An Adaptive Mechanism for Designing Efficient Snoop Filters.", "DBLP authors": ["Cheng-Hung Lin", "Sze-Chen Cho", "Shih-Chieh Chang"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2810241", "OA papers": [{"PaperId": "https://openalex.org/W2794306752", "PaperTitle": "An Adaptive Mechanism for Designing Efficient Snoop Filters", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Taiwan Normal University": 1.0, "National Tsing Hua University": 2.0}, "Authors": ["Chih-Hung Lin", "Sze-Chen Cho", "Shih-Chieh Chang"]}]}, {"DBLP title": "Dynamic Reconfiguration of Thermoelectric Generators for Vehicle Radiators Energy Harvesting Under Location-Dependent Temperature Variations.", "DBLP authors": ["Jaemin Kim", "Donkyu Baek", "Caiwen Ding", "Sheng Lin", "Donghwa Shin", "Xue Lin", "Yanzhi Wang", "Youngjin Cho", "Sang Hyun Park", "Naehyuck Chang"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2812705", "OA papers": [{"PaperId": "https://openalex.org/W2796429977", "PaperTitle": "Dynamic Reconfiguration of Thermoelectric Generators for Vehicle Radiators Energy Harvesting Under Location-Dependent Temperature Variations", "Year": 2018, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Seoul National University": 1.0, "Korea Advanced Institute of Science and Technology": 3.0, "Syracuse University": 3.0, "Soongsil University": 1.0, "Northeastern University": 1.0, "Korea Institute of Energy Research": 1.0}, "Authors": ["Jae-Min Kim", "Donkyu Baek", "Caiwen Ding", "Sheng Hsien Lin", "Donghwa Shin", "Xue Lin", "Yanzhi Wang", "Young Min Cho", "Sang Min Park", "Naehyuck Chang"]}]}, {"DBLP title": "Asymmetric Body Bias Control With Low-Power FD-SOI Technologies: Modeling and Power Optimization.", "DBLP authors": ["Hayate Okuhara", "Akram Ben Ahmed", "Johannes Maximilian K\u00fchn", "Hideharu Amano"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2812893", "OA papers": [{"PaperId": "https://openalex.org/W2790929500", "PaperTitle": "Asymmetric Body Bias Control With Low-Power FD-SOI Technologies: Modeling and Power Optimization", "Year": 2018, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Keio University": 4.0}, "Authors": ["Hayate Okuhara", "Akram Ben Ahmed", "Johannes Maximilian K\u00fchn", "Hideharu Amano"]}]}, {"DBLP title": "A Changing-Reference Parasitic-Matching Sensing Circuit for 3-D Vertical RRAM.", "DBLP authors": ["Yu Lei", "Houpeng Chen", "Xiaoyun Li", "Xi Li", "Qian Wang", "Qi Zhang", "Jie Miao", "Zhitang Song"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2816246", "OA papers": [{"PaperId": "https://openalex.org/W2795313161", "PaperTitle": "A Changing-Reference Parasitic-Matching Sensing Circuit for 3-D Vertical RRAM", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Shanghai Institute of Microsystem and Information Technology": 4.0, "Chinese Academy of Sciences": 4.0}, "Authors": ["Yu Lei", "Houpeng Chen", "Xiaoyun Li", "Xi Li", "Qian Wang", "Qi Zhang", "Jie Miao", "Zhitang Song"]}]}, {"DBLP title": "A Novel Hybrid Delay Unit Based on Dummy TSVs for 3-D On-Chip Memory.", "DBLP authors": ["Xiaowei Chen", "Seyed Alireza Pourbakhsh", "Jingyan Fu", "Na Gong", "Jinhui Wang"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2809961", "OA papers": [{"PaperId": "https://openalex.org/W2794888201", "PaperTitle": "A Novel Hybrid Delay Unit Based on Dummy TSVs for 3-D On-Chip Memory", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"North Dakota State University": 5.0}, "Authors": ["Xiaowei Chen", "Seyed Alireza Pourbakhsh", "Jingyan Fu", "Na Gong", "Jin-Hui Wang"]}]}, {"DBLP title": "Design and Analysis of Energy-Efficient and Reliable 3-D ReRAM Cross-Point Array System.", "DBLP authors": ["Manqing Mao", "Shimeng Yu", "Chaitali Chakrabarti"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2814544", "OA papers": [{"PaperId": "https://openalex.org/W2794799715", "PaperTitle": "Design and Analysis of Energy-Efficient and Reliable 3-D ReRAM Cross-Point Array System", "Year": 2018, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Arizona State University": 3.0}, "Authors": ["Manqing Mao", "Shimeng Yu", "Chaitali Chakrabarti"]}]}, {"DBLP title": "Energy-Efficient Pedestrian Detection System: Exploiting Statistical Error Compensation for Lossy Memory Data Compression.", "DBLP authors": ["Yinqi Tang", "Naveen Verma"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2808104", "OA papers": [{"PaperId": "https://openalex.org/W2790984575", "PaperTitle": "Energy-Efficient Pedestrian Detection System: Exploiting Statistical Error Compensation for Lossy Memory Data Compression", "Year": 2018, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Princeton University": 2.0}, "Authors": ["Yinqi Tang", "Naveen Verma"]}]}, {"DBLP title": "Thermal Stress and Reliability Analysis of TSV-Based 3-D ICs With a Novel Adaptive Strategy Finite Element Method.", "DBLP authors": ["Hao Zhou", "Hengliang Zhu", "Tao Cui", "David Z. Pan", "Dian Zhou", "Xuan Zeng"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2811417", "OA papers": [{"PaperId": "https://openalex.org/W2794174494", "PaperTitle": "Thermal Stress and Reliability Analysis of TSV-Based 3-D ICs With a Novel Adaptive Strategy Finite Element Method", "Year": 2018, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Fudan University": 4.0, "National Center for Mathematics and Interdisciplinary Sciences": 0.5, "Chinese Academy of Sciences": 0.5, "The University of Texas at Austin": 1.0}, "Authors": ["Hao Zhou", "Hengliang Zhu", "Tao Cui", "David Z. Pan", "Dian Zhou", "Xuan Zeng"]}]}, {"DBLP title": "Toward Energy-Efficient Stochastic Circuits Using Parallel Sobol Sequences.", "DBLP authors": ["Siting Liu", "Jie Han"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2812214", "OA papers": [{"PaperId": "https://openalex.org/W2794935685", "PaperTitle": "Toward Energy-Efficient Stochastic Circuits Using Parallel Sobol Sequences", "Year": 2018, "CitationCount": 35, "EstimatedCitation": 35, "Affiliations": {"University of Alberta": 2.0}, "Authors": ["Siting Liu", "Jie Han"]}]}, {"DBLP title": "Data Reuse Buffer Synthesis Using the Polyhedral Model.", "DBLP authors": ["Wim Meeus", "Dirk Stroobandt"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2817159", "OA papers": [{"PaperId": "https://openalex.org/W2798183736", "PaperTitle": "Data Reuse Buffer Synthesis Using the Polyhedral Model", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Ghent University": 2.0}, "Authors": ["Wim Meeus", "Dirk Stroobandt"]}]}, {"DBLP title": "Optimizing the Convolution Operation to Accelerate Deep Neural Networks on FPGA.", "DBLP authors": ["Yufei Ma", "Yu Cao", "Sarma B. K. Vrudhula", "Jae-sun Seo"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2815603", "OA papers": [{"PaperId": "https://openalex.org/W2795915628", "PaperTitle": "Optimizing the Convolution Operation to Accelerate Deep Neural Networks on FPGA", "Year": 2018, "CitationCount": 179, "EstimatedCitation": 179, "Affiliations": {"Arizona State University": 3.5, "Decision Systems (United States)": 0.5}, "Authors": ["Yufei Ma", "Yu Cao", "Sarma Vrudhula", "Jae-sun Seo"]}]}, {"DBLP title": "Secure Double Rate Registers as an RTL Countermeasure Against Power Analysis Attacks.", "DBLP authors": ["Davide Bellizia", "Simone Bongiovanni", "Pietro Monsurr\u00f2", "Giuseppe Scotti", "Alessandro Trifiletti", "Francesco Bruno Trotta"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2816914", "OA papers": [{"PaperId": "https://openalex.org/W2794952452", "PaperTitle": "Secure Double Rate Registers as an RTL Countermeasure Against Power Analysis Attacks", "Year": 2018, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"Sapienza University of Rome": 6.0}, "Authors": ["Davide Bellizia", "Simone Bongiovanni", "Pietro Monsurro", "Giuseppe Scotti", "Alessandro Trifiletti", "Francesco Trotta"]}]}, {"DBLP title": "On the Analysis and the Mitigation of Power Supply Noise and Power Distribution Network Impedance Variation for Scan-Based Delay Testing Techniques.", "DBLP authors": ["Claude Thibeault", "Ghyslain Gagnon"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2817177", "OA papers": [{"PaperId": "https://openalex.org/W2795632034", "PaperTitle": "On the Analysis and the Mitigation of Power Supply Noise and Power Distribution Network Impedance Variation for Scan-Based Delay Testing Techniques", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"\u00c9cole de Technologie Sup\u00e9rieure": 2.0}, "Authors": ["Claude Thibeault", "Ghyslain Gagnon"]}]}, {"DBLP title": "A Balunless Frequency Multiplier With Differential Output by Current Flow Manipulation.", "DBLP authors": ["Chun-Hsing Li", "Wei-Min Wu"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2806348", "OA papers": [{"PaperId": "https://openalex.org/W2791369209", "PaperTitle": "A Balunless Frequency Multiplier With Differential Output by Current Flow Manipulation", "Year": 2018, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"National Central University": 2.0}, "Authors": ["Chun-Hsing Li", "Wei-Min Wu"]}]}, {"DBLP title": "A Low-Power Forward and Reverse Body Bias Generator in CMOS 40 nm.", "DBLP authors": ["Lei Wang", "Chundong Wu", "Lisong Feng", "Alan Chang", "Yong Lian"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2810108", "OA papers": [{"PaperId": "https://openalex.org/W2792207120", "PaperTitle": "A Low-Power Forward and Reverse Body Bias Generator in CMOS 40 nm", "Year": 2018, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"NXP Semiconductor, Singapore": 4.0, "York University": 1.0}, "Authors": ["Lei Wang", "Chundong Wu", "Lisong Feng", "Alan T. Chang", "Yong Lian"]}]}, {"DBLP title": "A Flexible and Energy-Efficient Convolutional Neural Network Acceleration With Dedicated ISA and Accelerator.", "DBLP authors": ["Xiaobai Chen", "Zhiyi Yu"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2810831", "OA papers": [{"PaperId": "https://openalex.org/W2795152988", "PaperTitle": "A Flexible and Energy-Efficient Convolutional Neural Network Acceleration With Dedicated ISA and Accelerator", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Sun Yat-sen University": 2.0}, "Authors": ["Xiaobai Chen", "Zhiyi Yu"]}]}, {"DBLP title": "SiMT-DSP: A Massively Multithreaded DSP Architecture.", "DBLP authors": ["Ben Perach", "Shlomo Weiss"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2817564", "OA papers": [{"PaperId": "https://openalex.org/W2799941789", "PaperTitle": "SiMT-DSP: A Massively Multithreaded DSP Architecture", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Technion \u2013 Israel Institute of Technology": 1.0, "Tel Aviv University": 1.0}, "Authors": ["Ben Perach", "Shlomo Weiss"]}]}, {"DBLP title": "Parallel and Serial Computation in Nanomagnet Logic: An Overview.", "DBLP authors": ["Davide Giri", "Giovanni Causapruno", "Fabrizio Riente"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2821107", "OA papers": [{"PaperId": "https://openalex.org/W2800483444", "PaperTitle": "Parallel and Serial Computation in Nanomagnet Logic: An Overview", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Columbia University": 1.0, "Polytechnic University of Turin": 2.0}, "Authors": ["Davide Giri", "Giovanni Causapruno", "Fabrizio Riente"]}]}, {"DBLP title": "Reducing Rollback Cost in VLSI Circuits to Improve Fault Tolerance.", "DBLP authors": ["Thierry Bonnoit", "Nacer-Eddine Zergainoh", "Michael Nicolaidis"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2818021", "OA papers": [{"PaperId": "https://openalex.org/W2797799277", "PaperTitle": "Reducing Rollback Cost in VLSI Circuits to Improve Fault Tolerance", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Thierry Bonnoit", "Nacer-Eddine Zergainoh", "Michael Nicolaidis"]}]}, {"DBLP title": "A Voltage-Time Model for Memristive Devices.", "DBLP authors": ["Nicola Lupo", "Edoardo Bonizzoni", "Eduardo P\u00e9rez", "Christian Wenger", "Franco Maloberti"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2823586", "OA papers": [{"PaperId": "https://openalex.org/W2801005785", "PaperTitle": "A Voltage\u2013Time Model for Memristive Devices", "Year": 2018, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Pavia": 3.0, "Innovations for High Performance Microelectronics": 2.0}, "Authors": ["Nicola Lupo", "Edoardo Bonizzoni", "Eduardo A. Perez", "Christian Wenger", "Franco Maloberti"]}]}, {"DBLP title": "Transmission Coefficient Matrix Modeling of Spin-Torque-Based $n$ -Qubit Architecture.", "DBLP authors": ["Anant Kulkarni", "Sanjay Prajapati", "Brajesh Kumar Kaushik"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2814041", "OA papers": [{"PaperId": "https://openalex.org/W2807640752", "PaperTitle": "Transmission Coefficient Matrix Modeling of Spin-Torque-Based <inline-formula> <tex-math notation=\"LaTeX\">$n$ </tex-math> </inline-formula>-Qubit Architecture", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Indian Institute of Technology Roorkee": 3.0}, "Authors": ["Anant D. Kulkarni", "Sanjay Prajapati", "Brajesh Kumar Kaushik"]}]}, {"DBLP title": "Low-Cost Sorting Network Circuits Using Unary Processing.", "DBLP authors": ["M. Hassan Najafi", "David J. Lilja", "Marc D. Riedel", "Kia Bazargan"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2822300", "OA papers": [{"PaperId": "https://openalex.org/W2802559652", "PaperTitle": "Low-Cost Sorting Network Circuits Using Unary Processing", "Year": 2018, "CitationCount": 39, "EstimatedCitation": 39, "Affiliations": {"University of Minnesota": 4.0}, "Authors": ["M. Hassan Najafi", "David J. Lilja", "Marc D. Riedel", "Kia Bazargan"]}]}, {"DBLP title": "Low-Power and Fast Full Adder by Exploring New XOR and XNOR Gates.", "DBLP authors": ["Hamed Naseri", "Somayeh Timarchi"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2820999", "OA papers": [{"PaperId": "https://openalex.org/W3174540764", "PaperTitle": "Low Power and Fast Full Adder by Exploring New XOR and XNOR Gates", "Year": 2021, "CitationCount": 72, "EstimatedCitation": 72, "Affiliations": {}, "Authors": ["Madabhushi Sai Meghana"]}]}, {"DBLP title": "Architectural Impacts of RFiop: RF to Address I/O Pad and Memory Controller Scalability.", "DBLP authors": ["Mario Donato Marino"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2821004", "OA papers": [{"PaperId": "https://openalex.org/W2800429402", "PaperTitle": "Architectural Impacts of RFiop: RF to Address I/O Pad and Memory Controller Scalability", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Leeds Beckett University": 1.0}, "Authors": ["Mario Donato Marino"]}]}, {"DBLP title": "Novel Magnetic Burn-In for Retention and Magnetic Tolerance Testing of STTRAM.", "DBLP authors": ["Mohammad Nasim Imtiaz Khan", "Anirudh Iyengar", "Swaroop Ghosh"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2820508", "OA papers": [{"PaperId": "https://openalex.org/W2799980032", "PaperTitle": "Novel Magnetic Burn-In for Retention and Magnetic Tolerance Testing of STTRAM", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Pennsylvania State University": 3.0}, "Authors": ["Mohammad Monirujjaman Khan", "Anirudh Iyengar", "Swaroop Ghosh"]}]}, {"DBLP title": "Boosting NVDIMM Performance With a Lightweight Caching Algorithm.", "DBLP authors": ["Che-Wei Tsao", "Yuan-Hao Chang", "Tei-Wei Kuo"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2819210", "OA papers": [{"PaperId": "https://openalex.org/W2799736822", "PaperTitle": "Boosting NVDIMM Performance With a Lightweight Caching Algorithm", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"National Taiwan University": 2.0, "Institute of Information Science, Academia Sinica": 1.0}, "Authors": ["Che-Wei Tsao", "Yuan-Hao Chang", "Tei-Wei Kuo"]}]}, {"DBLP title": "Racetrack Queues for Extremely Low-Energy FIFOs.", "DBLP authors": ["Donald Kline Jr.", "Haifeng Xu", "Rami G. Melhem", "Alex K. Jones"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2819945", "OA papers": [{"PaperId": "https://openalex.org/W2796308399", "PaperTitle": "Racetrack Queues for Extremely Low-Energy FIFOs", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Pittsburgh": 4.0}, "Authors": ["Donald W. Kline", "Haifeng Xu", "Rami Melhem", "Alex K. Jones"]}]}, {"DBLP title": "A Linearity-Improved 8-bit 320-MS/s SAR ADC With Metastability Immunity Technique.", "DBLP authors": ["Daiguo Xu", "Lei Qiu", "Zhengping Zhang", "Tao Liu", "Lu Liu", "Kairang Chen", "Shiliu Xu"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2822678", "OA papers": [{"PaperId": "https://openalex.org/W2801227755", "PaperTitle": "A Linearity-Improved 8-bit 320-MS/s SAR ADC With Metastability Immunity Technique", "Year": 2018, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of Electronic Science and Technology of China": 3.0, "Nanyang Technological University": 1.0, "Science and Technology on Analog Integrated Circuit Laboratory, Chongqing, China": 3.0}, "Authors": ["Xu Daiguo", "Shenfang Yuan", "Zhengping Zhang", "Tao Liu", "Lu Liu", "Kairang Chen", "Shiliu Xu"]}]}, {"DBLP title": "A 5-to-8-GHz Wideband Miniaturized Dielectric Spectroscopy Chip With $I/Q$ Mismatch Calibration in 65-nm CMOS.", "DBLP authors": ["Shunli Ma", "Ning Li", "Junyan Ren"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2819702", "OA papers": [{"PaperId": "https://openalex.org/W2796021654", "PaperTitle": "A 5-to-8-GHz Wideband Miniaturized Dielectric Spectroscopy Chip With <inline-formula> <tex-math notation=\"LaTeX\">$I/Q$ </tex-math> </inline-formula> Mismatch Calibration in 65-nm CMOS", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Fudan University": 3.0}, "Authors": ["Shunli Ma", "Ning Li", "Junyan Ren"]}]}, {"DBLP title": "An RF-DC Converter IC With On-Chip Adaptive Impedance Matching and 307- $\\mu$ W Peak Output Power for Health Monitoring Applications.", "DBLP authors": ["Zemin Liu", "Yu-Pin Hsu", "Bassem Fahs", "Mona Mostafa Hella"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2822120", "OA papers": [{"PaperId": "https://openalex.org/W2802481294", "PaperTitle": "An RF-DC Converter IC With On-Chip Adaptive Impedance Matching and 307-&lt;inline-formula&gt; &lt;tex-math notation=\"LaTeX\"&gt;$\\mu$ &lt;/tex-math&gt; &lt;/inline-formula&gt;W Peak Output Power for Health Monitoring Applications", "Year": 2018, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Rensselaer Polytechnic Institute": 4.0}, "Authors": ["Zemin Liu", "Yu-Pin Hsu", "Bassem Fahs", "Mona M. Hella"]}]}, {"DBLP title": "Fast Neural Network Training on FPGA Using Quasi-Newton Optimization Method.", "DBLP authors": ["Qiang Liu", "Jia Liu", "Ruoyu Sang", "Jiajun Li", "Tao Zhang", "Qijun Zhang"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2820016", "OA papers": [{"PaperId": "https://openalex.org/W2800329759", "PaperTitle": "Fast Neural Network Training on FPGA Using Quasi-Newton Optimization Method", "Year": 2018, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"Tianjin University": 6.0}, "Authors": ["Qiang Liu", "Jia Liu", "Ruoyu Sang", "Jiajun Li", "Tao Zhang", "Qi-Jun Zhang"]}]}, {"DBLP title": "Design Space Exploration of Distributed On-Chip Voltage Regulation Under Stability Constraint.", "DBLP authors": ["Xin Zhan", "Joseph Riad", "Peng Li", "Edgar S\u00e1nchez-Sinencio"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2818079", "OA papers": [{"PaperId": "https://openalex.org/W2796053026", "PaperTitle": "Design Space Exploration of Distributed On-Chip Voltage Regulation Under Stability Constraint", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Texas A&M University": 4.0}, "Authors": ["Xin Zhan", "Joseph Riad", "Peng Li", "Edgar N. Sanchez"]}]}, {"DBLP title": "Feedback-Based Low-Power Soft-Error-Tolerant Design for Dual-Modular Redundancy.", "DBLP authors": ["Yan Li", "Yufeng Li", "Jie Han", "Jianhao Hu", "Fan Yang", "Xuan Zeng", "Bruce F. Cockburn", "Jie Chen"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2819896", "OA papers": [{"PaperId": "https://openalex.org/W2796256231", "PaperTitle": "Feedback-Based Low-Power Soft-Error-Tolerant Design for Dual-Modular Redundancy", "Year": 2018, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"University of Electronic Science and Technology of China": 2.0, "University of Alberta": 4.0, "Fudan University": 2.0}, "Authors": ["Yan Li", "Yufeng Li", "Han Jie", "Jianhao Hu", "Fan Yang", "Xuan Zeng", "Bruce F. Cockburn", "Jie Chen"]}]}, {"DBLP title": "ADC-Assisted Random Sampler Architecture for Efficient Sparse Signal Acquisition.", "DBLP authors": ["Mehdi Safarpour", "Reza Inanlou", "Mostafa Charmi", "Omid Shoaei", "Olli Silv\u00e9n"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2821696", "OA papers": [{"PaperId": "https://openalex.org/W2799773503", "PaperTitle": "ADC-Assisted Random Sampler Architecture for Efficient Sparse Signal Acquisition", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Oulu": 2.0, "University of Tehran": 2.0, "University of Zanjan": 1.0}, "Authors": ["Mehdi Safarpour", "Reza Inanlou", "Mostafa Charmi", "Omid Shoaei", "Olli Silven"]}]}, {"DBLP title": "Systematic Design of an Approximate Adder: The Optimized Lower Part Constant-OR Adder.", "DBLP authors": ["Ayad Dalloo", "Ardalan Najafi", "Alberto Garc\u00eda Ortiz"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2822278", "OA papers": [{"PaperId": "https://openalex.org/W2801205959", "PaperTitle": "Systematic Design of an Approximate Adder: The Optimized Lower Part Constant-OR Adder", "Year": 2018, "CitationCount": 64, "EstimatedCitation": 64, "Affiliations": {"University of Bremen": 3.0}, "Authors": ["Ayad Dalloo", "Ardalan Najafi", "Alberto Garcia-Ortiz"]}]}, {"DBLP title": "High-Density SOT-MRAM Based on Shared Bitline Structure.", "DBLP authors": ["Yeongkyo Seo", "Kaushik Roy"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2822841", "OA papers": [{"PaperId": "https://openalex.org/W2799482983", "PaperTitle": "High-Density SOT-MRAM Based on Shared Bitline Structure", "Year": 2018, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Purdue University West Lafayette": 2.0}, "Authors": ["Yeongkyo Seo", "Kaushik Roy"]}]}, {"DBLP title": "Approximate Sum-of-Products Designs Based on Distributed Arithmetic.", "DBLP authors": ["Suganthi Venkatachalam", "Seok-Bum Ko"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2818980", "OA papers": [{"PaperId": "https://openalex.org/W2798000764", "PaperTitle": "Approximate Sum-of-Products Designs Based on Distributed Arithmetic", "Year": 2018, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"University of Saskatchewan": 2.0}, "Authors": ["Suganthi Venkatachalam", "Seok-Bum Ko"]}]}, {"DBLP title": "A DfT Insertion Methodology to Scannable Q-Flop Elements.", "DBLP authors": ["Leonardo Rezende Juracy", "Matheus T. Moreira", "Felipe A. Kuentzer", "Alexandre M. Amory"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2821134", "OA papers": [{"PaperId": "https://openalex.org/W2802666948", "PaperTitle": "A DfT Insertion Methodology to Scannable Q-Flop Elements", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Pontifical Catholic University of Rio Grande do Sul": 4.0}, "Authors": ["Leonardo R. Juracy", "Matheus T. Moreira", "Felipe A. Kuentzer", "Alexandre M. Amory"]}]}, {"DBLP title": "Cut Redistribution and Insertion for Advanced 1-D Layout Design via Network Flow Optimization.", "DBLP authors": ["Ye Zhang", "Wenlong Lyu", "Wai-Shing Luk", "Fan Yang", "Hai Zhou", "Dian Zhou", "David Z. Pan", "Xuan Zeng"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2828603", "OA papers": [{"PaperId": "https://openalex.org/W2804592329", "PaperTitle": "Cut Redistribution and Insertion for Advanced 1-D Layout Design via Network Flow Optimization", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Fudan University": 6.5, "Shanghai Fudan Microelectronics (China)": 1.5}, "Authors": ["Ye Zhang", "Wenlong Lyu", "Wai-Shing Luk", "Fan Yang", "Hai Zhou", "Dian Zhou", "David Z. Pan", "Xuan Zeng"]}]}, {"DBLP title": "Application and Product-Volume-Specific Customization of BEOL Metal Pitch.", "DBLP authors": ["Samuel N. Pagliarini", "Mehmet Meric Isgenc", "Mayler G. A. Martins", "Lawrence T. Pileggi"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2828387", "OA papers": [{"PaperId": "https://openalex.org/W2801941371", "PaperTitle": "Application and Product-Volume-Specific Customization of BEOL Metal Pitch", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Carnegie Mellon University": 4.0}, "Authors": ["Samuel Pagliarini", "Mehmet Meric Isgenc", "Mayler G. A. Martins", "Larry Pileggi"]}]}, {"DBLP title": "Single-Chip Design for Intelligent Surveillance System.", "DBLP authors": ["Tsung-Han Tsai", "Shih-Wei Chen"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2827385", "OA papers": [{"PaperId": "https://openalex.org/W2804419901", "PaperTitle": "Single-Chip Design for Intelligent Surveillance System", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"National Central University": 2.0}, "Authors": ["Tsung-Han Tsai", "Shih-Wei Chen"]}]}, {"DBLP title": "Duty-Cycle-Based Controlled Physical Unclonable Function.", "DBLP authors": ["Mahmood J. Azhar", "Fathi Amsaad", "Sel\u00e7uk K\u00f6se"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2827238", "OA papers": [{"PaperId": "https://openalex.org/W2804554607", "PaperTitle": "Duty-Cycle-Based Controlled Physical Unclonable Function", "Year": 2018, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"University of South Florida": 3.0}, "Authors": ["Mahmood J. Azhar", "Fathi Amsaad", "Selcuk Kose"]}]}, {"DBLP title": "A Two-Dimensional Associative Processor.", "DBLP authors": ["Hasan Erdem Yantir", "Ahmed M. Eltawil", "Fadi J. Kurdahi"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2827262", "OA papers": [{"PaperId": "https://openalex.org/W2803022042", "PaperTitle": "A Two-Dimensional Associative Processor", "Year": 2018, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"University of California, Irvine": 3.0}, "Authors": ["Hasan Erdem Yantir", "Ahmed M. Eltawil", "Fadi J. Kurdahi"]}]}, {"DBLP title": "PATH: Performance-Aware Task Scheduling for Energy-Harvesting Nonvolatile Processors.", "DBLP authors": ["Jinyang Li", "Yongpan Liu", "Hehe Li", "Zhe Yuan", "Chenchen Fu", "Jinshan Yue", "Xiaoyu Feng", "Chun Jason Xue", "Jingtong Hu", "Huazhong Yang"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2825605", "OA papers": [{"PaperId": "https://openalex.org/W2802857080", "PaperTitle": "PATH: Performance-Aware Task Scheduling for Energy-Harvesting Nonvolatile Processors", "Year": 2018, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Tsinghua University": 6.0, "TP-LINK Company Ltd., Shenzhen, China": 1.0, "City University of Hong Kong": 2.0, "University of Pittsburgh": 1.0}, "Authors": ["Jinyang Li", "Yongpan Liu", "Mingquan Huang", "Zhe Yuan", "Chenchen Fu", "Jinshan Yue", "Xiaoyu Feng", "Chun Jason Xue", "Jingtong Hu", "Huazhong Yang"]}]}, {"DBLP title": "Analysis of Clock Scheduling in Frequency Domain for Digital Switching Noise Suppressions.", "DBLP authors": ["Nguyen Van Toan", "Dam Minh Tung", "Jeong-Gun Lee"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2830810", "OA papers": [{"PaperId": "https://openalex.org/W2801017137", "PaperTitle": "Analysis of Clock Scheduling in Frequency Domain for Digital Switching Noise Suppressions", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Hallym University": 3.0}, "Authors": ["Nguyen Van Toan", "Dam Minh Tung", "Jeong-Gun Lee"]}]}, {"DBLP title": "Reusing Trace Buffers as Victim Caches.", "DBLP authors": ["Neetu Jindal", "Preeti Ranjan Panda", "Smruti R. Sarangi"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2827928", "OA papers": [{"PaperId": "https://openalex.org/W2800714639", "PaperTitle": "Reusing Trace Buffers as Victim Caches", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Indian Institute of Technology Delhi": 3.0}, "Authors": ["Neetu Jindal", "Preeti Ranjan Panda", "Smruti R. Sarangi"]}]}, {"DBLP title": "GPU NTC Process Variation Compensation With Voltage Stacking.", "DBLP authors": ["Rafael Trapani Possignolo", "Elnaz Ebrahimi", "Ehsan K. Ardestani", "Alamelu Sankaranarayanan", "Jos\u00e9 Luis Briz", "Jose Renau"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2831665", "OA papers": [{"PaperId": "https://openalex.org/W2809435835", "PaperTitle": "GPU NTC Process Variation Compensation With Voltage Stacking", "Year": 2018, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of California, Santa Cruz": 5.0, "Universidad de Zaragoza": 1.0}, "Authors": ["Rafael Trapani Possignolo", "Elnaz Ebrahimi", "Ehsan K. Ardestani", "Alamelu Sankaranarayanan", "Jos\u00e9 Joaqu\u00edn Alemany Briz", "Jose Renau"]}]}, {"DBLP title": "Low-Complexity VLSI Design of Large Integer Multipliers for Fully Homomorphic Encryption.", "DBLP authors": ["Jheng-Hao Ye", "Ming-Der Shieh"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2829539", "OA papers": [{"PaperId": "https://openalex.org/W2802574299", "PaperTitle": "Low-Complexity VLSI Design of Large Integer Multipliers for Fully Homomorphic Encryption", "Year": 2018, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"National Cheng Kung University": 2.0}, "Authors": ["Jheng-Hao Ye", "Ming-Der Shieh"]}]}, {"DBLP title": "Accelerating Convolutional Neural Network With FFT on Embedded Hardware.", "DBLP authors": ["Tahmid Abtahi", "Colin Shea", "Amey M. Kulkarni", "Tinoosh Mohsenin"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2825145", "OA papers": [{"PaperId": "https://openalex.org/W2808739938", "PaperTitle": "Accelerating Convolutional Neural Network With FFT on Embedded Hardware", "Year": 2018, "CitationCount": 67, "EstimatedCitation": 67, "Affiliations": {"Department of Computer Science & Electrical Engineering, University of Maryland at Baltimore County, Baltimore, MD, USA": 1.0, "University of Maryland, Baltimore County": 3.0}, "Authors": ["Tahmid Abtahi", "Colin P. Shea", "Amey Kulkarni", "Tinoosh Mohsenin"]}]}, {"DBLP title": "Algorithm and VLSI Architecture Design of Proportionate-Type LMS Adaptive Filters for Sparse System Identification.", "DBLP authors": ["Subrahmanyam Mula", "Vinay Chakravarthi Gogineni", "Anindya Sundar Dhar"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2828165", "OA papers": [{"PaperId": "https://openalex.org/W2800728462", "PaperTitle": "Algorithm and VLSI Architecture Design of Proportionate-Type LMS Adaptive Filters for Sparse System Identification", "Year": 2018, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Indian Institute of Technology Kharagpur": 3.0}, "Authors": ["Subrahmanyam Mula", "Vinay Chakravarthi Gogineni", "Anindya Sundar Dhar"]}]}, {"DBLP title": "A Low-Power Pipelined-SAR ADC Using Boosted Bucket-Brigade Device for Residue Charge Processing.", "DBLP authors": ["Hong Zhang", "Junqiang Sun", "Jie Zhang", "Ruizhi Zhang", "Anthony Chan Carusone"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2832472", "OA papers": [{"PaperId": "https://openalex.org/W2804625592", "PaperTitle": "A Low-Power Pipelined-SAR ADC Using Boosted Bucket-Brigade Device for Residue Charge Processing", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Xi'an Jiaotong University": 3.0, "University of Toronto": 1.0}, "Authors": ["Hong Zhang", "Junqiang Sun", "Jie Zhang", "Anthony Chan Carusone"]}]}, {"DBLP title": "A 900-MHz, 3.5-mW, 8-bit Pipelined Subranging ADC Combining Flash ADC and TDC.", "DBLP authors": ["Kenichi Ohhata", "Daiki Hayakawa", "Kenji Sewaki", "Kento Imayanagida", "Kouki Ueno", "Yuuki Sonoda", "Kenichiro Muroya"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2827943", "OA papers": [{"PaperId": "https://openalex.org/W2799388477", "PaperTitle": "A 900-MHz, 3.5-mW, 8-bit Pipelined Subranging ADC Combining Flash ADC and TDC", "Year": 2018, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Kagoshima University": 7.0}, "Authors": ["Kenichi Ohhata", "Daiki Hayakawa", "Kenji Sewaki", "Kento Imayanagida", "Kouki Ueno", "Yuuki Sonoda", "Kenichiro Muroya"]}]}, {"DBLP title": "Cascade and LC Ladder-Based Filter Realizations Using Synchronous Time-Mode Signal Processing.", "DBLP authors": ["Moataz Abdelfattah", "Gordon W. Roberts"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2828301", "OA papers": [{"PaperId": "https://openalex.org/W2800495166", "PaperTitle": "Cascade and LC Ladder-Based Filter Realizations Using Synchronous Time-Mode Signal Processing", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"McGill University": 2.0}, "Authors": ["Moataz Abdelfattah", "Gordon C. K. Roberts"]}]}, {"DBLP title": "ICS: Interrupt-Based Channel Sneaking for Maximally Exploiting Die-Level Parallelism of NAND Flash-Based Storage Devices.", "DBLP authors": ["JuHyung Hong", "Sangwoo Han", "Young Min Park", "Eui-Young Chung"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2824818", "OA papers": [{"PaperId": "https://openalex.org/W2801095972", "PaperTitle": "ICS: Interrupt-Based Channel Sneaking for Maximally Exploiting Die-Level Parallelism of NAND Flash-Based Storage Devices", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Yonsei University": 4.0}, "Authors": ["Juhyung Hong", "Sang-Woo Han", "Youngsoo Park", "Eui-Young Chung"]}]}, {"DBLP title": "Multilevel Half-Rate Phase Detector for Clock and Data Recovery Circuits.", "DBLP authors": ["Cecilia Gimeno", "David Bol", "Denis Flandre"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2826440", "OA papers": [{"PaperId": "https://openalex.org/W2802875048", "PaperTitle": "Multilevel Half-Rate Phase Detector for Clock and Data Recovery Circuits", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Universit\u00e9 Catholique de Louvain": 3.0}, "Authors": ["Cecilia Gimeno", "David Bol", "Denis Flandre"]}]}, {"DBLP title": "Input Offset Estimation of CMOS Integrated Circuits in Weak Inversion.", "DBLP authors": ["Meysam Akbari", "Omid Hashemipour", "Farshad Moradi"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2830749", "OA papers": [{"PaperId": "https://openalex.org/W2804147079", "PaperTitle": "Input Offset Estimation of CMOS Integrated Circuits in Weak Inversion", "Year": 2018, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Shahid Beheshti University": 2.0, "Aarhus University": 1.0}, "Authors": ["Meysam Akbari", "Omid Hashemipour", "Farshad Moradi"]}]}, {"DBLP title": "An Experimental Evaluation and Analysis of Transient Voltage Fluctuations in FPGAs.", "DBLP authors": ["Dennis R. E. Gnad", "Fabian Oboril", "Saman Kiamehr", "Mehdi Baradaran Tahoori"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2848460", "OA papers": [{"PaperId": "https://openalex.org/W2884598006", "PaperTitle": "An Experimental Evaluation and Analysis of Transient Voltage Fluctuations in FPGAs", "Year": 2018, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Karlsruhe Institute of Technology": 4.0}, "Authors": ["Dennis R. E. Gnad", "Fabian Oboril", "Saman Kiamehr", "Mehdi B. Tahoori"]}]}, {"DBLP title": "Novel Feature Selection Algorithm for Thermal Prediction Model.", "DBLP authors": ["Javad Mohebbi Najm Abad", "Ali Soleimani"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2841318", "OA papers": [{"PaperId": "https://openalex.org/W2810394144", "PaperTitle": "Novel Feature Selection Algorithm for Thermal Prediction Model", "Year": 2018, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Shahrood": 2.0}, "Authors": ["Javad Mohebbi Najm Abad", "Ali Soleimani"]}]}, {"DBLP title": "Scalable Symbolic Simulation-Based Automatic Correction of Modern Processors.", "DBLP authors": ["Fatemeh Refan", "Bijan Alizadeh", "Zainalabedin Navabi"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2835833", "OA papers": [{"PaperId": "https://openalex.org/W2806520320", "PaperTitle": "Scalable Symbolic Simulation-Based Automatic Correction of Modern Processors", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Tehran": 3.0}, "Authors": ["Fatemeh Refan", "Bijan Alizadeh", "Zainalabedin Navabi"]}]}, {"DBLP title": "Electromigration- and Parasitic-Aware ILP-Based Analog Router.", "DBLP authors": ["Mohammad Torabi", "Lihong Zhang"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2839698", "OA papers": [{"PaperId": "https://openalex.org/W2808261674", "PaperTitle": "Electromigration- and Parasitic-Aware ILP-Based Analog Router", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Memorial University of Newfoundland": 2.0}, "Authors": ["Mohammad R. Torabi", "Lihong Zhang"]}]}, {"DBLP title": "Hybrid Monolithic 3-D IC Floorplanner.", "DBLP authors": ["Abdullah Guler", "Niraj K. Jha"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2832607", "OA papers": [{"PaperId": "https://openalex.org/W2805634098", "PaperTitle": "Hybrid Monolithic 3-D IC Floorplanner", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Princeton University": 2.0}, "Authors": ["Abdullah Guler", "Niraj K. Jha"]}]}, {"DBLP title": "Reuse-Distance-Aware Write-Intensity Prediction of Dataless Entries for Energy-Efficient Hybrid Caches.", "DBLP authors": ["Sukarn Agarwal", "Hemangee K. Kapoor"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2836156", "OA papers": [{"PaperId": "https://openalex.org/W2805375037", "PaperTitle": "Reuse-Distance-Aware Write-Intensity Prediction of Dataless Entries for Energy-Efficient Hybrid Caches", "Year": 2018, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Indian Institute of Technology Guwahati": 2.0}, "Authors": ["Sukarn Agarwal", "Hemangee K. Kapoor"]}]}, {"DBLP title": "Scalable Network-on-Chip Architectures for Brain-Machine Interface Applications.", "DBLP authors": ["Xian Li", "Karthi Duraisamy", "Paul Bogdan", "Janardhan Rao Doppa", "Partha Pratim Pande"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2843282", "OA papers": [{"PaperId": "https://openalex.org/W2809464985", "PaperTitle": "Scalable Network-on-Chip Architectures for Brain\u2013Machine Interface Applications", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Washington State University": 4.0, "University of Southern California": 1.0}, "Authors": ["Xian Chang Li", "Karthi Duraisamy", "Paul Bogdan", "Janardhan Rao Doppa", "Partha Pratim Pande"]}]}, {"DBLP title": "A Multi-Gb/s Frame-Interleaved LDPC Decoder With Path-Unrolled Message Passing in 28-nm CMOS.", "DBLP authors": ["Mario Milicevic", "P. Glenn Gulak"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2838591", "OA papers": [{"PaperId": "https://openalex.org/W2808558511", "PaperTitle": "A Multi-Gb/s Frame-Interleaved LDPC Decoder With Path-Unrolled Message Passing in 28-nm CMOS", "Year": 2018, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"University of Toronto": 2.0}, "Authors": ["Mario Milicevic", "P. Glenn Gulak"]}]}, {"DBLP title": "Evaluation of Dynamic-Adjusting Threshold-Voltage Scheme for Low-Power FinFET Circuits.", "DBLP authors": ["Tian Wang", "Xiaoxin Cui", "Yewen Ni", "Dunshan Yu", "Xiaole Cui"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2842067", "OA papers": [{"PaperId": "https://openalex.org/W2808908953", "PaperTitle": "Evaluation of Dynamic-Adjusting Threshold-Voltage Scheme for Low-Power FinFET Circuits", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Institute of Microelectronics, Peking University, Beijing (China)": 4.0, "Peking University": 1.0}, "Authors": ["Tian Wang", "Xiaoxin Cui", "Yewen Ni", "Dunshan Yu", "Xiaoxin Cui"]}]}, {"DBLP title": "A Single-Chip 4K 60-fps 4: 2: 2 HEVC Video Encoder LSI Employing Efficient Motion Estimation and Mode Decision Framework With Scalability to 8K.", "DBLP authors": ["Takayuki Onishi", "Takashi Sano", "Yukikuni Nishida", "Kazuya Yokohari", "Ken Nakamura", "Koyo Nitta", "Kimiko Kawashima", "Jun Okamoto", "Naoki Ono", "Atsushi Sagata", "Hiroe Iwasaki", "Mitsuo Ikeda", "Atsushi Shimizu"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2842179", "OA papers": [{"PaperId": "https://openalex.org/W2809653649", "PaperTitle": "A Single-Chip 4K 60-fps 4:2:2 HEVC Video Encoder LSI Employing Efficient Motion Estimation and Mode Decision Framework With Scalability to 8K", "Year": 2018, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"NTT (Japan)": 13.0}, "Authors": ["Takayuki Onishi", "Takashi Sano", "Yukikuni Nishida", "Kazuya Yokohari", "Ken Nakamura", "Koyo Nitta", "Kimiko Kawashima", "Jun Okamoto", "Naoki Ono", "Atsushi Sagata", "Hiroe Iwasaki", "Mitsuo Ikeda", "Akihiro Shimizu"]}]}, {"DBLP title": "A Fast, Single-Instruction-Multiple-Data, Scalable Priority Queue.", "DBLP authors": ["Imad Benacer", "Fran\u00e7ois-Raymond Boyer", "Yvon Savaria"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2838044", "OA papers": [{"PaperId": "https://openalex.org/W2807689278", "PaperTitle": "A Fast, Single-Instruction\u2013Multiple-Data, Scalable Priority Queue", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Polytechnique Montr\u00e9al": 3.0}, "Authors": ["Imad Benacer", "Francois-Raymond Boyer", "Yvon Savaria"]}]}, {"DBLP title": "A Variable-Size FFT Hardware Accelerator Based on Matrix Transposition.", "DBLP authors": ["Xiaowen Chen", "Yuanwu Lei", "Zhonghai Lu", "Shuming Chen"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2846688", "OA papers": [{"PaperId": "https://openalex.org/W2811162328", "PaperTitle": "A Variable-Size FFT Hardware Accelerator Based on Matrix Transposition", "Year": 2018, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"National University of Defense Technology": 3.0, "Royal Institute of Technology": 1.0}, "Authors": ["Xiaowen Chen", "Yuanwu Lei", "Zhonghai Lu", "Shuming Chen"]}]}, {"DBLP title": "A 100-MS/s-5-GS/s, 13-5-bit Nyquist-Rate Reconfigurable Time-Domain ADC.", "DBLP authors": ["Waleed El-Halwagy", "Pedram Mousavi", "Masum Hossain"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2850806", "OA papers": [{"PaperId": "https://openalex.org/W2883155983", "PaperTitle": "A 100-MS/s\u20135-GS/s, 13\u20135-bit Nyquist-Rate Reconfigurable Time-Domain ADC", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Alberta": 3.0}, "Authors": ["Waleed El-Halwagy", "Pedram Mousavi", "Masum Hossain"]}]}, {"DBLP title": "A 0.9-V 12-bit 100-MS/s 14.6-fJ/Conversion-Step SAR ADC in 40-nm CMOS.", "DBLP authors": ["Jian Luo", "Jing Li", "Ning Ning", "Yang Liu", "Qi Yu"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2846746", "OA papers": [{"PaperId": "https://openalex.org/W2810082459", "PaperTitle": "A 0.9-V 12-bit 100-MS/s 14.6-fJ/Conversion-Step SAR ADC in 40-nm CMOS", "Year": 2018, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"National Engineering Research Center of Electromagnetic Radiation Control Materials": 2.5, "University of Electronic Science and Technology of China": 2.5}, "Authors": ["Jian Luo", "Jing Li", "Ning Ning", "Yang Liu", "Qi Yu"]}]}, {"DBLP title": "A 12-bit 40-MS/s SAR ADC With a Fast-Binary-Window DAC Switching Scheme.", "DBLP authors": ["Yung-Hui Chung", "Chia-Wei Yen", "Pei-Kang Tsai", "Bo-Wei Chen"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2849008", "OA papers": [{"PaperId": "https://openalex.org/W2810353230", "PaperTitle": "A 12-bit 40-MS/s SAR ADC With a Fast-Binary-Window DAC Switching Scheme", "Year": 2018, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"National Taiwan University of Science and Technology": 2.0, "Industrial Technology Research Institute": 2.0}, "Authors": ["Yung-Hui Chung", "Chia-Wei Yen", "Pei-Kang Tsai", "Bo-Wei Chen"]}]}, {"DBLP title": "A 2-MHz BW 82-dB DR Continuous-Time Delta-Sigma Modulator With a Capacitor-Based Voltage DAC for ELD Compensation.", "DBLP authors": ["Susie Kim", "Seung-In Na", "Youngtae Yang", "Suhwan Kim"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2841058", "OA papers": [{"PaperId": "https://openalex.org/W2807618466", "PaperTitle": "A 2-MHz BW 82-dB DR Continuous-Time Delta\u2013Sigma Modulator With a Capacitor-Based Voltage DAC for ELD Compensation", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Seoul National University": 2.0, "Samsung (South Korea)": 1.0}, "Authors": ["Susie Kim", "Seung-In Na", "Youngtae Yang"]}]}, {"DBLP title": "Combating Data Leakage Trojans in Commercial and ASIC Applications With Time-Division Multiplexing and Random Encoding.", "DBLP authors": ["Travis E. Schulze", "Daryl G. Beetner", "Yiyu Shi", "Kevin A. Kwiat", "Charles A. Kamhoua"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2844180", "OA papers": [{"PaperId": "https://openalex.org/W2811512169", "PaperTitle": "Combating Data Leakage Trojans in Commercial and ASIC Applications With Time-Division Multiplexing and Random Encoding", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Missouri University of Science and Technology": 2.0, "University of Notre Dame": 1.0, "Haloed Sun TEK LLC, Sarasota, FL, USA": 1.0, "DEVCOM Army Research Laboratory": 1.0}, "Authors": ["Travis E. Schulze", "Daryl G. Beetner", "Yiyu Shi", "Kevin Kwiat", "Charles A. Kamhoua"]}]}, {"DBLP title": "Controlling the Reliability of SRAM PUFs With Directed NBTI Aging and Recovery.", "DBLP authors": ["Alec Roelke", "Mircea R. Stan"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2836154", "OA papers": [{"PaperId": "https://openalex.org/W2805083071", "PaperTitle": "Controlling the Reliability of SRAM PUFs With Directed NBTI Aging and Recovery", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Virginia": 2.0}, "Authors": ["Alec Roelke", "Mircea R. Stan"]}]}, {"DBLP title": "SRAM Circuits for True Random Number Generation Using Intrinsic Bit Instability.", "DBLP authors": ["Lawrence T. Clark", "Sai Bharadwaj Medapuram", "Divya Kiran Kadiyala"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2840049", "OA papers": [{"PaperId": "https://openalex.org/W2806185338", "PaperTitle": "SRAM Circuits for True Random Number Generation Using Intrinsic Bit Instability", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Arizona State University": 3.0}, "Authors": ["Lawrence T. Clark", "Sai Bharadwaj Medapuram", "Divya Kiran Kadiyala"]}]}, {"DBLP title": "A Low-Power High-Speed Comparator for Precise Applications.", "DBLP authors": ["Ata Khorami", "Mohammad Sharifkhani"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2833037", "OA papers": [{"PaperId": "https://openalex.org/W2804295995", "PaperTitle": "A Low-Power High-Speed Comparator for Precise Applications", "Year": 2018, "CitationCount": 40, "EstimatedCitation": 40, "Affiliations": {"Sharif University of Technology": 2.0}, "Authors": ["Ata Khorami", "Mohammad Sharifkhani"]}]}, {"DBLP title": "A 13.56-MHz CMOS Active Rectifier With a Voltage Mode Switched-Offset Comparator for Implantable Medical Devices.", "DBLP authors": ["Kyoohyun Noh", "Judy M. Amanor-Boadu", "Minglei Zhang", "Edgar S\u00e1nchez-Sinencio"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2845369", "OA papers": [{"PaperId": "https://openalex.org/W2808857108", "PaperTitle": "A 13.56-MHz CMOS Active Rectifier With a Voltage Mode Switched-Offset Comparator for Implantable Medical Devices", "Year": 2018, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"Texas A&M University": 4.0}, "Authors": ["Kyoohyun Noh", "Judy M. Amanor-Boadu", "Minglei Zhang", "Edgar Sanchez-Sinencio"]}]}, {"DBLP title": "A Highly Efficient Composite Class-AB-AB Miller Op-Amp With High Gain and Stable From 15 pF Up To Very Large Capacitive Loads.", "DBLP authors": ["Shirin Pourashraf", "Jaime Ram\u00edrez-Angulo", "Antonio J. L\u00f3pez-Mart\u00edn", "Ram\u00f3n Gonz\u00e1lez Carvajal"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2830365", "OA papers": [{"PaperId": "https://openalex.org/W2803950919", "PaperTitle": "A Highly Efficient Composite Class-AB\u2013AB Miller Op-Amp With High Gain and Stable From 15 pF Up To Very Large Capacitive Loads", "Year": 2018, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"New Mexico State University": 2.0, "Universidad Publica de Navarra": 0.5, "University of Navarra": 0.5, "University of Seville": 1.0}, "Authors": ["Shirin Pourashraf", "Jaime Ramirez-Angulo", "Antonio J. Lopez-Martin", "R. Gonzalez-Carvajal"]}]}, {"DBLP title": "A 60-GHz Transmission Line Phase Shifter Using Varactors and Tunable Inductors in 65-nm CMOS Technology.", "DBLP authors": ["Shila Shamsadini", "Igor M. Filanovsky", "Pedram Mousavi", "Kambiz Moez"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2839709", "OA papers": [{"PaperId": "https://openalex.org/W2809145887", "PaperTitle": "A 60-GHz Transmission Line Phase Shifter Using Varactors and Tunable Inductors in 65-nm CMOS Technology", "Year": 2018, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"University of Alberta": 4.0}, "Authors": ["Souren Shamsinejad", "Igor M. Filanovsky", "Pedram Mousavi", "Kambiz Moez"]}]}, {"DBLP title": "Electronics and Packaging Intended for Emerging Harsh Environment Applications: A Review.", "DBLP authors": ["Ahmad Hassan", "Yvon Savaria", "Mohamad Sawan"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2834499", "OA papers": [{"PaperId": "https://openalex.org/W2806161090", "PaperTitle": "Electronics and Packaging Intended for Emerging Harsh Environment Applications: A Review", "Year": 2018, "CitationCount": 37, "EstimatedCitation": 37, "Affiliations": {"Polytechnique Montr\u00e9al": 3.0}, "Authors": ["Ahmad Sanusi Hassan", "Yvon Savaria", "Mohamad Sawan"]}]}, {"DBLP title": "From Design to Test: A High-Speed PRBS.", "DBLP authors": ["Kehan Zhu", "Vishal Saxena"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2834373", "OA papers": [{"PaperId": "https://openalex.org/W2804447187", "PaperTitle": "From Design to Test: A High-Speed PRBS", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Boise State University": 1.0, "University of Idaho": 1.0}, "Authors": ["Kehan Zhu", "Vishal Saxena"]}]}, {"DBLP title": "DCMCS: Highly Robust Low-Power Differential Current-Mode Clocking and Synthesis.", "DBLP authors": ["Riadul Islam", "Hany Ahmed Fahmy", "Ping-Yao Lin", "Matthew R. Guthaus"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2837681", "OA papers": [{"PaperId": "https://openalex.org/W2806282611", "PaperTitle": "DCMCS: Highly Robust Low-Power Differential Current-Mode Clocking and Synthesis", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Michigan\u2013Dearborn": 1.0, "University of California, Santa Cruz": 3.0}, "Authors": ["Riadul Islam", "Hany A. Fahmy", "Ping Lin", "Matthew R. Guthaus"]}]}, {"DBLP title": "A Comprehensive Stochastic Design Methodology for Hold-Timing Resiliency in Voltage-Scalable Design.", "DBLP authors": ["Zhengyu Chen", "Huanyu Wang", "Geng Xie", "Jie Gu"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2847622", "OA papers": [{"PaperId": "https://openalex.org/W2810695532", "PaperTitle": "A Comprehensive Stochastic Design Methodology for Hold-Timing Resiliency in Voltage-Scalable Design", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Northwestern University": 4.0}, "Authors": ["Chen Zhengyu", "Huanyu Wang", "Geng Xin Xie", "Jie Gu"]}]}, {"DBLP title": "Improving Error Correction Codes for Multiple-Cell Upsets in Space Applications.", "DBLP authors": ["Joaquin Gracia-Moran", "Luis J. Saiz-Adalid", "Daniel Gil-Tomas", "Pedro J. Gil-Vicente"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2837220", "OA papers": [{"PaperId": "https://openalex.org/W2805796447", "PaperTitle": "Improving Error Correction Codes for Multiple-Cell Upsets in Space Applications", "Year": 2018, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"Universitat Polit\u00e8cnica de Val\u00e8ncia": 4.0}, "Authors": ["Joaquin Gracia-Moran", "Luis-J. Saiz-Adalid", "Daniel Gil-Tomas", "Pedro-J. Gil-Vicente"]}]}, {"DBLP title": "A Design of Autonomous Error-Tolerant Architectures for Massively Parallel Computing.", "DBLP authors": ["Lizheng Liu", "Yi Jin", "Yi Liu", "Ning Ma", "Yuxiang Huan", "Zhuo Zou", "Lirong Zheng"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2846298", "OA papers": [{"PaperId": "https://openalex.org/W2810056767", "PaperTitle": "A Design of Autonomous Error-Tolerant Architectures for Massively Parallel Computing", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Fudan University": 5.0, "Royal Institute of Technology": 2.0}, "Authors": ["Lizheng Liu", "Yi Jin", "Yi Liu", "Ning Ma", "Yuxiang Huan", "Zhuo Zou", "Lirong Zheng"]}]}, {"DBLP title": "Study on a Low-Complexity ECG Compression Scheme With Two-Tier Sensors.", "DBLP authors": ["Pengda Huang"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2852751", "OA papers": [{"PaperId": "https://openalex.org/W2963246223", "PaperTitle": "Study on a Low-Complexity ECG Compression Scheme With Two-Tier Sensors", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Oldham Council": 1.0}, "Authors": ["Pengda Huang"]}]}, {"DBLP title": "Selecting Functional Test Sequences for Defect Diagnosis.", "DBLP authors": ["Irith Pomeranz"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2849972", "OA papers": [{"PaperId": "https://openalex.org/W2883267344", "PaperTitle": "Selecting Functional Test Sequences for Defect Diagnosis", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Purdue University West Lafayette": 1.0}, "Authors": ["Irith Pomeranz"]}]}, {"DBLP title": "Beyond Rail-to-Rail Compliant Current Sources for Mismatch-Insensitive Voltage-to-Time Conversion.", "DBLP authors": ["Tejinder Singh Sandhu", "Kamal El-Sankary"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2844728", "OA papers": [{"PaperId": "https://openalex.org/W2809625918", "PaperTitle": "Beyond Rail-to-Rail Compliant Current Sources for Mismatch-Insensitive Voltage-to-Time Conversion", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Dalhousie University": 2.0}, "Authors": ["Tejinder Singh Sandhu", "Kamal El-Sankary"]}]}, {"DBLP title": "A 3.2-GHz Supply Noise-Insensitive PLL Using a Gate-Voltage-Boosted Source-Follower Regulator and Residual Noise Cancellation.", "DBLP authors": ["Youngwoo Jo", "Hyojun Kim", "SeongHwan Cho"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2845859", "OA papers": [{"PaperId": "https://openalex.org/W2810694659", "PaperTitle": "A 3.2-GHz Supply Noise-Insensitive PLL Using a Gate-Voltage-Boosted Source-Follower Regulator and Residual Noise Cancellation", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Korea Advanced Institute of Science and Technology": 3.0}, "Authors": ["Young-Woo Jo", "Hyun-Chul Kim", "SeongHwan Cho"]}]}, {"DBLP title": "A High-Speed 2-bit/Cycle SAR ADC With Time-Domain Quantization.", "DBLP authors": ["Lei Qiu", "Chuanshi Yang", "Keping Wang", "Yuanjin Zheng"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2837030", "OA papers": [{"PaperId": "https://openalex.org/W2806888435", "PaperTitle": "A High-Speed 2-bit/Cycle SAR ADC With Time-Domain Quantization", "Year": 2018, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Nanyang Technological University": 3.0, "Southeast University": 1.0}, "Authors": ["Shenfang Yuan", "Chuanshi Yang", "Keping Wang", "Yuanjin Zheng"]}]}, {"DBLP title": "Leakage Power Attack-Resilient Symmetrical 8T SRAM Cell.", "DBLP authors": ["Robert Giterman", "Maoz Vicentowski", "Itamar Levi", "Yoav Weizman", "Osnat Keren", "Alexander Fish"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2840132", "OA papers": [{"PaperId": "https://openalex.org/W2806210915", "PaperTitle": "Leakage Power Attack-Resilient Symmetrical 8T SRAM Cell", "Year": 2018, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Bar-Ilan University": 6.0}, "Authors": ["Robert Giterman", "Maoz Vicentowski", "Itamar Levi", "Yoav Weizman", "Osnat Keren", "Alexander Fish"]}]}, {"DBLP title": "A 15-Channel 30-V Neural Stimulator for Spinal Cord Repair.", "DBLP authors": ["Yonghong Tao", "Andreas Hierlemann"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2832051", "OA papers": [{"PaperId": "https://openalex.org/W4210780295", "PaperTitle": "A 15-Channel 30-V Neural Stimulator for Spinal Cord Repair", "Year": 2018, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"ETH Zurich": 2.0}, "Authors": ["Tao Yonghong", "Andreas Hierlemann"]}]}, {"DBLP title": "A 0.9-V 33.7-ppm/\u00b0C 85-nW Sub-Bandgap Voltage Reference Consisting of Subthreshold MOSFETs and Single BJT.", "DBLP authors": ["Lidan Wang", "Chenchang Zhan", "Junyao Tang", "Yang Liu", "Guofeng Li"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2836331", "OA papers": [{"PaperId": "https://openalex.org/W2806976375", "PaperTitle": "A 0.9-V 33.7-ppm/\u00b0C 85-nW Sub-Bandgap Voltage Reference Consisting of Subthreshold MOSFETs and Single BJT", "Year": 2018, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"Southern University of Science and Technology": 4.0, "Nankai University": 1.0}, "Authors": ["Lidan Wang", "Chenchang Zhan", "Junyao Tang", "Yang Liu", "Guofeng Li"]}]}, {"DBLP title": "Trident: Comprehensive Choke Error Mitigation in NTC Systems.", "DBLP authors": ["Aatreyi Bal", "Sanghamitra Roy", "Koushik Chakraborty"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2863954", "OA papers": [{"PaperId": "https://openalex.org/W2888770718", "PaperTitle": "Trident: Comprehensive Choke Error Mitigation in NTC Systems", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Utah State University": 3.0}, "Authors": ["Aatreyi Bal", "Sanghamitra Roy", "Koushik Chakraborty"]}]}, {"DBLP title": "Lifetime Reliability-Aware Digital Synthesis.", "DBLP authors": ["Shengyu Duan", "Mark Zwolinski", "Basel Halak"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2861820", "OA papers": [{"PaperId": "https://openalex.org/W2899297761", "PaperTitle": "Lifetime Reliability-Aware Digital Synthesis", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Southampton": 3.0}, "Authors": ["Shengyu Duan", "Mark Zwolinski", "Basel Halak"]}]}, {"DBLP title": "Activation-Aware Slack Assignment for Time-to-Failure Extension and Power Saving.", "DBLP authors": ["Yutaka Masuda", "Takao Onoye", "Masanori Hashimoto"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2862154", "OA papers": [{"PaperId": "https://openalex.org/W2885160156", "PaperTitle": "Activation-Aware Slack Assignment for Time-to-Failure Extension and Power Saving", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Osaka University": 3.0}, "Authors": ["Yutaka Masuda", "Takao Onoye", "Masanori Hashimoto"]}]}, {"DBLP title": "On-Chip Power Supply Noise Suppression Through Hyperabrupt Junction Varactors.", "DBLP authors": ["Divya Pathak", "Ioannis Savidis"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2856087", "OA papers": [{"PaperId": "https://openalex.org/W2885047507", "PaperTitle": "On-Chip Power Supply Noise Suppression Through Hyperabrupt Junction Varactors", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Drexel University": 2.0}, "Authors": ["Divya Pathak", "Ioannis Savidis"]}]}, {"DBLP title": "In~Situ and In-Field Technique for Monitoring and Decelerating NBTI in 6T-SRAM Register Files.", "DBLP authors": ["Teng Yang", "Doyun Kim", "Jiangyi Li", "Peter R. Kinget", "Mingoo Seok"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2856528", "OA papers": [{"PaperId": "https://openalex.org/W2899389806", "PaperTitle": "<inline-formula> <tex-math notation=\"LaTeX\">$In~Situ$ </tex-math> </inline-formula> and In-Field Technique for Monitoring and Decelerating NBTI in 6T-SRAM Register Files", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Columbia University": 5.0}, "Authors": ["Teng Yang", "Do-Yun Kim", "Jiangyi Li", "Peter R. Kinget", "Mingoo Seok"]}]}, {"DBLP title": "A Repair-for-Diagnosis Methodology for Logic Circuits.", "DBLP authors": ["Cheng-Hung Wu", "Sheng-Lin Lin", "Kuen-Jong Lee", "Sudhakar M. Reddy"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2856527", "OA papers": [{"PaperId": "https://openalex.org/W2894441261", "PaperTitle": "A Repair-for-Diagnosis Methodology for Logic Circuits", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"National Cheng Kung University": 2.0, "Realtek (Taiwan)": 1.0, "University of Iowa": 1.0}, "Authors": ["Cheng-Hung Wu", "Shenglin Lin", "Kuen-Jong Lee", "Sudhakar M. Reddy"]}]}, {"DBLP title": "A New ASIC Structure With Self-Repair Capability Using Field-Programmable Nanowire Interconnect Architecture.", "DBLP authors": ["Hamed Zandevakili", "Ali Mahani"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2856083", "OA papers": [{"PaperId": "https://openalex.org/W2898635356", "PaperTitle": "A New ASIC Structure With Self-Repair Capability Using Field-Programmable Nanowire Interconnect Architecture", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Shahid Bahonar University of Kerman": 2.0}, "Authors": ["Hamed Zandevakili", "Ali Mahani"]}]}, {"DBLP title": "Gain Error Calibrations for Two-Step ADCs: Optimizations Either in Accuracy or Chip Area.", "DBLP authors": ["Guan-Cheng Wang", "Yan Zhu", "Chi-Hang Chan", "Seng-Pan U", "Rui Paulo Martins"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2865595", "OA papers": [{"PaperId": "https://openalex.org/W2890739521", "PaperTitle": "Gain Error Calibrations for Two-Step ADCs: Optimizations Either in Accuracy or Chip Area", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"State Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau,Macau,China": 3.0, "Macau University of Science and Technology": 2.0}, "Authors": ["Guan Wang", "Yan Zhu", "Chi-Hang Chan", "Seng-Pan U", "Rui P. Martins"]}]}, {"DBLP title": "A 0.9-nW, 101-Hz, and 46.3-\u00b5Vrms IRN Low-Pass Filter for ECG Acquisition Using FVF Biquads.", "DBLP authors": ["Chutham Sawigun", "Surachoke Thanapitak"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2863706", "OA papers": [{"PaperId": "https://openalex.org/W2888886023", "PaperTitle": "A 0.9-nW, 101-Hz, and 46.3-&lt;inline-formula&gt; &lt;tex-math notation=\"LaTeX\"&gt;$\\mu$ &lt;/tex-math&gt; &lt;/inline-formula&gt;V<sub>rms</sub> IRN Low-Pass Filter for ECG Acquisition Using FVF Biquads", "Year": 2018, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"Mahanakorn University of Technology": 1.0, "Mahidol University": 1.0}, "Authors": ["Chutham Sawigun", "Surachoke Thanapitak"]}]}, {"DBLP title": "A Calibration-Free/DEM-Free 8-bit 2.4-GS/s Single-Core Digital-to-Analog Converter With a Distributed Biasing Scheme.", "DBLP authors": ["F. N. U. Juanda", "Wei Shu", "Joseph S. Chang"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2850919", "OA papers": [{"PaperId": "https://openalex.org/W2883398075", "PaperTitle": "A Calibration-Free/DEM-Free 8-bit 2.4-GS/s Single-Core Digital-to-Analog Converter With a Distributed Biasing Scheme", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Nanyang Technological University": 3.0}, "Authors": ["Juanda", "Wei Shu", "Joseph Tung-Chieh Chang"]}]}, {"DBLP title": "A Study on Bandgap Reference Circuit With Leakage-Based PTAT Generation.", "DBLP authors": ["Youngwoo Ji", "Byungsub Kim", "Hong-June Park", "Jae-Yoon Sim"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2852802", "OA papers": [{"PaperId": "https://openalex.org/W2899114861", "PaperTitle": "A Study on Bandgap Reference Circuit With Leakage-Based PTAT Generation", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Pohang University of Science and Technology": 4.0}, "Authors": ["Jae-Yoon Sim", "Byungsub Kim", "Hong-June Park", "Jae-Yoon Sim"]}]}, {"DBLP title": "A Progressive Performance Boosting Strategy for 3-D Charge-Trap NAND Flash.", "DBLP authors": ["Shuo-Han Chen", "Yen-Ting Chen", "Yuan-Hao Chang", "Hsin-Wen Wei", "Wei-Kuan Shih"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2856080", "OA papers": [{"PaperId": "https://openalex.org/W2898791640", "PaperTitle": "A Progressive Performance Boosting Strategy for 3-D Charge-Trap NAND Flash", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Institute of Information Science, Academia Sinica": 2.0, "National Tsing Hua University": 2.0, "Tamkang University": 1.0}, "Authors": ["Shuo-Han Chen", "Yen-Ting Chen", "Yuan-Hao Chang", "Hsin-Wen Wei", "Wei-Kuan Shih"]}]}, {"DBLP title": "A 28-nm 1R1W Two-Port 8T SRAM Macro With Screening Circuitry Against Read Disturbance and Wordline Coupling Noise Failures.", "DBLP authors": ["Makoto Yabuuchi", "Yasumasa Tsukamoto", "Hidehiro Fujiwara", "Miki Tanaka", "Shinji Tanaka", "Koji Nii"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2864267", "OA papers": [{"PaperId": "https://openalex.org/W2892329555", "PaperTitle": "A 28-nm 1R1W Two-Port 8T SRAM Macro With Screening Circuitry Against Read Disturbance and Wordline Coupling Noise Failures", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Renesas Electronics (Japan)": 6.0}, "Authors": ["Makoto Yabuuchi", "Yasumasa Tsukamoto", "Hidehiro Fujiwara", "Miki Tanaka", "Shinji Shinji", "Koji Nii"]}]}, {"DBLP title": "Bit-Level Disturbance-Aware Memory Partitioning for Parallel Data Access for MLC STT-RAM.", "DBLP authors": ["Shouyi Yin", "Tianyi Lu", "Zhicong Xie", "Leibo Liu", "Shaojun Wei"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2862388", "OA papers": [{"PaperId": "https://openalex.org/W2888377996", "PaperTitle": "Bit-Level Disturbance-Aware Memory Partitioning for Parallel Data Access for MLC STT-RAM", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Tsinghua University": 2.5, "Institute of Microelectronics": 2.5}, "Authors": ["Shouyi Yin", "Tianyi Lu", "Zhicong Xie", "Leibo Liu", "Shaojun Wei"]}]}, {"DBLP title": "Data Block Partitioning Methods to Mitigate Stuck-At Faults in Limited Endurance Memories.", "DBLP authors": ["Jiangwei Zhang", "Donald Kline Jr.", "Liang Fang", "Rami G. Melhem", "Alex K. Jones"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2858186", "OA papers": [{"PaperId": "https://openalex.org/W2898665719", "PaperTitle": "Data Block Partitioning Methods to Mitigate Stuck-At Faults in Limited Endurance Memories", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"National University of Defense Technology": 2.0, "University of Pittsburgh": 3.0}, "Authors": ["Jiang-Wei Zhang", "Donald W. Kline", "Liang Fang", "Rami Melhem", "Alex K. Jones"]}]}, {"DBLP title": "Efficient Low-Power Digital Baseband Transceiver for IEEE 802.15.6 Narrowband Physical Layer.", "DBLP authors": ["Awny M. El-Mohandes", "Ahmed Shalaby", "Mohammed Sharaf Sayed"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2862348", "OA papers": [{"PaperId": "https://openalex.org/W2899267577", "PaperTitle": "Efficient Low-Power Digital Baseband Transceiver for IEEE 802.15.6 Narrowband Physical Layer", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Egypt-Japan University of Science and Technology": 2.0, "Benha University": 1.0}, "Authors": ["Awny M. El-Mohandes", "Ahmed Shalaby", "Mohammed S. Sayed"]}]}, {"DBLP title": "A Comparison of Automated RF Circuit Design Methodologies: Online Versus Offline Passive Component Design.", "DBLP authors": ["F\u00e1bio Passos", "Elisenda Roca", "Rafael Castro-L\u00f3pez", "Francisco V. Fern\u00e1ndez"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2859827", "OA papers": [{"PaperId": "https://openalex.org/W2885300905", "PaperTitle": "A Comparison of Automated RF Circuit Design Methodologies: Online Versus Offline Passive Component Design", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Seville Institute of Microelectronics": 4.0}, "Authors": ["F\u00e1bio Passos", "Elisenda Roca", "Rafael Castro-Lopez", "Francisco V. Fern\u00e1ndez"]}]}, {"DBLP title": "Automated Phase-Noise-Aware Design of RF Clock Distribution Circuits.", "DBLP authors": ["Dimo Martev", "Sven Hampel", "Ulf Schlichtmann"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2864316", "OA papers": [{"PaperId": "https://openalex.org/W2890915229", "PaperTitle": "Automated Phase-Noise-Aware Design of RF Clock Distribution Circuits", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Technical University of Munich": 2.0, "Sennheiser (Germany)": 1.0}, "Authors": ["Dimo Martev", "Sven Hampel", "Ulf Schlichtmann"]}]}, {"DBLP title": "A 16-Gb/s Low-Power Inductorless Wideband Gain-Boosted Baseband Amplifier With Skewed Differential Topology for Wireless Network-on-Chip.", "DBLP authors": ["Joe Baylon", "Xinmin Yu", "Srinivasan Gopal", "Reza Molavi", "Shahriar Mirabbasi", "Partha Pratim Pande", "Deukhyoun Heo"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2856890", "OA papers": [{"PaperId": "https://openalex.org/W2899324882", "PaperTitle": "A 16-Gb/s Low-Power Inductorless Wideband Gain-Boosted Baseband Amplifier With Skewed Differential Topology for Wireless Network-on-Chip", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Washington State University": 4.0, "Qualcomm (United States)": 1.0, "University of British Columbia": 2.0}, "Authors": ["Joe Baylon", "Xinmin Yu", "Srinivasan Gopal", "Reza Molavi", "Shahriar Mirabbasi", "Partha Pratim Pande", "Deukhyoun Heo"]}]}, {"DBLP title": "Low-Power SDR Design on an FPGA for Intersatellite Communications.", "DBLP authors": ["Xin Cai", "Mingda Zhou", "Tian Xia", "Wai H. Fong", "Wing-Tsz Lee", "Xinming Huang"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2850746", "OA papers": [{"PaperId": "https://openalex.org/W2884699830", "PaperTitle": "Low-Power SDR Design on an FPGA for Intersatellite Communications", "Year": 2018, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Xidian University": 1.0, "Worcester Polytechnic Institute": 2.0, "University of Vermont": 1.0, "Goddard Space Flight Center": 2.0}, "Authors": ["Xin Cai", "Mingda Zhou", "Tian Xia", "Wai Mun Fong", "Wing-Tsz Lee", "Xinming Huang"]}]}, {"DBLP title": "Bimodal Oscillation as a Mechanism for Autonomous Majority Voting in PUFs.", "DBLP authors": ["Xiaolin Xu", "Shahrzad Keshavarz", "Domenic Forte", "Mark M. Tehranipoor", "Daniel E. Holcomb"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2861328", "OA papers": [{"PaperId": "https://openalex.org/W2885925061", "PaperTitle": "Bimodal Oscillation as a Mechanism for Autonomous Majority Voting in PUFs", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Illinois at Chicago": 1.0, "[Department of Electrical and Computer Engineering, University of Massachusetts at Amherst, Amherst, MA, USA]": 2.0, "University of Florida": 2.0}, "Authors": ["Xiaolin Xu", "Shahrzad Keshavarz", "Domenic Forte", "Mark Tehranipoor", "Daniel Holcomb"]}]}, {"DBLP title": "An On-Chip Dynamically Obfuscated Wrapper for Protecting Supply Chain Against IP and IC Piracies.", "DBLP authors": ["Dongrong Zhang", "Xiaoxiao Wang", "Md. Tauhidur Rahman", "Mark M. Tehranipoor"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2850807", "OA papers": [{"PaperId": "https://openalex.org/W2883405144", "PaperTitle": "An On-Chip Dynamically Obfuscated Wrapper for Protecting Supply Chain Against IP and IC Piracies", "Year": 2018, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {}, "Authors": ["Dongrong Zhang", "Xiaoxiao Wang", "Tauhidur Rahman", "Mark Tehranipoor"]}]}, {"DBLP title": "A Comprehensive Time-Dependent Dielectric Breakdown Lifetime Simulator for Both Traditional CMOS and FinFET Technology.", "DBLP authors": ["Kexin Yang", "Taizhi Liu", "Rui Zhang", "Linda Milor"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2861769", "OA papers": [{"PaperId": "https://openalex.org/W2885858489", "PaperTitle": "A Comprehensive Time-Dependent Dielectric Breakdown Lifetime Simulator for Both Traditional CMOS and FinFET Technology", "Year": 2018, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Georgia Institute of Technology": 4.0}, "Authors": ["Kexin Yang", "Taizhi Liu", "Rui Zhang", "Linda Milor"]}]}, {"DBLP title": "Postvoiding FEM Analysis for Electromigration Failure Characterization.", "DBLP authors": ["Hengyang Zhao", "Sheldon X.-D. Tan"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2861358", "OA papers": [{"PaperId": "https://openalex.org/W2886791359", "PaperTitle": "Postvoiding FEM Analysis for Electromigration Failure Characterization", "Year": 2018, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"University of California, Riverside": 2.0}, "Authors": ["Hengyang Zhao", "Sheldon X.-D. Tan"]}]}, {"DBLP title": "A Simplified Yield Model for SRAM Repair in Advanced Technology.", "DBLP authors": ["Xiaoyuan Qi", "Raymond J. Rosner", "John Hopkins", "Jack M. Higman", "Rick Mewhirter", "Aaron Sinnott", "Binod Kumar G. Nair", "Ishtiaq Ahsan", "Mark Lagus"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2858561", "OA papers": [{"PaperId": "https://openalex.org/W2887655633", "PaperTitle": "A Simplified Yield Model for SRAM Repair in Advanced Technology", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"GlobalFoundries (United States)": 8.0}, "Authors": ["Xiaoyuan Qi", "Raymond J. Rosner", "Jack M. Higman", "Rick Mewhirter", "Aaron Sinnott", "Binod Kumar G. Nair", "Ishtiaq Ahsan", "Mark E. Lagus"]}]}, {"DBLP title": "Graph-Based Redundant Via Insertion and Guiding Template Assignment for DSA-MP.", "DBLP authors": ["Xingquan Li", "Bei Yu", "Jiaojiao Ou", "Jianli Chen", "David Z. Pan", "Wenxing Zhu"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2850044", "OA papers": [{"PaperId": "https://openalex.org/W2884892927", "PaperTitle": "Graph-Based Redundant Via Insertion and Guiding Template Assignment for DSA-MP", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Fuzhou University": 3.0, "Chinese University of Hong Kong": 1.0, "The University of Texas at Austin": 2.0}, "Authors": ["Xingquan Li", "Bei Yu", "Jiaojiao Ou", "Jianli Chen", "David Z. Pan", "Wenxing Zhu"]}]}, {"DBLP title": "Dynamic GPU Parallel Sparse LU Factorization for Fast Circuit Simulation.", "DBLP authors": ["Wai-Kong Lee", "Ramachandra Achar", "Michel S. Nakhla"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2858014", "OA papers": [{"PaperId": "https://openalex.org/W2887698420", "PaperTitle": "Dynamic GPU Parallel Sparse LU Factorization for Fast Circuit Simulation", "Year": 2018, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"Universiti Tunku Abdul Rahman": 1.0, "Carleton University": 2.0}, "Authors": ["Wai-Kong Lee", "Ramachandra Achar", "Michel Nakhla"]}]}, {"DBLP title": "Approximate Reverse Carry Propagate Adder for Energy-Efficient DSP Applications.", "DBLP authors": ["Masoud Pashaeifar", "Mehdi Kamal", "Ali Afzali-Kusha", "Massoud Pedram"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2859939", "OA papers": [{"PaperId": "https://openalex.org/W2887175309", "PaperTitle": "Approximate Reverse Carry Propagate Adder for Energy-Efficient DSP Applications", "Year": 2018, "CitationCount": 45, "EstimatedCitation": 45, "Affiliations": {"University of Tehran": 3.0, "University of Southern California": 1.0}, "Authors": ["Masoud Pashaeifar", "Mehdi Kamal", "Ali Afzali-Kusha", "Massoud Pedram"]}]}, {"DBLP title": "Efficient VLSI Implementation of a Sequential Finite Field Multiplier Using Reordered Normal Basis in Domino Logic.", "DBLP authors": ["Parham Hosseinzadeh Namin", "Crystal Andrea Roma", "Roberto Muscedere", "Majid Ahmadi"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2851958", "OA papers": [{"PaperId": "https://openalex.org/W2887945679", "PaperTitle": "Efficient VLSI Implementation of a Sequential Finite Field Multiplier Using Reordered Normal Basis in Domino Logic", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Windsor": 4.0}, "Authors": ["Parham Hosseinzadeh Namin", "Crystal Andrea Roma", "Roberto Muscedere", "Majid Ahmadi"]}]}, {"DBLP title": "Algorithm and Architecture Design of a Hardware-Efficient Frame Rate Upconversion Engine.", "DBLP authors": ["Yu-Hsuan Lee", "Meng-Ren Huang"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2849438", "OA papers": [{"PaperId": "https://openalex.org/W2889370054", "PaperTitle": "Algorithm and Architecture Design of a Hardware-Efficient Frame Rate Upconversion Engine", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Yuan Ze University": 2.0}, "Authors": ["Yu Hsuan Lee", "Meng-Ren Huang"]}]}, {"DBLP title": "Observation Points on State Variables for the Compaction of Multicycle Tests.", "DBLP authors": ["Irith Pomeranz"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2854704", "OA papers": [{"PaperId": "https://openalex.org/W2884905241", "PaperTitle": "Observation Points on State Variables for the Compaction of Multicycle Tests", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Purdue University West Lafayette": 1.0}, "Authors": ["Irith Pomeranz"]}]}, {"DBLP title": "Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error.", "DBLP authors": ["Vojtech Mrazek", "Zdenek Vas\u00edcek", "Luk\u00e1s Sekanina", "Honglan Jiang", "Jie Han"], "year": 2018, "doi": "http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2856362", "OA papers": [{"PaperId": "https://openalex.org/W2899084402", "PaperTitle": "Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error", "Year": 2018, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"Brno University of Technology": 3.0, "University of Alberta": 2.0}, "Authors": ["Vojtech Mrazek", "Zdenek Vasicek", "Lukas Sekanina", "Honglan Jiang", "Jie Han"]}]}, {"DBLP title": "Two-Phase Read Strategy for Low Energy Variation-Tolerant STT-RAM.", "DBLP authors": ["Jaeyoung Park", "Young Uk Yim"], "year": 2018, "doi": "https://doi.org/10.1109/TVLSI.2018.2851943", "OA papers": [{"PaperId": "https://openalex.org/W2884891492", "PaperTitle": "Two-Phase Read Strategy for Low Energy Variation-Tolerant STT-RAM", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"The University of Texas at Austin": 1.0, "[Qualcomm CDMA Technologies Division, Qualcomm Technologies Inc., San Diego, CA, USA]": 1.0}, "Authors": ["Jaeyoung Park", "Young Kil Yim"]}]}, {"DBLP title": "A Search Algorithm for the Worst Operation Scenario of a Cross-Point Phase-Change Memory Utilizing Particle Swarm Optimization.", "DBLP authors": ["Kwangmin Kim", "Seokjoon Kang", "Jae-Yoon Sim", "Hong-June Park", "Byungsub Kim"], "year": 2018, "doi": "https://doi.org/10.1109/TVLSI.2018.2855959", "OA papers": [{"PaperId": "https://openalex.org/W2883696738", "PaperTitle": "A Search Algorithm for the Worst Operation Scenario of a Cross-Point Phase-Change Memory Utilizing Particle Swarm Optimization", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Pohang University of Science and Technology": 4.0, "SK Group (South Korea)": 1.0}, "Authors": ["Kwang-Min Kim", "Seokjoon Kang", "Jae-Yoon Sim", "Hong-June Park", "Byungsub Kim"]}]}, {"DBLP title": "Experimental Investigation of 4-kb RRAM Arrays Programming Conditions Suitable for TCAM.", "DBLP authors": ["Alessandro Grossi", "Elisa Vianello", "Cristian Zambelli", "Pablo Royer", "Jean-Philippe Noel", "Bastien Giraud", "Luca Perniola", "Piero Olivo", "Etienne Nowak"], "year": 2018, "doi": "https://doi.org/10.1109/TVLSI.2018.2805470", "OA papers": [{"PaperId": "https://openalex.org/W2789785996", "PaperTitle": "Experimental Investigation of 4-kb RRAM Arrays Programming Conditions Suitable for TCAM", "Year": 2018, "CitationCount": 47, "EstimatedCitation": 47, "Affiliations": {"CEA LETI": 7.0, "University of Ferrara": 2.0}, "Authors": ["Alessandro Grossi", "Elisa Vianello", "Cristian Zambelli", "Pablo Royer", "Jean-Philippe Noel", "Bastien Giraud", "L. Perniola", "Piero Olivo", "Etienne Nowak"]}]}, {"DBLP title": "A 2M1M Crossbar Architecture: Memory.", "DBLP authors": ["Mehri Teimoori", "Amirali Amirsoleimani", "Arash Ahmadi", "Majid Ahmadi"], "year": 2018, "doi": "https://doi.org/10.1109/TVLSI.2018.2799951", "OA papers": [{"PaperId": "https://openalex.org/W2789902048", "PaperTitle": "A 2M1M Crossbar Architecture: Memory", "Year": 2018, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Razi University": 1.0, "University of Windsor": 3.0}, "Authors": ["Mehri Teimoori", "Amirali Amirsoleimani", "Arash Ahmadi", "Majid Ahmadi"]}]}, {"DBLP title": "Three-Dimensional Pipeline ADC Utilizing TSV/ Design Optimization and Memristor Ratioed Logic.", "DBLP authors": ["Nahid Mirzaie", "Ahmed Alzahmi", "Hossein Shamsi", "Gyung-Su Byun"], "year": 2018, "doi": "https://doi.org/10.1109/TVLSI.2018.2810782", "OA papers": [{"PaperId": "https://openalex.org/W2796432244", "PaperTitle": "Three-Dimensional Pipeline ADC Utilizing TSV/ Design Optimization and Memristor Ratioed Logic", "Year": 2018, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Southern Methodist University": 2.0, "K.N.Toosi University of Technology": 1.0, "Inha University": 1.0}, "Authors": ["Nahid Mirzaie", "Ahmed Alzahmi", "Hossein Shamsi", "Gyung-Su Byun"]}]}, {"DBLP title": "Design Considerations for Energy-Efficient and Variation-Tolerant Nonvolatile Logic.", "DBLP authors": ["Jinghua Yang", "Aykut Dengi", "Sarma B. K. Vrudhula"], "year": 2018, "doi": "https://doi.org/10.1109/TVLSI.2018.2812700", "OA papers": [{"PaperId": "https://openalex.org/W2793585066", "PaperTitle": "Design Considerations for Energy-Efficient and Variation-Tolerant Nonvolatile Logic", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Arizona State University": 3.0}, "Authors": ["Jinghua Yang", "Aykut Dengi", "Sarma Vrudhula"]}]}, {"DBLP title": "Configurable Logic Operations Using Hybrid CRS-CMOS Cells.", "DBLP authors": ["Xiaoping Wang", "Shuai Li", "Zhigang Zeng"], "year": 2018, "doi": "https://doi.org/10.1109/TVLSI.2018.2791625", "OA papers": [{"PaperId": "https://openalex.org/W2789662562", "PaperTitle": "Configurable Logic Operations Using Hybrid CRS-CMOS Cells", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Ministry of Education of the People's Republic of China": 3.0}, "Authors": ["Xiaoping Wang", "Shuai Li", "Zhigang Zeng"]}]}, {"DBLP title": "Design and Synthesis of Self-Healing Memristive Circuits for Timing Resilient Processor Design.", "DBLP authors": ["Shuyu Kong", "Hai Zhou", "Jie Gu"], "year": 2018, "doi": "https://doi.org/10.1109/TVLSI.2018.2834827", "OA papers": [{"PaperId": "https://openalex.org/W2807260424", "PaperTitle": "Design and Synthesis of Self-Healing Memristive Circuits for Timing Resilient Processor Design", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Northwestern University": 3.0}, "Authors": ["Shuyu Kong", "Hai Zhou", "Jie Gu"]}]}, {"DBLP title": "CSRO-Based Reconfigurable True Random Number Generator Using RRAM.", "DBLP authors": ["Rekha Govindaraj", "Swaroop Ghosh", "Srinivas Katkoori"], "year": 2018, "doi": "https://doi.org/10.1109/TVLSI.2018.2823274", "OA papers": [{"PaperId": "https://openalex.org/W2801259407", "PaperTitle": "CSRO-Based Reconfigurable True Random Number Generator Using RRAM", "Year": 2018, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"University of South Florida": 2.0, "Pennsylvania State University": 1.0}, "Authors": ["Rekha Govindaraj", "Swaroop Ghosh", "Srinivas Katkoori"]}]}, {"DBLP title": "Memristors for Secret Sharing-Based Lightweight Authentication.", "DBLP authors": ["Md Tanvir Arafin", "Gang Qu"], "year": 2018, "doi": "https://doi.org/10.1109/TVLSI.2018.2823714", "OA papers": [{"PaperId": "https://openalex.org/W2800649576", "PaperTitle": "Memristors for Secret Sharing-Based Lightweight Authentication", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Maryland, College Park": 2.0}, "Authors": ["Tanvir Arafin", "Gang Qu"]}]}, {"DBLP title": "Code Acceleration Using Memristor-Based Approximate Matrix Multiplier: Application to Convolutional Neural Networks.", "DBLP authors": ["Mohsen Nourazar", "Vahid Rashtchi", "Ali Azarpeyvand", "Farshad Merrikh-Bayat"], "year": 2018, "doi": "https://doi.org/10.1109/TVLSI.2018.2837908", "OA papers": [{"PaperId": "https://openalex.org/W2806856308", "PaperTitle": "Code Acceleration Using Memristor-Based Approximate Matrix Multiplier: Application to Convolutional Neural Networks", "Year": 2018, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"University of Zanjan": 4.0}, "Authors": ["Mohsen Nourazar", "Vahid Rashtchi", "Ali Azarpeyvand", "Farshad Merrikh-Bayat"]}]}, {"DBLP title": "Networked Power-Gated MRAMs for Memory-Based Computing.", "DBLP authors": ["Jean-Philippe Diguet", "Naoya Onizawa", "Mostafa Rizk", "Martha Johanna Sep\u00falveda", "Amer Baghdadi", "Takahiro Hanyu"], "year": 2018, "doi": "https://doi.org/10.1109/TVLSI.2018.2856458", "OA papers": [{"PaperId": "https://openalex.org/W2885696396", "PaperTitle": "Networked Power-Gated MRAMs for Memory-Based Computing", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"CNRS, Lab-STICC, Lorient, France": 1.0, "Tohoku University": 2.0, "Laboratoire des Sciences et Techniques de l\u2019Information de la Communication et de la Connaissance": 1.0, "Technical University of Munich": 1.0, "Lab-STICC, Lorient, France": 1.0}, "Authors": ["Jean-Philippe Diguet", "Naoya Onizawa", "Mostafa Rizk", "Johanna Sepulveda", "Amer Baghdadi", "Takahiro Hanyu"]}]}, {"DBLP title": "Accelerating k-Medians Clustering Using a Novel 4T-4R RRAM Cell.", "DBLP authors": ["Yomi Karthik Rupesh", "Payman Behnam", "Goverdhan Reddy Pandla", "Manikanth Miryala", "Mahdi Nazm Bojnordi"], "year": 2018, "doi": "https://doi.org/10.1109/TVLSI.2018.2808468", "OA papers": [{"PaperId": "https://openalex.org/W2789927962", "PaperTitle": "Accelerating <inline-formula> <tex-math notation=\"LaTeX\">$k$ </tex-math> </inline-formula>-Medians Clustering Using a Novel 4T-4R RRAM Cell", "Year": 2018, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Utah": 5.0}, "Authors": ["Yomi Karthik Rupesh", "Payman Behnam", "Goverdhan Reddy Pandla", "Manikanth Miryala", "Mahdi Nazm Bojnordi"]}]}, {"DBLP title": "Via-Switch FPGA: Highly Dense Mixed-Grained Reconfigurable Architecture With Overlay Via-Switch Crossbars.", "DBLP authors": ["Hiroyuki Ochi", "Kosei Yamaguchi", "Tetsuaki Fujimoto", "Junshi Hotate", "Takashi Kishimoto", "Toshiki Higashi", "Takashi Imagawa", "Ryutaro Doi", "Munehiro Tada", "Tadahiko Sugibayashi", "Wataru Takahashi", "Kazutoshi Wakabayashi", "Hidetoshi Onodera", "Yukio Mitsuyama", "Jaehoon Yu", "Masanori Hashimoto"], "year": 2018, "doi": "https://doi.org/10.1109/TVLSI.2018.2812914", "OA papers": [{"PaperId": "https://openalex.org/W2790748426", "PaperTitle": "Via-Switch FPGA: Highly Dense Mixed-Grained Reconfigurable Architecture With Overlay Via-Switch Crossbars", "Year": 2018, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Ritsumeikan University": 7.0, "Osaka University": 3.0, "NEC (Japan)": 4.0, "Kyoto College of Graduate Studies for Informatics": 0.5, "Kyoto University": 0.5, "Kochi University of Technology": 1.0}, "Authors": ["Hiroyuki Ochi", "Kosei E. Yamaguchi", "Tetsuaki Fujimoto", "Junshi Hotate", "Takashi Kishimoto", "Toshiki Higashi", "Takashi Imagawa", "Ryutaro Doi", "Munehiro Tada", "Tadahiko Sugibayashi", "Wataru Takahashi", "Kazutoshi Wakabayashi", "Hidetoshi Onodera", "Yukio Mitsuyama", "Jinhong Yu", "Masanori Hashimoto"]}]}, {"DBLP title": "Exploiting Memristors for Compressive Sampling of Sensory Signals.", "DBLP authors": ["Fengyu Qian", "Yanping Gong", "Guoxian Huang", "Mehdi Anwar", "Lei Wang"], "year": 2018, "doi": "https://doi.org/10.1109/TVLSI.2018.2840446", "OA papers": [{"PaperId": "https://openalex.org/W2807429492", "PaperTitle": "Exploiting Memristors for Compressive Sampling of Sensory Signals", "Year": 2018, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Connecticut": 4.0, "ASML Brion, San Jose, CA, USA": 1.0}, "Authors": ["Fengyu Qian", "Yanping Gong", "Guoxian Huang", "Mehdi Anwar", "Lei Wang"]}]}, {"DBLP title": "Memristor-Based Hardware Accelerator for Image Compression.", "DBLP authors": ["Yasmin Halawani", "Baker Mohammad", "Mahmoud Al-Qutayri", "Said F. Al-Sarawi"], "year": 2018, "doi": "https://doi.org/10.1109/TVLSI.2018.2835572", "OA papers": [{"PaperId": "https://openalex.org/W2805997722", "PaperTitle": "Memristor-Based Hardware Accelerator for Image Compression", "Year": 2018, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"Khalifa University of Science and Technology": 3.0, "University of Adelaide": 1.0}, "Authors": ["Yasmin Halawani", "Baker Mohammad", "Mahmoud Al-Qutayri", "Said F. Al-Sarawi"]}]}, {"DBLP title": "High-Throughput Pattern Matching With CMOL FPGA Circuits: Case for Logic-in-Memory Computing.", "DBLP authors": ["Advait Madhavan", "Tim Sherwood", "Dmitri B. Strukov"], "year": 2018, "doi": "https://doi.org/10.1109/TVLSI.2018.2809644", "OA papers": [{"PaperId": "https://openalex.org/W2793595879", "PaperTitle": "High-Throughput Pattern Matching With CMOL FPGA Circuits: Case for Logic-in-Memory Computing", "Year": 2018, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"University of California, Santa Barbara": 3.0}, "Authors": ["Advait Madhavan", "Timothy Sherwood", "Dmitri B. Strukov"]}]}, {"DBLP title": "Stateful Memristor-Based Search Architecture.", "DBLP authors": ["Yasmin Halawani", "Muath Abu Lebdeh", "Baker Mohammad", "Mahmoud Al-Qutayri", "Said F. Al-Sarawi"], "year": 2018, "doi": "https://doi.org/10.1109/TVLSI.2018.2812800", "OA papers": [{"PaperId": "https://openalex.org/W2789800904", "PaperTitle": "Stateful Memristor-Based Search Architecture", "Year": 2018, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Khalifa University of Science and Technology": 4.0, "University of Adelaide": 1.0}, "Authors": ["Yasmin Halawani", "Muath Abu Lebdeh", "Baker Mohammad", "Mahmoud Al-Qutayri", "Said F. Al-Sarawi"]}]}, {"DBLP title": "ReRAM-Based Processing-in-Memory Architecture for Recurrent Neural Network Acceleration.", "DBLP authors": ["Yun Long", "Taesik Na", "Saibal Mukhopadhyay"], "year": 2018, "doi": "https://doi.org/10.1109/TVLSI.2018.2819190", "OA papers": [{"PaperId": "https://openalex.org/W2811080765", "PaperTitle": "ReRAM-Based Processing-in-Memory Architecture for Recurrent Neural Network Acceleration", "Year": 2018, "CitationCount": 64, "EstimatedCitation": 64, "Affiliations": {"Georgia Institute of Technology": 3.0}, "Authors": ["Yun Long", "Taesik Na", "Saibal Mukhopadhyay"]}]}, {"DBLP title": "A Hardware Architecture for Columnar-Organized Memory Based on CMOS Neuron and Memristor Crossbar Arrays.", "DBLP authors": ["Jafar Shamsi", "Karim Mohammadi", "Shahriar B. Shokouhi"], "year": 2018, "doi": "https://doi.org/10.1109/TVLSI.2018.2815025", "OA papers": [{"PaperId": "https://openalex.org/W2795874008", "PaperTitle": "A Hardware Architecture for Columnar-Organized Memory Based on CMOS Neuron and Memristor Crossbar Arrays", "Year": 2018, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"Iran University of Science and Technology": 3.0}, "Authors": ["Jafar Shamsi", "Karim Mohammadi", "Shahriar B. Shokouhi"]}]}, {"DBLP title": "A 4-Transistors/1-Resistor Hybrid Synapse Based on Resistive Switching Memory (RRAM) Capable of Spike-Rate-Dependent Plasticity (SRDP).", "DBLP authors": ["Valerio Milo", "Giacomo Pedretti", "Roberto Carboni", "Alessandro Calderoni", "Nirmal Ramaswamy", "Stefano Ambrogio", "Daniele Ielmini"], "year": 2018, "doi": "https://doi.org/10.1109/TVLSI.2018.2818978", "OA papers": [{"PaperId": "https://openalex.org/W2802694254", "PaperTitle": "A 4-Transistors/1-Resistor Hybrid Synapse Based on Resistive Switching Memory (RRAM) Capable of Spike-Rate-Dependent Plasticity (SRDP)", "Year": 2018, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {}, "Authors": ["Valerio Milo", "Giacomo Pedretti", "Roberto Carboni", "Alessandro Calderoni", "Nirmal Ramaswamy", "Stefano Ambrogio", "Daniele Ielmini"]}]}, {"DBLP title": "Neuromorphic Vision Hybrid RRAM-CMOS Architecture.", "DBLP authors": ["Jason Kamran Eshraghian", "Kyoung-Rok Cho", "Ciyan Zheng", "Minho Nam", "Herbert Ho-Ching Iu", "Wen Lei", "Kamran Eshraghian"], "year": 2018, "doi": "https://doi.org/10.1109/TVLSI.2018.2829918", "OA papers": [{"PaperId": "https://openalex.org/W2802287909", "PaperTitle": "Neuromorphic Vision Hybrid RRAM-CMOS Architecture", "Year": 2018, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"University of Western Australia": 6.0, "Chungbuk National University": 1.0}, "Authors": ["Jason K. Eshraghian", "Kyoung-Rok Cho", "Ciyan Zheng", "Min-Ho Nam", "Herbert Ho-Ching Iu", "Wen Lei", "Kamran Eshraghian"]}]}, {"DBLP title": "SRMC: A Multibit Memristor Crossbar for Self-Renewing Image Mask.", "DBLP authors": ["Liuting Shang", "Shukai Duan", "Lidan Wang", "Tingwen Huang"], "year": 2018, "doi": "https://doi.org/10.1109/TVLSI.2018.2844463", "OA papers": [{"PaperId": "https://openalex.org/W2886578641", "PaperTitle": "SRMC: A Multibit Memristor Crossbar for Self-Renewing Image Mask", "Year": 2018, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Southwest University": 3.0, "Texas A&M University at Qatar": 1.0}, "Authors": ["Liuting Shang", "Shukai Duan", "Lidan Wang", "Tingwen Huang"]}]}, {"DBLP title": "On Synthesizing Memristor-Based Logic Circuits With Minimal Operational Pulses.", "DBLP authors": ["Hsin-Pei Wang", "Chia-Chun Lin", "Chia-Cheng Wu", "Yung-Chih Chen", "Chun-Yao Wang"], "year": 2018, "doi": "https://doi.org/10.1109/TVLSI.2018.2816023", "OA papers": [{"PaperId": "https://openalex.org/W2795192717", "PaperTitle": "On Synthesizing Memristor-Based Logic Circuits With Minimal Operational Pulses", "Year": 2018, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"National Tsing Hua University": 4.0, "Yuan Ze University": 1.0}, "Authors": ["Hsin-Pei Wang", "Chia-Chun Lin", "Chia-Cheng Wu", "Yung-Chih Chen", "Chun-Yao Wang"]}]}, {"DBLP title": "A Hybrid Design Automation Tool for SAR ADCs in IoT.", "DBLP authors": ["Ming Ding", "Pieter Harpe", "Guibin Chen", "Benjamin Busze", "Yao-Hong Liu", "Christian Bachmann", "Kathleen Philips", "Arthur H. M. van Roermund"], "year": 2018, "doi": "https://doi.org/10.1109/TVLSI.2018.2865404", "OA papers": [{"PaperId": "https://openalex.org/W2891288687", "PaperTitle": "A Hybrid Design Automation Tool for SAR ADCs in IoT", "Year": 2018, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Eindhoven University of Technology": 4.0, "Holst Centre (Netherlands)": 4.0}, "Authors": ["Ming Ding", "Pieter Harpe", "Guibin Chen", "Benjamin Busze", "Yao-Hong Liu", "Christian Bachmann", "Kathleen Philips", "Arthur van Roermund"]}]}, {"DBLP title": "An SAR ADC Switching Scheme With MSB Prediction for a Wide Input Range and Reduced Reference Voltage.", "DBLP authors": ["Zhongyi Fu", "Kong-Pang Pun"], "year": 2018, "doi": "https://doi.org/10.1109/TVLSI.2018.2866515", "OA papers": [{"PaperId": "https://openalex.org/W2891072203", "PaperTitle": "An SAR ADC Switching Scheme With MSB Prediction for a Wide Input Range and Reduced Reference Voltage", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Chinese University of Hong Kong": 2.0}, "Authors": ["Zhong-yi Fu", "Kong-Pang Pun"]}]}, {"DBLP title": "Phase Noise Analysis of Bipolar Class-C VCOs With Delay in Oscillator Loop.", "DBLP authors": ["Arpan Thakkar", "Srinivas Theertham", "Sankaran Aniruddhan"], "year": 2018, "doi": "https://doi.org/10.1109/TVLSI.2018.2861818", "OA papers": [{"PaperId": "https://openalex.org/W2893414054", "PaperTitle": "Phase Noise Analysis of Bipolar Class-C VCOs With Delay in Oscillator Loop", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Indian Institute of Technology Madras": 2.0, "Texas Instruments (India)": 1.0}, "Authors": ["Arpan Thakkar", "Srinivas Theertham", "Sankaran Aniruddhan"]}]}, {"DBLP title": "Approximating Beyond the Processor: Exploring Full-System Energy-Accuracy Tradeoffs in a Smart Camera System.", "DBLP authors": ["Arnab Raha", "Vijay Raghunathan"], "year": 2018, "doi": "https://doi.org/10.1109/TVLSI.2018.2864269", "OA papers": [{"PaperId": "https://openalex.org/W2900227741", "PaperTitle": "Approximating Beyond the Processor: Exploring Full-System Energy-Accuracy Tradeoffs in a Smart Camera System", "Year": 2018, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"Intel (United States)": 1.0, "Purdue University West Lafayette": 1.0}, "Authors": ["Arnab Raha", "Vijay Raghunathan"]}]}, {"DBLP title": "Automatic Mode-Selected Energy Harvesting Interface With >80% Power Efficiency Over 200 nW to 10 mW.", "DBLP authors": ["Po-Hung Chen", "Hao-Chung Cheng", "Yi-An Ai", "Wang-Ting Chung"], "year": 2018, "doi": "https://doi.org/10.1109/TVLSI.2018.2864922", "OA papers": [{"PaperId": "https://openalex.org/W2890301889", "PaperTitle": "Automatic Mode-Selected Energy Harvesting Interface With &gt;80% Power Efficiency Over 200 nW to 10 mW", "Year": 2018, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"National Yang Ming Chiao Tung University": 4.0}, "Authors": ["Po Chun Chen", "Hao-Chung Cheng", "Yi-An Ai", "Wang-Ting Chung"]}]}, {"DBLP title": "Circuit Performance Shifts Due to Layout-Dependent Stress in Planar and 3D-ICs.", "DBLP authors": ["Sravan K. Marella", "Sachin S. Sapatnekar"], "year": 2018, "doi": "https://doi.org/10.1109/TVLSI.2018.2866290", "OA papers": [{"PaperId": "https://openalex.org/W2890876318", "PaperTitle": "Circuit Performance Shifts Due to Layout-Dependent Stress in Planar and 3D-ICs", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Minnesota": 2.0}, "Authors": ["Sravan K. Marella", "Sachin S. Sapatnekar"]}]}, {"DBLP title": "High-Performance and Small-Form Factor Near-Field Inductive Coupling for 3-D NoC.", "DBLP authors": ["Srinivasan Gopal", "Sourav Das", "Pawan Agarwal", "Sheikh Nijam Ali", "Deukhyoun Heo", "Partha Pratim Pande"], "year": 2018, "doi": "https://doi.org/10.1109/TVLSI.2018.2865704", "OA papers": [{"PaperId": "https://openalex.org/W2891356465", "PaperTitle": "High-Performance and Small-Form Factor Near-Field Inductive Coupling for 3-D NoC", "Year": 2018, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Washington State University": 6.0}, "Authors": ["Srinivasan Gopal", "Sourav Das", "Pawan Agarwal", "Sheikh Nijam Ali", "Deukhyoun Heo", "Partha Pratim Pande"]}]}, {"DBLP title": "Inkjet-Printed EGFET-Based Physical Unclonable Function - Design, Evaluation, and Fabrication.", "DBLP authors": ["Ahmet Turan Erozan", "Gabriel Cadilha Marques", "Mohammad Saber Golanbari", "Rajendra Bishnoi", "Simone Dehm", "Jasmin Aghassi-Hagmann", "Mehdi Baradaran Tahoori"], "year": 2018, "doi": "https://doi.org/10.1109/TVLSI.2018.2866188", "OA papers": [{"PaperId": "https://openalex.org/W2891386204", "PaperTitle": "Inkjet-Printed EGFET-Based Physical Unclonable Function\u2014Design, Evaluation, and Fabrication", "Year": 2018, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"Karlsruhe Institute of Technology": 7.0}, "Authors": ["Ahmet Turan Erozan", "Gabriel Cadilha Marques", "Mohammad Saber Golanbari", "Rajendra Bishnoi", "Simone Dehm", "Jasmin Aghassi-Hagmann", "Mehdi B. Tahoori"]}]}, {"DBLP title": "Taming Spatiotemporal Chaos in Forced Memristive Arrays.", "DBLP authors": ["Arturo Buscarino", "Claudia Corradino", "Luigi Fortuna", "Leon O. Chua"], "year": 2018, "doi": "https://doi.org/10.1109/TVLSI.2018.2833291", "OA papers": [{"PaperId": "https://openalex.org/W2803824478", "PaperTitle": "Taming Spatiotemporal Chaos in Forced Memristive Arrays", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Catania": 3.0, "University of California, Berkeley": 1.0}, "Authors": ["Arturo Buscarino", "Claudia Corradino", "Luigi Fortuna", "Leon O. Chua"]}]}]