Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Fri Apr 22 14:21:29 2022
| Host         : pc-elec-286 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_clock_interaction -file reports_cva6_fpga_synth/cva6_fpga.clock_interaction.rpt
| Design       : cva6_zybo_z7_20
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------

Clock Interaction Report

Clock Interaction Table
-----------------------

                                              WNS                            TNS Failing  TNS Total    WNS Path         Clock-Pair           Inter-Clock              
From Clock             To Clock               Clock Edges  WNS(ns)  TNS(ns)    Endpoints    Endpoints  Requirement(ns)  Classification       Constraints              
---------------------  ---------------------  -----------  -------  -------  -----------  -----------  ---------------  -------------------  -----------------------  
clk_out1_xlnx_clk_gen  clk_out1_xlnx_clk_gen  rise - rise     2.89     0.00            0        73521            22.22  Clean                Partial False Path       
clk_out1_xlnx_clk_gen  tck                    rise - rise    18.92     0.00            0           36            20.00  Ignored              Max Delay Datapath Only  
tck                    clk_out1_xlnx_clk_gen  rise - rise     4.22     0.00            0           43            11.11  No Common Clock      Timed (unsafe)           
tck                    tck                    fall - rise     5.76     0.00            0          452            20.00  Clean                Timed                    


