Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 8 -L xil_defaultlib -L lib_cdc_v1_0_3 -L proc_sys_reset_v5_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_verify_vga_behav xil_defaultlib.tb_verify_vga xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [C:/Users/magen/Documents/Programs/gameboy/gameboy.ip_user_files/bd/verify_vga/sim/verify_vga.v:60]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/magen/Documents/Programs/gameboy/build/lcd_to_vga.v" Line 3. Module lcd_to_vga doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/magen/Documents/Programs/gameboy/build/lcd_to_vga.v" Line 163. Module \lcd_to_vga.border  doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/magen/Documents/Programs/gameboy/build/lcd_to_vga.v" Line 322. Module \lcd_to_vga.border.hor  doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/magen/Documents/Programs/gameboy/build/lcd_to_vga.v" Line 470. Module \lcd_to_vga.border.ver  doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/magen/Documents/Programs/gameboy/build/lcd_to_vga.v" Line 615. Module \lcd_to_vga.upsample  doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/magen/Documents/Programs/gameboy/build/lcd_to_vga.v" Line 774. Module \lcd_to_vga.upsample.hor  doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/magen/Documents/Programs/gameboy/build/lcd_to_vga.v" Line 936. Module \lcd_to_vga.upsample.ver  doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/magen/Documents/Programs/gameboy/build/vga_driver.v" Line 3. Module vga_driver_svga doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/magen/Documents/Programs/gameboy/build/vga_driver.v" Line 164. Module \vga_driver_svga.hcounter  doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/magen/Documents/Programs/gameboy/build/vga_driver.v" Line 236. Module \vga_driver_svga.vcounter  doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/magen/Documents/Programs/gameboy/build/vga_verify.v" Line 3. Module vga_verify doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/magen/Documents/Programs/gameboy/build/lcd_to_vga.v" Line 3. Module lcd_to_vga doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/magen/Documents/Programs/gameboy/build/lcd_to_vga.v" Line 163. Module \lcd_to_vga.border  doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/magen/Documents/Programs/gameboy/build/lcd_to_vga.v" Line 322. Module \lcd_to_vga.border.hor  doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/magen/Documents/Programs/gameboy/build/lcd_to_vga.v" Line 470. Module \lcd_to_vga.border.ver  doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/magen/Documents/Programs/gameboy/build/lcd_to_vga.v" Line 615. Module \lcd_to_vga.upsample  doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/magen/Documents/Programs/gameboy/build/lcd_to_vga.v" Line 774. Module \lcd_to_vga.upsample.hor  doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/magen/Documents/Programs/gameboy/build/lcd_to_vga.v" Line 936. Module \lcd_to_vga.upsample.ver  doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/magen/Documents/Programs/gameboy/build/vga_driver.v" Line 3. Module vga_driver_svga doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/magen/Documents/Programs/gameboy/build/vga_driver.v" Line 164. Module \vga_driver_svga.hcounter  doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/magen/Documents/Programs/gameboy/build/vga_driver.v" Line 236. Module \vga_driver_svga.vcounter  doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/magen/Documents/Programs/gameboy/build/vga_verify.v" Line 3. Module vga_verify doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling module xil_defaultlib.\lcd_to_vga.border.hor 
Compiling module xil_defaultlib.\lcd_to_vga.border.ver 
Compiling module xil_defaultlib.\lcd_to_vga.border 
Compiling module xil_defaultlib.\lcd_to_vga.upsample.hor 
Compiling module xil_defaultlib.\lcd_to_vga.upsample.ver 
Compiling module xil_defaultlib.\lcd_to_vga.upsample 
Compiling module xil_defaultlib.lcd_to_vga
Compiling module xil_defaultlib.verify_vga_lcd_to_vga_0_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_15.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_15.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_15.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_15.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture verify_vga_proc_sys_reset_0_0_arch of entity xil_defaultlib.verify_vga_proc_sys_reset_0_0 [verify_vga_proc_sys_reset_0_0_de...]
Compiling module xil_defaultlib.\vga_driver_svga.hcounter 
Compiling module xil_defaultlib.\vga_driver_svga.vcounter 
Compiling module xil_defaultlib.vga_driver_svga
Compiling module xil_defaultlib.verify_vga_vga_driver_svga_0_0
Compiling module xil_defaultlib.vga_verify
Compiling module xil_defaultlib.verify_vga_vga_verify_0_0
Compiling module xil_defaultlib.verify_vga
Compiling module xil_defaultlib.verify_vga_wrapper
Compiling module xil_defaultlib.tb_verify_vga
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_verify_vga_behav
