# AHASD CPU Control Configuration for XiangShan
# This file defines CPU-side scheduling parameters for EDC/TVC

[EDC_Control]
# EDC decision polling interval (CPU cycles)
edc_poll_interval = 100

# EDC update bandwidth (bytes/cycle)  
edc_update_bw = 8

# Priority for EDC interrupts
edc_priority = 2

[TVC_Control]
# TVC cycle measurement interval (CPU cycles)
tvc_measure_interval = 50

# TVC table update latency (CPU cycles)
tvc_update_latency = 5

# Priority for TVC pre-verification requests
tvc_priority = 3

[Queue_Management]
# CPU checks async queues every N cycles
queue_poll_interval = 20

# Max entries to process per poll
max_entries_per_poll = 4

# Queue overflow interrupt threshold
overflow_threshold = 56

[General]
# Enable AHASD CPU scheduling
enable_ahasd = true

# CPU frequency (MHz)
cpu_freq = 2000

# Debug logging level (0=off, 1=basic, 2=verbose)
debug_level = 1

