C:/Users/Richard/Documents/GitHub/Asynchronous-Network-on-Chip/Input_Processing_Unit/data_split_module.sv {1 {vlog -work work -vopt -sv C:/Users/Richard/Documents/GitHub/Asynchronous-Network-on-Chip/Input_Processing_Unit/data_split_module.sv
Model Technology ModelSim SE-64 vlog 10.2 Compiler 2013.02 Feb  2 2013
-- Compiling package data_split_module_sv_unit
-- Importing package SystemVerilogCSP
-- Compiling module data_generator
-- Compiling module data_bucket
-- Compiling module merge
-- Compiling module bitSlicer
-- Compiling module input_process_block
-- Compiling module input_process_block_tb
-- Compiling module data_splitter_tb

Top level modules:
	input_process_block_tb
	data_splitter_tb

} {} {}} C:/Users/Richard/Documents/GitHub/Asynchronous-Network-on-Chip/Top/SystemVerilogCSP.sv {1 {vlog -work work -vopt -sv C:/Users/Richard/Documents/GitHub/Asynchronous-Network-on-Chip/Top/SystemVerilogCSP.sv
Model Technology ModelSim SE-64 vlog 10.2 Compiler 2013.02 Feb  2 2013
-- Compiling package SystemVerilogCSP
-- Compiling interface Channel
-- Compiling package SystemVerilogCSP_sv_unit
-- Importing package SystemVerilogCSP
-- Compiling interface Channel

Top level modules:
	--none--

} {} {}} C:/Users/Richard/Documents/GitHub/Asynchronous-Network-on-Chip/path_computation/path_comp.sv {1 {vlog -work work -vopt -sv C:/Users/Richard/Documents/GitHub/Asynchronous-Network-on-Chip/path_computation/path_comp.sv
Model Technology ModelSim SE-64 vlog 10.2 Compiler 2013.02 Feb  2 2013
-- Compiling package path_comp_sv_unit
-- Importing package SystemVerilogCSP
-- Compiling module split_4
-- Compiling module split_2
-- Compiling module check_position
-- Compiling module two_input_xor
-- Compiling module concatenate_module
-- Compiling module path_computation_module
-- Compiling module computation_module_tb

Top level modules:
	computation_module_tb

} {} {}} C:/Users/Richard/Documents/GitHub/Asynchronous-Network-on-Chip/Core/core.sv {1 {vlog -work work -vopt -sv C:/Users/Richard/Documents/GitHub/Asynchronous-Network-on-Chip/Core/core.sv
Model Technology ModelSim SE-64 vlog 10.2 Compiler 2013.02 Feb  2 2013
-- Compiling package core_sv_unit
-- Importing package SystemVerilogCSP
-- Compiling module core

Top level modules:
	core

} {} {}} C:/Users/Richard/Documents/GitHub/Asynchronous-Network-on-Chip/Hamming/edu.sv {2 {vlog -work work -vopt -sv C:/Users/Richard/Documents/GitHub/Asynchronous-Network-on-Chip/Hamming/edu.sv
Model Technology ModelSim SE-64 vlog 10.2 Compiler 2013.02 Feb  2 2013
** Warning: C:/Users/Richard/Documents/GitHub/Asynchronous-Network-on-Chip/Hamming/edu.sv(52): (vlog-2643) Unterminated string literal continues onto next line.

-- Compiling package edu_sv_unit
-- Importing package SystemVerilogCSP
-- Compiling module data_generator
-- Compiling module data_bucket
-- Compiling module edu
-- Compiling module edu_tb

Top level modules:
	edu_tb

} {} {}} C:/Users/Richard/Documents/GitHub/Asynchronous-Network-on-Chip/Node/node.sv {1 {vlog -work work -vopt -sv C:/Users/Richard/Documents/GitHub/Asynchronous-Network-on-Chip/Node/node.sv
Model Technology ModelSim SE-64 vlog 10.2 Compiler 2013.02 Feb  2 2013
-- Compiling package node_sv_unit
-- Importing package SystemVerilogCSP
-- Compiling module node

Top level modules:
	node

} {} {}} C:/Users/Richard/Documents/GitHub/Asynchronous-Network-on-Chip/Arbiter/arbiter_block.sv {1 {vlog -work work -vopt -sv C:/Users/Richard/Documents/GitHub/Asynchronous-Network-on-Chip/Arbiter/arbiter_block.sv
Model Technology ModelSim SE-64 vlog 10.2 Compiler 2013.02 Feb  2 2013
-- Compiling package arbiter_block_sv_unit
-- Importing package SystemVerilogCSP
-- Compiling module arbiter2
-- Compiling module arbiter2_no_data
-- Compiling module plain_buffer
-- Compiling module input_arbiter_block

Top level modules:
	input_arbiter_block

} {} {}}
