

================================================================
== Vitis HLS Report for 'test_Pipeline_VITIS_LOOP_173_27'
================================================================
* Date:           Fri May 10 16:03:43 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D5
* Solution:       comb_4 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.423 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  50.000 ns|  50.000 ns|    5|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_173_27  |        3|        3|         1|          1|          1|     3|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     225|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    12|       0|     366|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      45|    -|
|Register         |        -|     -|      75|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    12|      75|     636|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+---+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |mul_32ns_32ns_64_1_1_U64  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U65  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U66  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mux_16_4_32_1_1_U67       |mux_16_4_32_1_1       |        0|   0|  0|  65|    0|
    |mux_16_4_32_1_1_U69       |mux_16_4_32_1_1       |        0|   0|  0|  65|    0|
    |mux_16_4_32_1_1_U71       |mux_16_4_32_1_1       |        0|   0|  0|  65|    0|
    |mux_7_3_32_1_1_U68        |mux_7_3_32_1_1        |        0|   0|  0|  37|    0|
    |mux_7_3_32_1_1_U70        |mux_7_3_32_1_1        |        0|   0|  0|  37|    0|
    |mux_7_3_32_1_1_U72        |mux_7_3_32_1_1        |        0|   0|  0|  37|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |Total                     |                      |        0|  12|  0| 366|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln173_fu_447_p2    |         +|   0|  0|  12|           4|           3|
    |add_ln179_1_fu_429_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln179_2_fu_435_p2  |         +|   0|  0|  64|          64|          64|
    |add_ln179_3_fu_441_p2  |         +|   0|  0|  64|          64|          64|
    |add_ln179_fu_405_p2    |         +|   0|  0|  12|           4|           2|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 225|         201|         199|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |add385_2973_fu_80        |   9|          2|   64|        128|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |i_fu_84                  |   9|          2|    4|          8|
    |k_fu_88                  |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   74|        148|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add385_2973_fu_80        |  64|   0|   64|          0|
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_84                  |   4|   0|    4|          0|
    |k_fu_88                  |   4|   0|    4|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  75|   0|   75|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+------------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_173_27|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_173_27|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_173_27|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_173_27|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_173_27|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_173_27|  return value|
|add245_3986_reload      |   in|   64|     ap_none|               add245_3986_reload|        scalar|
|arg1_r_9_reload         |   in|   32|     ap_none|                  arg1_r_9_reload|        scalar|
|arg1_r_10_reload        |   in|   32|     ap_none|                 arg1_r_10_reload|        scalar|
|arg1_r_11_reload        |   in|   32|     ap_none|                 arg1_r_11_reload|        scalar|
|arg1_r_12_reload        |   in|   32|     ap_none|                 arg1_r_12_reload|        scalar|
|arg1_r_13_reload        |   in|   32|     ap_none|                 arg1_r_13_reload|        scalar|
|arg1_r_14_reload        |   in|   32|     ap_none|                 arg1_r_14_reload|        scalar|
|arg1_r_15_reload        |   in|   32|     ap_none|                 arg1_r_15_reload|        scalar|
|arg2_r_reload           |   in|   32|     ap_none|                    arg2_r_reload|        scalar|
|arg2_r_1_reload         |   in|   32|     ap_none|                  arg2_r_1_reload|        scalar|
|arg2_r_2_reload         |   in|   32|     ap_none|                  arg2_r_2_reload|        scalar|
|arg2_r_3_reload         |   in|   32|     ap_none|                  arg2_r_3_reload|        scalar|
|arg2_r_4_reload         |   in|   32|     ap_none|                  arg2_r_4_reload|        scalar|
|arg2_r_5_reload         |   in|   32|     ap_none|                  arg2_r_5_reload|        scalar|
|arg2_r_6_reload         |   in|   32|     ap_none|                  arg2_r_6_reload|        scalar|
|arg1_r_8_reload         |   in|   32|     ap_none|                  arg1_r_8_reload|        scalar|
|arg2_r_7_reload         |   in|   32|     ap_none|                  arg2_r_7_reload|        scalar|
|arg1_r_7_reload         |   in|   32|     ap_none|                  arg1_r_7_reload|        scalar|
|arg2_r_8_reload         |   in|   32|     ap_none|                  arg2_r_8_reload|        scalar|
|add385_2973_out         |  out|   64|      ap_vld|                  add385_2973_out|       pointer|
|add385_2973_out_ap_vld  |  out|    1|      ap_vld|                  add385_2973_out|       pointer|
+------------------------+-----+-----+------------+---------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%add385_2973 = alloca i32 1"   --->   Operation 4 'alloca' 'add385_2973' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 6 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%arg2_r_8_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_8_reload"   --->   Operation 7 'read' 'arg2_r_8_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%arg1_r_7_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_7_reload"   --->   Operation 8 'read' 'arg1_r_7_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%arg2_r_7_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_7_reload"   --->   Operation 9 'read' 'arg2_r_7_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%arg1_r_8_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_8_reload"   --->   Operation 10 'read' 'arg1_r_8_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%arg2_r_6_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_6_reload"   --->   Operation 11 'read' 'arg2_r_6_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%arg2_r_5_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_5_reload"   --->   Operation 12 'read' 'arg2_r_5_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%arg2_r_4_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_4_reload"   --->   Operation 13 'read' 'arg2_r_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%arg2_r_3_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_3_reload"   --->   Operation 14 'read' 'arg2_r_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%arg2_r_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_2_reload"   --->   Operation 15 'read' 'arg2_r_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%arg2_r_1_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_1_reload"   --->   Operation 16 'read' 'arg2_r_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%arg2_r_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_reload"   --->   Operation 17 'read' 'arg2_r_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%arg1_r_15_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_15_reload"   --->   Operation 18 'read' 'arg1_r_15_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%arg1_r_14_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_14_reload"   --->   Operation 19 'read' 'arg1_r_14_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%arg1_r_13_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_13_reload"   --->   Operation 20 'read' 'arg1_r_13_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%arg1_r_12_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_12_reload"   --->   Operation 21 'read' 'arg1_r_12_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%arg1_r_11_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_11_reload"   --->   Operation 22 'read' 'arg1_r_11_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%arg1_r_10_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_10_reload"   --->   Operation 23 'read' 'arg1_r_10_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%arg1_r_9_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_9_reload"   --->   Operation 24 'read' 'arg1_r_9_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%add245_3986_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %add245_3986_reload"   --->   Operation 25 'read' 'add245_3986_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %k"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 15, i4 %i"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %add245_3986_reload_read, i64 %add385_2973"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc386"   --->   Operation 29 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.42>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i" [d5.cpp:173]   --->   Operation 30 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %i_1, i32 3" [d5.cpp:173]   --->   Operation 31 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln173 = br i1 %tmp, void %for.end391.exitStub, void %for.inc386.split" [d5.cpp:173]   --->   Operation 32 'br' 'br_ln173' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%add385_2973_load = load i64 %add385_2973" [d5.cpp:179]   --->   Operation 33 'load' 'add385_2973_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%k_load = load i4 %k" [d5.cpp:35]   --->   Operation 34 'load' 'k_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specpipeline_ln175 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_2" [d5.cpp:175]   --->   Operation 35 'specpipeline' 'specpipeline_ln175' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%speclooptripcount_ln35 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [d5.cpp:35]   --->   Operation 36 'speclooptripcount' 'speclooptripcount_ln35' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln173 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [d5.cpp:173]   --->   Operation 37 'specloopname' 'specloopname_ln173' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln35 = trunc i4 %k_load" [d5.cpp:35]   --->   Operation 38 'trunc' 'trunc_ln35' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.48ns)   --->   "%tmp_9 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg1_r_9_reload_read, i32 %arg1_r_10_reload_read, i32 %arg1_r_11_reload_read, i32 %arg1_r_12_reload_read, i32 %arg1_r_13_reload_read, i32 %arg1_r_14_reload_read, i32 %arg1_r_15_reload_read, i4 %i_1" [d5.cpp:179]   --->   Operation 39 'mux' 'tmp_9' <Predicate = (tmp)> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln179 = zext i32 %tmp_9" [d5.cpp:179]   --->   Operation 40 'zext' 'zext_ln179' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.67ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.7i32.i3, i32 %arg2_r_reload_read, i32 %arg2_r_1_reload_read, i32 %arg2_r_2_reload_read, i32 %arg2_r_3_reload_read, i32 %arg2_r_4_reload_read, i32 %arg2_r_5_reload_read, i32 %arg2_r_6_reload_read, i3 %trunc_ln35" [d5.cpp:179]   --->   Operation 41 'mux' 'tmp_s' <Predicate = (tmp)> <Delay = 0.67> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln179_1 = zext i32 %tmp_s" [d5.cpp:179]   --->   Operation 42 'zext' 'zext_ln179_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.48ns)   --->   "%tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg1_r_8_reload_read, i32 %arg1_r_9_reload_read, i32 %arg1_r_10_reload_read, i32 %arg1_r_11_reload_read, i32 %arg1_r_12_reload_read, i32 %arg1_r_13_reload_read, i32 %arg1_r_14_reload_read, i4 %i_1" [d5.cpp:179]   --->   Operation 43 'mux' 'tmp_2' <Predicate = (tmp)> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln179_2 = zext i32 %tmp_2" [d5.cpp:179]   --->   Operation 44 'zext' 'zext_ln179_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.67ns)   --->   "%tmp_4 = mux i32 @_ssdm_op_Mux.ap_auto.7i32.i3, i32 %arg2_r_1_reload_read, i32 %arg2_r_2_reload_read, i32 %arg2_r_3_reload_read, i32 %arg2_r_4_reload_read, i32 %arg2_r_5_reload_read, i32 %arg2_r_6_reload_read, i32 %arg2_r_7_reload_read, i3 %trunc_ln35" [d5.cpp:179]   --->   Operation 45 'mux' 'tmp_4' <Predicate = (tmp)> <Delay = 0.67> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln179_3 = zext i32 %tmp_4" [d5.cpp:179]   --->   Operation 46 'zext' 'zext_ln179_3' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.48ns)   --->   "%tmp_6 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg1_r_7_reload_read, i32 %arg1_r_8_reload_read, i32 %arg1_r_9_reload_read, i32 %arg1_r_10_reload_read, i32 %arg1_r_11_reload_read, i32 %arg1_r_12_reload_read, i32 %arg1_r_13_reload_read, i4 %i_1" [d5.cpp:179]   --->   Operation 47 'mux' 'tmp_6' <Predicate = (tmp)> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln179_4 = zext i32 %tmp_6" [d5.cpp:179]   --->   Operation 48 'zext' 'zext_ln179_4' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.79ns)   --->   "%add_ln179 = add i4 %k_load, i4 3" [d5.cpp:179]   --->   Operation 49 'add' 'add_ln179' <Predicate = (tmp)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.67ns)   --->   "%tmp_8 = mux i32 @_ssdm_op_Mux.ap_auto.7i32.i3, i32 %arg2_r_2_reload_read, i32 %arg2_r_3_reload_read, i32 %arg2_r_4_reload_read, i32 %arg2_r_5_reload_read, i32 %arg2_r_6_reload_read, i32 %arg2_r_7_reload_read, i32 %arg2_r_8_reload_read, i3 %trunc_ln35" [d5.cpp:179]   --->   Operation 50 'mux' 'tmp_8' <Predicate = (tmp)> <Delay = 0.67> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln179_5 = zext i32 %tmp_8" [d5.cpp:179]   --->   Operation 51 'zext' 'zext_ln179_5' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : [1/1] (1.31ns)   --->   Input mux for Operation 52 '%mul_ln179 = mul i64 %zext_ln179_5, i64 %zext_ln179_4'
ST_2 : Operation 52 [1/1] (2.10ns)   --->   "%mul_ln179 = mul i64 %zext_ln179_5, i64 %zext_ln179_4" [d5.cpp:179]   --->   Operation 52 'mul' 'mul_ln179' <Predicate = (tmp)> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (1.31ns)   --->   Input mux for Operation 53 '%mul_ln179_1 = mul i64 %zext_ln179_1, i64 %zext_ln179'
ST_2 : Operation 53 [1/1] (2.10ns)   --->   "%mul_ln179_1 = mul i64 %zext_ln179_1, i64 %zext_ln179" [d5.cpp:179]   --->   Operation 53 'mul' 'mul_ln179_1' <Predicate = (tmp)> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (1.31ns)   --->   Input mux for Operation 54 '%mul_ln179_2 = mul i64 %zext_ln179_3, i64 %zext_ln179_2'
ST_2 : Operation 54 [1/1] (2.10ns)   --->   "%mul_ln179_2 = mul i64 %zext_ln179_3, i64 %zext_ln179_2" [d5.cpp:179]   --->   Operation 54 'mul' 'mul_ln179_2' <Predicate = (tmp)> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (1.08ns)   --->   "%add_ln179_1 = add i64 %mul_ln179_2, i64 %mul_ln179" [d5.cpp:179]   --->   Operation 55 'add' 'add_ln179_1' <Predicate = (tmp)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln179_2 = add i64 %add_ln179_1, i64 %mul_ln179_1" [d5.cpp:179]   --->   Operation 56 'add' 'add_ln179_2' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 57 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln179_3 = add i64 %add385_2973_load, i64 %add_ln179_2" [d5.cpp:179]   --->   Operation 57 'add' 'add_ln179_3' <Predicate = (tmp)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 58 [1/1] (0.79ns)   --->   "%add_ln173 = add i4 %i_1, i4 13" [d5.cpp:173]   --->   Operation 58 'add' 'add_ln173' <Predicate = (tmp)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.42ns)   --->   "%store_ln173 = store i4 %add_ln179, i4 %k" [d5.cpp:173]   --->   Operation 59 'store' 'store_ln173' <Predicate = (tmp)> <Delay = 0.42>
ST_2 : Operation 60 [1/1] (0.42ns)   --->   "%store_ln173 = store i4 %add_ln173, i4 %i" [d5.cpp:173]   --->   Operation 60 'store' 'store_ln173' <Predicate = (tmp)> <Delay = 0.42>
ST_2 : Operation 61 [1/1] (0.42ns)   --->   "%store_ln173 = store i64 %add_ln179_3, i64 %add385_2973" [d5.cpp:173]   --->   Operation 61 'store' 'store_ln173' <Predicate = (tmp)> <Delay = 0.42>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln173 = br void %for.inc386" [d5.cpp:173]   --->   Operation 62 'br' 'br_ln173' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%add385_2973_load_1 = load i64 %add385_2973"   --->   Operation 63 'load' 'add385_2973_load_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add385_2973_out, i64 %add385_2973_load_1"   --->   Operation 64 'write' 'write_ln0' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 65 'ret' 'ret_ln0' <Predicate = (!tmp)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ add245_3986_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_9_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_10_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_11_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_12_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_13_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_14_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_15_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg2_r_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg2_r_1_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg2_r_2_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg2_r_3_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg2_r_4_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg2_r_5_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg2_r_6_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_8_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg2_r_7_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_7_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg2_r_8_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add385_2973_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
add385_2973             (alloca           ) [ 011]
i                       (alloca           ) [ 011]
k                       (alloca           ) [ 011]
arg2_r_8_reload_read    (read             ) [ 011]
arg1_r_7_reload_read    (read             ) [ 011]
arg2_r_7_reload_read    (read             ) [ 011]
arg1_r_8_reload_read    (read             ) [ 011]
arg2_r_6_reload_read    (read             ) [ 011]
arg2_r_5_reload_read    (read             ) [ 011]
arg2_r_4_reload_read    (read             ) [ 011]
arg2_r_3_reload_read    (read             ) [ 011]
arg2_r_2_reload_read    (read             ) [ 011]
arg2_r_1_reload_read    (read             ) [ 011]
arg2_r_reload_read      (read             ) [ 011]
arg1_r_15_reload_read   (read             ) [ 011]
arg1_r_14_reload_read   (read             ) [ 011]
arg1_r_13_reload_read   (read             ) [ 011]
arg1_r_12_reload_read   (read             ) [ 011]
arg1_r_11_reload_read   (read             ) [ 011]
arg1_r_10_reload_read   (read             ) [ 011]
arg1_r_9_reload_read    (read             ) [ 011]
add245_3986_reload_read (read             ) [ 000]
store_ln0               (store            ) [ 000]
store_ln0               (store            ) [ 000]
store_ln0               (store            ) [ 000]
br_ln0                  (br               ) [ 000]
i_1                     (load             ) [ 000]
tmp                     (bitselect        ) [ 011]
br_ln173                (br               ) [ 000]
add385_2973_load        (load             ) [ 000]
k_load                  (load             ) [ 000]
specpipeline_ln175      (specpipeline     ) [ 000]
speclooptripcount_ln35  (speclooptripcount) [ 000]
specloopname_ln173      (specloopname     ) [ 000]
trunc_ln35              (trunc            ) [ 000]
tmp_9                   (mux              ) [ 000]
zext_ln179              (zext             ) [ 000]
tmp_s                   (mux              ) [ 000]
zext_ln179_1            (zext             ) [ 000]
tmp_2                   (mux              ) [ 000]
zext_ln179_2            (zext             ) [ 000]
tmp_4                   (mux              ) [ 000]
zext_ln179_3            (zext             ) [ 000]
tmp_6                   (mux              ) [ 000]
zext_ln179_4            (zext             ) [ 000]
add_ln179               (add              ) [ 000]
tmp_8                   (mux              ) [ 000]
zext_ln179_5            (zext             ) [ 000]
mul_ln179               (mul              ) [ 000]
mul_ln179_1             (mul              ) [ 000]
mul_ln179_2             (mul              ) [ 000]
add_ln179_1             (add              ) [ 000]
add_ln179_2             (add              ) [ 000]
add_ln179_3             (add              ) [ 000]
add_ln173               (add              ) [ 000]
store_ln173             (store            ) [ 000]
store_ln173             (store            ) [ 000]
store_ln173             (store            ) [ 000]
br_ln173                (br               ) [ 000]
add385_2973_load_1      (load             ) [ 000]
write_ln0               (write            ) [ 000]
ret_ln0                 (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="add245_3986_reload">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add245_3986_reload"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="arg1_r_9_reload">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_9_reload"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="arg1_r_10_reload">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_10_reload"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="arg1_r_11_reload">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_11_reload"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="arg1_r_12_reload">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_12_reload"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="arg1_r_13_reload">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_13_reload"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="arg1_r_14_reload">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_14_reload"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="arg1_r_15_reload">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_15_reload"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="arg2_r_reload">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg2_r_reload"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="arg2_r_1_reload">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg2_r_1_reload"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="arg2_r_2_reload">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg2_r_2_reload"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="arg2_r_3_reload">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg2_r_3_reload"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="arg2_r_4_reload">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg2_r_4_reload"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="arg2_r_5_reload">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg2_r_5_reload"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="arg2_r_6_reload">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg2_r_6_reload"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="arg1_r_8_reload">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_8_reload"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="arg2_r_7_reload">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg2_r_7_reload"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="arg1_r_7_reload">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_7_reload"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="arg2_r_8_reload">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg2_r_8_reload"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="add385_2973_out">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add385_2973_out"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.16i32.i4"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.7i32.i3"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="add385_2973_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add385_2973/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="i_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="k_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="arg2_r_8_reload_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg2_r_8_reload_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="arg1_r_7_reload_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_7_reload_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="arg2_r_7_reload_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg2_r_7_reload_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="arg1_r_8_reload_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_8_reload_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="arg2_r_6_reload_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg2_r_6_reload_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="arg2_r_5_reload_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg2_r_5_reload_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="arg2_r_4_reload_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg2_r_4_reload_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="arg2_r_3_reload_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg2_r_3_reload_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="arg2_r_2_reload_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg2_r_2_reload_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="arg2_r_1_reload_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg2_r_1_reload_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="arg2_r_reload_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg2_r_reload_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="arg1_r_15_reload_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_15_reload_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="arg1_r_14_reload_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_14_reload_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="arg1_r_13_reload_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_13_reload_read/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="arg1_r_12_reload_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_12_reload_read/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="arg1_r_11_reload_read_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_11_reload_read/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="arg1_r_10_reload_read_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_10_reload_read/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="arg1_r_9_reload_read_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_9_reload_read/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="add245_3986_reload_read_read_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="64" slack="0"/>
<pin id="202" dir="0" index="1" bw="64" slack="0"/>
<pin id="203" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add245_3986_reload_read/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="write_ln0_write_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="0" slack="0"/>
<pin id="208" dir="0" index="1" bw="64" slack="0"/>
<pin id="209" dir="0" index="2" bw="64" slack="0"/>
<pin id="210" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="mul_ln179_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="0"/>
<pin id="215" dir="0" index="1" bw="32" slack="0"/>
<pin id="216" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln179/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="mul_ln179_1_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="0"/>
<pin id="219" dir="0" index="1" bw="32" slack="0"/>
<pin id="220" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln179_1/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="mul_ln179_2_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="0"/>
<pin id="223" dir="0" index="1" bw="32" slack="0"/>
<pin id="224" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln179_2/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="store_ln0_store_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="0"/>
<pin id="227" dir="0" index="1" bw="4" slack="0"/>
<pin id="228" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="store_ln0_store_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="4" slack="0"/>
<pin id="233" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="store_ln0_store_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="64" slack="0"/>
<pin id="237" dir="0" index="1" bw="64" slack="0"/>
<pin id="238" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="i_1_load_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="4" slack="1"/>
<pin id="242" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="tmp_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="0"/>
<pin id="245" dir="0" index="1" bw="4" slack="0"/>
<pin id="246" dir="0" index="2" bw="3" slack="0"/>
<pin id="247" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="add385_2973_load_load_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="64" slack="1"/>
<pin id="253" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add385_2973_load/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="k_load_load_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="4" slack="1"/>
<pin id="256" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_load/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="trunc_ln35_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="4" slack="0"/>
<pin id="259" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln35/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="tmp_9_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="0" index="2" bw="1" slack="0"/>
<pin id="265" dir="0" index="3" bw="1" slack="0"/>
<pin id="266" dir="0" index="4" bw="1" slack="0"/>
<pin id="267" dir="0" index="5" bw="1" slack="0"/>
<pin id="268" dir="0" index="6" bw="1" slack="0"/>
<pin id="269" dir="0" index="7" bw="1" slack="0"/>
<pin id="270" dir="0" index="8" bw="1" slack="0"/>
<pin id="271" dir="0" index="9" bw="1" slack="0"/>
<pin id="272" dir="0" index="10" bw="32" slack="1"/>
<pin id="273" dir="0" index="11" bw="32" slack="1"/>
<pin id="274" dir="0" index="12" bw="32" slack="1"/>
<pin id="275" dir="0" index="13" bw="32" slack="1"/>
<pin id="276" dir="0" index="14" bw="32" slack="1"/>
<pin id="277" dir="0" index="15" bw="32" slack="1"/>
<pin id="278" dir="0" index="16" bw="32" slack="1"/>
<pin id="279" dir="0" index="17" bw="4" slack="0"/>
<pin id="280" dir="1" index="18" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="zext_ln179_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="0"/>
<pin id="294" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln179/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="tmp_s_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="0"/>
<pin id="299" dir="0" index="1" bw="32" slack="1"/>
<pin id="300" dir="0" index="2" bw="32" slack="1"/>
<pin id="301" dir="0" index="3" bw="32" slack="1"/>
<pin id="302" dir="0" index="4" bw="32" slack="1"/>
<pin id="303" dir="0" index="5" bw="32" slack="1"/>
<pin id="304" dir="0" index="6" bw="32" slack="1"/>
<pin id="305" dir="0" index="7" bw="32" slack="1"/>
<pin id="306" dir="0" index="8" bw="3" slack="0"/>
<pin id="307" dir="1" index="9" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="zext_ln179_1_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="0"/>
<pin id="312" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln179_1/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="tmp_2_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="0"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="0" index="2" bw="1" slack="0"/>
<pin id="319" dir="0" index="3" bw="1" slack="0"/>
<pin id="320" dir="0" index="4" bw="1" slack="0"/>
<pin id="321" dir="0" index="5" bw="1" slack="0"/>
<pin id="322" dir="0" index="6" bw="1" slack="0"/>
<pin id="323" dir="0" index="7" bw="1" slack="0"/>
<pin id="324" dir="0" index="8" bw="1" slack="0"/>
<pin id="325" dir="0" index="9" bw="1" slack="0"/>
<pin id="326" dir="0" index="10" bw="32" slack="1"/>
<pin id="327" dir="0" index="11" bw="32" slack="1"/>
<pin id="328" dir="0" index="12" bw="32" slack="1"/>
<pin id="329" dir="0" index="13" bw="32" slack="1"/>
<pin id="330" dir="0" index="14" bw="32" slack="1"/>
<pin id="331" dir="0" index="15" bw="32" slack="1"/>
<pin id="332" dir="0" index="16" bw="32" slack="1"/>
<pin id="333" dir="0" index="17" bw="4" slack="0"/>
<pin id="334" dir="1" index="18" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="zext_ln179_2_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="0"/>
<pin id="348" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln179_2/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="tmp_4_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="0"/>
<pin id="353" dir="0" index="1" bw="32" slack="1"/>
<pin id="354" dir="0" index="2" bw="32" slack="1"/>
<pin id="355" dir="0" index="3" bw="32" slack="1"/>
<pin id="356" dir="0" index="4" bw="32" slack="1"/>
<pin id="357" dir="0" index="5" bw="32" slack="1"/>
<pin id="358" dir="0" index="6" bw="32" slack="1"/>
<pin id="359" dir="0" index="7" bw="32" slack="1"/>
<pin id="360" dir="0" index="8" bw="3" slack="0"/>
<pin id="361" dir="1" index="9" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="zext_ln179_3_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="0"/>
<pin id="366" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln179_3/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="tmp_6_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="0"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="0" index="2" bw="1" slack="0"/>
<pin id="373" dir="0" index="3" bw="1" slack="0"/>
<pin id="374" dir="0" index="4" bw="1" slack="0"/>
<pin id="375" dir="0" index="5" bw="1" slack="0"/>
<pin id="376" dir="0" index="6" bw="1" slack="0"/>
<pin id="377" dir="0" index="7" bw="1" slack="0"/>
<pin id="378" dir="0" index="8" bw="1" slack="0"/>
<pin id="379" dir="0" index="9" bw="1" slack="0"/>
<pin id="380" dir="0" index="10" bw="32" slack="1"/>
<pin id="381" dir="0" index="11" bw="32" slack="1"/>
<pin id="382" dir="0" index="12" bw="32" slack="1"/>
<pin id="383" dir="0" index="13" bw="32" slack="1"/>
<pin id="384" dir="0" index="14" bw="32" slack="1"/>
<pin id="385" dir="0" index="15" bw="32" slack="1"/>
<pin id="386" dir="0" index="16" bw="32" slack="1"/>
<pin id="387" dir="0" index="17" bw="4" slack="0"/>
<pin id="388" dir="1" index="18" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="400" class="1004" name="zext_ln179_4_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="0"/>
<pin id="402" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln179_4/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="add_ln179_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="4" slack="0"/>
<pin id="407" dir="0" index="1" bw="3" slack="0"/>
<pin id="408" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln179/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="tmp_8_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="0"/>
<pin id="413" dir="0" index="1" bw="32" slack="1"/>
<pin id="414" dir="0" index="2" bw="32" slack="1"/>
<pin id="415" dir="0" index="3" bw="32" slack="1"/>
<pin id="416" dir="0" index="4" bw="32" slack="1"/>
<pin id="417" dir="0" index="5" bw="32" slack="1"/>
<pin id="418" dir="0" index="6" bw="32" slack="1"/>
<pin id="419" dir="0" index="7" bw="32" slack="1"/>
<pin id="420" dir="0" index="8" bw="3" slack="0"/>
<pin id="421" dir="1" index="9" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="424" class="1004" name="zext_ln179_5_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="0"/>
<pin id="426" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln179_5/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="add_ln179_1_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="64" slack="0"/>
<pin id="431" dir="0" index="1" bw="64" slack="0"/>
<pin id="432" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln179_1/2 "/>
</bind>
</comp>

<comp id="435" class="1004" name="add_ln179_2_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="64" slack="0"/>
<pin id="437" dir="0" index="1" bw="64" slack="0"/>
<pin id="438" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln179_2/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="add_ln179_3_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="64" slack="0"/>
<pin id="443" dir="0" index="1" bw="64" slack="0"/>
<pin id="444" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln179_3/2 "/>
</bind>
</comp>

<comp id="447" class="1004" name="add_ln173_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="4" slack="0"/>
<pin id="449" dir="0" index="1" bw="3" slack="0"/>
<pin id="450" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln173/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="store_ln173_store_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="4" slack="0"/>
<pin id="455" dir="0" index="1" bw="4" slack="1"/>
<pin id="456" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln173/2 "/>
</bind>
</comp>

<comp id="458" class="1004" name="store_ln173_store_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="4" slack="0"/>
<pin id="460" dir="0" index="1" bw="4" slack="1"/>
<pin id="461" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln173/2 "/>
</bind>
</comp>

<comp id="463" class="1004" name="store_ln173_store_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="64" slack="0"/>
<pin id="465" dir="0" index="1" bw="64" slack="1"/>
<pin id="466" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln173/2 "/>
</bind>
</comp>

<comp id="468" class="1004" name="add385_2973_load_1_load_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="64" slack="1"/>
<pin id="470" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add385_2973_load_1/2 "/>
</bind>
</comp>

<comp id="472" class="1005" name="add385_2973_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="64" slack="0"/>
<pin id="474" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add385_2973 "/>
</bind>
</comp>

<comp id="480" class="1005" name="i_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="4" slack="0"/>
<pin id="482" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="487" class="1005" name="k_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="4" slack="0"/>
<pin id="489" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="494" class="1005" name="arg2_r_8_reload_read_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="1"/>
<pin id="496" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg2_r_8_reload_read "/>
</bind>
</comp>

<comp id="499" class="1005" name="arg1_r_7_reload_read_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="32" slack="1"/>
<pin id="501" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_7_reload_read "/>
</bind>
</comp>

<comp id="504" class="1005" name="arg2_r_7_reload_read_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="32" slack="1"/>
<pin id="506" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg2_r_7_reload_read "/>
</bind>
</comp>

<comp id="510" class="1005" name="arg1_r_8_reload_read_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="32" slack="1"/>
<pin id="512" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_8_reload_read "/>
</bind>
</comp>

<comp id="516" class="1005" name="arg2_r_6_reload_read_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="1"/>
<pin id="518" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg2_r_6_reload_read "/>
</bind>
</comp>

<comp id="523" class="1005" name="arg2_r_5_reload_read_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="32" slack="1"/>
<pin id="525" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg2_r_5_reload_read "/>
</bind>
</comp>

<comp id="530" class="1005" name="arg2_r_4_reload_read_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="32" slack="1"/>
<pin id="532" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg2_r_4_reload_read "/>
</bind>
</comp>

<comp id="537" class="1005" name="arg2_r_3_reload_read_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="32" slack="1"/>
<pin id="539" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg2_r_3_reload_read "/>
</bind>
</comp>

<comp id="544" class="1005" name="arg2_r_2_reload_read_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="32" slack="1"/>
<pin id="546" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg2_r_2_reload_read "/>
</bind>
</comp>

<comp id="551" class="1005" name="arg2_r_1_reload_read_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="32" slack="1"/>
<pin id="553" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg2_r_1_reload_read "/>
</bind>
</comp>

<comp id="557" class="1005" name="arg2_r_reload_read_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="32" slack="1"/>
<pin id="559" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg2_r_reload_read "/>
</bind>
</comp>

<comp id="562" class="1005" name="arg1_r_15_reload_read_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="32" slack="1"/>
<pin id="564" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_15_reload_read "/>
</bind>
</comp>

<comp id="567" class="1005" name="arg1_r_14_reload_read_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="32" slack="1"/>
<pin id="569" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_14_reload_read "/>
</bind>
</comp>

<comp id="573" class="1005" name="arg1_r_13_reload_read_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="32" slack="1"/>
<pin id="575" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_13_reload_read "/>
</bind>
</comp>

<comp id="580" class="1005" name="arg1_r_12_reload_read_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="32" slack="1"/>
<pin id="582" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_12_reload_read "/>
</bind>
</comp>

<comp id="587" class="1005" name="arg1_r_11_reload_read_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="32" slack="1"/>
<pin id="589" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_11_reload_read "/>
</bind>
</comp>

<comp id="594" class="1005" name="arg1_r_10_reload_read_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="32" slack="1"/>
<pin id="596" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_10_reload_read "/>
</bind>
</comp>

<comp id="601" class="1005" name="arg1_r_9_reload_read_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="32" slack="1"/>
<pin id="603" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_9_reload_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="40" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="40" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="40" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="42" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="36" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="42" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="34" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="42" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="32" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="42" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="30" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="42" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="28" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="42" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="26" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="42" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="24" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="42" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="22" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="42" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="20" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="42" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="18" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="42" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="16" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="42" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="14" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="42" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="12" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="42" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="10" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="42" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="8" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="42" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="6" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="42" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="4" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="42" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="2" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="44" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="0" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="211"><net_src comp="78" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="38" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="229"><net_src comp="46" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="234"><net_src comp="48" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="239"><net_src comp="200" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="248"><net_src comp="50" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="240" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="250"><net_src comp="52" pin="0"/><net_sink comp="243" pin=2"/></net>

<net id="260"><net_src comp="254" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="281"><net_src comp="68" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="282"><net_src comp="70" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="283"><net_src comp="70" pin="0"/><net_sink comp="261" pin=2"/></net>

<net id="284"><net_src comp="70" pin="0"/><net_sink comp="261" pin=3"/></net>

<net id="285"><net_src comp="70" pin="0"/><net_sink comp="261" pin=4"/></net>

<net id="286"><net_src comp="70" pin="0"/><net_sink comp="261" pin=5"/></net>

<net id="287"><net_src comp="70" pin="0"/><net_sink comp="261" pin=6"/></net>

<net id="288"><net_src comp="70" pin="0"/><net_sink comp="261" pin=7"/></net>

<net id="289"><net_src comp="70" pin="0"/><net_sink comp="261" pin=8"/></net>

<net id="290"><net_src comp="70" pin="0"/><net_sink comp="261" pin=9"/></net>

<net id="291"><net_src comp="240" pin="1"/><net_sink comp="261" pin=17"/></net>

<net id="295"><net_src comp="261" pin="18"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="308"><net_src comp="72" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="309"><net_src comp="257" pin="1"/><net_sink comp="297" pin=8"/></net>

<net id="313"><net_src comp="297" pin="9"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="335"><net_src comp="68" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="336"><net_src comp="70" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="337"><net_src comp="70" pin="0"/><net_sink comp="315" pin=2"/></net>

<net id="338"><net_src comp="70" pin="0"/><net_sink comp="315" pin=3"/></net>

<net id="339"><net_src comp="70" pin="0"/><net_sink comp="315" pin=4"/></net>

<net id="340"><net_src comp="70" pin="0"/><net_sink comp="315" pin=5"/></net>

<net id="341"><net_src comp="70" pin="0"/><net_sink comp="315" pin=6"/></net>

<net id="342"><net_src comp="70" pin="0"/><net_sink comp="315" pin=7"/></net>

<net id="343"><net_src comp="70" pin="0"/><net_sink comp="315" pin=8"/></net>

<net id="344"><net_src comp="70" pin="0"/><net_sink comp="315" pin=9"/></net>

<net id="345"><net_src comp="240" pin="1"/><net_sink comp="315" pin=17"/></net>

<net id="349"><net_src comp="315" pin="18"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="362"><net_src comp="72" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="363"><net_src comp="257" pin="1"/><net_sink comp="351" pin=8"/></net>

<net id="367"><net_src comp="351" pin="9"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="389"><net_src comp="68" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="390"><net_src comp="70" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="391"><net_src comp="70" pin="0"/><net_sink comp="369" pin=2"/></net>

<net id="392"><net_src comp="70" pin="0"/><net_sink comp="369" pin=3"/></net>

<net id="393"><net_src comp="70" pin="0"/><net_sink comp="369" pin=4"/></net>

<net id="394"><net_src comp="70" pin="0"/><net_sink comp="369" pin=5"/></net>

<net id="395"><net_src comp="70" pin="0"/><net_sink comp="369" pin=6"/></net>

<net id="396"><net_src comp="70" pin="0"/><net_sink comp="369" pin=7"/></net>

<net id="397"><net_src comp="70" pin="0"/><net_sink comp="369" pin=8"/></net>

<net id="398"><net_src comp="70" pin="0"/><net_sink comp="369" pin=9"/></net>

<net id="399"><net_src comp="240" pin="1"/><net_sink comp="369" pin=17"/></net>

<net id="403"><net_src comp="369" pin="18"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="409"><net_src comp="254" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="74" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="422"><net_src comp="72" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="423"><net_src comp="257" pin="1"/><net_sink comp="411" pin=8"/></net>

<net id="427"><net_src comp="411" pin="9"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="433"><net_src comp="221" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="213" pin="2"/><net_sink comp="429" pin=1"/></net>

<net id="439"><net_src comp="429" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="217" pin="2"/><net_sink comp="435" pin=1"/></net>

<net id="445"><net_src comp="251" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="435" pin="2"/><net_sink comp="441" pin=1"/></net>

<net id="451"><net_src comp="240" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="76" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="457"><net_src comp="405" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="462"><net_src comp="447" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="467"><net_src comp="441" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="471"><net_src comp="468" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="475"><net_src comp="80" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="477"><net_src comp="472" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="478"><net_src comp="472" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="479"><net_src comp="472" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="483"><net_src comp="84" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="485"><net_src comp="480" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="486"><net_src comp="480" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="490"><net_src comp="88" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="492"><net_src comp="487" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="493"><net_src comp="487" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="497"><net_src comp="92" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="411" pin=7"/></net>

<net id="502"><net_src comp="98" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="369" pin=10"/></net>

<net id="507"><net_src comp="104" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="351" pin=7"/></net>

<net id="509"><net_src comp="504" pin="1"/><net_sink comp="411" pin=6"/></net>

<net id="513"><net_src comp="110" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="315" pin=10"/></net>

<net id="515"><net_src comp="510" pin="1"/><net_sink comp="369" pin=11"/></net>

<net id="519"><net_src comp="116" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="297" pin=7"/></net>

<net id="521"><net_src comp="516" pin="1"/><net_sink comp="351" pin=6"/></net>

<net id="522"><net_src comp="516" pin="1"/><net_sink comp="411" pin=5"/></net>

<net id="526"><net_src comp="122" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="297" pin=6"/></net>

<net id="528"><net_src comp="523" pin="1"/><net_sink comp="351" pin=5"/></net>

<net id="529"><net_src comp="523" pin="1"/><net_sink comp="411" pin=4"/></net>

<net id="533"><net_src comp="128" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="297" pin=5"/></net>

<net id="535"><net_src comp="530" pin="1"/><net_sink comp="351" pin=4"/></net>

<net id="536"><net_src comp="530" pin="1"/><net_sink comp="411" pin=3"/></net>

<net id="540"><net_src comp="134" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="297" pin=4"/></net>

<net id="542"><net_src comp="537" pin="1"/><net_sink comp="351" pin=3"/></net>

<net id="543"><net_src comp="537" pin="1"/><net_sink comp="411" pin=2"/></net>

<net id="547"><net_src comp="140" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="297" pin=3"/></net>

<net id="549"><net_src comp="544" pin="1"/><net_sink comp="351" pin=2"/></net>

<net id="550"><net_src comp="544" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="554"><net_src comp="146" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="556"><net_src comp="551" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="560"><net_src comp="152" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="565"><net_src comp="158" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="261" pin=16"/></net>

<net id="570"><net_src comp="164" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="261" pin=15"/></net>

<net id="572"><net_src comp="567" pin="1"/><net_sink comp="315" pin=16"/></net>

<net id="576"><net_src comp="170" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="261" pin=14"/></net>

<net id="578"><net_src comp="573" pin="1"/><net_sink comp="315" pin=15"/></net>

<net id="579"><net_src comp="573" pin="1"/><net_sink comp="369" pin=16"/></net>

<net id="583"><net_src comp="176" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="261" pin=13"/></net>

<net id="585"><net_src comp="580" pin="1"/><net_sink comp="315" pin=14"/></net>

<net id="586"><net_src comp="580" pin="1"/><net_sink comp="369" pin=15"/></net>

<net id="590"><net_src comp="182" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="261" pin=12"/></net>

<net id="592"><net_src comp="587" pin="1"/><net_sink comp="315" pin=13"/></net>

<net id="593"><net_src comp="587" pin="1"/><net_sink comp="369" pin=14"/></net>

<net id="597"><net_src comp="188" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="261" pin=11"/></net>

<net id="599"><net_src comp="594" pin="1"/><net_sink comp="315" pin=12"/></net>

<net id="600"><net_src comp="594" pin="1"/><net_sink comp="369" pin=13"/></net>

<net id="604"><net_src comp="194" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="261" pin=10"/></net>

<net id="606"><net_src comp="601" pin="1"/><net_sink comp="315" pin=11"/></net>

<net id="607"><net_src comp="601" pin="1"/><net_sink comp="369" pin=12"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: add385_2973_out | {2 }
 - Input state : 
	Port: test_Pipeline_VITIS_LOOP_173_27 : add245_3986_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_173_27 : arg1_r_9_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_173_27 : arg1_r_10_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_173_27 : arg1_r_11_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_173_27 : arg1_r_12_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_173_27 : arg1_r_13_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_173_27 : arg1_r_14_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_173_27 : arg1_r_15_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_173_27 : arg2_r_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_173_27 : arg2_r_1_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_173_27 : arg2_r_2_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_173_27 : arg2_r_3_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_173_27 : arg2_r_4_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_173_27 : arg2_r_5_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_173_27 : arg2_r_6_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_173_27 : arg1_r_8_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_173_27 : arg2_r_7_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_173_27 : arg1_r_7_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_173_27 : arg2_r_8_reload | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		tmp : 1
		br_ln173 : 2
		trunc_ln35 : 1
		tmp_9 : 1
		zext_ln179 : 2
		tmp_s : 2
		zext_ln179_1 : 3
		tmp_2 : 1
		zext_ln179_2 : 2
		tmp_4 : 2
		zext_ln179_3 : 3
		tmp_6 : 1
		zext_ln179_4 : 2
		add_ln179 : 1
		tmp_8 : 2
		zext_ln179_5 : 3
		mul_ln179 : 4
		mul_ln179_1 : 4
		mul_ln179_2 : 4
		add_ln179_1 : 5
		add_ln179_2 : 6
		add_ln179_3 : 7
		add_ln173 : 1
		store_ln173 : 2
		store_ln173 : 2
		store_ln173 : 8
		write_ln0 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|---------|
| Operation|           Functional Unit           |   DSP   |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|---------|
|          |             tmp_9_fu_261            |    0    |    0    |    65   |
|          |             tmp_s_fu_297            |    0    |    0    |    37   |
|    mux   |             tmp_2_fu_315            |    0    |    0    |    65   |
|          |             tmp_4_fu_351            |    0    |    0    |    37   |
|          |             tmp_6_fu_369            |    0    |    0    |    65   |
|          |             tmp_8_fu_411            |    0    |    0    |    37   |
|----------|-------------------------------------|---------|---------|---------|
|          |           add_ln179_fu_405          |    0    |    0    |    12   |
|          |          add_ln179_1_fu_429         |    0    |    0    |    71   |
|    add   |          add_ln179_2_fu_435         |    0    |    0    |    64   |
|          |          add_ln179_3_fu_441         |    0    |    0    |    64   |
|          |           add_ln173_fu_447          |    0    |    0    |    12   |
|----------|-------------------------------------|---------|---------|---------|
|          |           mul_ln179_fu_213          |    4    |    0    |    20   |
|    mul   |          mul_ln179_1_fu_217         |    4    |    0    |    20   |
|          |          mul_ln179_2_fu_221         |    4    |    0    |    20   |
|----------|-------------------------------------|---------|---------|---------|
|          |   arg2_r_8_reload_read_read_fu_92   |    0    |    0    |    0    |
|          |   arg1_r_7_reload_read_read_fu_98   |    0    |    0    |    0    |
|          |   arg2_r_7_reload_read_read_fu_104  |    0    |    0    |    0    |
|          |   arg1_r_8_reload_read_read_fu_110  |    0    |    0    |    0    |
|          |   arg2_r_6_reload_read_read_fu_116  |    0    |    0    |    0    |
|          |   arg2_r_5_reload_read_read_fu_122  |    0    |    0    |    0    |
|          |   arg2_r_4_reload_read_read_fu_128  |    0    |    0    |    0    |
|          |   arg2_r_3_reload_read_read_fu_134  |    0    |    0    |    0    |
|          |   arg2_r_2_reload_read_read_fu_140  |    0    |    0    |    0    |
|   read   |   arg2_r_1_reload_read_read_fu_146  |    0    |    0    |    0    |
|          |    arg2_r_reload_read_read_fu_152   |    0    |    0    |    0    |
|          |  arg1_r_15_reload_read_read_fu_158  |    0    |    0    |    0    |
|          |  arg1_r_14_reload_read_read_fu_164  |    0    |    0    |    0    |
|          |  arg1_r_13_reload_read_read_fu_170  |    0    |    0    |    0    |
|          |  arg1_r_12_reload_read_read_fu_176  |    0    |    0    |    0    |
|          |  arg1_r_11_reload_read_read_fu_182  |    0    |    0    |    0    |
|          |  arg1_r_10_reload_read_read_fu_188  |    0    |    0    |    0    |
|          |   arg1_r_9_reload_read_read_fu_194  |    0    |    0    |    0    |
|          | add245_3986_reload_read_read_fu_200 |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|   write  |        write_ln0_write_fu_206       |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
| bitselect|              tmp_fu_243             |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|   trunc  |          trunc_ln35_fu_257          |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|          |          zext_ln179_fu_292          |    0    |    0    |    0    |
|          |         zext_ln179_1_fu_310         |    0    |    0    |    0    |
|   zext   |         zext_ln179_2_fu_346         |    0    |    0    |    0    |
|          |         zext_ln179_3_fu_364         |    0    |    0    |    0    |
|          |         zext_ln179_4_fu_400         |    0    |    0    |    0    |
|          |         zext_ln179_5_fu_424         |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|   Total  |                                     |    12   |    0    |   589   |
|----------|-------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|     add385_2973_reg_472     |   64   |
|arg1_r_10_reload_read_reg_594|   32   |
|arg1_r_11_reload_read_reg_587|   32   |
|arg1_r_12_reload_read_reg_580|   32   |
|arg1_r_13_reload_read_reg_573|   32   |
|arg1_r_14_reload_read_reg_567|   32   |
|arg1_r_15_reload_read_reg_562|   32   |
| arg1_r_7_reload_read_reg_499|   32   |
| arg1_r_8_reload_read_reg_510|   32   |
| arg1_r_9_reload_read_reg_601|   32   |
| arg2_r_1_reload_read_reg_551|   32   |
| arg2_r_2_reload_read_reg_544|   32   |
| arg2_r_3_reload_read_reg_537|   32   |
| arg2_r_4_reload_read_reg_530|   32   |
| arg2_r_5_reload_read_reg_523|   32   |
| arg2_r_6_reload_read_reg_516|   32   |
| arg2_r_7_reload_read_reg_504|   32   |
| arg2_r_8_reload_read_reg_494|   32   |
|  arg2_r_reload_read_reg_557 |   32   |
|          i_reg_480          |    4   |
|          k_reg_487          |    4   |
+-----------------------------+--------+
|            Total            |   648  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   12   |    0   |   589  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   648  |    -   |
+-----------+--------+--------+--------+
|   Total   |   12   |   648  |   589  |
+-----------+--------+--------+--------+
