Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Sun Aug  4 03:49:13 2019
| Host         : travis-job-bf6a8491-a7c2-46d9-9d56-cef06b54e2db running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
---------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: soc_videosoc_info_dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There is 1 register/latch pin which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 31 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 69 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.080        0.000                      0                26029        0.035        0.000                      0                26023       -0.822       -7.242                      21                  9161  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                     ------------         ----------      --------------
clk100                                    {0.000 5.000}        10.000          100.000         
  soc_driver_s7hdmioutclocking_mmcm_clk0  {0.000 3.333}        6.667           150.000         
  soc_driver_s7hdmioutclocking_mmcm_clk1  {0.000 0.667}        1.333           749.999         
  soc_driver_s7hdmioutclocking_mmcm_fb    {0.000 10.000}       20.000          50.000          
  soc_videosoc_pll_clk200                 {0.000 2.500}        5.000           200.000         
  soc_videosoc_pll_fb                     {0.000 5.000}        10.000          100.000         
  soc_videosoc_pll_sys                    {0.000 5.000}        10.000          100.000         
  soc_videosoc_pll_sys4x                  {0.000 1.250}        2.500           400.000         
  soc_videosoc_pll_sys4x_dqs              {0.625 1.875}        2.500           400.000         
eth_clocks_rx                             {0.000 4.000}        8.000           125.000         
eth_rx_clk                                {0.000 4.000}        8.000           125.000         
  soc_ethphy_pll_clk_tx                   {0.000 4.000}        8.000           125.000         
  soc_ethphy_pll_clk_tx90                 {2.000 6.000}        8.000           125.000         
  soc_ethphy_pll_fb                       {0.000 4.000}        8.000           125.000         
eth_tx_clk                                {0.000 4.000}        8.000           125.000         
hdmi_in0_pix5x_clk                        {0.000 0.673}        1.346           742.942         
hdmi_in0_pix_clk                          {0.000 3.367}        6.734           148.500         
hdmi_out0_pix5x_clk                       {0.000 0.673}        1.346           742.942         
hdmi_out0_pix_clk                         {0.000 3.367}        6.734           148.500         
pix1p25x_clk                              {0.000 2.693}        5.387           185.632         
sys_clk                                   {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                                      3.000        0.000                       0                     3  
  soc_driver_s7hdmioutclocking_mmcm_clk0                                                                                                                                                    4.511        0.000                       0                     2  
  soc_driver_s7hdmioutclocking_mmcm_clk1                                                                                                                                                   -0.822       -0.822                       1                     2  
  soc_driver_s7hdmioutclocking_mmcm_fb                                                                                                                                                     18.751        0.000                       0                     2  
  soc_videosoc_pll_clk200                       2.687        0.000                      0                   13        0.255        0.000                      0                   13        0.264        0.000                       0                    12  
  soc_videosoc_pll_fb                                                                                                                                                                       8.751        0.000                       0                     2  
  soc_videosoc_pll_sys                                                                                                                                                                      7.845        0.000                       0                     2  
  soc_videosoc_pll_sys4x                                                                                                                                                                    0.345        0.000                       0                    77  
  soc_videosoc_pll_sys4x_dqs                                                                                                                                                                0.345        0.000                       0                     4  
eth_clocks_rx                                                                                                                                                                               5.845        0.000                       0                     1  
eth_rx_clk                                      1.493        0.000                      0                  428        0.104        0.000                      0                  428        2.000        0.000                       0                   152  
  soc_ethphy_pll_clk_tx                                                                                                                                                                     5.845        0.000                       0                     2  
  soc_ethphy_pll_clk_tx90                                                                                                                                                                   5.845        0.000                       0                     3  
  soc_ethphy_pll_fb                                                                                                                                                                         6.751        0.000                       0                     2  
eth_tx_clk                                      0.460        0.000                      0                  226        0.122        0.000                      0                  226        3.500        0.000                       0                   102  
hdmi_in0_pix5x_clk                                                                                                                                                                         -0.321       -3.852                      12                    12  
hdmi_in0_pix_clk                                1.022        0.000                      0                 2746        0.048        0.000                      0                 2746        2.117        0.000                       0                  1107  
hdmi_out0_pix5x_clk                                                                                                                                                                        -0.321       -2.568                       8                     8  
hdmi_out0_pix_clk                               0.151        0.000                      0                 1584        0.035        0.000                      0                 1584        2.117        0.000                       0                   836  
pix1p25x_clk                                    0.674        0.000                      0                  907        0.122        0.000                      0                  907        2.193        0.000                       0                   471  
sys_clk                                         0.080        0.000                      0                20119        0.049        0.000                      0                20119        2.500        0.000                       0                  6359  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock               To Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------               --------                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
                         soc_videosoc_pll_clk200        3.724        0.000                      0                    1                                                                        
                         eth_rx_clk                     2.458        0.000                      0                    1                                                                        
                         eth_tx_clk                     2.386        0.000                      0                    1                                                                        
                         hdmi_in0_pix_clk               2.367        0.000                      0                    1                                                                        
                         pix1p25x_clk                   2.370        0.000                      0                    1                                                                        
                         sys_clk                        2.445        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y12   BUFG_4/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKIN1
Min Period        n/a     PLLE2_ADV/CLKIN1   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2   PLLE2_BASE/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1   n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1   n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1   n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1   n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  soc_driver_s7hdmioutclocking_mmcm_clk0
  To Clock:  soc_driver_s7hdmioutclocking_mmcm_clk0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_driver_s7hdmioutclocking_mmcm_clk0
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { MMCME2_ADV_1/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         6.667       4.511      BUFGCTRL_X0Y1    BUFG_11/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.667       5.418      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.667       206.693    MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  soc_driver_s7hdmioutclocking_mmcm_clk1
  To Clock:  soc_driver_s7hdmioutclocking_mmcm_clk1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            1  Failing Endpoint ,  Worst Slack       -0.822ns,  Total Violation       -0.822ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_driver_s7hdmioutclocking_mmcm_clk1
Waveform(ns):       { 0.000 0.667 }
Period(ns):         1.333
Sources:            { MMCME2_ADV_1/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         1.333       -0.822     BUFGCTRL_X0Y6    BUFG_12/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         1.333       0.084      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       1.333       212.027    MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  soc_driver_s7hdmioutclocking_mmcm_fb
  To Clock:  soc_driver_s7hdmioutclocking_mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_driver_s7hdmioutclocking_mmcm_fb
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { MMCME2_ADV_1/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  soc_videosoc_pll_clk200
  To Clock:  soc_videosoc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        2.687ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.255ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.687ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_videosoc_pll_clk200 rise@5.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.168ns  (logic 0.773ns (35.653%)  route 1.395ns (64.347%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.179ns = ( 11.179 - 5.000 ) 
    Source Clock Delay      (SCD):    6.534ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.819     6.534    clk200_clk
    SLICE_X162Y158       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y158       FDPE (Prop_fdpe_C_Q)         0.478     7.012 r  FDPE_3/Q
                         net (fo=5, routed)           0.991     8.003    clk200_rst
    SLICE_X161Y158       LUT6 (Prop_lut6_I5_O)        0.295     8.298 r  soc_videosoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.404     8.702    soc_videosoc_ic_reset_i_1_n_0
    SLICE_X160Y158       FDRE                                         r  soc_videosoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.702    11.179    clk200_clk
    SLICE_X160Y158       FDRE                                         r  soc_videosoc_ic_reset_reg/C
                         clock pessimism              0.329    11.509    
                         clock uncertainty           -0.053    11.456    
    SLICE_X160Y158       FDRE (Setup_fdre_C_D)       -0.067    11.389    soc_videosoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         11.389    
                         arrival time                          -8.702    
  -------------------------------------------------------------------
                         slack                                  2.687    

Slack (MET) :             2.744ns  (required time - arrival time)
  Source:                 soc_videosoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_videosoc_pll_clk200 rise@5.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.718ns (35.936%)  route 1.280ns (64.064%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.179ns = ( 11.179 - 5.000 ) 
    Source Clock Delay      (SCD):    6.534ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.819     6.534    clk200_clk
    SLICE_X161Y158       FDSE                                         r  soc_videosoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y158       FDSE (Prop_fdse_C_Q)         0.419     6.953 r  soc_videosoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.901     7.854    soc_videosoc_reset_counter[1]
    SLICE_X161Y158       LUT4 (Prop_lut4_I0_O)        0.299     8.153 r  soc_videosoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.532    soc_videosoc_reset_counter[3]_i_1_n_0
    SLICE_X161Y158       FDSE                                         r  soc_videosoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.702    11.179    clk200_clk
    SLICE_X161Y158       FDSE                                         r  soc_videosoc_reset_counter_reg[0]/C
                         clock pessimism              0.354    11.534    
                         clock uncertainty           -0.053    11.481    
    SLICE_X161Y158       FDSE (Setup_fdse_C_CE)      -0.205    11.276    soc_videosoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.276    
                         arrival time                          -8.532    
  -------------------------------------------------------------------
                         slack                                  2.744    

Slack (MET) :             2.744ns  (required time - arrival time)
  Source:                 soc_videosoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_videosoc_pll_clk200 rise@5.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.718ns (35.936%)  route 1.280ns (64.064%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.179ns = ( 11.179 - 5.000 ) 
    Source Clock Delay      (SCD):    6.534ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.819     6.534    clk200_clk
    SLICE_X161Y158       FDSE                                         r  soc_videosoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y158       FDSE (Prop_fdse_C_Q)         0.419     6.953 r  soc_videosoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.901     7.854    soc_videosoc_reset_counter[1]
    SLICE_X161Y158       LUT4 (Prop_lut4_I0_O)        0.299     8.153 r  soc_videosoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.532    soc_videosoc_reset_counter[3]_i_1_n_0
    SLICE_X161Y158       FDSE                                         r  soc_videosoc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.702    11.179    clk200_clk
    SLICE_X161Y158       FDSE                                         r  soc_videosoc_reset_counter_reg[1]/C
                         clock pessimism              0.354    11.534    
                         clock uncertainty           -0.053    11.481    
    SLICE_X161Y158       FDSE (Setup_fdse_C_CE)      -0.205    11.276    soc_videosoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.276    
                         arrival time                          -8.532    
  -------------------------------------------------------------------
                         slack                                  2.744    

Slack (MET) :             2.744ns  (required time - arrival time)
  Source:                 soc_videosoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_videosoc_pll_clk200 rise@5.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.718ns (35.936%)  route 1.280ns (64.064%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.179ns = ( 11.179 - 5.000 ) 
    Source Clock Delay      (SCD):    6.534ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.819     6.534    clk200_clk
    SLICE_X161Y158       FDSE                                         r  soc_videosoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y158       FDSE (Prop_fdse_C_Q)         0.419     6.953 r  soc_videosoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.901     7.854    soc_videosoc_reset_counter[1]
    SLICE_X161Y158       LUT4 (Prop_lut4_I0_O)        0.299     8.153 r  soc_videosoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.532    soc_videosoc_reset_counter[3]_i_1_n_0
    SLICE_X161Y158       FDSE                                         r  soc_videosoc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.702    11.179    clk200_clk
    SLICE_X161Y158       FDSE                                         r  soc_videosoc_reset_counter_reg[2]/C
                         clock pessimism              0.354    11.534    
                         clock uncertainty           -0.053    11.481    
    SLICE_X161Y158       FDSE (Setup_fdse_C_CE)      -0.205    11.276    soc_videosoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.276    
                         arrival time                          -8.532    
  -------------------------------------------------------------------
                         slack                                  2.744    

Slack (MET) :             2.744ns  (required time - arrival time)
  Source:                 soc_videosoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_videosoc_pll_clk200 rise@5.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.718ns (35.936%)  route 1.280ns (64.064%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.179ns = ( 11.179 - 5.000 ) 
    Source Clock Delay      (SCD):    6.534ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.819     6.534    clk200_clk
    SLICE_X161Y158       FDSE                                         r  soc_videosoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y158       FDSE (Prop_fdse_C_Q)         0.419     6.953 r  soc_videosoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.901     7.854    soc_videosoc_reset_counter[1]
    SLICE_X161Y158       LUT4 (Prop_lut4_I0_O)        0.299     8.153 r  soc_videosoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.532    soc_videosoc_reset_counter[3]_i_1_n_0
    SLICE_X161Y158       FDSE                                         r  soc_videosoc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.702    11.179    clk200_clk
    SLICE_X161Y158       FDSE                                         r  soc_videosoc_reset_counter_reg[3]/C
                         clock pessimism              0.354    11.534    
                         clock uncertainty           -0.053    11.481    
    SLICE_X161Y158       FDSE (Setup_fdse_C_CE)      -0.205    11.276    soc_videosoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.276    
                         arrival time                          -8.532    
  -------------------------------------------------------------------
                         slack                                  2.744    

Slack (MET) :             3.309ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_videosoc_pll_clk200 rise@5.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.478ns (47.170%)  route 0.535ns (52.830%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.179ns = ( 11.179 - 5.000 ) 
    Source Clock Delay      (SCD):    6.534ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.819     6.534    clk200_clk
    SLICE_X162Y158       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y158       FDPE (Prop_fdpe_C_Q)         0.478     7.012 r  FDPE_3/Q
                         net (fo=5, routed)           0.535     7.547    clk200_rst
    SLICE_X161Y158       FDSE                                         r  soc_videosoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.702    11.179    clk200_clk
    SLICE_X161Y158       FDSE                                         r  soc_videosoc_reset_counter_reg[0]/C
                         clock pessimism              0.329    11.509    
                         clock uncertainty           -0.053    11.456    
    SLICE_X161Y158       FDSE (Setup_fdse_C_S)       -0.600    10.856    soc_videosoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.856    
                         arrival time                          -7.547    
  -------------------------------------------------------------------
                         slack                                  3.309    

Slack (MET) :             3.309ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_videosoc_pll_clk200 rise@5.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.478ns (47.170%)  route 0.535ns (52.830%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.179ns = ( 11.179 - 5.000 ) 
    Source Clock Delay      (SCD):    6.534ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.819     6.534    clk200_clk
    SLICE_X162Y158       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y158       FDPE (Prop_fdpe_C_Q)         0.478     7.012 r  FDPE_3/Q
                         net (fo=5, routed)           0.535     7.547    clk200_rst
    SLICE_X161Y158       FDSE                                         r  soc_videosoc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.702    11.179    clk200_clk
    SLICE_X161Y158       FDSE                                         r  soc_videosoc_reset_counter_reg[1]/C
                         clock pessimism              0.329    11.509    
                         clock uncertainty           -0.053    11.456    
    SLICE_X161Y158       FDSE (Setup_fdse_C_S)       -0.600    10.856    soc_videosoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.856    
                         arrival time                          -7.547    
  -------------------------------------------------------------------
                         slack                                  3.309    

Slack (MET) :             3.309ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_videosoc_pll_clk200 rise@5.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.478ns (47.170%)  route 0.535ns (52.830%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.179ns = ( 11.179 - 5.000 ) 
    Source Clock Delay      (SCD):    6.534ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.819     6.534    clk200_clk
    SLICE_X162Y158       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y158       FDPE (Prop_fdpe_C_Q)         0.478     7.012 r  FDPE_3/Q
                         net (fo=5, routed)           0.535     7.547    clk200_rst
    SLICE_X161Y158       FDSE                                         r  soc_videosoc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.702    11.179    clk200_clk
    SLICE_X161Y158       FDSE                                         r  soc_videosoc_reset_counter_reg[2]/C
                         clock pessimism              0.329    11.509    
                         clock uncertainty           -0.053    11.456    
    SLICE_X161Y158       FDSE (Setup_fdse_C_S)       -0.600    10.856    soc_videosoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.856    
                         arrival time                          -7.547    
  -------------------------------------------------------------------
                         slack                                  3.309    

Slack (MET) :             3.309ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_videosoc_pll_clk200 rise@5.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.478ns (47.170%)  route 0.535ns (52.830%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.179ns = ( 11.179 - 5.000 ) 
    Source Clock Delay      (SCD):    6.534ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.819     6.534    clk200_clk
    SLICE_X162Y158       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y158       FDPE (Prop_fdpe_C_Q)         0.478     7.012 r  FDPE_3/Q
                         net (fo=5, routed)           0.535     7.547    clk200_rst
    SLICE_X161Y158       FDSE                                         r  soc_videosoc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.702    11.179    clk200_clk
    SLICE_X161Y158       FDSE                                         r  soc_videosoc_reset_counter_reg[3]/C
                         clock pessimism              0.329    11.509    
                         clock uncertainty           -0.053    11.456    
    SLICE_X161Y158       FDSE (Setup_fdse_C_S)       -0.600    10.856    soc_videosoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.856    
                         arrival time                          -7.547    
  -------------------------------------------------------------------
                         slack                                  3.309    

Slack (MET) :             3.390ns  (required time - arrival time)
  Source:                 soc_videosoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_videosoc_pll_clk200 rise@5.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.632ns  (logic 0.746ns (45.711%)  route 0.886ns (54.289%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.179ns = ( 11.179 - 5.000 ) 
    Source Clock Delay      (SCD):    6.534ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.819     6.534    clk200_clk
    SLICE_X161Y158       FDSE                                         r  soc_videosoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y158       FDSE (Prop_fdse_C_Q)         0.419     6.953 r  soc_videosoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.886     7.839    soc_videosoc_reset_counter[1]
    SLICE_X161Y158       LUT2 (Prop_lut2_I1_O)        0.327     8.166 r  soc_videosoc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     8.166    soc_videosoc_reset_counter[1]_i_1_n_0
    SLICE_X161Y158       FDSE                                         r  soc_videosoc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.702    11.179    clk200_clk
    SLICE_X161Y158       FDSE                                         r  soc_videosoc_reset_counter_reg[1]/C
                         clock pessimism              0.354    11.534    
                         clock uncertainty           -0.053    11.481    
    SLICE_X161Y158       FDSE (Setup_fdse_C_D)        0.075    11.556    soc_videosoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.556    
                         arrival time                          -8.166    
  -------------------------------------------------------------------
                         slack                                  3.390    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 soc_videosoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_videosoc_pll_clk200 rise@0.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.506ns
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.645     1.950    clk200_clk
    SLICE_X161Y158       FDSE                                         r  soc_videosoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y158       FDSE (Prop_fdse_C_Q)         0.141     2.091 r  soc_videosoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.179     2.270    soc_videosoc_reset_counter[0]
    SLICE_X161Y158       LUT2 (Prop_lut2_I0_O)        0.042     2.312 r  soc_videosoc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.312    soc_videosoc_reset_counter[1]_i_1_n_0
    SLICE_X161Y158       FDSE                                         r  soc_videosoc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.917     2.506    clk200_clk
    SLICE_X161Y158       FDSE                                         r  soc_videosoc_reset_counter_reg[1]/C
                         clock pessimism             -0.556     1.950    
    SLICE_X161Y158       FDSE (Hold_fdse_C_D)         0.107     2.057    soc_videosoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.057    
                         arrival time                           2.312    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 soc_videosoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_videosoc_pll_clk200 rise@0.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.506ns
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.645     1.950    clk200_clk
    SLICE_X161Y158       FDSE                                         r  soc_videosoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y158       FDSE (Prop_fdse_C_Q)         0.141     2.091 r  soc_videosoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.181     2.272    soc_videosoc_reset_counter[0]
    SLICE_X161Y158       LUT4 (Prop_lut4_I1_O)        0.043     2.315 r  soc_videosoc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.315    soc_videosoc_reset_counter[3]_i_2_n_0
    SLICE_X161Y158       FDSE                                         r  soc_videosoc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.917     2.506    clk200_clk
    SLICE_X161Y158       FDSE                                         r  soc_videosoc_reset_counter_reg[3]/C
                         clock pessimism             -0.556     1.950    
    SLICE_X161Y158       FDSE (Hold_fdse_C_D)         0.107     2.057    soc_videosoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.057    
                         arrival time                           2.315    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 soc_videosoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_videosoc_pll_clk200 rise@0.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.506ns
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.645     1.950    clk200_clk
    SLICE_X161Y158       FDSE                                         r  soc_videosoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y158       FDSE (Prop_fdse_C_Q)         0.141     2.091 f  soc_videosoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.179     2.270    soc_videosoc_reset_counter[0]
    SLICE_X161Y158       LUT1 (Prop_lut1_I0_O)        0.045     2.315 r  soc_videosoc_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.315    soc_videosoc_reset_counter0[0]
    SLICE_X161Y158       FDSE                                         r  soc_videosoc_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.917     2.506    clk200_clk
    SLICE_X161Y158       FDSE                                         r  soc_videosoc_reset_counter_reg[0]/C
                         clock pessimism             -0.556     1.950    
    SLICE_X161Y158       FDSE (Hold_fdse_C_D)         0.091     2.041    soc_videosoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.041    
                         arrival time                           2.315    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 soc_videosoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_videosoc_pll_clk200 rise@0.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.506ns
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.645     1.950    clk200_clk
    SLICE_X161Y158       FDSE                                         r  soc_videosoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y158       FDSE (Prop_fdse_C_Q)         0.141     2.091 r  soc_videosoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.181     2.272    soc_videosoc_reset_counter[0]
    SLICE_X161Y158       LUT3 (Prop_lut3_I1_O)        0.045     2.317 r  soc_videosoc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.317    soc_videosoc_reset_counter[2]_i_1_n_0
    SLICE_X161Y158       FDSE                                         r  soc_videosoc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.917     2.506    clk200_clk
    SLICE_X161Y158       FDSE                                         r  soc_videosoc_reset_counter_reg[2]/C
                         clock pessimism             -0.556     1.950    
    SLICE_X161Y158       FDSE (Hold_fdse_C_D)         0.092     2.042    soc_videosoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.042    
                         arrival time                           2.317    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_videosoc_pll_clk200 rise@0.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.351%)  route 0.178ns (54.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.506ns
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.645     1.950    clk200_clk
    SLICE_X162Y158       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y158       FDPE (Prop_fdpe_C_Q)         0.148     2.098 r  FDPE_3/Q
                         net (fo=5, routed)           0.178     2.276    clk200_rst
    SLICE_X161Y158       FDSE                                         r  soc_videosoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.917     2.506    clk200_clk
    SLICE_X161Y158       FDSE                                         r  soc_videosoc_reset_counter_reg[0]/C
                         clock pessimism             -0.540     1.966    
    SLICE_X161Y158       FDSE (Hold_fdse_C_S)        -0.071     1.895    soc_videosoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           2.276    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_videosoc_pll_clk200 rise@0.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.351%)  route 0.178ns (54.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.506ns
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.645     1.950    clk200_clk
    SLICE_X162Y158       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y158       FDPE (Prop_fdpe_C_Q)         0.148     2.098 r  FDPE_3/Q
                         net (fo=5, routed)           0.178     2.276    clk200_rst
    SLICE_X161Y158       FDSE                                         r  soc_videosoc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.917     2.506    clk200_clk
    SLICE_X161Y158       FDSE                                         r  soc_videosoc_reset_counter_reg[1]/C
                         clock pessimism             -0.540     1.966    
    SLICE_X161Y158       FDSE (Hold_fdse_C_S)        -0.071     1.895    soc_videosoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           2.276    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_videosoc_pll_clk200 rise@0.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.351%)  route 0.178ns (54.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.506ns
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.645     1.950    clk200_clk
    SLICE_X162Y158       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y158       FDPE (Prop_fdpe_C_Q)         0.148     2.098 r  FDPE_3/Q
                         net (fo=5, routed)           0.178     2.276    clk200_rst
    SLICE_X161Y158       FDSE                                         r  soc_videosoc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.917     2.506    clk200_clk
    SLICE_X161Y158       FDSE                                         r  soc_videosoc_reset_counter_reg[2]/C
                         clock pessimism             -0.540     1.966    
    SLICE_X161Y158       FDSE (Hold_fdse_C_S)        -0.071     1.895    soc_videosoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           2.276    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_videosoc_pll_clk200 rise@0.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.351%)  route 0.178ns (54.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.506ns
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.645     1.950    clk200_clk
    SLICE_X162Y158       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y158       FDPE (Prop_fdpe_C_Q)         0.148     2.098 r  FDPE_3/Q
                         net (fo=5, routed)           0.178     2.276    clk200_rst
    SLICE_X161Y158       FDSE                                         r  soc_videosoc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.917     2.506    clk200_clk
    SLICE_X161Y158       FDSE                                         r  soc_videosoc_reset_counter_reg[3]/C
                         clock pessimism             -0.540     1.966    
    SLICE_X161Y158       FDSE (Hold_fdse_C_S)        -0.071     1.895    soc_videosoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           2.276    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 soc_videosoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_videosoc_pll_clk200 rise@0.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.186ns (38.176%)  route 0.301ns (61.824%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.506ns
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.543ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.645     1.950    clk200_clk
    SLICE_X161Y158       FDSE                                         r  soc_videosoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y158       FDSE (Prop_fdse_C_Q)         0.141     2.091 r  soc_videosoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.167     2.258    soc_videosoc_reset_counter[0]
    SLICE_X161Y158       LUT6 (Prop_lut6_I1_O)        0.045     2.303 r  soc_videosoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.134     2.437    soc_videosoc_ic_reset_i_1_n_0
    SLICE_X160Y158       FDRE                                         r  soc_videosoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.917     2.506    clk200_clk
    SLICE_X160Y158       FDRE                                         r  soc_videosoc_ic_reset_reg/C
                         clock pessimism             -0.543     1.963    
    SLICE_X160Y158       FDRE (Hold_fdre_C_D)         0.070     2.033    soc_videosoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -2.033    
                         arrival time                           2.437    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 soc_videosoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_videosoc_pll_clk200 rise@0.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.226ns (49.348%)  route 0.232ns (50.652%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.506ns
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.645     1.950    clk200_clk
    SLICE_X161Y158       FDSE                                         r  soc_videosoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y158       FDSE (Prop_fdse_C_Q)         0.128     2.078 r  soc_videosoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.116     2.194    soc_videosoc_reset_counter[3]
    SLICE_X161Y158       LUT4 (Prop_lut4_I3_O)        0.098     2.292 r  soc_videosoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.116     2.408    soc_videosoc_reset_counter[3]_i_1_n_0
    SLICE_X161Y158       FDSE                                         r  soc_videosoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.917     2.506    clk200_clk
    SLICE_X161Y158       FDSE                                         r  soc_videosoc_reset_counter_reg[0]/C
                         clock pessimism             -0.556     1.950    
    SLICE_X161Y158       FDSE (Hold_fdse_C_CE)       -0.039     1.911    soc_videosoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           2.408    
  -------------------------------------------------------------------
                         slack                                  0.497    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_videosoc_pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y1  IDELAYCTRL/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y2  IDELAYCTRL_REPLICATED_0/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y3  IDELAYCTRL_REPLICATED_0_2/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y7    BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X162Y158   FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X162Y158   FDPE_3/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X160Y158   soc_videosoc_ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X161Y158   soc_videosoc_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X161Y158   soc_videosoc_reset_counter_reg[1]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y1  IDELAYCTRL/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y2  IDELAYCTRL_REPLICATED_0/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y3  IDELAYCTRL_REPLICATED_0_2/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2   PLLE2_BASE/CLKOUT3
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y158   FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y158   FDPE_3/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X160Y158   soc_videosoc_ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X161Y158   soc_videosoc_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X161Y158   soc_videosoc_reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X161Y158   soc_videosoc_reset_counter_reg[2]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X161Y158   soc_videosoc_reset_counter_reg[3]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y158   FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y158   FDPE_3/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X160Y158   soc_videosoc_ic_reset_reg/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y158   FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y158   FDPE_2/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y158   FDPE_3/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y158   FDPE_3/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X160Y158   soc_videosoc_ic_reset_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X160Y158   soc_videosoc_ic_reset_reg/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X161Y158   soc_videosoc_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X161Y158   soc_videosoc_reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X161Y158   soc_videosoc_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X161Y158   soc_videosoc_reset_counter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  soc_videosoc_pll_fb
  To Clock:  soc_videosoc_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_videosoc_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  soc_videosoc_pll_sys
  To Clock:  soc_videosoc_pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_videosoc_pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  soc_videosoc_pll_sys4x
  To Clock:  soc_videosoc_pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_videosoc_pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y5   BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y183   ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y183   ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y176   ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y176   ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y188   ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y188   ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y191   ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y191   ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y196   ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  soc_videosoc_pll_sys4x_dqs
  To Clock:  soc_videosoc_pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_videosoc_pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y8   BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y182   OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y194   OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  eth_clocks_rx
  To Clock:  eth_clocks_rx

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_clocks_rx
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { eth_clocks_rx }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y3  BUFG_5/I



---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.493ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.493ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_rx_converter_converter_strobe_all_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.984ns  (logic 1.051ns (17.562%)  route 4.933ns (82.438%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.550ns = ( 9.550 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=6, routed)           3.076     5.611    soc_ethphy_rx_ctl
    SLICE_X39Y100        LUT3 (Prop_lut3_I0_O)        0.208     5.819 r  soc_ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=8, routed)           1.262     7.081    soc_ethmac_rx_converter_converter_source_payload_data[38]_i_1_n_0
    SLICE_X60Y101        LUT5 (Prop_lut5_I3_O)        0.326     7.407 r  soc_ethmac_rx_converter_converter_strobe_all_i_1/O
                         net (fo=1, routed)           0.596     8.002    soc_ethmac_rx_converter_converter_strobe_all_i_1_n_0
    SLICE_X60Y101        FDRE                                         r  soc_ethmac_rx_converter_converter_strobe_all_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.550     9.550    eth_rx_clk
    SLICE_X60Y101        FDRE                                         r  soc_ethmac_rx_converter_converter_strobe_all_reg/C
                         clock pessimism              0.008     9.558    
                         clock uncertainty           -0.035     9.523    
    SLICE_X60Y101        FDRE (Setup_fdre_C_D)       -0.028     9.495    soc_ethmac_rx_converter_converter_strobe_all_reg
  -------------------------------------------------------------------
                         required time                          9.495    
                         arrival time                          -8.002    
  -------------------------------------------------------------------
                         slack                                  1.493    

Slack (MET) :             1.640ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vns_liteethmacpreamblechecker_state_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.894ns  (logic 0.821ns (13.929%)  route 5.073ns (86.071%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.637ns = ( 9.637 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 r  IDDR/Q1
                         net (fo=6, routed)           3.600     6.134    soc_ethphy_rx_ctl
    SLICE_X43Y102        LUT5 (Prop_lut5_I1_O)        0.180     6.314 r  vns_liteethmacpreamblechecker_state_i_2/O
                         net (fo=1, routed)           0.954     7.268    vns_liteethmacpreamblechecker_next_state
    SLICE_X39Y100        LUT4 (Prop_lut4_I0_O)        0.124     7.392 r  vns_liteethmacpreamblechecker_state_i_1/O
                         net (fo=1, routed)           0.519     7.912    vns_liteethmacpreamblechecker_state_i_1_n_0
    SLICE_X39Y100        FDRE                                         r  vns_liteethmacpreamblechecker_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.637     9.637    eth_rx_clk
    SLICE_X39Y100        FDRE                                         r  vns_liteethmacpreamblechecker_state_reg/C
                         clock pessimism              0.008     9.645    
                         clock uncertainty           -0.035     9.610    
    SLICE_X39Y100        FDRE (Setup_fdre_C_D)       -0.058     9.552    vns_liteethmacpreamblechecker_state_reg
  -------------------------------------------------------------------
                         required time                          9.552    
                         arrival time                          -7.912    
  -------------------------------------------------------------------
                         slack                                  1.640    

Slack (MET) :             1.720ns  (required time - arrival time)
  Source:                 soc_ethmac_rx_cdc_graycounter0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_crc32_checker_crc_reg_reg[13]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.042ns  (logic 1.649ns (27.293%)  route 4.393ns (72.707%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.551ns = ( 9.551 - 8.000 ) 
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.665     1.665    eth_rx_clk
    SLICE_X62Y103        FDRE                                         r  soc_ethmac_rx_cdc_graycounter0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y103        FDRE (Prop_fdre_C_Q)         0.478     2.143 r  soc_ethmac_rx_cdc_graycounter0_q_reg[2]/Q
                         net (fo=2, routed)           0.897     3.040    soc_ethmac_rx_cdc_graycounter0_q[2]
    SLICE_X61Y101        LUT6 (Prop_lut6_I2_O)        0.301     3.341 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.643     3.985    storage_12_reg_i_8_n_0
    SLICE_X61Y101        LUT4 (Prop_lut4_I0_O)        0.124     4.109 r  storage_12_reg_i_1/O
                         net (fo=5, routed)           0.555     4.664    soc_ethmac_rx_cdc_asyncfifo_writable
    SLICE_X60Y101        LUT2 (Prop_lut2_I1_O)        0.150     4.814 f  storage_10_reg_0_7_0_5_i_3/O
                         net (fo=1, routed)           0.620     5.434    storage_10_reg_0_7_0_5_i_3_n_0
    SLICE_X47Y101        LUT6 (Prop_lut6_I0_O)        0.348     5.782 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=15, routed)          0.435     6.217    p_553_in
    SLICE_X46Y101        LUT6 (Prop_lut6_I2_O)        0.124     6.341 f  vns_liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=4, routed)           0.483     6.823    vns_liteethmaccrc32checker_state[1]_i_2_n_0
    SLICE_X45Y102        LUT3 (Prop_lut3_I2_O)        0.124     6.947 r  soc_ethmac_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          0.760     7.707    soc_ethmac_crc32_checker_crc_ce
    SLICE_X46Y106        FDSE                                         r  soc_ethmac_crc32_checker_crc_reg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.551     9.551    eth_rx_clk
    SLICE_X46Y106        FDSE                                         r  soc_ethmac_crc32_checker_crc_reg_reg[13]/C
                         clock pessimism              0.080     9.631    
                         clock uncertainty           -0.035     9.596    
    SLICE_X46Y106        FDSE (Setup_fdse_C_CE)      -0.169     9.427    soc_ethmac_crc32_checker_crc_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          9.427    
                         arrival time                          -7.707    
  -------------------------------------------------------------------
                         slack                                  1.720    

Slack (MET) :             1.720ns  (required time - arrival time)
  Source:                 soc_ethmac_rx_cdc_graycounter0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_crc32_checker_crc_reg_reg[5]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.042ns  (logic 1.649ns (27.293%)  route 4.393ns (72.707%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.551ns = ( 9.551 - 8.000 ) 
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.665     1.665    eth_rx_clk
    SLICE_X62Y103        FDRE                                         r  soc_ethmac_rx_cdc_graycounter0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y103        FDRE (Prop_fdre_C_Q)         0.478     2.143 r  soc_ethmac_rx_cdc_graycounter0_q_reg[2]/Q
                         net (fo=2, routed)           0.897     3.040    soc_ethmac_rx_cdc_graycounter0_q[2]
    SLICE_X61Y101        LUT6 (Prop_lut6_I2_O)        0.301     3.341 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.643     3.985    storage_12_reg_i_8_n_0
    SLICE_X61Y101        LUT4 (Prop_lut4_I0_O)        0.124     4.109 r  storage_12_reg_i_1/O
                         net (fo=5, routed)           0.555     4.664    soc_ethmac_rx_cdc_asyncfifo_writable
    SLICE_X60Y101        LUT2 (Prop_lut2_I1_O)        0.150     4.814 f  storage_10_reg_0_7_0_5_i_3/O
                         net (fo=1, routed)           0.620     5.434    storage_10_reg_0_7_0_5_i_3_n_0
    SLICE_X47Y101        LUT6 (Prop_lut6_I0_O)        0.348     5.782 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=15, routed)          0.435     6.217    p_553_in
    SLICE_X46Y101        LUT6 (Prop_lut6_I2_O)        0.124     6.341 f  vns_liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=4, routed)           0.483     6.823    vns_liteethmaccrc32checker_state[1]_i_2_n_0
    SLICE_X45Y102        LUT3 (Prop_lut3_I2_O)        0.124     6.947 r  soc_ethmac_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          0.760     7.707    soc_ethmac_crc32_checker_crc_ce
    SLICE_X46Y106        FDSE                                         r  soc_ethmac_crc32_checker_crc_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.551     9.551    eth_rx_clk
    SLICE_X46Y106        FDSE                                         r  soc_ethmac_crc32_checker_crc_reg_reg[5]/C
                         clock pessimism              0.080     9.631    
                         clock uncertainty           -0.035     9.596    
    SLICE_X46Y106        FDSE (Setup_fdse_C_CE)      -0.169     9.427    soc_ethmac_crc32_checker_crc_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          9.427    
                         arrival time                          -7.707    
  -------------------------------------------------------------------
                         slack                                  1.720    

Slack (MET) :             1.727ns  (required time - arrival time)
  Source:                 soc_ethmac_rx_cdc_graycounter0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_crc32_checker_crc_reg_reg[21]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.999ns  (logic 1.649ns (27.488%)  route 4.350ns (72.512%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.551ns = ( 9.551 - 8.000 ) 
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.665     1.665    eth_rx_clk
    SLICE_X62Y103        FDRE                                         r  soc_ethmac_rx_cdc_graycounter0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y103        FDRE (Prop_fdre_C_Q)         0.478     2.143 r  soc_ethmac_rx_cdc_graycounter0_q_reg[2]/Q
                         net (fo=2, routed)           0.897     3.040    soc_ethmac_rx_cdc_graycounter0_q[2]
    SLICE_X61Y101        LUT6 (Prop_lut6_I2_O)        0.301     3.341 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.643     3.985    storage_12_reg_i_8_n_0
    SLICE_X61Y101        LUT4 (Prop_lut4_I0_O)        0.124     4.109 r  storage_12_reg_i_1/O
                         net (fo=5, routed)           0.555     4.664    soc_ethmac_rx_cdc_asyncfifo_writable
    SLICE_X60Y101        LUT2 (Prop_lut2_I1_O)        0.150     4.814 f  storage_10_reg_0_7_0_5_i_3/O
                         net (fo=1, routed)           0.620     5.434    storage_10_reg_0_7_0_5_i_3_n_0
    SLICE_X47Y101        LUT6 (Prop_lut6_I0_O)        0.348     5.782 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=15, routed)          0.435     6.217    p_553_in
    SLICE_X46Y101        LUT6 (Prop_lut6_I2_O)        0.124     6.341 f  vns_liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=4, routed)           0.483     6.823    vns_liteethmaccrc32checker_state[1]_i_2_n_0
    SLICE_X45Y102        LUT3 (Prop_lut3_I2_O)        0.124     6.947 r  soc_ethmac_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          0.717     7.664    soc_ethmac_crc32_checker_crc_ce
    SLICE_X47Y106        FDSE                                         r  soc_ethmac_crc32_checker_crc_reg_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.551     9.551    eth_rx_clk
    SLICE_X47Y106        FDSE                                         r  soc_ethmac_crc32_checker_crc_reg_reg[21]/C
                         clock pessimism              0.080     9.631    
                         clock uncertainty           -0.035     9.596    
    SLICE_X47Y106        FDSE (Setup_fdse_C_CE)      -0.205     9.391    soc_ethmac_crc32_checker_crc_reg_reg[21]
  -------------------------------------------------------------------
                         required time                          9.391    
                         arrival time                          -7.664    
  -------------------------------------------------------------------
                         slack                                  1.727    

Slack (MET) :             1.727ns  (required time - arrival time)
  Source:                 soc_ethmac_rx_cdc_graycounter0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_crc32_checker_crc_reg_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.999ns  (logic 1.649ns (27.488%)  route 4.350ns (72.512%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.551ns = ( 9.551 - 8.000 ) 
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.665     1.665    eth_rx_clk
    SLICE_X62Y103        FDRE                                         r  soc_ethmac_rx_cdc_graycounter0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y103        FDRE (Prop_fdre_C_Q)         0.478     2.143 r  soc_ethmac_rx_cdc_graycounter0_q_reg[2]/Q
                         net (fo=2, routed)           0.897     3.040    soc_ethmac_rx_cdc_graycounter0_q[2]
    SLICE_X61Y101        LUT6 (Prop_lut6_I2_O)        0.301     3.341 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.643     3.985    storage_12_reg_i_8_n_0
    SLICE_X61Y101        LUT4 (Prop_lut4_I0_O)        0.124     4.109 r  storage_12_reg_i_1/O
                         net (fo=5, routed)           0.555     4.664    soc_ethmac_rx_cdc_asyncfifo_writable
    SLICE_X60Y101        LUT2 (Prop_lut2_I1_O)        0.150     4.814 f  storage_10_reg_0_7_0_5_i_3/O
                         net (fo=1, routed)           0.620     5.434    storage_10_reg_0_7_0_5_i_3_n_0
    SLICE_X47Y101        LUT6 (Prop_lut6_I0_O)        0.348     5.782 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=15, routed)          0.435     6.217    p_553_in
    SLICE_X46Y101        LUT6 (Prop_lut6_I2_O)        0.124     6.341 f  vns_liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=4, routed)           0.483     6.823    vns_liteethmaccrc32checker_state[1]_i_2_n_0
    SLICE_X45Y102        LUT3 (Prop_lut3_I2_O)        0.124     6.947 r  soc_ethmac_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          0.717     7.664    soc_ethmac_crc32_checker_crc_ce
    SLICE_X47Y106        FDSE                                         r  soc_ethmac_crc32_checker_crc_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.551     9.551    eth_rx_clk
    SLICE_X47Y106        FDSE                                         r  soc_ethmac_crc32_checker_crc_reg_reg[3]/C
                         clock pessimism              0.080     9.631    
                         clock uncertainty           -0.035     9.596    
    SLICE_X47Y106        FDSE (Setup_fdse_C_CE)      -0.205     9.391    soc_ethmac_crc32_checker_crc_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.391    
                         arrival time                          -7.664    
  -------------------------------------------------------------------
                         slack                                  1.727    

Slack (MET) :             1.761ns  (required time - arrival time)
  Source:                 soc_ethmac_rx_cdc_graycounter0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_crc32_checker_crc_reg_reg[15]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.000ns  (logic 1.649ns (27.483%)  route 4.351ns (72.517%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.551ns = ( 9.551 - 8.000 ) 
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.665     1.665    eth_rx_clk
    SLICE_X62Y103        FDRE                                         r  soc_ethmac_rx_cdc_graycounter0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y103        FDRE (Prop_fdre_C_Q)         0.478     2.143 r  soc_ethmac_rx_cdc_graycounter0_q_reg[2]/Q
                         net (fo=2, routed)           0.897     3.040    soc_ethmac_rx_cdc_graycounter0_q[2]
    SLICE_X61Y101        LUT6 (Prop_lut6_I2_O)        0.301     3.341 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.643     3.985    storage_12_reg_i_8_n_0
    SLICE_X61Y101        LUT4 (Prop_lut4_I0_O)        0.124     4.109 r  storage_12_reg_i_1/O
                         net (fo=5, routed)           0.555     4.664    soc_ethmac_rx_cdc_asyncfifo_writable
    SLICE_X60Y101        LUT2 (Prop_lut2_I1_O)        0.150     4.814 f  storage_10_reg_0_7_0_5_i_3/O
                         net (fo=1, routed)           0.620     5.434    storage_10_reg_0_7_0_5_i_3_n_0
    SLICE_X47Y101        LUT6 (Prop_lut6_I0_O)        0.348     5.782 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=15, routed)          0.435     6.217    p_553_in
    SLICE_X46Y101        LUT6 (Prop_lut6_I2_O)        0.124     6.341 f  vns_liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=4, routed)           0.483     6.823    vns_liteethmaccrc32checker_state[1]_i_2_n_0
    SLICE_X45Y102        LUT3 (Prop_lut3_I2_O)        0.124     6.947 r  soc_ethmac_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          0.718     7.666    soc_ethmac_crc32_checker_crc_ce
    SLICE_X46Y105        FDSE                                         r  soc_ethmac_crc32_checker_crc_reg_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.551     9.551    eth_rx_clk
    SLICE_X46Y105        FDSE                                         r  soc_ethmac_crc32_checker_crc_reg_reg[15]/C
                         clock pessimism              0.080     9.631    
                         clock uncertainty           -0.035     9.596    
    SLICE_X46Y105        FDSE (Setup_fdse_C_CE)      -0.169     9.427    soc_ethmac_crc32_checker_crc_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          9.427    
                         arrival time                          -7.666    
  -------------------------------------------------------------------
                         slack                                  1.761    

Slack (MET) :             1.761ns  (required time - arrival time)
  Source:                 soc_ethmac_rx_cdc_graycounter0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_crc32_checker_crc_reg_reg[16]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.000ns  (logic 1.649ns (27.483%)  route 4.351ns (72.517%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.551ns = ( 9.551 - 8.000 ) 
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.665     1.665    eth_rx_clk
    SLICE_X62Y103        FDRE                                         r  soc_ethmac_rx_cdc_graycounter0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y103        FDRE (Prop_fdre_C_Q)         0.478     2.143 r  soc_ethmac_rx_cdc_graycounter0_q_reg[2]/Q
                         net (fo=2, routed)           0.897     3.040    soc_ethmac_rx_cdc_graycounter0_q[2]
    SLICE_X61Y101        LUT6 (Prop_lut6_I2_O)        0.301     3.341 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.643     3.985    storage_12_reg_i_8_n_0
    SLICE_X61Y101        LUT4 (Prop_lut4_I0_O)        0.124     4.109 r  storage_12_reg_i_1/O
                         net (fo=5, routed)           0.555     4.664    soc_ethmac_rx_cdc_asyncfifo_writable
    SLICE_X60Y101        LUT2 (Prop_lut2_I1_O)        0.150     4.814 f  storage_10_reg_0_7_0_5_i_3/O
                         net (fo=1, routed)           0.620     5.434    storage_10_reg_0_7_0_5_i_3_n_0
    SLICE_X47Y101        LUT6 (Prop_lut6_I0_O)        0.348     5.782 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=15, routed)          0.435     6.217    p_553_in
    SLICE_X46Y101        LUT6 (Prop_lut6_I2_O)        0.124     6.341 f  vns_liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=4, routed)           0.483     6.823    vns_liteethmaccrc32checker_state[1]_i_2_n_0
    SLICE_X45Y102        LUT3 (Prop_lut3_I2_O)        0.124     6.947 r  soc_ethmac_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          0.718     7.666    soc_ethmac_crc32_checker_crc_ce
    SLICE_X46Y105        FDSE                                         r  soc_ethmac_crc32_checker_crc_reg_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.551     9.551    eth_rx_clk
    SLICE_X46Y105        FDSE                                         r  soc_ethmac_crc32_checker_crc_reg_reg[16]/C
                         clock pessimism              0.080     9.631    
                         clock uncertainty           -0.035     9.596    
    SLICE_X46Y105        FDSE (Setup_fdse_C_CE)      -0.169     9.427    soc_ethmac_crc32_checker_crc_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          9.427    
                         arrival time                          -7.666    
  -------------------------------------------------------------------
                         slack                                  1.761    

Slack (MET) :             1.761ns  (required time - arrival time)
  Source:                 soc_ethmac_rx_cdc_graycounter0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_crc32_checker_crc_reg_reg[27]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.000ns  (logic 1.649ns (27.483%)  route 4.351ns (72.517%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.551ns = ( 9.551 - 8.000 ) 
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.665     1.665    eth_rx_clk
    SLICE_X62Y103        FDRE                                         r  soc_ethmac_rx_cdc_graycounter0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y103        FDRE (Prop_fdre_C_Q)         0.478     2.143 r  soc_ethmac_rx_cdc_graycounter0_q_reg[2]/Q
                         net (fo=2, routed)           0.897     3.040    soc_ethmac_rx_cdc_graycounter0_q[2]
    SLICE_X61Y101        LUT6 (Prop_lut6_I2_O)        0.301     3.341 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.643     3.985    storage_12_reg_i_8_n_0
    SLICE_X61Y101        LUT4 (Prop_lut4_I0_O)        0.124     4.109 r  storage_12_reg_i_1/O
                         net (fo=5, routed)           0.555     4.664    soc_ethmac_rx_cdc_asyncfifo_writable
    SLICE_X60Y101        LUT2 (Prop_lut2_I1_O)        0.150     4.814 f  storage_10_reg_0_7_0_5_i_3/O
                         net (fo=1, routed)           0.620     5.434    storage_10_reg_0_7_0_5_i_3_n_0
    SLICE_X47Y101        LUT6 (Prop_lut6_I0_O)        0.348     5.782 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=15, routed)          0.435     6.217    p_553_in
    SLICE_X46Y101        LUT6 (Prop_lut6_I2_O)        0.124     6.341 f  vns_liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=4, routed)           0.483     6.823    vns_liteethmaccrc32checker_state[1]_i_2_n_0
    SLICE_X45Y102        LUT3 (Prop_lut3_I2_O)        0.124     6.947 r  soc_ethmac_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          0.718     7.666    soc_ethmac_crc32_checker_crc_ce
    SLICE_X46Y105        FDSE                                         r  soc_ethmac_crc32_checker_crc_reg_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.551     9.551    eth_rx_clk
    SLICE_X46Y105        FDSE                                         r  soc_ethmac_crc32_checker_crc_reg_reg[27]/C
                         clock pessimism              0.080     9.631    
                         clock uncertainty           -0.035     9.596    
    SLICE_X46Y105        FDSE (Setup_fdse_C_CE)      -0.169     9.427    soc_ethmac_crc32_checker_crc_reg_reg[27]
  -------------------------------------------------------------------
                         required time                          9.427    
                         arrival time                          -7.666    
  -------------------------------------------------------------------
                         slack                                  1.761    

Slack (MET) :             1.764ns  (required time - arrival time)
  Source:                 soc_ethmac_rx_cdc_graycounter0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_crc32_checker_crc_reg_reg[23]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.998ns  (logic 1.649ns (27.493%)  route 4.349ns (72.507%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.551ns = ( 9.551 - 8.000 ) 
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         1.665     1.665    eth_rx_clk
    SLICE_X62Y103        FDRE                                         r  soc_ethmac_rx_cdc_graycounter0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y103        FDRE (Prop_fdre_C_Q)         0.478     2.143 r  soc_ethmac_rx_cdc_graycounter0_q_reg[2]/Q
                         net (fo=2, routed)           0.897     3.040    soc_ethmac_rx_cdc_graycounter0_q[2]
    SLICE_X61Y101        LUT6 (Prop_lut6_I2_O)        0.301     3.341 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.643     3.985    storage_12_reg_i_8_n_0
    SLICE_X61Y101        LUT4 (Prop_lut4_I0_O)        0.124     4.109 r  storage_12_reg_i_1/O
                         net (fo=5, routed)           0.555     4.664    soc_ethmac_rx_cdc_asyncfifo_writable
    SLICE_X60Y101        LUT2 (Prop_lut2_I1_O)        0.150     4.814 f  storage_10_reg_0_7_0_5_i_3/O
                         net (fo=1, routed)           0.620     5.434    storage_10_reg_0_7_0_5_i_3_n_0
    SLICE_X47Y101        LUT6 (Prop_lut6_I0_O)        0.348     5.782 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=15, routed)          0.435     6.217    p_553_in
    SLICE_X46Y101        LUT6 (Prop_lut6_I2_O)        0.124     6.341 f  vns_liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=4, routed)           0.483     6.823    vns_liteethmaccrc32checker_state[1]_i_2_n_0
    SLICE_X45Y102        LUT3 (Prop_lut3_I2_O)        0.124     6.947 r  soc_ethmac_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          0.716     7.663    soc_ethmac_crc32_checker_crc_ce
    SLICE_X46Y104        FDSE                                         r  soc_ethmac_crc32_checker_crc_reg_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.551     9.551    eth_rx_clk
    SLICE_X46Y104        FDSE                                         r  soc_ethmac_crc32_checker_crc_reg_reg[23]/C
                         clock pessimism              0.080     9.631    
                         clock uncertainty           -0.035     9.596    
    SLICE_X46Y104        FDSE (Setup_fdse_C_CE)      -0.169     9.427    soc_ethmac_crc32_checker_crc_reg_reg[23]
  -------------------------------------------------------------------
                         required time                          9.427    
                         arrival time                          -7.663    
  -------------------------------------------------------------------
                         slack                                  1.764    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.059%)  route 0.286ns (66.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.586     0.586    eth_rx_clk
    SLICE_X49Y104        FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y104        FDRE (Prop_fdre_C_Q)         0.141     0.727 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.286     1.012    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X48Y104        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.856     0.856    storage_10_reg_0_7_6_7/WCLK
    SLICE_X48Y104        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA/CLK
                         clock pessimism             -0.257     0.599    
    SLICE_X48Y104        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.909    storage_10_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           1.012    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.059%)  route 0.286ns (66.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.586     0.586    eth_rx_clk
    SLICE_X49Y104        FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y104        FDRE (Prop_fdre_C_Q)         0.141     0.727 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.286     1.012    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X48Y104        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.856     0.856    storage_10_reg_0_7_6_7/WCLK
    SLICE_X48Y104        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism             -0.257     0.599    
    SLICE_X48Y104        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.909    storage_10_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           1.012    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.059%)  route 0.286ns (66.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.586     0.586    eth_rx_clk
    SLICE_X49Y104        FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y104        FDRE (Prop_fdre_C_Q)         0.141     0.727 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.286     1.012    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X48Y104        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.856     0.856    storage_10_reg_0_7_6_7/WCLK
    SLICE_X48Y104        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB/CLK
                         clock pessimism             -0.257     0.599    
    SLICE_X48Y104        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.909    storage_10_reg_0_7_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           1.012    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.059%)  route 0.286ns (66.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.586     0.586    eth_rx_clk
    SLICE_X49Y104        FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y104        FDRE (Prop_fdre_C_Q)         0.141     0.727 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.286     1.012    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X48Y104        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.856     0.856    storage_10_reg_0_7_6_7/WCLK
    SLICE_X48Y104        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB_D1/CLK
                         clock pessimism             -0.257     0.599    
    SLICE_X48Y104        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.909    storage_10_reg_0_7_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           1.012    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.059%)  route 0.286ns (66.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.586     0.586    eth_rx_clk
    SLICE_X49Y104        FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y104        FDRE (Prop_fdre_C_Q)         0.141     0.727 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.286     1.012    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X48Y104        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.856     0.856    storage_10_reg_0_7_6_7/WCLK
    SLICE_X48Y104        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC/CLK
                         clock pessimism             -0.257     0.599    
    SLICE_X48Y104        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.909    storage_10_reg_0_7_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           1.012    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.059%)  route 0.286ns (66.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.586     0.586    eth_rx_clk
    SLICE_X49Y104        FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y104        FDRE (Prop_fdre_C_Q)         0.141     0.727 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.286     1.012    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X48Y104        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.856     0.856    storage_10_reg_0_7_6_7/WCLK
    SLICE_X48Y104        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC_D1/CLK
                         clock pessimism             -0.257     0.599    
    SLICE_X48Y104        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.909    storage_10_reg_0_7_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           1.012    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.059%)  route 0.286ns (66.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.586     0.586    eth_rx_clk
    SLICE_X49Y104        FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y104        FDRE (Prop_fdre_C_Q)         0.141     0.727 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.286     1.012    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X48Y104        RAMS32                                       r  storage_10_reg_0_7_6_7/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.856     0.856    storage_10_reg_0_7_6_7/WCLK
    SLICE_X48Y104        RAMS32                                       r  storage_10_reg_0_7_6_7/RAMD/CLK
                         clock pessimism             -0.257     0.599    
    SLICE_X48Y104        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.909    storage_10_reg_0_7_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           1.012    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.059%)  route 0.286ns (66.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.586     0.586    eth_rx_clk
    SLICE_X49Y104        FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y104        FDRE (Prop_fdre_C_Q)         0.141     0.727 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.286     1.012    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X48Y104        RAMS32                                       r  storage_10_reg_0_7_6_7/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.856     0.856    storage_10_reg_0_7_6_7/WCLK
    SLICE_X48Y104        RAMS32                                       r  storage_10_reg_0_7_6_7/RAMD_D1/CLK
                         clock pessimism             -0.257     0.599    
    SLICE_X48Y104        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.909    storage_10_reg_0_7_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           1.012    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl7_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vns_xilinxmultiregimpl7_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.584     0.584    eth_rx_clk
    SLICE_X61Y101        FDRE                                         r  vns_xilinxmultiregimpl7_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y101        FDRE (Prop_fdre_C_Q)         0.141     0.725 r  vns_xilinxmultiregimpl7_regs0_reg[0]/Q
                         net (fo=1, routed)           0.056     0.780    vns_xilinxmultiregimpl7_regs0[0]
    SLICE_X61Y101        FDRE                                         r  vns_xilinxmultiregimpl7_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.855     0.855    eth_rx_clk
    SLICE_X61Y101        FDRE                                         r  vns_xilinxmultiregimpl7_regs1_reg[0]/C
                         clock pessimism             -0.271     0.584    
    SLICE_X61Y101        FDRE (Hold_fdre_C_D)         0.075     0.659    vns_xilinxmultiregimpl7_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           0.780    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl7_regs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vns_xilinxmultiregimpl7_regs1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.584     0.584    eth_rx_clk
    SLICE_X61Y102        FDRE                                         r  vns_xilinxmultiregimpl7_regs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDRE (Prop_fdre_C_Q)         0.141     0.725 r  vns_xilinxmultiregimpl7_regs0_reg[1]/Q
                         net (fo=1, routed)           0.056     0.780    vns_xilinxmultiregimpl7_regs0[1]
    SLICE_X61Y102        FDRE                                         r  vns_xilinxmultiregimpl7_regs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.855     0.855    eth_rx_clk
    SLICE_X61Y102        FDRE                                         r  vns_xilinxmultiregimpl7_regs1_reg[1]/C
                         clock pessimism             -0.271     0.584    
    SLICE_X61Y102        FDRE (Hold_fdre_C_D)         0.075     0.659    vns_xilinxmultiregimpl7_regs1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           0.780    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { BUFG_5/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X3Y21    storage_12_reg/CLKBWRCLK
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y79    IDDR/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y96    IDDR_1/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y92    IDDR_2/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y91    IDDR_3/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y86    IDDR_4/C
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X60Y100   FDPE_8/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X60Y100   FDPE_9/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X45Y102   vns_liteethmaccrc32checker_state_reg[0]/C
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X48Y105   storage_10_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X48Y105   storage_10_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X48Y105   storage_10_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X48Y105   storage_10_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X48Y105   storage_10_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X48Y105   storage_10_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X48Y105   storage_10_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X48Y105   storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X48Y105   storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X48Y105   storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X48Y105   storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X48Y105   storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X48Y105   storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X48Y105   storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X48Y105   storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X48Y105   storage_10_reg_0_7_0_5/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  soc_ethphy_pll_clk_tx
  To Clock:  soc_ethphy_pll_clk_tx

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_ethphy_pll_clk_tx
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE_1/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y4   BUFG_6/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  soc_ethphy_pll_clk_tx90
  To Clock:  soc_ethphy_pll_clk_tx90

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_ethphy_pll_clk_tx90
Waveform(ns):       { 2.000 6.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE_1/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y9   BUFG_7/I
Min Period  n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y89    ODDR/C
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  soc_ethphy_pll_fb
  To Clock:  soc_ethphy_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_ethphy_pll_fb
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE_1/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.460ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.460ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_4/D1
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.617ns  (logic 3.029ns (45.778%)  route 3.588ns (54.222%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 9.863 - 8.000 ) 
    Source Clock Delay      (SCD):    1.972ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.972     1.972    eth_tx_clk
    RAMB36_X1Y15         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[18])
                                                      2.454     4.426 r  storage_11_reg/DOADO[18]
                         net (fo=1, routed)           1.281     5.707    soc_ethmac_tx_converter_converter_sink_payload_data_reg[22]
    SLICE_X24Y76         LUT6 (Prop_lut6_I1_O)        0.124     5.831 r  ODDR_4_i_7/O
                         net (fo=2, routed)           0.842     6.673    ODDR_4_i_7_n_0
    SLICE_X15Y76         LUT4 (Prop_lut4_I3_O)        0.119     6.792 r  ODDR_4_i_4/O
                         net (fo=1, routed)           0.506     7.298    ODDR_4_i_4_n_0
    SLICE_X14Y76         LUT6 (Prop_lut6_I3_O)        0.332     7.630 r  ODDR_4_i_1/O
                         net (fo=1, routed)           0.959     8.589    soc_ethmac_tx_gap_inserter_source_payload_data[2]
    OLOGIC_X0Y76         ODDR                                         r  ODDR_4/D1
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.863     9.863    eth_tx_clk
    OLOGIC_X0Y76         ODDR                                         r  ODDR_4/C
                         clock pessimism              0.088     9.952    
                         clock uncertainty           -0.069     9.883    
    OLOGIC_X0Y76         ODDR (Setup_oddr_C_D1)      -0.834     9.049    ODDR_4
  -------------------------------------------------------------------
                         required time                          9.049    
                         arrival time                          -8.589    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.672ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_2/D1
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.407ns  (logic 3.022ns (47.164%)  route 3.385ns (52.836%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.865ns = ( 9.865 - 8.000 ) 
    Source Clock Delay      (SCD):    1.972ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.972     1.972    eth_tx_clk
    RAMB36_X1Y15         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[16])
                                                      2.454     4.426 r  storage_11_reg/DOADO[16]
                         net (fo=1, routed)           1.028     5.453    soc_ethmac_tx_converter_converter_sink_payload_data_reg[20]
    SLICE_X24Y76         LUT6 (Prop_lut6_I1_O)        0.124     5.577 r  ODDR_2_i_8/O
                         net (fo=2, routed)           0.832     6.409    ODDR_2_i_8_n_0
    SLICE_X15Y76         LUT4 (Prop_lut4_I3_O)        0.118     6.527 r  ODDR_2_i_4/O
                         net (fo=1, routed)           0.433     6.961    ODDR_2_i_4_n_0
    SLICE_X15Y76         LUT6 (Prop_lut6_I3_O)        0.326     7.287 r  ODDR_2_i_1/O
                         net (fo=1, routed)           1.093     8.379    soc_ethmac_tx_gap_inserter_source_payload_data[0]
    OLOGIC_X0Y77         ODDR                                         r  ODDR_2/D1
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.865     9.865    eth_tx_clk
    OLOGIC_X0Y77         ODDR                                         r  ODDR_2/C
                         clock pessimism              0.088     9.954    
                         clock uncertainty           -0.069     9.885    
    OLOGIC_X0Y77         ODDR (Setup_oddr_C_D1)      -0.834     9.051    ODDR_2
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                          -8.379    
  -------------------------------------------------------------------
                         slack                                  0.672    

Slack (MET) :             0.832ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_2/D2
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.247ns  (logic 3.022ns (48.377%)  route 3.225ns (51.623%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.865ns = ( 9.865 - 8.000 ) 
    Source Clock Delay      (SCD):    1.972ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.972     1.972    eth_tx_clk
    RAMB36_X1Y15         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[20])
                                                      2.454     4.426 r  storage_11_reg/DOADO[20]
                         net (fo=1, routed)           1.127     5.553    soc_ethmac_tx_converter_converter_sink_payload_data_reg[24]
    SLICE_X24Y76         LUT6 (Prop_lut6_I1_O)        0.124     5.677 r  ODDR_2_i_9/O
                         net (fo=2, routed)           0.844     6.520    ODDR_2_i_9_n_0
    SLICE_X16Y77         LUT4 (Prop_lut4_I3_O)        0.116     6.636 r  ODDR_2_i_7/O
                         net (fo=1, routed)           0.301     6.937    ODDR_2_i_7_n_0
    SLICE_X15Y77         LUT6 (Prop_lut6_I3_O)        0.328     7.265 r  ODDR_2_i_2/O
                         net (fo=1, routed)           0.953     8.219    soc_ethmac_tx_gap_inserter_source_payload_data[4]
    OLOGIC_X0Y77         ODDR                                         r  ODDR_2/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.865     9.865    eth_tx_clk
    OLOGIC_X0Y77         ODDR                                         r  ODDR_2/C
                         clock pessimism              0.088     9.954    
                         clock uncertainty           -0.069     9.885    
    OLOGIC_X0Y77         ODDR (Setup_oddr_C_D2)      -0.834     9.051    ODDR_2
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                          -8.219    
  -------------------------------------------------------------------
                         slack                                  0.832    

Slack (MET) :             1.108ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_3/D2
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        5.969ns  (logic 2.702ns (45.266%)  route 3.267ns (54.734%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 9.863 - 8.000 ) 
    Source Clock Delay      (SCD):    1.972ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.972     1.972    eth_tx_clk
    RAMB36_X1Y15         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[21])
                                                      2.454     4.426 r  storage_11_reg/DOADO[21]
                         net (fo=1, routed)           1.248     5.674    soc_ethmac_tx_converter_converter_sink_payload_data_reg[25]
    SLICE_X24Y78         LUT6 (Prop_lut6_I1_O)        0.124     5.798 r  ODDR_3_i_8/O
                         net (fo=2, routed)           0.916     6.714    ODDR_3_i_8_n_0
    SLICE_X13Y78         LUT6 (Prop_lut6_I2_O)        0.124     6.838 r  ODDR_3_i_2/O
                         net (fo=1, routed)           1.103     7.941    soc_ethmac_tx_gap_inserter_source_payload_data[5]
    OLOGIC_X0Y75         ODDR                                         r  ODDR_3/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.863     9.863    eth_tx_clk
    OLOGIC_X0Y75         ODDR                                         r  ODDR_3/C
                         clock pessimism              0.088     9.952    
                         clock uncertainty           -0.069     9.883    
    OLOGIC_X0Y75         ODDR (Setup_oddr_C_D2)      -0.834     9.049    ODDR_3
  -------------------------------------------------------------------
                         required time                          9.049    
                         arrival time                          -7.941    
  -------------------------------------------------------------------
                         slack                                  1.108    

Slack (MET) :             1.192ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_4/D2
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        5.885ns  (logic 2.826ns (48.020%)  route 3.059ns (51.980%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 9.863 - 8.000 ) 
    Source Clock Delay      (SCD):    1.972ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.972     1.972    eth_tx_clk
    RAMB36_X1Y15         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[22])
                                                      2.454     4.426 r  storage_11_reg/DOADO[22]
                         net (fo=1, routed)           1.158     5.584    soc_ethmac_tx_converter_converter_sink_payload_data_reg[26]
    SLICE_X23Y77         LUT6 (Prop_lut6_I1_O)        0.124     5.708 r  ODDR_4_i_8/O
                         net (fo=1, routed)           0.484     6.192    ODDR_4_i_8_n_0
    SLICE_X16Y77         LUT4 (Prop_lut4_I3_O)        0.124     6.316 r  ODDR_4_i_6/O
                         net (fo=4, routed)           0.464     6.780    ODDR_4_i_6_n_0
    SLICE_X13Y76         LUT6 (Prop_lut6_I3_O)        0.124     6.904 r  ODDR_4_i_2/O
                         net (fo=1, routed)           0.953     7.857    soc_ethmac_tx_gap_inserter_source_payload_data[6]
    OLOGIC_X0Y76         ODDR                                         r  ODDR_4/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.863     9.863    eth_tx_clk
    OLOGIC_X0Y76         ODDR                                         r  ODDR_4/C
                         clock pessimism              0.088     9.952    
                         clock uncertainty           -0.069     9.883    
    OLOGIC_X0Y76         ODDR (Setup_oddr_C_D2)      -0.834     9.049    ODDR_4
  -------------------------------------------------------------------
                         required time                          9.049    
                         arrival time                          -7.857    
  -------------------------------------------------------------------
                         slack                                  1.192    

Slack (MET) :             1.233ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_3/D1
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        5.844ns  (logic 2.702ns (46.232%)  route 3.142ns (53.768%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 9.863 - 8.000 ) 
    Source Clock Delay      (SCD):    1.972ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.972     1.972    eth_tx_clk
    RAMB36_X1Y15         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[9])
                                                      2.454     4.426 r  storage_11_reg/DOADO[9]
                         net (fo=1, routed)           1.113     5.539    soc_ethmac_tx_converter_converter_sink_payload_data_reg[11]
    SLICE_X24Y78         LUT6 (Prop_lut6_I0_O)        0.124     5.663 r  ODDR_3_i_5/O
                         net (fo=2, routed)           1.020     6.682    ODDR_3_i_5_n_0
    SLICE_X14Y75         LUT6 (Prop_lut6_I2_O)        0.124     6.806 r  ODDR_3_i_1/O
                         net (fo=1, routed)           1.010     7.816    soc_ethmac_tx_gap_inserter_source_payload_data[1]
    OLOGIC_X0Y75         ODDR                                         r  ODDR_3/D1
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.863     9.863    eth_tx_clk
    OLOGIC_X0Y75         ODDR                                         r  ODDR_3/C
                         clock pessimism              0.088     9.952    
                         clock uncertainty           -0.069     9.883    
    OLOGIC_X0Y75         ODDR (Setup_oddr_C_D1)      -0.834     9.049    ODDR_3
  -------------------------------------------------------------------
                         required time                          9.049    
                         arrival time                          -7.816    
  -------------------------------------------------------------------
                         slack                                  1.233    

Slack (MET) :             1.235ns  (required time - arrival time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_tx_cdc_graycounter1_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.436ns  (logic 1.566ns (24.331%)  route 4.870ns (75.669%))
  Logic Levels:           9  (LUT3=4 LUT4=1 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.793ns = ( 9.793 - 8.000 ) 
    Source Clock Delay      (SCD):    1.918ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.918     1.918    eth_tx_clk
    SLICE_X24Y75         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y75         FDRE (Prop_fdre_C_Q)         0.456     2.374 r  soc_ethmac_tx_cdc_graycounter1_q_reg[6]/Q
                         net (fo=2, routed)           1.094     3.469    soc_ethmac_tx_cdc_graycounter1_q[6]
    SLICE_X22Y75         LUT6 (Prop_lut6_I1_O)        0.124     3.593 f  soc_ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.162     3.755    soc_ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X22Y75         LUT6 (Prop_lut6_I5_O)        0.124     3.879 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.171     4.049    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X22Y75         LUT3 (Prop_lut3_I0_O)        0.124     4.173 f  vns_liteethmaccrc32inserter_state[1]_i_3/O
                         net (fo=5, routed)           0.519     4.693    soc_ethmac_padding_inserter_source_valid
    SLICE_X23Y75         LUT3 (Prop_lut3_I0_O)        0.124     4.817 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.517     5.334    soc_ethmac_crc32_inserter_source_valid
    SLICE_X20Y75         LUT4 (Prop_lut4_I1_O)        0.124     5.458 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.477     5.935    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X23Y76         LUT6 (Prop_lut6_I5_O)        0.124     6.059 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.188     6.247    soc_ethmac_tx_converter_converter_mux0
    SLICE_X23Y76         LUT3 (Prop_lut3_I2_O)        0.124     6.371 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.555     6.927    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X25Y75         LUT6 (Prop_lut6_I2_O)        0.124     7.051 r  storage_11_reg_i_46/O
                         net (fo=3, routed)           0.496     7.547    storage_11_reg_i_46_n_0
    SLICE_X24Y75         LUT3 (Prop_lut3_I0_O)        0.118     7.665 r  soc_ethmac_tx_cdc_graycounter1_q[6]_i_1/O
                         net (fo=2, routed)           0.690     8.355    soc_ethmac_tx_cdc_rdport_adr[6]
    SLICE_X24Y75         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.793     9.793    eth_tx_clk
    SLICE_X24Y75         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[6]/C
                         clock pessimism              0.125     9.918    
                         clock uncertainty           -0.069     9.849    
    SLICE_X24Y75         FDRE (Setup_fdre_C_D)       -0.260     9.589    soc_ethmac_tx_cdc_graycounter1_q_reg[6]
  -------------------------------------------------------------------
                         required time                          9.589    
                         arrival time                          -8.355    
  -------------------------------------------------------------------
                         slack                                  1.235    

Slack (MET) :             1.265ns  (required time - arrival time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.116ns  (logic 1.572ns (25.703%)  route 4.544ns (74.297%))
  Logic Levels:           9  (LUT2=1 LUT3=3 LUT4=1 LUT6=4)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.845ns = ( 9.845 - 8.000 ) 
    Source Clock Delay      (SCD):    1.918ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.918     1.918    eth_tx_clk
    SLICE_X24Y75         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y75         FDRE (Prop_fdre_C_Q)         0.456     2.374 r  soc_ethmac_tx_cdc_graycounter1_q_reg[6]/Q
                         net (fo=2, routed)           1.094     3.469    soc_ethmac_tx_cdc_graycounter1_q[6]
    SLICE_X22Y75         LUT6 (Prop_lut6_I1_O)        0.124     3.593 f  soc_ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.162     3.755    soc_ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X22Y75         LUT6 (Prop_lut6_I5_O)        0.124     3.879 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.171     4.049    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X22Y75         LUT3 (Prop_lut3_I0_O)        0.124     4.173 f  vns_liteethmaccrc32inserter_state[1]_i_3/O
                         net (fo=5, routed)           0.519     4.693    soc_ethmac_padding_inserter_source_valid
    SLICE_X23Y75         LUT3 (Prop_lut3_I0_O)        0.124     4.817 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.517     5.334    soc_ethmac_crc32_inserter_source_valid
    SLICE_X20Y75         LUT4 (Prop_lut4_I1_O)        0.124     5.458 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.477     5.935    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X23Y76         LUT6 (Prop_lut6_I5_O)        0.124     6.059 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.188     6.247    soc_ethmac_tx_converter_converter_mux0
    SLICE_X23Y76         LUT3 (Prop_lut3_I2_O)        0.124     6.371 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.555     6.927    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X25Y75         LUT6 (Prop_lut6_I2_O)        0.124     7.051 r  storage_11_reg_i_46/O
                         net (fo=3, routed)           0.307     7.357    storage_11_reg_i_46_n_0
    SLICE_X25Y76         LUT2 (Prop_lut2_I0_O)        0.124     7.481 r  storage_11_reg_i_2/O
                         net (fo=2, routed)           0.553     8.034    soc_ethmac_tx_cdc_graycounter1_q_next_binary[5]
    RAMB36_X1Y15         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.845     9.845    eth_tx_clk
    RAMB36_X1Y15         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.088     9.934    
                         clock uncertainty           -0.069     9.865    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.299    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.299    
                         arrival time                          -8.034    
  -------------------------------------------------------------------
                         slack                                  1.265    

Slack (MET) :             1.276ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_crc32_inserter_reg_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.605ns  (logic 3.183ns (48.191%)  route 3.422ns (51.809%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 9.804 - 8.000 ) 
    Source Clock Delay      (SCD):    1.972ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.972     1.972    eth_tx_clk
    RAMB36_X1Y15         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[9])
                                                      2.454     4.426 r  storage_11_reg/DOADO[9]
                         net (fo=1, routed)           1.113     5.539    soc_ethmac_tx_converter_converter_sink_payload_data_reg[11]
    SLICE_X24Y78         LUT6 (Prop_lut6_I0_O)        0.124     5.663 r  ODDR_3_i_5/O
                         net (fo=2, routed)           1.027     6.690    ODDR_3_i_5_n_0
    SLICE_X14Y75         LUT5 (Prop_lut5_I1_O)        0.124     6.814 r  soc_ethmac_crc32_inserter_reg[29]_i_3/O
                         net (fo=13, routed)          1.017     7.832    soc_ethmac_crc32_inserter_reg[29]_i_3_n_0
    SLICE_X13Y77         LUT4 (Prop_lut4_I3_O)        0.154     7.986 r  soc_ethmac_crc32_inserter_reg[12]_i_2/O
                         net (fo=1, routed)           0.264     8.250    soc_ethmac_crc32_inserter_reg[12]_i_2_n_0
    SLICE_X13Y77         LUT4 (Prop_lut4_I1_O)        0.327     8.577 r  soc_ethmac_crc32_inserter_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     8.577    soc_ethmac_crc32_inserter_next_reg[12]
    SLICE_X13Y77         FDSE                                         r  soc_ethmac_crc32_inserter_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.804     9.804    eth_tx_clk
    SLICE_X13Y77         FDSE                                         r  soc_ethmac_crc32_inserter_reg_reg[12]/C
                         clock pessimism              0.088     9.892    
                         clock uncertainty           -0.069     9.823    
    SLICE_X13Y77         FDSE (Setup_fdse_C_D)        0.029     9.852    soc_ethmac_crc32_inserter_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          9.852    
                         arrival time                          -8.577    
  -------------------------------------------------------------------
                         slack                                  1.276    

Slack (MET) :             1.408ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_crc32_inserter_reg_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.363ns  (logic 2.826ns (44.412%)  route 3.537ns (55.588%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 9.804 - 8.000 ) 
    Source Clock Delay      (SCD):    1.972ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.972     1.972    eth_tx_clk
    RAMB36_X1Y15         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[9])
                                                      2.454     4.426 r  storage_11_reg/DOADO[9]
                         net (fo=1, routed)           1.113     5.539    soc_ethmac_tx_converter_converter_sink_payload_data_reg[11]
    SLICE_X24Y78         LUT6 (Prop_lut6_I0_O)        0.124     5.663 r  ODDR_3_i_5/O
                         net (fo=2, routed)           1.027     6.690    ODDR_3_i_5_n_0
    SLICE_X14Y75         LUT5 (Prop_lut5_I1_O)        0.124     6.814 r  soc_ethmac_crc32_inserter_reg[29]_i_3/O
                         net (fo=13, routed)          1.017     7.832    soc_ethmac_crc32_inserter_reg[29]_i_3_n_0
    SLICE_X13Y77         LUT5 (Prop_lut5_I0_O)        0.124     7.956 r  soc_ethmac_crc32_inserter_reg[4]_i_1/O
                         net (fo=1, routed)           0.379     8.335    soc_ethmac_crc32_inserter_next_reg[4]
    SLICE_X13Y77         FDSE                                         r  soc_ethmac_crc32_inserter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.804     9.804    eth_tx_clk
    SLICE_X13Y77         FDSE                                         r  soc_ethmac_crc32_inserter_reg_reg[4]/C
                         clock pessimism              0.088     9.892    
                         clock uncertainty           -0.069     9.823    
    SLICE_X13Y77         FDSE (Setup_fdse_C_D)       -0.081     9.742    soc_ethmac_crc32_inserter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          9.742    
                         arrival time                          -8.335    
  -------------------------------------------------------------------
                         slack                                  1.408    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl4_regs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vns_xilinxmultiregimpl4_regs1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.954ns
    Source Clock Delay      (SCD):    0.680ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.680     0.680    eth_tx_clk
    SLICE_X23Y78         FDRE                                         r  vns_xilinxmultiregimpl4_regs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y78         FDRE (Prop_fdre_C_Q)         0.141     0.821 r  vns_xilinxmultiregimpl4_regs0_reg[1]/Q
                         net (fo=1, routed)           0.056     0.877    vns_xilinxmultiregimpl4_regs0[1]
    SLICE_X23Y78         FDRE                                         r  vns_xilinxmultiregimpl4_regs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.954     0.954    eth_tx_clk
    SLICE_X23Y78         FDRE                                         r  vns_xilinxmultiregimpl4_regs1_reg[1]/C
                         clock pessimism             -0.273     0.680    
    SLICE_X23Y78         FDRE (Hold_fdre_C_D)         0.075     0.755    vns_xilinxmultiregimpl4_regs1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.755    
                         arrival time                           0.877    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl4_regs0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vns_xilinxmultiregimpl4_regs1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.950ns
    Source Clock Delay      (SCD):    0.677ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.677     0.677    eth_tx_clk
    SLICE_X22Y74         FDRE                                         r  vns_xilinxmultiregimpl4_regs0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y74         FDRE (Prop_fdre_C_Q)         0.164     0.841 r  vns_xilinxmultiregimpl4_regs0_reg[3]/Q
                         net (fo=1, routed)           0.056     0.897    vns_xilinxmultiregimpl4_regs0[3]
    SLICE_X22Y74         FDRE                                         r  vns_xilinxmultiregimpl4_regs1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.950     0.950    eth_tx_clk
    SLICE_X22Y74         FDRE                                         r  vns_xilinxmultiregimpl4_regs1_reg[3]/C
                         clock pessimism             -0.272     0.677    
    SLICE_X22Y74         FDRE (Hold_fdre_C_D)         0.060     0.737    vns_xilinxmultiregimpl4_regs1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.737    
                         arrival time                           0.897    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 soc_ethmac_tx_gap_inserter_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vns_liteethmacgap_state_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.984%)  route 0.109ns (37.016%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.953ns
    Source Clock Delay      (SCD):    0.680ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.680     0.680    eth_tx_clk
    SLICE_X17Y75         FDRE                                         r  soc_ethmac_tx_gap_inserter_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y75         FDRE (Prop_fdre_C_Q)         0.141     0.821 f  soc_ethmac_tx_gap_inserter_counter_reg[0]/Q
                         net (fo=5, routed)           0.109     0.931    soc_ethmac_tx_gap_inserter_counter_reg__0[0]
    SLICE_X16Y75         LUT6 (Prop_lut6_I3_O)        0.045     0.976 r  vns_liteethmacgap_state_i_1/O
                         net (fo=1, routed)           0.000     0.976    vns_liteethmacgap_state_i_1_n_0
    SLICE_X16Y75         FDRE                                         r  vns_liteethmacgap_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.953     0.953    eth_tx_clk
    SLICE_X16Y75         FDRE                                         r  vns_liteethmacgap_state_reg/C
                         clock pessimism             -0.259     0.693    
    SLICE_X16Y75         FDRE (Hold_fdre_C_D)         0.120     0.813    vns_liteethmacgap_state_reg
  -------------------------------------------------------------------
                         required time                         -0.813    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl4_regs0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vns_xilinxmultiregimpl4_regs1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.950ns
    Source Clock Delay      (SCD):    0.677ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.677     0.677    eth_tx_clk
    SLICE_X22Y74         FDRE                                         r  vns_xilinxmultiregimpl4_regs0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y74         FDRE (Prop_fdre_C_Q)         0.164     0.841 r  vns_xilinxmultiregimpl4_regs0_reg[5]/Q
                         net (fo=1, routed)           0.056     0.897    vns_xilinxmultiregimpl4_regs0[5]
    SLICE_X22Y74         FDRE                                         r  vns_xilinxmultiregimpl4_regs1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.950     0.950    eth_tx_clk
    SLICE_X22Y74         FDRE                                         r  vns_xilinxmultiregimpl4_regs1_reg[5]/C
                         clock pessimism             -0.272     0.677    
    SLICE_X22Y74         FDRE (Hold_fdre_C_D)         0.053     0.730    vns_xilinxmultiregimpl4_regs1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.730    
                         arrival time                           0.897    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl4_regs0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vns_xilinxmultiregimpl4_regs1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.172%)  route 0.054ns (29.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.950ns
    Source Clock Delay      (SCD):    0.677ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.677     0.677    eth_tx_clk
    SLICE_X23Y74         FDRE                                         r  vns_xilinxmultiregimpl4_regs0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y74         FDRE (Prop_fdre_C_Q)         0.128     0.805 r  vns_xilinxmultiregimpl4_regs0_reg[6]/Q
                         net (fo=1, routed)           0.054     0.860    vns_xilinxmultiregimpl4_regs0[6]
    SLICE_X23Y74         FDRE                                         r  vns_xilinxmultiregimpl4_regs1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.950     0.950    eth_tx_clk
    SLICE_X23Y74         FDRE                                         r  vns_xilinxmultiregimpl4_regs1_reg[6]/C
                         clock pessimism             -0.272     0.677    
    SLICE_X23Y74         FDRE (Hold_fdre_C_D)        -0.008     0.669    vns_xilinxmultiregimpl4_regs1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.669    
                         arrival time                           0.860    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_binary_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_tx_cdc_graycounter1_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.786%)  route 0.120ns (39.214%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.948ns
    Source Clock Delay      (SCD):    0.675ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.675     0.675    eth_tx_clk
    SLICE_X24Y75         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_binary_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y75         FDRE (Prop_fdre_C_Q)         0.141     0.816 r  soc_ethmac_tx_cdc_graycounter1_q_binary_reg[4]/Q
                         net (fo=4, routed)           0.120     0.936    soc_ethmac_tx_cdc_graycounter1_q_binary_reg__0[4]
    SLICE_X25Y75         LUT3 (Prop_lut3_I1_O)        0.045     0.981 r  soc_ethmac_tx_cdc_graycounter1_q[4]_i_1/O
                         net (fo=1, routed)           0.000     0.981    soc_ethmac_tx_cdc_graycounter1_q_next[4]
    SLICE_X25Y75         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.948     0.948    eth_tx_clk
    SLICE_X25Y75         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[4]/C
                         clock pessimism             -0.259     0.688    
    SLICE_X25Y75         FDRE (Hold_fdre_C_D)         0.092     0.780    soc_ethmac_tx_cdc_graycounter1_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.780    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_binary_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_tx_cdc_graycounter1_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.985%)  route 0.119ns (39.015%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.948ns
    Source Clock Delay      (SCD):    0.675ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.675     0.675    eth_tx_clk
    SLICE_X24Y75         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_binary_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y75         FDRE (Prop_fdre_C_Q)         0.141     0.816 r  soc_ethmac_tx_cdc_graycounter1_q_binary_reg[4]/Q
                         net (fo=4, routed)           0.119     0.935    soc_ethmac_tx_cdc_graycounter1_q_binary_reg__0[4]
    SLICE_X25Y75         LUT6 (Prop_lut6_I0_O)        0.045     0.980 r  soc_ethmac_tx_cdc_graycounter1_q[3]_i_1/O
                         net (fo=1, routed)           0.000     0.980    soc_ethmac_tx_cdc_graycounter1_q_next[3]
    SLICE_X25Y75         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.948     0.948    eth_tx_clk
    SLICE_X25Y75         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[3]/C
                         clock pessimism             -0.259     0.688    
    SLICE_X25Y75         FDRE (Hold_fdre_C_D)         0.091     0.779    soc_ethmac_tx_cdc_graycounter1_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.779    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 soc_ethmac_tx_gap_inserter_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_tx_gap_inserter_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.183ns (50.649%)  route 0.178ns (49.351%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.953ns
    Source Clock Delay      (SCD):    0.680ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.680     0.680    eth_tx_clk
    SLICE_X17Y75         FDRE                                         r  soc_ethmac_tx_gap_inserter_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y75         FDRE (Prop_fdre_C_Q)         0.141     0.821 r  soc_ethmac_tx_gap_inserter_counter_reg[0]/Q
                         net (fo=5, routed)           0.178     1.000    soc_ethmac_tx_gap_inserter_counter_reg__0[0]
    SLICE_X17Y75         LUT2 (Prop_lut2_I0_O)        0.042     1.042 r  soc_ethmac_tx_gap_inserter_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.042    p_0_in__12[1]
    SLICE_X17Y75         FDRE                                         r  soc_ethmac_tx_gap_inserter_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.953     0.953    eth_tx_clk
    SLICE_X17Y75         FDRE                                         r  soc_ethmac_tx_gap_inserter_counter_reg[1]/C
                         clock pessimism             -0.272     0.680    
    SLICE_X17Y75         FDRE (Hold_fdre_C_D)         0.107     0.787    soc_ethmac_tx_gap_inserter_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.042    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_inserter_reg_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_crc32_inserter_reg_reg[20]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.184ns (46.043%)  route 0.216ns (53.957%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.957ns
    Source Clock Delay      (SCD):    0.683ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.683     0.683    eth_tx_clk
    SLICE_X13Y77         FDSE                                         r  soc_ethmac_crc32_inserter_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y77         FDSE (Prop_fdse_C_Q)         0.141     0.824 r  soc_ethmac_crc32_inserter_reg_reg[12]/Q
                         net (fo=2, routed)           0.216     1.040    p_27_in
    SLICE_X14Y78         LUT2 (Prop_lut2_I1_O)        0.043     1.083 r  soc_ethmac_crc32_inserter_reg[20]_i_1/O
                         net (fo=1, routed)           0.000     1.083    soc_ethmac_crc32_inserter_next_reg[20]
    SLICE_X14Y78         FDSE                                         r  soc_ethmac_crc32_inserter_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.957     0.957    eth_tx_clk
    SLICE_X14Y78         FDSE                                         r  soc_ethmac_crc32_inserter_reg_reg[20]/C
                         clock pessimism             -0.259     0.697    
    SLICE_X14Y78         FDSE (Hold_fdse_C_D)         0.131     0.828    soc_ethmac_crc32_inserter_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.828    
                         arrival time                           1.083    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 soc_ethmac_preamble_inserter_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_preamble_inserter_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.797%)  route 0.195ns (51.203%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.986ns
    Source Clock Delay      (SCD):    0.713ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.713     0.713    eth_tx_clk
    SLICE_X3Y78          FDRE                                         r  soc_ethmac_preamble_inserter_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.141     0.854 r  soc_ethmac_preamble_inserter_cnt_reg[1]/Q
                         net (fo=5, routed)           0.195     1.049    soc_ethmac_preamble_inserter_cnt[1]
    SLICE_X4Y78          LUT6 (Prop_lut6_I1_O)        0.045     1.094 r  soc_ethmac_preamble_inserter_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.094    soc_ethmac_preamble_inserter_cnt[2]_i_1_n_0
    SLICE_X4Y78          FDRE                                         r  soc_ethmac_preamble_inserter_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.986     0.986    eth_tx_clk
    SLICE_X4Y78          FDRE                                         r  soc_ethmac_preamble_inserter_cnt_reg[2]/C
                         clock pessimism             -0.237     0.748    
    SLICE_X4Y78          FDRE (Hold_fdre_C_D)         0.091     0.839    soc_ethmac_preamble_inserter_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.839    
                         arrival time                           1.094    
  -------------------------------------------------------------------
                         slack                                  0.255    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { BUFG_6/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y15  storage_11_reg/CLKARDCLK
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y80  ODDR_1/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y77  ODDR_2/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y75  ODDR_3/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y76  ODDR_4/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y78  ODDR_5/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X60Y90  FDPE_6/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X60Y90  FDPE_7/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X20Y75  vns_liteethmaccrc32inserter_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X20Y75  vns_liteethmaccrc32inserter_state_reg[1]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X60Y90  FDPE_6/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X60Y90  FDPE_7/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X20Y75  vns_liteethmaccrc32inserter_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X20Y75  vns_liteethmaccrc32inserter_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X16Y75  vns_liteethmacgap_state_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X20Y77  vns_liteethmacpaddinginserter_state_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X16Y76  vns_liteethmacpreambleinserter_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X16Y76  vns_liteethmacpreambleinserter_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X22Y76  vns_xilinxmultiregimpl4_regs0_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X23Y78  vns_xilinxmultiregimpl4_regs0_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X20Y75  vns_liteethmaccrc32inserter_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X20Y75  vns_liteethmaccrc32inserter_state_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X12Y78  soc_ethmac_crc32_inserter_reg_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X12Y78  soc_ethmac_crc32_inserter_reg_reg[10]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X14Y78  soc_ethmac_crc32_inserter_reg_reg[16]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X12Y78  soc_ethmac_crc32_inserter_reg_reg[18]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X14Y78  soc_ethmac_crc32_inserter_reg_reg[20]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X15Y78  soc_ethmac_crc32_inserter_reg_reg[24]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X12Y78  soc_ethmac_crc32_inserter_reg_reg[26]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X15Y78  soc_ethmac_crc32_inserter_reg_reg[27]/C



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_in0_pix5x_clk
  To Clock:  hdmi_in0_pix5x_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :           12  Failing Endpoints,  Worst Slack       -0.321ns,  Total Violation       -3.852ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_in0_pix5x_clk
Waveform(ns):       { 0.000 0.673 }
Period(ns):         1.346
Sources:            { BUFIO/O }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.346       -0.321     ILOGIC_X1Y132  ISERDESE2_16/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.346       -0.321     ILOGIC_X1Y132  ISERDESE2_16/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.346       -0.321     ILOGIC_X1Y131  ISERDESE2_17/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.346       -0.321     ILOGIC_X1Y131  ISERDESE2_17/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.346       -0.321     ILOGIC_X1Y142  ISERDESE2_18/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.346       -0.321     ILOGIC_X1Y142  ISERDESE2_18/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.346       -0.321     ILOGIC_X1Y141  ISERDESE2_19/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.346       -0.321     ILOGIC_X1Y141  ISERDESE2_19/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.346       -0.321     ILOGIC_X1Y146  ISERDESE2_20/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.346       -0.321     ILOGIC_X1Y146  ISERDESE2_20/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_in0_pix_clk
  To Clock:  hdmi_in0_pix_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.022ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.117ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.022ns  (required time - arrival time)
  Source:                 soc_charsync2_raw_data1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_charsync2_control_position_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.289ns  (logic 1.303ns (24.634%)  route 3.986ns (75.366%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.635ns = ( 8.369 - 6.734 ) 
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        1.829     1.829    hdmi_in0_pix_clk
    SLICE_X157Y141       FDRE                                         r  soc_charsync2_raw_data1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y141       FDRE (Prop_fdre_C_Q)         0.456     2.285 r  soc_charsync2_raw_data1_reg[4]/Q
                         net (fo=8, routed)           0.892     3.178    soc_charsync2_raw_data1[4]
    SLICE_X156Y141       LUT5 (Prop_lut5_I0_O)        0.124     3.302 f  soc_charsync2_found_control_i_10/O
                         net (fo=1, routed)           0.667     3.969    soc_charsync2_found_control_i_10_n_0
    SLICE_X156Y141       LUT6 (Prop_lut6_I5_O)        0.124     4.093 r  soc_charsync2_found_control_i_4/O
                         net (fo=4, routed)           0.842     4.935    soc_charsync2_found_control124_out
    SLICE_X153Y141       LUT4 (Prop_lut4_I0_O)        0.150     5.085 r  soc_charsync2_control_position[3]_i_5/O
                         net (fo=2, routed)           0.535     5.620    soc_charsync2_control_position[3]_i_5_n_0
    SLICE_X152Y141       LUT6 (Prop_lut6_I2_O)        0.332     5.952 r  soc_charsync2_control_position[3]_i_3/O
                         net (fo=2, routed)           0.714     6.666    soc_charsync2_control_position[3]_i_3_n_0
    SLICE_X152Y141       LUT4 (Prop_lut4_I2_O)        0.117     6.783 r  soc_charsync2_control_position[3]_i_1/O
                         net (fo=1, routed)           0.336     7.119    soc_charsync2_control_position[3]_i_1_n_0
    SLICE_X152Y141       FDRE                                         r  soc_charsync2_control_position_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1107, routed)        1.635     8.369    hdmi_in0_pix_clk
    SLICE_X152Y141       FDRE                                         r  soc_charsync2_control_position_reg[3]/C
                         clock pessimism              0.080     8.449    
                         clock uncertainty           -0.068     8.381    
    SLICE_X152Y141       FDRE (Setup_fdre_C_D)       -0.240     8.141    soc_charsync2_control_position_reg[3]
  -------------------------------------------------------------------
                         required time                          8.141    
                         arrival time                          -7.119    
  -------------------------------------------------------------------
                         slack                                  1.022    

Slack (MET) :             1.032ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_frame_rgb2ycbcr_yraw_r1_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        4.920ns  (logic 0.478ns (9.715%)  route 4.442ns (90.285%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.627ns = ( 8.361 - 6.734 ) 
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        1.820     1.820    hdmi_in0_pix_clk
    SLICE_X162Y119       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y119       FDPE (Prop_fdpe_C_Q)         0.478     2.298 r  FDPE_11/Q
                         net (fo=839, routed)         4.442     6.741    hdmi_in0_pix_rst
    SLICE_X145Y132       FDRE                                         r  soc_frame_rgb2ycbcr_yraw_r1_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1107, routed)        1.627     8.361    hdmi_in0_pix_clk
    SLICE_X145Y132       FDRE                                         r  soc_frame_rgb2ycbcr_yraw_r1_reg[5]/C
                         clock pessimism              0.080     8.441    
                         clock uncertainty           -0.068     8.373    
    SLICE_X145Y132       FDRE (Setup_fdre_C_R)       -0.600     7.773    soc_frame_rgb2ycbcr_yraw_r1_reg[5]
  -------------------------------------------------------------------
                         required time                          7.773    
                         arrival time                          -6.741    
  -------------------------------------------------------------------
                         slack                                  1.032    

Slack (MET) :             1.121ns  (required time - arrival time)
  Source:                 soc_charsync0_raw_data1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_charsync0_control_position_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.334ns  (logic 1.338ns (25.085%)  route 3.996ns (74.915%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.703ns = ( 8.437 - 6.734 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        1.745     1.745    hdmi_in0_pix_clk
    SLICE_X155Y119       FDRE                                         r  soc_charsync0_raw_data1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y119       FDRE (Prop_fdre_C_Q)         0.456     2.201 r  soc_charsync0_raw_data1_reg[2]/Q
                         net (fo=4, routed)           1.011     3.212    soc_charsync0_raw_data1[2]
    SLICE_X155Y119       LUT5 (Prop_lut5_I0_O)        0.124     3.336 f  soc_charsync0_found_control_i_15/O
                         net (fo=1, routed)           0.660     3.997    soc_charsync0_found_control_i_15_n_0
    SLICE_X157Y119       LUT6 (Prop_lut6_I5_O)        0.124     4.121 r  soc_charsync0_found_control_i_9/O
                         net (fo=3, routed)           0.690     4.811    soc_charsync0_found_control_i_9_n_0
    SLICE_X157Y119       LUT4 (Prop_lut4_I2_O)        0.152     4.963 r  soc_charsync0_control_position[3]_i_5/O
                         net (fo=2, routed)           0.417     5.379    soc_charsync0_control_position[3]_i_5_n_0
    SLICE_X157Y118       LUT6 (Prop_lut6_I2_O)        0.332     5.711 r  soc_charsync0_control_position[3]_i_3/O
                         net (fo=2, routed)           0.726     6.438    soc_charsync0_control_position[3]_i_3_n_0
    SLICE_X156Y118       LUT4 (Prop_lut4_I2_O)        0.150     6.588 r  soc_charsync0_control_position[3]_i_1/O
                         net (fo=1, routed)           0.491     7.079    soc_charsync0_control_position[3]_i_1_n_0
    SLICE_X156Y117       FDRE                                         r  soc_charsync0_control_position_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1107, routed)        1.703     8.437    hdmi_in0_pix_clk
    SLICE_X156Y117       FDRE                                         r  soc_charsync0_control_position_reg[3]/C
                         clock pessimism              0.080     8.517    
                         clock uncertainty           -0.068     8.449    
    SLICE_X156Y117       FDRE (Setup_fdre_C_D)       -0.249     8.200    soc_charsync0_control_position_reg[3]
  -------------------------------------------------------------------
                         required time                          8.200    
                         arrival time                          -7.079    
  -------------------------------------------------------------------
                         slack                                  1.121    

Slack (MET) :             1.122ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_frame_chroma_downsampler_cr_sum_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        4.739ns  (logic 0.478ns (10.086%)  route 4.261ns (89.914%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.630ns = ( 8.364 - 6.734 ) 
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        1.820     1.820    hdmi_in0_pix_clk
    SLICE_X162Y119       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y119       FDPE (Prop_fdpe_C_Q)         0.478     2.298 r  FDPE_11/Q
                         net (fo=839, routed)         4.261     6.560    hdmi_in0_pix_rst
    SLICE_X148Y134       FDRE                                         r  soc_frame_chroma_downsampler_cr_sum_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1107, routed)        1.630     8.364    hdmi_in0_pix_clk
    SLICE_X148Y134       FDRE                                         r  soc_frame_chroma_downsampler_cr_sum_reg[8]/C
                         clock pessimism              0.080     8.444    
                         clock uncertainty           -0.068     8.376    
    SLICE_X148Y134       FDRE (Setup_fdre_C_R)       -0.695     7.681    soc_frame_chroma_downsampler_cr_sum_reg[8]
  -------------------------------------------------------------------
                         required time                          7.681    
                         arrival time                          -6.560    
  -------------------------------------------------------------------
                         slack                                  1.122    

Slack (MET) :             1.169ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_frame_rgb2ycbcr_source_cr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        4.782ns  (logic 0.478ns (9.996%)  route 4.304ns (90.004%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.625ns = ( 8.359 - 6.734 ) 
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        1.820     1.820    hdmi_in0_pix_clk
    SLICE_X162Y119       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y119       FDPE (Prop_fdpe_C_Q)         0.478     2.298 r  FDPE_11/Q
                         net (fo=839, routed)         4.304     6.602    hdmi_in0_pix_rst
    SLICE_X145Y131       FDRE                                         r  soc_frame_rgb2ycbcr_source_cr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1107, routed)        1.625     8.359    hdmi_in0_pix_clk
    SLICE_X145Y131       FDRE                                         r  soc_frame_rgb2ycbcr_source_cr_reg[0]/C
                         clock pessimism              0.080     8.439    
                         clock uncertainty           -0.068     8.371    
    SLICE_X145Y131       FDRE (Setup_fdre_C_R)       -0.600     7.771    soc_frame_rgb2ycbcr_source_cr_reg[0]
  -------------------------------------------------------------------
                         required time                          7.771    
                         arrival time                          -6.602    
  -------------------------------------------------------------------
                         slack                                  1.169    

Slack (MET) :             1.169ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_frame_rgb2ycbcr_source_cr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        4.782ns  (logic 0.478ns (9.996%)  route 4.304ns (90.004%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.625ns = ( 8.359 - 6.734 ) 
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        1.820     1.820    hdmi_in0_pix_clk
    SLICE_X162Y119       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y119       FDPE (Prop_fdpe_C_Q)         0.478     2.298 r  FDPE_11/Q
                         net (fo=839, routed)         4.304     6.602    hdmi_in0_pix_rst
    SLICE_X145Y131       FDRE                                         r  soc_frame_rgb2ycbcr_source_cr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1107, routed)        1.625     8.359    hdmi_in0_pix_clk
    SLICE_X145Y131       FDRE                                         r  soc_frame_rgb2ycbcr_source_cr_reg[1]/C
                         clock pessimism              0.080     8.439    
                         clock uncertainty           -0.068     8.371    
    SLICE_X145Y131       FDRE (Setup_fdre_C_R)       -0.600     7.771    soc_frame_rgb2ycbcr_source_cr_reg[1]
  -------------------------------------------------------------------
                         required time                          7.771    
                         arrival time                          -6.602    
  -------------------------------------------------------------------
                         slack                                  1.169    

Slack (MET) :             1.176ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_frame_rgb2ycbcr_cd_mult_byraw_reg/RSTM
                            (rising edge-triggered cell DSP48E1 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.020ns  (logic 0.478ns (9.522%)  route 4.542ns (90.478%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.711ns = ( 8.445 - 6.734 ) 
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        1.820     1.820    hdmi_in0_pix_clk
    SLICE_X162Y119       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y119       FDPE (Prop_fdpe_C_Q)         0.478     2.298 r  FDPE_11/Q
                         net (fo=839, routed)         4.542     6.840    hdmi_in0_pix_rst
    DSP48_X7Y51          DSP48E1                                      r  soc_frame_rgb2ycbcr_cd_mult_byraw_reg/RSTM
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1107, routed)        1.711     8.445    hdmi_in0_pix_clk
    DSP48_X7Y51          DSP48E1                                      r  soc_frame_rgb2ycbcr_cd_mult_byraw_reg/CLK
                         clock pessimism              0.080     8.525    
                         clock uncertainty           -0.068     8.457    
    DSP48_X7Y51          DSP48E1 (Setup_dsp48e1_CLK_RSTM)
                                                     -0.441     8.016    soc_frame_rgb2ycbcr_cd_mult_byraw_reg
  -------------------------------------------------------------------
                         required time                          8.016    
                         arrival time                          -6.840    
  -------------------------------------------------------------------
                         slack                                  1.176    

Slack (MET) :             1.206ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_frame_chroma_downsampler_source_cb_cr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        4.655ns  (logic 0.478ns (10.269%)  route 4.177ns (89.731%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.630ns = ( 8.364 - 6.734 ) 
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        1.820     1.820    hdmi_in0_pix_clk
    SLICE_X162Y119       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y119       FDPE (Prop_fdpe_C_Q)         0.478     2.298 r  FDPE_11/Q
                         net (fo=839, routed)         4.177     6.475    hdmi_in0_pix_rst
    SLICE_X150Y134       FDRE                                         r  soc_frame_chroma_downsampler_source_cb_cr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1107, routed)        1.630     8.364    hdmi_in0_pix_clk
    SLICE_X150Y134       FDRE                                         r  soc_frame_chroma_downsampler_source_cb_cr_reg[3]/C
                         clock pessimism              0.080     8.444    
                         clock uncertainty           -0.068     8.376    
    SLICE_X150Y134       FDRE (Setup_fdre_C_R)       -0.695     7.681    soc_frame_chroma_downsampler_source_cb_cr_reg[3]
  -------------------------------------------------------------------
                         required time                          7.681    
                         arrival time                          -6.475    
  -------------------------------------------------------------------
                         slack                                  1.206    

Slack (MET) :             1.206ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_frame_chroma_downsampler_source_cb_cr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        4.655ns  (logic 0.478ns (10.269%)  route 4.177ns (89.731%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.630ns = ( 8.364 - 6.734 ) 
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        1.820     1.820    hdmi_in0_pix_clk
    SLICE_X162Y119       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y119       FDPE (Prop_fdpe_C_Q)         0.478     2.298 r  FDPE_11/Q
                         net (fo=839, routed)         4.177     6.475    hdmi_in0_pix_rst
    SLICE_X150Y134       FDRE                                         r  soc_frame_chroma_downsampler_source_cb_cr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1107, routed)        1.630     8.364    hdmi_in0_pix_clk
    SLICE_X150Y134       FDRE                                         r  soc_frame_chroma_downsampler_source_cb_cr_reg[4]/C
                         clock pessimism              0.080     8.444    
                         clock uncertainty           -0.068     8.376    
    SLICE_X150Y134       FDRE (Setup_fdre_C_R)       -0.695     7.681    soc_frame_chroma_downsampler_source_cb_cr_reg[4]
  -------------------------------------------------------------------
                         required time                          7.681    
                         arrival time                          -6.475    
  -------------------------------------------------------------------
                         slack                                  1.206    

Slack (MET) :             1.206ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_frame_chroma_downsampler_source_cb_cr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        4.655ns  (logic 0.478ns (10.269%)  route 4.177ns (89.731%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.630ns = ( 8.364 - 6.734 ) 
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        1.820     1.820    hdmi_in0_pix_clk
    SLICE_X162Y119       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y119       FDPE (Prop_fdpe_C_Q)         0.478     2.298 r  FDPE_11/Q
                         net (fo=839, routed)         4.177     6.475    hdmi_in0_pix_rst
    SLICE_X150Y134       FDRE                                         r  soc_frame_chroma_downsampler_source_cb_cr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1107, routed)        1.630     8.364    hdmi_in0_pix_clk
    SLICE_X150Y134       FDRE                                         r  soc_frame_chroma_downsampler_source_cb_cr_reg[6]/C
                         clock pessimism              0.080     8.444    
                         clock uncertainty           -0.068     8.376    
    SLICE_X150Y134       FDRE (Setup_fdre_C_R)       -0.695     7.681    soc_frame_chroma_downsampler_source_cb_cr_reg[6]
  -------------------------------------------------------------------
                         required time                          7.681    
                         arrival time                          -6.475    
  -------------------------------------------------------------------
                         slack                                  1.206    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 soc_decoding1_output_c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_16_reg_0_7_18_20/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.608ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        0.608     0.608    hdmi_in0_pix_clk
    SLICE_X153Y125       FDRE                                         r  soc_decoding1_output_c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y125       FDRE (Prop_fdre_C_Q)         0.141     0.749 r  soc_decoding1_output_c_reg[0]/Q
                         net (fo=2, routed)           0.067     0.816    storage_16_reg_0_7_18_20/DIA0
    SLICE_X152Y125       RAMD32                                       r  storage_16_reg_0_7_18_20/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        0.877     0.877    storage_16_reg_0_7_18_20/WCLK
    SLICE_X152Y125       RAMD32                                       r  storage_16_reg_0_7_18_20/RAMA/CLK
                         clock pessimism             -0.256     0.621    
    SLICE_X152Y125       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.768    storage_16_reg_0_7_18_20/RAMA
  -------------------------------------------------------------------
                         required time                         -0.768    
                         arrival time                           0.816    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 soc_decoding2_output_c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_17_reg_0_7_18_20/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.884ns
    Source Clock Delay      (SCD):    0.614ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        0.614     0.614    hdmi_in0_pix_clk
    SLICE_X153Y131       FDRE                                         r  soc_decoding2_output_c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y131       FDRE (Prop_fdre_C_Q)         0.141     0.755 r  soc_decoding2_output_c_reg[0]/Q
                         net (fo=2, routed)           0.067     0.822    storage_17_reg_0_7_18_20/DIA0
    SLICE_X152Y131       RAMD32                                       r  storage_17_reg_0_7_18_20/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        0.884     0.884    storage_17_reg_0_7_18_20/WCLK
    SLICE_X152Y131       RAMD32                                       r  storage_17_reg_0_7_18_20/RAMA/CLK
                         clock pessimism             -0.257     0.627    
    SLICE_X152Y131       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.774    storage_17_reg_0_7_18_20/RAMA
  -------------------------------------------------------------------
                         required time                         -0.774    
                         arrival time                           0.822    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 soc_frame_cur_word_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_18_reg_0/DIBDI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.128ns (36.102%)  route 0.227ns (63.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.930ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        0.618     0.618    hdmi_in0_pix_clk
    SLICE_X155Y137       FDRE                                         r  soc_frame_cur_word_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y137       FDRE (Prop_fdre_C_Q)         0.128     0.746 r  soc_frame_cur_word_reg[47]/Q
                         net (fo=1, routed)           0.227     0.972    soc_frame_cur_word[47]
    RAMB36_X8Y27         RAMB36E1                                     r  storage_18_reg_0/DIBDI[16]
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        0.930     0.930    hdmi_in0_pix_clk
    RAMB36_X8Y27         RAMB36E1                                     r  storage_18_reg_0/CLKBWRCLK
                         clock pessimism             -0.256     0.674    
    RAMB36_X8Y27         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[16])
                                                      0.243     0.917    storage_18_reg_0
  -------------------------------------------------------------------
                         required time                         -0.917    
                         arrival time                           0.972    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 soc_chansync_syncbuffer2_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_17_reg_0_7_12_17/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        0.612     0.612    hdmi_in0_pix_clk
    SLICE_X153Y129       FDRE                                         r  soc_chansync_syncbuffer2_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y129       FDRE (Prop_fdre_C_Q)         0.141     0.753 r  soc_chansync_syncbuffer2_produce_reg[0]/Q
                         net (fo=27, routed)          0.241     0.993    storage_17_reg_0_7_12_17/ADDRD0
    SLICE_X152Y129       RAMD32                                       r  storage_17_reg_0_7_12_17/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        0.882     0.882    storage_17_reg_0_7_12_17/WCLK
    SLICE_X152Y129       RAMD32                                       r  storage_17_reg_0_7_12_17/RAMA/CLK
                         clock pessimism             -0.257     0.625    
    SLICE_X152Y129       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.935    storage_17_reg_0_7_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           0.993    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 soc_chansync_syncbuffer2_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_17_reg_0_7_12_17/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        0.612     0.612    hdmi_in0_pix_clk
    SLICE_X153Y129       FDRE                                         r  soc_chansync_syncbuffer2_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y129       FDRE (Prop_fdre_C_Q)         0.141     0.753 r  soc_chansync_syncbuffer2_produce_reg[0]/Q
                         net (fo=27, routed)          0.241     0.993    storage_17_reg_0_7_12_17/ADDRD0
    SLICE_X152Y129       RAMD32                                       r  storage_17_reg_0_7_12_17/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        0.882     0.882    storage_17_reg_0_7_12_17/WCLK
    SLICE_X152Y129       RAMD32                                       r  storage_17_reg_0_7_12_17/RAMA_D1/CLK
                         clock pessimism             -0.257     0.625    
    SLICE_X152Y129       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.935    storage_17_reg_0_7_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           0.993    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 soc_chansync_syncbuffer2_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_17_reg_0_7_12_17/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        0.612     0.612    hdmi_in0_pix_clk
    SLICE_X153Y129       FDRE                                         r  soc_chansync_syncbuffer2_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y129       FDRE (Prop_fdre_C_Q)         0.141     0.753 r  soc_chansync_syncbuffer2_produce_reg[0]/Q
                         net (fo=27, routed)          0.241     0.993    storage_17_reg_0_7_12_17/ADDRD0
    SLICE_X152Y129       RAMD32                                       r  storage_17_reg_0_7_12_17/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        0.882     0.882    storage_17_reg_0_7_12_17/WCLK
    SLICE_X152Y129       RAMD32                                       r  storage_17_reg_0_7_12_17/RAMB/CLK
                         clock pessimism             -0.257     0.625    
    SLICE_X152Y129       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.935    storage_17_reg_0_7_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           0.993    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 soc_chansync_syncbuffer2_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_17_reg_0_7_12_17/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        0.612     0.612    hdmi_in0_pix_clk
    SLICE_X153Y129       FDRE                                         r  soc_chansync_syncbuffer2_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y129       FDRE (Prop_fdre_C_Q)         0.141     0.753 r  soc_chansync_syncbuffer2_produce_reg[0]/Q
                         net (fo=27, routed)          0.241     0.993    storage_17_reg_0_7_12_17/ADDRD0
    SLICE_X152Y129       RAMD32                                       r  storage_17_reg_0_7_12_17/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        0.882     0.882    storage_17_reg_0_7_12_17/WCLK
    SLICE_X152Y129       RAMD32                                       r  storage_17_reg_0_7_12_17/RAMB_D1/CLK
                         clock pessimism             -0.257     0.625    
    SLICE_X152Y129       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.935    storage_17_reg_0_7_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           0.993    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 soc_chansync_syncbuffer2_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_17_reg_0_7_12_17/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        0.612     0.612    hdmi_in0_pix_clk
    SLICE_X153Y129       FDRE                                         r  soc_chansync_syncbuffer2_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y129       FDRE (Prop_fdre_C_Q)         0.141     0.753 r  soc_chansync_syncbuffer2_produce_reg[0]/Q
                         net (fo=27, routed)          0.241     0.993    storage_17_reg_0_7_12_17/ADDRD0
    SLICE_X152Y129       RAMD32                                       r  storage_17_reg_0_7_12_17/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        0.882     0.882    storage_17_reg_0_7_12_17/WCLK
    SLICE_X152Y129       RAMD32                                       r  storage_17_reg_0_7_12_17/RAMC/CLK
                         clock pessimism             -0.257     0.625    
    SLICE_X152Y129       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.935    storage_17_reg_0_7_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           0.993    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 soc_chansync_syncbuffer2_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_17_reg_0_7_12_17/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        0.612     0.612    hdmi_in0_pix_clk
    SLICE_X153Y129       FDRE                                         r  soc_chansync_syncbuffer2_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y129       FDRE (Prop_fdre_C_Q)         0.141     0.753 r  soc_chansync_syncbuffer2_produce_reg[0]/Q
                         net (fo=27, routed)          0.241     0.993    storage_17_reg_0_7_12_17/ADDRD0
    SLICE_X152Y129       RAMD32                                       r  storage_17_reg_0_7_12_17/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        0.882     0.882    storage_17_reg_0_7_12_17/WCLK
    SLICE_X152Y129       RAMD32                                       r  storage_17_reg_0_7_12_17/RAMC_D1/CLK
                         clock pessimism             -0.257     0.625    
    SLICE_X152Y129       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.935    storage_17_reg_0_7_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           0.993    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 soc_chansync_syncbuffer2_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_17_reg_0_7_12_17/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        0.612     0.612    hdmi_in0_pix_clk
    SLICE_X153Y129       FDRE                                         r  soc_chansync_syncbuffer2_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y129       FDRE (Prop_fdre_C_Q)         0.141     0.753 r  soc_chansync_syncbuffer2_produce_reg[0]/Q
                         net (fo=27, routed)          0.241     0.993    storage_17_reg_0_7_12_17/ADDRD0
    SLICE_X152Y129       RAMS32                                       r  storage_17_reg_0_7_12_17/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1107, routed)        0.882     0.882    storage_17_reg_0_7_12_17/WCLK
    SLICE_X152Y129       RAMS32                                       r  storage_17_reg_0_7_12_17/RAMD/CLK
                         clock pessimism             -0.257     0.625    
    SLICE_X152Y129       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.935    storage_17_reg_0_7_12_17/RAMD
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           0.993    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_in0_pix_clk
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { BUFG_8/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.395         6.734       3.339      DSP48_X7Y51     soc_frame_rgb2ycbcr_cd_mult_byraw_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.395         6.734       3.339      DSP48_X7Y50     soc_frame_rgb2ycbcr_cc_mult_ryraw_reg/CLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X8Y27    storage_18_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X8Y28    storage_18_reg_1/CLKBWRCLK
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X146Y127  C[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X146Y127  C[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X146Y127  C[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X145Y128  soc_frame_rgb2ycbcr_cr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X144Y130  soc_frame_rgb2ycbcr_cr_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X144Y130  soc_frame_rgb2ycbcr_cr_reg[11]/C
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X152Y126  storage_16_reg_0_7_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X152Y126  storage_16_reg_0_7_12_17/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X152Y126  storage_16_reg_0_7_12_17/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X152Y126  storage_16_reg_0_7_12_17/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X152Y126  storage_16_reg_0_7_12_17/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X152Y126  storage_16_reg_0_7_12_17/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         3.367       2.117      SLICE_X152Y126  storage_16_reg_0_7_12_17/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         3.367       2.117      SLICE_X152Y126  storage_16_reg_0_7_12_17/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X150Y121  storage_15_reg_0_7_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X150Y121  storage_15_reg_0_7_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X150Y121  storage_15_reg_0_7_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X150Y121  storage_15_reg_0_7_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X150Y121  storage_15_reg_0_7_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X150Y121  storage_15_reg_0_7_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X150Y121  storage_15_reg_0_7_12_17/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X150Y121  storage_15_reg_0_7_12_17/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X150Y121  storage_15_reg_0_7_12_17/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X150Y121  storage_15_reg_0_7_12_17/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X150Y121  storage_15_reg_0_7_12_17/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X150Y121  storage_15_reg_0_7_12_17/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_out0_pix5x_clk
  To Clock:  hdmi_out0_pix5x_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            8  Failing Endpoints,  Worst Slack       -0.321ns,  Total Violation       -2.568ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_out0_pix5x_clk
Waveform(ns):       { 0.000 0.673 }
Period(ns):         1.346
Sources:            { BUFG_12/O }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.346       -0.321     OLOGIC_X1Y148  OSERDESE2_45/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.346       -0.321     OLOGIC_X1Y147  OSERDESE2_46/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.346       -0.321     OLOGIC_X1Y140  OSERDESE2_47/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.346       -0.321     OLOGIC_X1Y139  OSERDESE2_48/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.346       -0.321     OLOGIC_X1Y136  OSERDESE2_49/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.346       -0.321     OLOGIC_X1Y135  OSERDESE2_50/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.346       -0.321     OLOGIC_X1Y134  OSERDESE2_51/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.346       -0.321     OLOGIC_X1Y133  OSERDESE2_52/CLK



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_out0_pix_clk
  To Clock:  hdmi_out0_pix_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.117ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (required time - arrival time)
  Source:                 soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_core_dmareader_fifo_level0_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        6.546ns  (logic 2.483ns (37.934%)  route 4.063ns (62.066%))
  Logic Levels:           10  (CARRY4=4 LUT1=1 LUT3=1 LUT4=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.569ns = ( 8.303 - 6.734 ) 
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         1.687     1.687    hdmi_out0_pix_clk
    SLICE_X135Y137       FDRE                                         r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y137       FDRE (Prop_fdre_C_Q)         0.456     2.143 r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[0]/Q
                         net (fo=14, routed)          1.159     3.303    storage_22_reg_0_3_0_5/ADDRB0
    SLICE_X136Y138       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     3.455 f  storage_22_reg_0_3_0_5/RAMB/O
                         net (fo=1, routed)           0.649     4.103    soc_hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[2]
    SLICE_X135Y138       LUT4 (Prop_lut4_I0_O)        0.348     4.451 f  soc_hdmi_out0_dram_port_rdata_buffer_source_payload_data[127]_i_5/O
                         net (fo=1, routed)           0.561     5.013    soc_hdmi_out0_dram_port_rdata_buffer_source_payload_data[127]_i_5_n_0
    SLICE_X138Y137       LUT6 (Prop_lut6_I0_O)        0.124     5.137 f  soc_hdmi_out0_dram_port_rdata_buffer_source_payload_data[127]_i_3/O
                         net (fo=2, routed)           0.445     5.581    soc_hdmi_out0_dram_port_rdata_chunk_valid
    SLICE_X139Y139       LUT6 (Prop_lut6_I5_O)        0.124     5.705 f  storage_24_reg_0_i_16/O
                         net (fo=19, routed)          0.377     6.082    storage_24_reg_0_i_16_n_0
    SLICE_X136Y139       LUT3 (Prop_lut3_I0_O)        0.124     6.206 f  soc_core_dmareader_fifo_produce[0]_i_1/O
                         net (fo=27, routed)          0.549     6.755    soc_core_dmareader_fifo_wrport_we
    SLICE_X138Y137       LUT1 (Prop_lut1_I0_O)        0.124     6.879 r  soc_core_dmareader_fifo_level0[0]_i_3/O
                         net (fo=1, routed)           0.323     7.202    soc_core_dmareader_fifo_level0[0]_i_3_n_0
    SLICE_X137Y137       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.782 r  soc_core_dmareader_fifo_level0_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.782    soc_core_dmareader_fifo_level0_reg[0]_i_2_n_0
    SLICE_X137Y138       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.896 r  soc_core_dmareader_fifo_level0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.896    soc_core_dmareader_fifo_level0_reg[4]_i_1_n_0
    SLICE_X137Y139       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.010 r  soc_core_dmareader_fifo_level0_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.010    soc_core_dmareader_fifo_level0_reg[8]_i_1_n_0
    SLICE_X137Y140       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.233 r  soc_core_dmareader_fifo_level0_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.233    soc_core_dmareader_fifo_level0_reg[12]_i_1_n_7
    SLICE_X137Y140       FDRE                                         r  soc_core_dmareader_fifo_level0_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_11/O
                         net (fo=836, routed)         1.569     8.303    hdmi_out0_pix_clk
    SLICE_X137Y140       FDRE                                         r  soc_core_dmareader_fifo_level0_reg[12]/C
                         clock pessimism              0.080     8.383    
                         clock uncertainty           -0.062     8.322    
    SLICE_X137Y140       FDRE (Setup_fdre_C_D)        0.062     8.384    soc_core_dmareader_fifo_level0_reg[12]
  -------------------------------------------------------------------
                         required time                          8.384    
                         arrival time                          -8.233    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (required time - arrival time)
  Source:                 soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_core_dmareader_fifo_level0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        6.543ns  (logic 2.480ns (37.905%)  route 4.063ns (62.095%))
  Logic Levels:           9  (CARRY4=3 LUT1=1 LUT3=1 LUT4=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.569ns = ( 8.303 - 6.734 ) 
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         1.687     1.687    hdmi_out0_pix_clk
    SLICE_X135Y137       FDRE                                         r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y137       FDRE (Prop_fdre_C_Q)         0.456     2.143 r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[0]/Q
                         net (fo=14, routed)          1.159     3.303    storage_22_reg_0_3_0_5/ADDRB0
    SLICE_X136Y138       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     3.455 f  storage_22_reg_0_3_0_5/RAMB/O
                         net (fo=1, routed)           0.649     4.103    soc_hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[2]
    SLICE_X135Y138       LUT4 (Prop_lut4_I0_O)        0.348     4.451 f  soc_hdmi_out0_dram_port_rdata_buffer_source_payload_data[127]_i_5/O
                         net (fo=1, routed)           0.561     5.013    soc_hdmi_out0_dram_port_rdata_buffer_source_payload_data[127]_i_5_n_0
    SLICE_X138Y137       LUT6 (Prop_lut6_I0_O)        0.124     5.137 f  soc_hdmi_out0_dram_port_rdata_buffer_source_payload_data[127]_i_3/O
                         net (fo=2, routed)           0.445     5.581    soc_hdmi_out0_dram_port_rdata_chunk_valid
    SLICE_X139Y139       LUT6 (Prop_lut6_I5_O)        0.124     5.705 f  storage_24_reg_0_i_16/O
                         net (fo=19, routed)          0.377     6.082    storage_24_reg_0_i_16_n_0
    SLICE_X136Y139       LUT3 (Prop_lut3_I0_O)        0.124     6.206 f  soc_core_dmareader_fifo_produce[0]_i_1/O
                         net (fo=27, routed)          0.549     6.755    soc_core_dmareader_fifo_wrport_we
    SLICE_X138Y137       LUT1 (Prop_lut1_I0_O)        0.124     6.879 r  soc_core_dmareader_fifo_level0[0]_i_3/O
                         net (fo=1, routed)           0.323     7.202    soc_core_dmareader_fifo_level0[0]_i_3_n_0
    SLICE_X137Y137       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.782 r  soc_core_dmareader_fifo_level0_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.782    soc_core_dmareader_fifo_level0_reg[0]_i_2_n_0
    SLICE_X137Y138       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.896 r  soc_core_dmareader_fifo_level0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.896    soc_core_dmareader_fifo_level0_reg[4]_i_1_n_0
    SLICE_X137Y139       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.230 r  soc_core_dmareader_fifo_level0_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.230    soc_core_dmareader_fifo_level0_reg[8]_i_1_n_6
    SLICE_X137Y139       FDRE                                         r  soc_core_dmareader_fifo_level0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_11/O
                         net (fo=836, routed)         1.569     8.303    hdmi_out0_pix_clk
    SLICE_X137Y139       FDRE                                         r  soc_core_dmareader_fifo_level0_reg[9]/C
                         clock pessimism              0.080     8.383    
                         clock uncertainty           -0.062     8.322    
    SLICE_X137Y139       FDRE (Setup_fdre_C_D)        0.062     8.384    soc_core_dmareader_fifo_level0_reg[9]
  -------------------------------------------------------------------
                         required time                          8.384    
                         arrival time                          -8.230    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.175ns  (required time - arrival time)
  Source:                 soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_core_dmareader_fifo_level0_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        6.522ns  (logic 2.459ns (37.705%)  route 4.063ns (62.295%))
  Logic Levels:           9  (CARRY4=3 LUT1=1 LUT3=1 LUT4=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.569ns = ( 8.303 - 6.734 ) 
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         1.687     1.687    hdmi_out0_pix_clk
    SLICE_X135Y137       FDRE                                         r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y137       FDRE (Prop_fdre_C_Q)         0.456     2.143 r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[0]/Q
                         net (fo=14, routed)          1.159     3.303    storage_22_reg_0_3_0_5/ADDRB0
    SLICE_X136Y138       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     3.455 f  storage_22_reg_0_3_0_5/RAMB/O
                         net (fo=1, routed)           0.649     4.103    soc_hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[2]
    SLICE_X135Y138       LUT4 (Prop_lut4_I0_O)        0.348     4.451 f  soc_hdmi_out0_dram_port_rdata_buffer_source_payload_data[127]_i_5/O
                         net (fo=1, routed)           0.561     5.013    soc_hdmi_out0_dram_port_rdata_buffer_source_payload_data[127]_i_5_n_0
    SLICE_X138Y137       LUT6 (Prop_lut6_I0_O)        0.124     5.137 f  soc_hdmi_out0_dram_port_rdata_buffer_source_payload_data[127]_i_3/O
                         net (fo=2, routed)           0.445     5.581    soc_hdmi_out0_dram_port_rdata_chunk_valid
    SLICE_X139Y139       LUT6 (Prop_lut6_I5_O)        0.124     5.705 f  storage_24_reg_0_i_16/O
                         net (fo=19, routed)          0.377     6.082    storage_24_reg_0_i_16_n_0
    SLICE_X136Y139       LUT3 (Prop_lut3_I0_O)        0.124     6.206 f  soc_core_dmareader_fifo_produce[0]_i_1/O
                         net (fo=27, routed)          0.549     6.755    soc_core_dmareader_fifo_wrport_we
    SLICE_X138Y137       LUT1 (Prop_lut1_I0_O)        0.124     6.879 r  soc_core_dmareader_fifo_level0[0]_i_3/O
                         net (fo=1, routed)           0.323     7.202    soc_core_dmareader_fifo_level0[0]_i_3_n_0
    SLICE_X137Y137       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.782 r  soc_core_dmareader_fifo_level0_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.782    soc_core_dmareader_fifo_level0_reg[0]_i_2_n_0
    SLICE_X137Y138       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.896 r  soc_core_dmareader_fifo_level0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.896    soc_core_dmareader_fifo_level0_reg[4]_i_1_n_0
    SLICE_X137Y139       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.209 r  soc_core_dmareader_fifo_level0_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.209    soc_core_dmareader_fifo_level0_reg[8]_i_1_n_4
    SLICE_X137Y139       FDRE                                         r  soc_core_dmareader_fifo_level0_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_11/O
                         net (fo=836, routed)         1.569     8.303    hdmi_out0_pix_clk
    SLICE_X137Y139       FDRE                                         r  soc_core_dmareader_fifo_level0_reg[11]/C
                         clock pessimism              0.080     8.383    
                         clock uncertainty           -0.062     8.322    
    SLICE_X137Y139       FDRE (Setup_fdre_C_D)        0.062     8.384    soc_core_dmareader_fifo_level0_reg[11]
  -------------------------------------------------------------------
                         required time                          8.384    
                         arrival time                          -8.209    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.249ns  (required time - arrival time)
  Source:                 soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_core_dmareader_fifo_level0_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        6.448ns  (logic 2.385ns (36.990%)  route 4.063ns (63.010%))
  Logic Levels:           9  (CARRY4=3 LUT1=1 LUT3=1 LUT4=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.569ns = ( 8.303 - 6.734 ) 
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         1.687     1.687    hdmi_out0_pix_clk
    SLICE_X135Y137       FDRE                                         r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y137       FDRE (Prop_fdre_C_Q)         0.456     2.143 r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[0]/Q
                         net (fo=14, routed)          1.159     3.303    storage_22_reg_0_3_0_5/ADDRB0
    SLICE_X136Y138       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     3.455 f  storage_22_reg_0_3_0_5/RAMB/O
                         net (fo=1, routed)           0.649     4.103    soc_hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[2]
    SLICE_X135Y138       LUT4 (Prop_lut4_I0_O)        0.348     4.451 f  soc_hdmi_out0_dram_port_rdata_buffer_source_payload_data[127]_i_5/O
                         net (fo=1, routed)           0.561     5.013    soc_hdmi_out0_dram_port_rdata_buffer_source_payload_data[127]_i_5_n_0
    SLICE_X138Y137       LUT6 (Prop_lut6_I0_O)        0.124     5.137 f  soc_hdmi_out0_dram_port_rdata_buffer_source_payload_data[127]_i_3/O
                         net (fo=2, routed)           0.445     5.581    soc_hdmi_out0_dram_port_rdata_chunk_valid
    SLICE_X139Y139       LUT6 (Prop_lut6_I5_O)        0.124     5.705 f  storage_24_reg_0_i_16/O
                         net (fo=19, routed)          0.377     6.082    storage_24_reg_0_i_16_n_0
    SLICE_X136Y139       LUT3 (Prop_lut3_I0_O)        0.124     6.206 f  soc_core_dmareader_fifo_produce[0]_i_1/O
                         net (fo=27, routed)          0.549     6.755    soc_core_dmareader_fifo_wrport_we
    SLICE_X138Y137       LUT1 (Prop_lut1_I0_O)        0.124     6.879 r  soc_core_dmareader_fifo_level0[0]_i_3/O
                         net (fo=1, routed)           0.323     7.202    soc_core_dmareader_fifo_level0[0]_i_3_n_0
    SLICE_X137Y137       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.782 r  soc_core_dmareader_fifo_level0_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.782    soc_core_dmareader_fifo_level0_reg[0]_i_2_n_0
    SLICE_X137Y138       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.896 r  soc_core_dmareader_fifo_level0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.896    soc_core_dmareader_fifo_level0_reg[4]_i_1_n_0
    SLICE_X137Y139       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.135 r  soc_core_dmareader_fifo_level0_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.135    soc_core_dmareader_fifo_level0_reg[8]_i_1_n_5
    SLICE_X137Y139       FDRE                                         r  soc_core_dmareader_fifo_level0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_11/O
                         net (fo=836, routed)         1.569     8.303    hdmi_out0_pix_clk
    SLICE_X137Y139       FDRE                                         r  soc_core_dmareader_fifo_level0_reg[10]/C
                         clock pessimism              0.080     8.383    
                         clock uncertainty           -0.062     8.322    
    SLICE_X137Y139       FDRE (Setup_fdre_C_D)        0.062     8.384    soc_core_dmareader_fifo_level0_reg[10]
  -------------------------------------------------------------------
                         required time                          8.384    
                         arrival time                          -8.135    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.265ns  (required time - arrival time)
  Source:                 soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_core_dmareader_fifo_level0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        6.432ns  (logic 2.369ns (36.834%)  route 4.063ns (63.166%))
  Logic Levels:           9  (CARRY4=3 LUT1=1 LUT3=1 LUT4=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.569ns = ( 8.303 - 6.734 ) 
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         1.687     1.687    hdmi_out0_pix_clk
    SLICE_X135Y137       FDRE                                         r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y137       FDRE (Prop_fdre_C_Q)         0.456     2.143 r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[0]/Q
                         net (fo=14, routed)          1.159     3.303    storage_22_reg_0_3_0_5/ADDRB0
    SLICE_X136Y138       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     3.455 f  storage_22_reg_0_3_0_5/RAMB/O
                         net (fo=1, routed)           0.649     4.103    soc_hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[2]
    SLICE_X135Y138       LUT4 (Prop_lut4_I0_O)        0.348     4.451 f  soc_hdmi_out0_dram_port_rdata_buffer_source_payload_data[127]_i_5/O
                         net (fo=1, routed)           0.561     5.013    soc_hdmi_out0_dram_port_rdata_buffer_source_payload_data[127]_i_5_n_0
    SLICE_X138Y137       LUT6 (Prop_lut6_I0_O)        0.124     5.137 f  soc_hdmi_out0_dram_port_rdata_buffer_source_payload_data[127]_i_3/O
                         net (fo=2, routed)           0.445     5.581    soc_hdmi_out0_dram_port_rdata_chunk_valid
    SLICE_X139Y139       LUT6 (Prop_lut6_I5_O)        0.124     5.705 f  storage_24_reg_0_i_16/O
                         net (fo=19, routed)          0.377     6.082    storage_24_reg_0_i_16_n_0
    SLICE_X136Y139       LUT3 (Prop_lut3_I0_O)        0.124     6.206 f  soc_core_dmareader_fifo_produce[0]_i_1/O
                         net (fo=27, routed)          0.549     6.755    soc_core_dmareader_fifo_wrport_we
    SLICE_X138Y137       LUT1 (Prop_lut1_I0_O)        0.124     6.879 r  soc_core_dmareader_fifo_level0[0]_i_3/O
                         net (fo=1, routed)           0.323     7.202    soc_core_dmareader_fifo_level0[0]_i_3_n_0
    SLICE_X137Y137       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.782 r  soc_core_dmareader_fifo_level0_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.782    soc_core_dmareader_fifo_level0_reg[0]_i_2_n_0
    SLICE_X137Y138       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.896 r  soc_core_dmareader_fifo_level0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.896    soc_core_dmareader_fifo_level0_reg[4]_i_1_n_0
    SLICE_X137Y139       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.119 r  soc_core_dmareader_fifo_level0_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.119    soc_core_dmareader_fifo_level0_reg[8]_i_1_n_7
    SLICE_X137Y139       FDRE                                         r  soc_core_dmareader_fifo_level0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_11/O
                         net (fo=836, routed)         1.569     8.303    hdmi_out0_pix_clk
    SLICE_X137Y139       FDRE                                         r  soc_core_dmareader_fifo_level0_reg[8]/C
                         clock pessimism              0.080     8.383    
                         clock uncertainty           -0.062     8.322    
    SLICE_X137Y139       FDRE (Setup_fdre_C_D)        0.062     8.384    soc_core_dmareader_fifo_level0_reg[8]
  -------------------------------------------------------------------
                         required time                          8.384    
                         arrival time                          -8.119    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (required time - arrival time)
  Source:                 soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_core_dmareader_fifo_level0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        6.429ns  (logic 2.366ns (36.804%)  route 4.063ns (63.196%))
  Logic Levels:           8  (CARRY4=2 LUT1=1 LUT3=1 LUT4=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns = ( 8.302 - 6.734 ) 
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         1.687     1.687    hdmi_out0_pix_clk
    SLICE_X135Y137       FDRE                                         r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y137       FDRE (Prop_fdre_C_Q)         0.456     2.143 r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[0]/Q
                         net (fo=14, routed)          1.159     3.303    storage_22_reg_0_3_0_5/ADDRB0
    SLICE_X136Y138       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     3.455 f  storage_22_reg_0_3_0_5/RAMB/O
                         net (fo=1, routed)           0.649     4.103    soc_hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[2]
    SLICE_X135Y138       LUT4 (Prop_lut4_I0_O)        0.348     4.451 f  soc_hdmi_out0_dram_port_rdata_buffer_source_payload_data[127]_i_5/O
                         net (fo=1, routed)           0.561     5.013    soc_hdmi_out0_dram_port_rdata_buffer_source_payload_data[127]_i_5_n_0
    SLICE_X138Y137       LUT6 (Prop_lut6_I0_O)        0.124     5.137 f  soc_hdmi_out0_dram_port_rdata_buffer_source_payload_data[127]_i_3/O
                         net (fo=2, routed)           0.445     5.581    soc_hdmi_out0_dram_port_rdata_chunk_valid
    SLICE_X139Y139       LUT6 (Prop_lut6_I5_O)        0.124     5.705 f  storage_24_reg_0_i_16/O
                         net (fo=19, routed)          0.377     6.082    storage_24_reg_0_i_16_n_0
    SLICE_X136Y139       LUT3 (Prop_lut3_I0_O)        0.124     6.206 f  soc_core_dmareader_fifo_produce[0]_i_1/O
                         net (fo=27, routed)          0.549     6.755    soc_core_dmareader_fifo_wrport_we
    SLICE_X138Y137       LUT1 (Prop_lut1_I0_O)        0.124     6.879 r  soc_core_dmareader_fifo_level0[0]_i_3/O
                         net (fo=1, routed)           0.323     7.202    soc_core_dmareader_fifo_level0[0]_i_3_n_0
    SLICE_X137Y137       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.782 r  soc_core_dmareader_fifo_level0_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.782    soc_core_dmareader_fifo_level0_reg[0]_i_2_n_0
    SLICE_X137Y138       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.116 r  soc_core_dmareader_fifo_level0_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.116    soc_core_dmareader_fifo_level0_reg[4]_i_1_n_6
    SLICE_X137Y138       FDRE                                         r  soc_core_dmareader_fifo_level0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_11/O
                         net (fo=836, routed)         1.568     8.302    hdmi_out0_pix_clk
    SLICE_X137Y138       FDRE                                         r  soc_core_dmareader_fifo_level0_reg[5]/C
                         clock pessimism              0.080     8.382    
                         clock uncertainty           -0.062     8.321    
    SLICE_X137Y138       FDRE (Setup_fdre_C_D)        0.062     8.383    soc_core_dmareader_fifo_level0_reg[5]
  -------------------------------------------------------------------
                         required time                          8.383    
                         arrival time                          -8.116    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.288ns  (required time - arrival time)
  Source:                 soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_core_dmareader_fifo_level0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        6.408ns  (logic 2.345ns (36.597%)  route 4.063ns (63.403%))
  Logic Levels:           8  (CARRY4=2 LUT1=1 LUT3=1 LUT4=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns = ( 8.302 - 6.734 ) 
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         1.687     1.687    hdmi_out0_pix_clk
    SLICE_X135Y137       FDRE                                         r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y137       FDRE (Prop_fdre_C_Q)         0.456     2.143 r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[0]/Q
                         net (fo=14, routed)          1.159     3.303    storage_22_reg_0_3_0_5/ADDRB0
    SLICE_X136Y138       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     3.455 f  storage_22_reg_0_3_0_5/RAMB/O
                         net (fo=1, routed)           0.649     4.103    soc_hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[2]
    SLICE_X135Y138       LUT4 (Prop_lut4_I0_O)        0.348     4.451 f  soc_hdmi_out0_dram_port_rdata_buffer_source_payload_data[127]_i_5/O
                         net (fo=1, routed)           0.561     5.013    soc_hdmi_out0_dram_port_rdata_buffer_source_payload_data[127]_i_5_n_0
    SLICE_X138Y137       LUT6 (Prop_lut6_I0_O)        0.124     5.137 f  soc_hdmi_out0_dram_port_rdata_buffer_source_payload_data[127]_i_3/O
                         net (fo=2, routed)           0.445     5.581    soc_hdmi_out0_dram_port_rdata_chunk_valid
    SLICE_X139Y139       LUT6 (Prop_lut6_I5_O)        0.124     5.705 f  storage_24_reg_0_i_16/O
                         net (fo=19, routed)          0.377     6.082    storage_24_reg_0_i_16_n_0
    SLICE_X136Y139       LUT3 (Prop_lut3_I0_O)        0.124     6.206 f  soc_core_dmareader_fifo_produce[0]_i_1/O
                         net (fo=27, routed)          0.549     6.755    soc_core_dmareader_fifo_wrport_we
    SLICE_X138Y137       LUT1 (Prop_lut1_I0_O)        0.124     6.879 r  soc_core_dmareader_fifo_level0[0]_i_3/O
                         net (fo=1, routed)           0.323     7.202    soc_core_dmareader_fifo_level0[0]_i_3_n_0
    SLICE_X137Y137       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.782 r  soc_core_dmareader_fifo_level0_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.782    soc_core_dmareader_fifo_level0_reg[0]_i_2_n_0
    SLICE_X137Y138       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.095 r  soc_core_dmareader_fifo_level0_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.095    soc_core_dmareader_fifo_level0_reg[4]_i_1_n_4
    SLICE_X137Y138       FDRE                                         r  soc_core_dmareader_fifo_level0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_11/O
                         net (fo=836, routed)         1.568     8.302    hdmi_out0_pix_clk
    SLICE_X137Y138       FDRE                                         r  soc_core_dmareader_fifo_level0_reg[7]/C
                         clock pessimism              0.080     8.382    
                         clock uncertainty           -0.062     8.321    
    SLICE_X137Y138       FDRE (Setup_fdre_C_D)        0.062     8.383    soc_core_dmareader_fifo_level0_reg[7]
  -------------------------------------------------------------------
                         required time                          8.383    
                         arrival time                          -8.095    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_core_dmareader_fifo_level0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        6.334ns  (logic 2.271ns (35.856%)  route 4.063ns (64.144%))
  Logic Levels:           8  (CARRY4=2 LUT1=1 LUT3=1 LUT4=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns = ( 8.302 - 6.734 ) 
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         1.687     1.687    hdmi_out0_pix_clk
    SLICE_X135Y137       FDRE                                         r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y137       FDRE (Prop_fdre_C_Q)         0.456     2.143 r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[0]/Q
                         net (fo=14, routed)          1.159     3.303    storage_22_reg_0_3_0_5/ADDRB0
    SLICE_X136Y138       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     3.455 f  storage_22_reg_0_3_0_5/RAMB/O
                         net (fo=1, routed)           0.649     4.103    soc_hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[2]
    SLICE_X135Y138       LUT4 (Prop_lut4_I0_O)        0.348     4.451 f  soc_hdmi_out0_dram_port_rdata_buffer_source_payload_data[127]_i_5/O
                         net (fo=1, routed)           0.561     5.013    soc_hdmi_out0_dram_port_rdata_buffer_source_payload_data[127]_i_5_n_0
    SLICE_X138Y137       LUT6 (Prop_lut6_I0_O)        0.124     5.137 f  soc_hdmi_out0_dram_port_rdata_buffer_source_payload_data[127]_i_3/O
                         net (fo=2, routed)           0.445     5.581    soc_hdmi_out0_dram_port_rdata_chunk_valid
    SLICE_X139Y139       LUT6 (Prop_lut6_I5_O)        0.124     5.705 f  storage_24_reg_0_i_16/O
                         net (fo=19, routed)          0.377     6.082    storage_24_reg_0_i_16_n_0
    SLICE_X136Y139       LUT3 (Prop_lut3_I0_O)        0.124     6.206 f  soc_core_dmareader_fifo_produce[0]_i_1/O
                         net (fo=27, routed)          0.549     6.755    soc_core_dmareader_fifo_wrport_we
    SLICE_X138Y137       LUT1 (Prop_lut1_I0_O)        0.124     6.879 r  soc_core_dmareader_fifo_level0[0]_i_3/O
                         net (fo=1, routed)           0.323     7.202    soc_core_dmareader_fifo_level0[0]_i_3_n_0
    SLICE_X137Y137       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.782 r  soc_core_dmareader_fifo_level0_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.782    soc_core_dmareader_fifo_level0_reg[0]_i_2_n_0
    SLICE_X137Y138       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.021 r  soc_core_dmareader_fifo_level0_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.021    soc_core_dmareader_fifo_level0_reg[4]_i_1_n_5
    SLICE_X137Y138       FDRE                                         r  soc_core_dmareader_fifo_level0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_11/O
                         net (fo=836, routed)         1.568     8.302    hdmi_out0_pix_clk
    SLICE_X137Y138       FDRE                                         r  soc_core_dmareader_fifo_level0_reg[6]/C
                         clock pessimism              0.080     8.382    
                         clock uncertainty           -0.062     8.321    
    SLICE_X137Y138       FDRE (Setup_fdre_C_D)        0.062     8.383    soc_core_dmareader_fifo_level0_reg[6]
  -------------------------------------------------------------------
                         required time                          8.383    
                         arrival time                          -8.021    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.378ns  (required time - arrival time)
  Source:                 soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_core_dmareader_fifo_level0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        6.318ns  (logic 2.255ns (35.694%)  route 4.063ns (64.306%))
  Logic Levels:           8  (CARRY4=2 LUT1=1 LUT3=1 LUT4=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns = ( 8.302 - 6.734 ) 
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         1.687     1.687    hdmi_out0_pix_clk
    SLICE_X135Y137       FDRE                                         r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y137       FDRE (Prop_fdre_C_Q)         0.456     2.143 r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[0]/Q
                         net (fo=14, routed)          1.159     3.303    storage_22_reg_0_3_0_5/ADDRB0
    SLICE_X136Y138       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     3.455 f  storage_22_reg_0_3_0_5/RAMB/O
                         net (fo=1, routed)           0.649     4.103    soc_hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[2]
    SLICE_X135Y138       LUT4 (Prop_lut4_I0_O)        0.348     4.451 f  soc_hdmi_out0_dram_port_rdata_buffer_source_payload_data[127]_i_5/O
                         net (fo=1, routed)           0.561     5.013    soc_hdmi_out0_dram_port_rdata_buffer_source_payload_data[127]_i_5_n_0
    SLICE_X138Y137       LUT6 (Prop_lut6_I0_O)        0.124     5.137 f  soc_hdmi_out0_dram_port_rdata_buffer_source_payload_data[127]_i_3/O
                         net (fo=2, routed)           0.445     5.581    soc_hdmi_out0_dram_port_rdata_chunk_valid
    SLICE_X139Y139       LUT6 (Prop_lut6_I5_O)        0.124     5.705 f  storage_24_reg_0_i_16/O
                         net (fo=19, routed)          0.377     6.082    storage_24_reg_0_i_16_n_0
    SLICE_X136Y139       LUT3 (Prop_lut3_I0_O)        0.124     6.206 f  soc_core_dmareader_fifo_produce[0]_i_1/O
                         net (fo=27, routed)          0.549     6.755    soc_core_dmareader_fifo_wrport_we
    SLICE_X138Y137       LUT1 (Prop_lut1_I0_O)        0.124     6.879 r  soc_core_dmareader_fifo_level0[0]_i_3/O
                         net (fo=1, routed)           0.323     7.202    soc_core_dmareader_fifo_level0[0]_i_3_n_0
    SLICE_X137Y137       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.782 r  soc_core_dmareader_fifo_level0_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.782    soc_core_dmareader_fifo_level0_reg[0]_i_2_n_0
    SLICE_X137Y138       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.005 r  soc_core_dmareader_fifo_level0_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.005    soc_core_dmareader_fifo_level0_reg[4]_i_1_n_7
    SLICE_X137Y138       FDRE                                         r  soc_core_dmareader_fifo_level0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_11/O
                         net (fo=836, routed)         1.568     8.302    hdmi_out0_pix_clk
    SLICE_X137Y138       FDRE                                         r  soc_core_dmareader_fifo_level0_reg[4]/C
                         clock pessimism              0.080     8.382    
                         clock uncertainty           -0.062     8.321    
    SLICE_X137Y138       FDRE (Setup_fdre_C_D)        0.062     8.383    soc_core_dmareader_fifo_level0_reg[4]
  -------------------------------------------------------------------
                         required time                          8.383    
                         arrival time                          -8.005    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.532ns  (required time - arrival time)
  Source:                 memadr_24_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vns_videoout_state_reg/D
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        6.193ns  (logic 3.305ns (53.368%)  route 2.888ns (46.632%))
  Logic Levels:           12  (CARRY4=8 LUT1=1 LUT4=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 8.299 - 6.734 ) 
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         1.683     1.683    hdmi_out0_pix_clk
    SLICE_X137Y132       FDRE                                         r  memadr_24_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y132       FDRE (Prop_fdre_C_Q)         0.456     2.139 r  memadr_24_reg[0]/Q
                         net (fo=162, routed)         1.233     3.373    storage_23_reg_0_1_132_137/ADDRA0
    SLICE_X136Y131       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.523 f  storage_23_reg_0_1_132_137/RAMA/O
                         net (fo=2, routed)           0.583     4.106    soc_core_dmareader_sink_payload_length[4]
    SLICE_X137Y130       LUT1 (Prop_lut1_I0_O)        0.328     4.434 r  vns_videoout_state_i_46/O
                         net (fo=1, routed)           0.000     4.434    vns_videoout_state_i_46_n_0
    SLICE_X137Y130       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.832 r  vns_videoout_state_reg_i_28/CO[3]
                         net (fo=1, routed)           0.000     4.832    vns_videoout_state_reg_i_28_n_0
    SLICE_X137Y131       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.946 r  vns_videoout_state_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000     4.946    vns_videoout_state_reg_i_27_n_0
    SLICE_X137Y132       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.060 r  vns_videoout_state_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.060    vns_videoout_state_reg_i_19_n_0
    SLICE_X137Y133       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.174 r  vns_videoout_state_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.174    vns_videoout_state_reg_i_18_n_0
    SLICE_X137Y134       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.288 r  vns_videoout_state_reg_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.288    vns_videoout_state_reg_i_17_n_0
    SLICE_X137Y135       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.622 r  vns_videoout_state_reg_i_12/O[1]
                         net (fo=1, routed)           0.788     6.410    vns_videoout_next_state1[22]
    SLICE_X138Y133       LUT6 (Prop_lut6_I1_O)        0.303     6.713 r  vns_videoout_state_i_7/O
                         net (fo=1, routed)           0.000     6.713    vns_videoout_state_i_7_n_0
    SLICE_X138Y133       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.114 r  vns_videoout_state_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.114    vns_videoout_state_reg_i_3_n_0
    SLICE_X138Y134       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.271 f  vns_videoout_state_reg_i_2/CO[1]
                         net (fo=1, routed)           0.283     7.554    vns_videoout_next_state0
    SLICE_X138Y134       LUT4 (Prop_lut4_I2_O)        0.322     7.876 r  vns_videoout_state_i_1/O
                         net (fo=1, routed)           0.000     7.876    vns_videoout_state_i_1_n_0
    SLICE_X138Y134       FDRE                                         r  vns_videoout_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_11/O
                         net (fo=836, routed)         1.565     8.299    hdmi_out0_pix_clk
    SLICE_X138Y134       FDRE                                         r  vns_videoout_state_reg/C
                         clock pessimism              0.096     8.395    
                         clock uncertainty           -0.062     8.334    
    SLICE_X138Y134       FDRE (Setup_fdre_C_D)        0.075     8.409    vns_videoout_state_reg
  -------------------------------------------------------------------
                         required time                          8.409    
                         arrival time                          -7.876    
  -------------------------------------------------------------------
                         slack                                  0.532    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_resetinserter_cr_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_27_reg_0_3_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         0.618     0.618    hdmi_out0_pix_clk
    SLICE_X143Y141       FDRE                                         r  soc_resetinserter_cr_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y141       FDRE (Prop_fdre_C_Q)         0.141     0.759 r  soc_resetinserter_cr_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.217     0.976    storage_27_reg_0_3_6_7/ADDRD0
    SLICE_X142Y141       RAMD32                                       r  storage_27_reg_0_3_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         0.890     0.890    storage_27_reg_0_3_6_7/WCLK
    SLICE_X142Y141       RAMD32                                       r  storage_27_reg_0_3_6_7/RAMA/CLK
                         clock pessimism             -0.259     0.631    
    SLICE_X142Y141       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.941    storage_27_reg_0_3_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_resetinserter_cr_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_27_reg_0_3_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         0.618     0.618    hdmi_out0_pix_clk
    SLICE_X143Y141       FDRE                                         r  soc_resetinserter_cr_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y141       FDRE (Prop_fdre_C_Q)         0.141     0.759 r  soc_resetinserter_cr_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.217     0.976    storage_27_reg_0_3_6_7/ADDRD0
    SLICE_X142Y141       RAMD32                                       r  storage_27_reg_0_3_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         0.890     0.890    storage_27_reg_0_3_6_7/WCLK
    SLICE_X142Y141       RAMD32                                       r  storage_27_reg_0_3_6_7/RAMA_D1/CLK
                         clock pessimism             -0.259     0.631    
    SLICE_X142Y141       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.941    storage_27_reg_0_3_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_resetinserter_cr_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_27_reg_0_3_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         0.618     0.618    hdmi_out0_pix_clk
    SLICE_X143Y141       FDRE                                         r  soc_resetinserter_cr_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y141       FDRE (Prop_fdre_C_Q)         0.141     0.759 r  soc_resetinserter_cr_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.217     0.976    storage_27_reg_0_3_6_7/ADDRD0
    SLICE_X142Y141       RAMD32                                       r  storage_27_reg_0_3_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         0.890     0.890    storage_27_reg_0_3_6_7/WCLK
    SLICE_X142Y141       RAMD32                                       r  storage_27_reg_0_3_6_7/RAMB/CLK
                         clock pessimism             -0.259     0.631    
    SLICE_X142Y141       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.941    storage_27_reg_0_3_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_resetinserter_cr_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_27_reg_0_3_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         0.618     0.618    hdmi_out0_pix_clk
    SLICE_X143Y141       FDRE                                         r  soc_resetinserter_cr_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y141       FDRE (Prop_fdre_C_Q)         0.141     0.759 r  soc_resetinserter_cr_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.217     0.976    storage_27_reg_0_3_6_7/ADDRD0
    SLICE_X142Y141       RAMD32                                       r  storage_27_reg_0_3_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         0.890     0.890    storage_27_reg_0_3_6_7/WCLK
    SLICE_X142Y141       RAMD32                                       r  storage_27_reg_0_3_6_7/RAMB_D1/CLK
                         clock pessimism             -0.259     0.631    
    SLICE_X142Y141       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.941    storage_27_reg_0_3_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_resetinserter_cr_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_27_reg_0_3_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         0.618     0.618    hdmi_out0_pix_clk
    SLICE_X143Y141       FDRE                                         r  soc_resetinserter_cr_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y141       FDRE (Prop_fdre_C_Q)         0.141     0.759 r  soc_resetinserter_cr_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.217     0.976    storage_27_reg_0_3_6_7/ADDRD0
    SLICE_X142Y141       RAMD32                                       r  storage_27_reg_0_3_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         0.890     0.890    storage_27_reg_0_3_6_7/WCLK
    SLICE_X142Y141       RAMD32                                       r  storage_27_reg_0_3_6_7/RAMC/CLK
                         clock pessimism             -0.259     0.631    
    SLICE_X142Y141       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.941    storage_27_reg_0_3_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_resetinserter_cr_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_27_reg_0_3_6_7/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         0.618     0.618    hdmi_out0_pix_clk
    SLICE_X143Y141       FDRE                                         r  soc_resetinserter_cr_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y141       FDRE (Prop_fdre_C_Q)         0.141     0.759 r  soc_resetinserter_cr_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.217     0.976    storage_27_reg_0_3_6_7/ADDRD0
    SLICE_X142Y141       RAMD32                                       r  storage_27_reg_0_3_6_7/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         0.890     0.890    storage_27_reg_0_3_6_7/WCLK
    SLICE_X142Y141       RAMD32                                       r  storage_27_reg_0_3_6_7/RAMC_D1/CLK
                         clock pessimism             -0.259     0.631    
    SLICE_X142Y141       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.941    storage_27_reg_0_3_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_resetinserter_cr_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_27_reg_0_3_6_7/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         0.618     0.618    hdmi_out0_pix_clk
    SLICE_X143Y141       FDRE                                         r  soc_resetinserter_cr_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y141       FDRE (Prop_fdre_C_Q)         0.141     0.759 r  soc_resetinserter_cr_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.217     0.976    storage_27_reg_0_3_6_7/ADDRD0
    SLICE_X142Y141       RAMS32                                       r  storage_27_reg_0_3_6_7/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         0.890     0.890    storage_27_reg_0_3_6_7/WCLK
    SLICE_X142Y141       RAMS32                                       r  storage_27_reg_0_3_6_7/RAMD/CLK
                         clock pessimism             -0.259     0.631    
    SLICE_X142Y141       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.941    storage_27_reg_0_3_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_resetinserter_cr_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_27_reg_0_3_6_7/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         0.618     0.618    hdmi_out0_pix_clk
    SLICE_X143Y141       FDRE                                         r  soc_resetinserter_cr_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y141       FDRE (Prop_fdre_C_Q)         0.141     0.759 r  soc_resetinserter_cr_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.217     0.976    storage_27_reg_0_3_6_7/ADDRD0
    SLICE_X142Y141       RAMS32                                       r  storage_27_reg_0_3_6_7/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         0.890     0.890    storage_27_reg_0_3_6_7/WCLK
    SLICE_X142Y141       RAMS32                                       r  storage_27_reg_0_3_6_7/RAMD_D1/CLK
                         clock pessimism             -0.259     0.631    
    SLICE_X142Y141       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.941    storage_27_reg_0_3_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 soc_core_dmareader_fifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_24_reg_0/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.479%)  route 0.169ns (54.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.930ns
    Source Clock Delay      (SCD):    0.615ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         0.615     0.615    hdmi_out0_pix_clk
    SLICE_X141Y137       FDRE                                         r  soc_core_dmareader_fifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y137       FDRE (Prop_fdre_C_Q)         0.141     0.756 r  soc_core_dmareader_fifo_produce_reg[2]/Q
                         net (fo=3, routed)           0.169     0.925    soc_core_dmareader_fifo_produce_reg[2]
    RAMB36_X7Y27         RAMB36E1                                     r  storage_24_reg_0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         0.930     0.930    hdmi_out0_pix_clk
    RAMB36_X7Y27         RAMB36E1                                     r  storage_24_reg_0/CLKARDCLK
                         clock pessimism             -0.256     0.674    
    RAMB36_X7Y27         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.857    storage_24_reg_0
  -------------------------------------------------------------------
                         required time                         -0.857    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 soc_core_dmareader_fifo_produce_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_24_reg_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.360%)  route 0.170ns (54.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.930ns
    Source Clock Delay      (SCD):    0.615ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         0.615     0.615    hdmi_out0_pix_clk
    SLICE_X141Y137       FDRE                                         r  soc_core_dmareader_fifo_produce_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y137       FDRE (Prop_fdre_C_Q)         0.141     0.756 r  soc_core_dmareader_fifo_produce_reg[3]/Q
                         net (fo=3, routed)           0.170     0.925    soc_core_dmareader_fifo_produce_reg[3]
    RAMB36_X7Y27         RAMB36E1                                     r  storage_24_reg_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_11/O
                         net (fo=836, routed)         0.930     0.930    hdmi_out0_pix_clk
    RAMB36_X7Y27         RAMB36E1                                     r  storage_24_reg_0/CLKARDCLK
                         clock pessimism             -0.256     0.674    
    RAMB36_X7Y27         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.857    storage_24_reg_0
  -------------------------------------------------------------------
                         required time                         -0.857    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.068    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_out0_pix_clk
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { BUFG_11/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.734       3.790      RAMB36_X7Y27    storage_24_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.734       3.790      RAMB36_X7Y28    storage_24_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X7Y27    storage_24_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X7Y28    storage_24_reg_1/CLKBWRCLK
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X1Y148   OSERDESE2_45/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X1Y147   OSERDESE2_46/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X1Y140   OSERDESE2_47/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X1Y139   OSERDESE2_48/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X1Y136   OSERDESE2_49/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X1Y135   OSERDESE2_50/CLKDIV
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X128Y137  storage_20_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X128Y137  storage_20_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X128Y137  storage_20_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X128Y137  storage_20_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X128Y137  storage_20_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X128Y137  storage_20_reg_0_3_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         3.367       2.117      SLICE_X128Y137  storage_20_reg_0_3_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         3.367       2.117      SLICE_X128Y137  storage_20_reg_0_3_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X132Y135  storage_20_reg_0_3_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X132Y135  storage_20_reg_0_3_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X128Y137  storage_20_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X128Y137  storage_20_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X128Y137  storage_20_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X128Y137  storage_20_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X128Y137  storage_20_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X128Y137  storage_20_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X128Y137  storage_20_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X128Y137  storage_20_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X128Y137  storage_20_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X128Y137  storage_20_reg_0_3_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  pix1p25x_clk
  To Clock:  pix1p25x_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.674ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.193ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.674ns  (required time - arrival time)
  Source:                 ISERDESE2_20/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            soc_s7datacapture2_lateness_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.716ns  (logic 1.985ns (42.095%)  route 2.731ns (57.905%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.713ns = ( 7.100 - 5.387 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         1.833     1.833    pix1p25x_clk
    ILOGIC_X1Y146        ISERDESE2                                    r  ISERDESE2_20/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y146        ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.653     2.486 r  ISERDESE2_20/Q8
                         net (fo=13, routed)          1.380     3.866    soc_s7datacapture2_serdes_m_q[0]
    SLICE_X163Y147       LUT6 (Prop_lut6_I1_O)        0.124     3.990 r  soc_s7datacapture2_lateness[7]_i_9/O
                         net (fo=1, routed)           0.520     4.511    soc_s7datacapture2_lateness[7]_i_9_n_0
    SLICE_X162Y147       LUT6 (Prop_lut6_I5_O)        0.124     4.635 r  soc_s7datacapture2_lateness[7]_i_4/O
                         net (fo=2, routed)           0.415     5.050    soc_s7datacapture2_transition
    SLICE_X163Y146       LUT6 (Prop_lut6_I5_O)        0.124     5.174 r  soc_s7datacapture2_lateness[4]_i_7/O
                         net (fo=1, routed)           0.415     5.589    soc_s7datacapture2_inc
    SLICE_X162Y145       LUT2 (Prop_lut2_I1_O)        0.124     5.713 r  soc_s7datacapture2_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     5.713    soc_s7datacapture2_lateness[4]_i_6_n_0
    SLICE_X162Y145       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.226 r  soc_s7datacapture2_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.226    soc_s7datacapture2_lateness_reg[4]_i_1_n_0
    SLICE_X162Y146       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.549 r  soc_s7datacapture2_lateness_reg[7]_i_3/O[1]
                         net (fo=1, routed)           0.000     6.549    soc_s7datacapture2_lateness_reg[7]_i_3_n_6
    SLICE_X162Y146       FDRE                                         r  soc_s7datacapture2_lateness_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     5.387 r  BUFG_9/O
                         net (fo=471, routed)         1.713     7.100    pix1p25x_clk
    SLICE_X162Y146       FDRE                                         r  soc_s7datacapture2_lateness_reg[6]/C
                         clock pessimism              0.080     7.180    
                         clock uncertainty           -0.066     7.114    
    SLICE_X162Y146       FDRE (Setup_fdre_C_D)        0.109     7.223    soc_s7datacapture2_lateness_reg[6]
  -------------------------------------------------------------------
                         required time                          7.223    
                         arrival time                          -6.549    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.758ns  (required time - arrival time)
  Source:                 ISERDESE2_20/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            soc_s7datacapture2_lateness_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.632ns  (logic 1.901ns (41.045%)  route 2.731ns (58.955%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.713ns = ( 7.100 - 5.387 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         1.833     1.833    pix1p25x_clk
    ILOGIC_X1Y146        ISERDESE2                                    r  ISERDESE2_20/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y146        ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.653     2.486 r  ISERDESE2_20/Q8
                         net (fo=13, routed)          1.380     3.866    soc_s7datacapture2_serdes_m_q[0]
    SLICE_X163Y147       LUT6 (Prop_lut6_I1_O)        0.124     3.990 r  soc_s7datacapture2_lateness[7]_i_9/O
                         net (fo=1, routed)           0.520     4.511    soc_s7datacapture2_lateness[7]_i_9_n_0
    SLICE_X162Y147       LUT6 (Prop_lut6_I5_O)        0.124     4.635 r  soc_s7datacapture2_lateness[7]_i_4/O
                         net (fo=2, routed)           0.415     5.050    soc_s7datacapture2_transition
    SLICE_X163Y146       LUT6 (Prop_lut6_I5_O)        0.124     5.174 r  soc_s7datacapture2_lateness[4]_i_7/O
                         net (fo=1, routed)           0.415     5.589    soc_s7datacapture2_inc
    SLICE_X162Y145       LUT2 (Prop_lut2_I1_O)        0.124     5.713 r  soc_s7datacapture2_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     5.713    soc_s7datacapture2_lateness[4]_i_6_n_0
    SLICE_X162Y145       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.226 r  soc_s7datacapture2_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.226    soc_s7datacapture2_lateness_reg[4]_i_1_n_0
    SLICE_X162Y146       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.465 r  soc_s7datacapture2_lateness_reg[7]_i_3/O[2]
                         net (fo=1, routed)           0.000     6.465    soc_s7datacapture2_lateness_reg[7]_i_3_n_5
    SLICE_X162Y146       FDSE                                         r  soc_s7datacapture2_lateness_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     5.387 r  BUFG_9/O
                         net (fo=471, routed)         1.713     7.100    pix1p25x_clk
    SLICE_X162Y146       FDSE                                         r  soc_s7datacapture2_lateness_reg[7]/C
                         clock pessimism              0.080     7.180    
                         clock uncertainty           -0.066     7.114    
    SLICE_X162Y146       FDSE (Setup_fdse_C_D)        0.109     7.223    soc_s7datacapture2_lateness_reg[7]
  -------------------------------------------------------------------
                         required time                          7.223    
                         arrival time                          -6.465    
  -------------------------------------------------------------------
                         slack                                  0.758    

Slack (MET) :             0.778ns  (required time - arrival time)
  Source:                 ISERDESE2_20/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            soc_s7datacapture2_lateness_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.612ns  (logic 1.881ns (40.789%)  route 2.731ns (59.211%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.713ns = ( 7.100 - 5.387 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         1.833     1.833    pix1p25x_clk
    ILOGIC_X1Y146        ISERDESE2                                    r  ISERDESE2_20/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y146        ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.653     2.486 r  ISERDESE2_20/Q8
                         net (fo=13, routed)          1.380     3.866    soc_s7datacapture2_serdes_m_q[0]
    SLICE_X163Y147       LUT6 (Prop_lut6_I1_O)        0.124     3.990 r  soc_s7datacapture2_lateness[7]_i_9/O
                         net (fo=1, routed)           0.520     4.511    soc_s7datacapture2_lateness[7]_i_9_n_0
    SLICE_X162Y147       LUT6 (Prop_lut6_I5_O)        0.124     4.635 r  soc_s7datacapture2_lateness[7]_i_4/O
                         net (fo=2, routed)           0.415     5.050    soc_s7datacapture2_transition
    SLICE_X163Y146       LUT6 (Prop_lut6_I5_O)        0.124     5.174 r  soc_s7datacapture2_lateness[4]_i_7/O
                         net (fo=1, routed)           0.415     5.589    soc_s7datacapture2_inc
    SLICE_X162Y145       LUT2 (Prop_lut2_I1_O)        0.124     5.713 r  soc_s7datacapture2_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     5.713    soc_s7datacapture2_lateness[4]_i_6_n_0
    SLICE_X162Y145       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.226 r  soc_s7datacapture2_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.226    soc_s7datacapture2_lateness_reg[4]_i_1_n_0
    SLICE_X162Y146       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.445 r  soc_s7datacapture2_lateness_reg[7]_i_3/O[0]
                         net (fo=1, routed)           0.000     6.445    soc_s7datacapture2_lateness_reg[7]_i_3_n_7
    SLICE_X162Y146       FDRE                                         r  soc_s7datacapture2_lateness_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     5.387 r  BUFG_9/O
                         net (fo=471, routed)         1.713     7.100    pix1p25x_clk
    SLICE_X162Y146       FDRE                                         r  soc_s7datacapture2_lateness_reg[5]/C
                         clock pessimism              0.080     7.180    
                         clock uncertainty           -0.066     7.114    
    SLICE_X162Y146       FDRE (Setup_fdre_C_D)        0.109     7.223    soc_s7datacapture2_lateness_reg[5]
  -------------------------------------------------------------------
                         required time                          7.223    
                         arrival time                          -6.445    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             0.812ns  (required time - arrival time)
  Source:                 ISERDESE2_18/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            soc_s7datacapture1_lateness_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.578ns  (logic 1.985ns (43.358%)  route 2.593ns (56.642%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.712ns = ( 7.099 - 5.387 ) 
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         1.832     1.832    pix1p25x_clk
    ILOGIC_X1Y142        ISERDESE2                                    r  ISERDESE2_18/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y142        ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.653     2.485 r  ISERDESE2_18/Q8
                         net (fo=13, routed)          1.135     3.620    soc_s7datacapture1_serdes_m_q[0]
    SLICE_X163Y143       LUT6 (Prop_lut6_I1_O)        0.124     3.744 r  soc_s7datacapture1_lateness[7]_i_9/O
                         net (fo=1, routed)           0.407     4.151    soc_s7datacapture1_lateness[7]_i_9_n_0
    SLICE_X163Y143       LUT6 (Prop_lut6_I5_O)        0.124     4.275 r  soc_s7datacapture1_lateness[7]_i_4/O
                         net (fo=2, routed)           0.587     4.862    soc_s7datacapture1_transition
    SLICE_X163Y141       LUT6 (Prop_lut6_I5_O)        0.124     4.986 r  soc_s7datacapture1_lateness[4]_i_7/O
                         net (fo=1, routed)           0.464     5.451    soc_s7datacapture1_inc
    SLICE_X162Y141       LUT2 (Prop_lut2_I1_O)        0.124     5.575 r  soc_s7datacapture1_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     5.575    soc_s7datacapture1_lateness[4]_i_6_n_0
    SLICE_X162Y141       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.088 r  soc_s7datacapture1_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.088    soc_s7datacapture1_lateness_reg[4]_i_1_n_0
    SLICE_X162Y142       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.411 r  soc_s7datacapture1_lateness_reg[7]_i_3/O[1]
                         net (fo=1, routed)           0.000     6.411    soc_s7datacapture1_lateness_reg[7]_i_3_n_6
    SLICE_X162Y142       FDRE                                         r  soc_s7datacapture1_lateness_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     5.387 r  BUFG_9/O
                         net (fo=471, routed)         1.712     7.099    pix1p25x_clk
    SLICE_X162Y142       FDRE                                         r  soc_s7datacapture1_lateness_reg[6]/C
                         clock pessimism              0.080     7.179    
                         clock uncertainty           -0.066     7.113    
    SLICE_X162Y142       FDRE (Setup_fdre_C_D)        0.109     7.222    soc_s7datacapture1_lateness_reg[6]
  -------------------------------------------------------------------
                         required time                          7.222    
                         arrival time                          -6.411    
  -------------------------------------------------------------------
                         slack                                  0.812    

Slack (MET) :             0.852ns  (required time - arrival time)
  Source:                 FDPE_13/C
                            (rising edge-triggered cell FDPE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            soc_s7datacapture2_mdata_d_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        3.746ns  (logic 0.478ns (12.759%)  route 3.268ns (87.241%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.714ns = ( 7.101 - 5.387 ) 
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         1.821     1.821    pix1p25x_clk
    SLICE_X162Y118       FDPE                                         r  FDPE_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y118       FDPE (Prop_fdpe_C_Q)         0.478     2.299 r  FDPE_13/Q
                         net (fo=41, routed)          3.268     5.568    pix1p25x_rst
    SLICE_X162Y147       FDRE                                         r  soc_s7datacapture2_mdata_d_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     5.387 r  BUFG_9/O
                         net (fo=471, routed)         1.714     7.101    pix1p25x_clk
    SLICE_X162Y147       FDRE                                         r  soc_s7datacapture2_mdata_d_reg[4]/C
                         clock pessimism              0.080     7.181    
                         clock uncertainty           -0.066     7.115    
    SLICE_X162Y147       FDRE (Setup_fdre_C_R)       -0.695     6.420    soc_s7datacapture2_mdata_d_reg[4]
  -------------------------------------------------------------------
                         required time                          6.420    
                         arrival time                          -5.568    
  -------------------------------------------------------------------
                         slack                                  0.852    

Slack (MET) :             0.852ns  (required time - arrival time)
  Source:                 FDPE_13/C
                            (rising edge-triggered cell FDPE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            soc_s7datacapture2_mdata_d_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        3.746ns  (logic 0.478ns (12.759%)  route 3.268ns (87.241%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.714ns = ( 7.101 - 5.387 ) 
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         1.821     1.821    pix1p25x_clk
    SLICE_X162Y118       FDPE                                         r  FDPE_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y118       FDPE (Prop_fdpe_C_Q)         0.478     2.299 r  FDPE_13/Q
                         net (fo=41, routed)          3.268     5.568    pix1p25x_rst
    SLICE_X162Y147       FDRE                                         r  soc_s7datacapture2_mdata_d_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     5.387 r  BUFG_9/O
                         net (fo=471, routed)         1.714     7.101    pix1p25x_clk
    SLICE_X162Y147       FDRE                                         r  soc_s7datacapture2_mdata_d_reg[5]/C
                         clock pessimism              0.080     7.181    
                         clock uncertainty           -0.066     7.115    
    SLICE_X162Y147       FDRE (Setup_fdre_C_R)       -0.695     6.420    soc_s7datacapture2_mdata_d_reg[5]
  -------------------------------------------------------------------
                         required time                          6.420    
                         arrival time                          -5.568    
  -------------------------------------------------------------------
                         slack                                  0.852    

Slack (MET) :             0.852ns  (required time - arrival time)
  Source:                 FDPE_13/C
                            (rising edge-triggered cell FDPE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            soc_s7datacapture2_mdata_d_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        3.746ns  (logic 0.478ns (12.759%)  route 3.268ns (87.241%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.714ns = ( 7.101 - 5.387 ) 
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         1.821     1.821    pix1p25x_clk
    SLICE_X162Y118       FDPE                                         r  FDPE_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y118       FDPE (Prop_fdpe_C_Q)         0.478     2.299 r  FDPE_13/Q
                         net (fo=41, routed)          3.268     5.568    pix1p25x_rst
    SLICE_X162Y147       FDRE                                         r  soc_s7datacapture2_mdata_d_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     5.387 r  BUFG_9/O
                         net (fo=471, routed)         1.714     7.101    pix1p25x_clk
    SLICE_X162Y147       FDRE                                         r  soc_s7datacapture2_mdata_d_reg[6]/C
                         clock pessimism              0.080     7.181    
                         clock uncertainty           -0.066     7.115    
    SLICE_X162Y147       FDRE (Setup_fdre_C_R)       -0.695     6.420    soc_s7datacapture2_mdata_d_reg[6]
  -------------------------------------------------------------------
                         required time                          6.420    
                         arrival time                          -5.568    
  -------------------------------------------------------------------
                         slack                                  0.852    

Slack (MET) :             0.852ns  (required time - arrival time)
  Source:                 FDPE_13/C
                            (rising edge-triggered cell FDPE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            soc_s7datacapture2_mdata_d_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        3.746ns  (logic 0.478ns (12.759%)  route 3.268ns (87.241%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.714ns = ( 7.101 - 5.387 ) 
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         1.821     1.821    pix1p25x_clk
    SLICE_X162Y118       FDPE                                         r  FDPE_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y118       FDPE (Prop_fdpe_C_Q)         0.478     2.299 r  FDPE_13/Q
                         net (fo=41, routed)          3.268     5.568    pix1p25x_rst
    SLICE_X162Y147       FDRE                                         r  soc_s7datacapture2_mdata_d_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     5.387 r  BUFG_9/O
                         net (fo=471, routed)         1.714     7.101    pix1p25x_clk
    SLICE_X162Y147       FDRE                                         r  soc_s7datacapture2_mdata_d_reg[7]/C
                         clock pessimism              0.080     7.181    
                         clock uncertainty           -0.066     7.115    
    SLICE_X162Y147       FDRE (Setup_fdre_C_R)       -0.695     6.420    soc_s7datacapture2_mdata_d_reg[7]
  -------------------------------------------------------------------
                         required time                          6.420    
                         arrival time                          -5.568    
  -------------------------------------------------------------------
                         slack                                  0.852    

Slack (MET) :             0.881ns  (required time - arrival time)
  Source:                 soc_s7datacapture0_sync_scntvalue_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            soc_s7datacapture0_sync_scntvalue_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        3.891ns  (logic 0.890ns (22.872%)  route 3.001ns (77.128%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.713ns = ( 7.100 - 5.387 ) 
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         1.832     1.832    pix1p25x_clk
    SLICE_X162Y104       FDRE                                         r  soc_s7datacapture0_sync_scntvalue_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y104       FDRE (Prop_fdre_C_Q)         0.518     2.350 f  soc_s7datacapture0_sync_scntvalue_count_reg[1]/Q
                         net (fo=8, routed)           1.053     3.403    soc_s7datacapture0_sync_scntvalue_count_reg__0[1]
    SLICE_X162Y104       LUT4 (Prop_lut4_I0_O)        0.124     3.527 f  soc_s7datacapture0_sync_scntvalue_count[7]_i_5/O
                         net (fo=2, routed)           0.667     4.194    soc_s7datacapture0_sync_scntvalue_count[7]_i_5_n_0
    SLICE_X162Y104       LUT5 (Prop_lut5_I4_O)        0.124     4.318 r  soc_s7datacapture0_sync_scntvalue_count[7]_i_4/O
                         net (fo=2, routed)           0.598     4.916    soc_s7datacapture0_sync_scntvalue_done
    SLICE_X162Y109       LUT5 (Prop_lut5_I3_O)        0.124     5.040 r  soc_s7datacapture0_sync_scntvalue_count[7]_i_1/O
                         net (fo=8, routed)           0.684     5.724    soc_s7datacapture0_sync_scntvalue_count[7]_i_1_n_0
    SLICE_X162Y105       FDRE                                         r  soc_s7datacapture0_sync_scntvalue_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     5.387 r  BUFG_9/O
                         net (fo=471, routed)         1.713     7.100    pix1p25x_clk
    SLICE_X162Y105       FDRE                                         r  soc_s7datacapture0_sync_scntvalue_count_reg[0]/C
                         clock pessimism              0.094     7.194    
                         clock uncertainty           -0.066     7.128    
    SLICE_X162Y105       FDRE (Setup_fdre_C_R)       -0.524     6.604    soc_s7datacapture0_sync_scntvalue_count_reg[0]
  -------------------------------------------------------------------
                         required time                          6.604    
                         arrival time                          -5.724    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             0.881ns  (required time - arrival time)
  Source:                 soc_s7datacapture0_sync_scntvalue_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            soc_s7datacapture0_sync_scntvalue_count_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        3.891ns  (logic 0.890ns (22.872%)  route 3.001ns (77.128%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.713ns = ( 7.100 - 5.387 ) 
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         1.832     1.832    pix1p25x_clk
    SLICE_X162Y104       FDRE                                         r  soc_s7datacapture0_sync_scntvalue_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y104       FDRE (Prop_fdre_C_Q)         0.518     2.350 f  soc_s7datacapture0_sync_scntvalue_count_reg[1]/Q
                         net (fo=8, routed)           1.053     3.403    soc_s7datacapture0_sync_scntvalue_count_reg__0[1]
    SLICE_X162Y104       LUT4 (Prop_lut4_I0_O)        0.124     3.527 f  soc_s7datacapture0_sync_scntvalue_count[7]_i_5/O
                         net (fo=2, routed)           0.667     4.194    soc_s7datacapture0_sync_scntvalue_count[7]_i_5_n_0
    SLICE_X162Y104       LUT5 (Prop_lut5_I4_O)        0.124     4.318 r  soc_s7datacapture0_sync_scntvalue_count[7]_i_4/O
                         net (fo=2, routed)           0.598     4.916    soc_s7datacapture0_sync_scntvalue_done
    SLICE_X162Y109       LUT5 (Prop_lut5_I3_O)        0.124     5.040 r  soc_s7datacapture0_sync_scntvalue_count[7]_i_1/O
                         net (fo=8, routed)           0.684     5.724    soc_s7datacapture0_sync_scntvalue_count[7]_i_1_n_0
    SLICE_X162Y105       FDSE                                         r  soc_s7datacapture0_sync_scntvalue_count_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     5.387 r  BUFG_9/O
                         net (fo=471, routed)         1.713     7.100    pix1p25x_clk
    SLICE_X162Y105       FDSE                                         r  soc_s7datacapture0_sync_scntvalue_count_reg[7]/C
                         clock pessimism              0.094     7.194    
                         clock uncertainty           -0.066     7.128    
    SLICE_X162Y105       FDSE (Setup_fdse_C_S)       -0.524     6.604    soc_s7datacapture0_sync_scntvalue_count_reg[7]
  -------------------------------------------------------------------
                         required time                          6.604    
                         arrival time                          -5.724    
  -------------------------------------------------------------------
                         slack                                  0.881    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl17_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            vns_xilinxmultiregimpl17_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         0.635     0.635    pix1p25x_clk
    SLICE_X163Y125       FDRE                                         r  vns_xilinxmultiregimpl17_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y125       FDRE (Prop_fdre_C_Q)         0.141     0.776 r  vns_xilinxmultiregimpl17_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.831    vns_xilinxmultiregimpl17_regs0
    SLICE_X163Y125       FDRE                                         r  vns_xilinxmultiregimpl17_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         0.905     0.905    pix1p25x_clk
    SLICE_X163Y125       FDRE                                         r  vns_xilinxmultiregimpl17_regs1_reg/C
                         clock pessimism             -0.270     0.635    
    SLICE_X163Y125       FDRE (Hold_fdre_C_D)         0.075     0.710    vns_xilinxmultiregimpl17_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.710    
                         arrival time                           0.831    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl23_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            vns_xilinxmultiregimpl23_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         0.641     0.641    pix1p25x_clk
    SLICE_X157Y117       FDRE                                         r  vns_xilinxmultiregimpl23_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y117       FDRE (Prop_fdre_C_Q)         0.141     0.782 r  vns_xilinxmultiregimpl23_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.837    vns_xilinxmultiregimpl23_regs0
    SLICE_X157Y117       FDRE                                         r  vns_xilinxmultiregimpl23_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         0.912     0.912    pix1p25x_clk
    SLICE_X157Y117       FDRE                                         r  vns_xilinxmultiregimpl23_regs1_reg/C
                         clock pessimism             -0.271     0.641    
    SLICE_X157Y117       FDRE (Hold_fdre_C_D)         0.075     0.716    vns_xilinxmultiregimpl23_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.716    
                         arrival time                           0.837    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl31_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            vns_xilinxmultiregimpl31_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         0.644     0.644    pix1p25x_clk
    SLICE_X163Y114       FDRE                                         r  vns_xilinxmultiregimpl31_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y114       FDRE (Prop_fdre_C_Q)         0.141     0.785 r  vns_xilinxmultiregimpl31_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.840    vns_xilinxmultiregimpl31_regs0
    SLICE_X163Y114       FDRE                                         r  vns_xilinxmultiregimpl31_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         0.916     0.916    pix1p25x_clk
    SLICE_X163Y114       FDRE                                         r  vns_xilinxmultiregimpl31_regs1_reg/C
                         clock pessimism             -0.272     0.644    
    SLICE_X163Y114       FDRE (Hold_fdre_C_D)         0.075     0.719    vns_xilinxmultiregimpl31_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.719    
                         arrival time                           0.840    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl33_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            vns_xilinxmultiregimpl33_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.648ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         0.648     0.648    pix1p25x_clk
    SLICE_X161Y143       FDRE                                         r  vns_xilinxmultiregimpl33_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y143       FDRE (Prop_fdre_C_Q)         0.141     0.789 r  vns_xilinxmultiregimpl33_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.844    vns_xilinxmultiregimpl33_regs0
    SLICE_X161Y143       FDRE                                         r  vns_xilinxmultiregimpl33_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         0.921     0.921    pix1p25x_clk
    SLICE_X161Y143       FDRE                                         r  vns_xilinxmultiregimpl33_regs1_reg/C
                         clock pessimism             -0.273     0.648    
    SLICE_X161Y143       FDRE (Hold_fdre_C_D)         0.075     0.723    vns_xilinxmultiregimpl33_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.723    
                         arrival time                           0.844    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl36_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            vns_xilinxmultiregimpl36_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.647ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         0.647     0.647    pix1p25x_clk
    SLICE_X163Y140       FDRE                                         r  vns_xilinxmultiregimpl36_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y140       FDRE (Prop_fdre_C_Q)         0.141     0.788 r  vns_xilinxmultiregimpl36_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.843    vns_xilinxmultiregimpl36_regs0
    SLICE_X163Y140       FDRE                                         r  vns_xilinxmultiregimpl36_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         0.920     0.920    pix1p25x_clk
    SLICE_X163Y140       FDRE                                         r  vns_xilinxmultiregimpl36_regs1_reg/C
                         clock pessimism             -0.273     0.647    
    SLICE_X163Y140       FDRE (Hold_fdre_C_D)         0.075     0.722    vns_xilinxmultiregimpl36_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.722    
                         arrival time                           0.843    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl39_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            vns_xilinxmultiregimpl39_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.607ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         0.607     0.607    pix1p25x_clk
    SLICE_X149Y124       FDRE                                         r  vns_xilinxmultiregimpl39_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y124       FDRE (Prop_fdre_C_Q)         0.141     0.748 r  vns_xilinxmultiregimpl39_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.803    vns_xilinxmultiregimpl39_regs0
    SLICE_X149Y124       FDRE                                         r  vns_xilinxmultiregimpl39_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         0.876     0.876    pix1p25x_clk
    SLICE_X149Y124       FDRE                                         r  vns_xilinxmultiregimpl39_regs1_reg/C
                         clock pessimism             -0.269     0.607    
    SLICE_X149Y124       FDRE (Hold_fdre_C_D)         0.075     0.682    vns_xilinxmultiregimpl39_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.682    
                         arrival time                           0.803    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl50_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            vns_xilinxmultiregimpl50_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         0.649     0.649    pix1p25x_clk
    SLICE_X163Y148       FDRE                                         r  vns_xilinxmultiregimpl50_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y148       FDRE (Prop_fdre_C_Q)         0.141     0.790 r  vns_xilinxmultiregimpl50_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.845    vns_xilinxmultiregimpl50_regs0
    SLICE_X163Y148       FDRE                                         r  vns_xilinxmultiregimpl50_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         0.922     0.922    pix1p25x_clk
    SLICE_X163Y148       FDRE                                         r  vns_xilinxmultiregimpl50_regs1_reg/C
                         clock pessimism             -0.273     0.649    
    SLICE_X163Y148       FDRE (Hold_fdre_C_D)         0.075     0.724    vns_xilinxmultiregimpl50_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.724    
                         arrival time                           0.845    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl37_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            vns_xilinxmultiregimpl37_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.647ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         0.647     0.647    pix1p25x_clk
    SLICE_X163Y140       FDRE                                         r  vns_xilinxmultiregimpl37_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y140       FDRE (Prop_fdre_C_Q)         0.141     0.788 r  vns_xilinxmultiregimpl37_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.843    vns_xilinxmultiregimpl37_regs0
    SLICE_X163Y140       FDRE                                         r  vns_xilinxmultiregimpl37_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         0.920     0.920    pix1p25x_clk
    SLICE_X163Y140       FDRE                                         r  vns_xilinxmultiregimpl37_regs1_reg/C
                         clock pessimism             -0.273     0.647    
    SLICE_X163Y140       FDRE (Hold_fdre_C_D)         0.071     0.718    vns_xilinxmultiregimpl37_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.718    
                         arrival time                           0.843    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl51_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            vns_xilinxmultiregimpl51_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         0.649     0.649    pix1p25x_clk
    SLICE_X163Y148       FDRE                                         r  vns_xilinxmultiregimpl51_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y148       FDRE (Prop_fdre_C_Q)         0.141     0.790 r  vns_xilinxmultiregimpl51_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.845    vns_xilinxmultiregimpl51_regs0
    SLICE_X163Y148       FDRE                                         r  vns_xilinxmultiregimpl51_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         0.922     0.922    pix1p25x_clk
    SLICE_X163Y148       FDRE                                         r  vns_xilinxmultiregimpl51_regs1_reg/C
                         clock pessimism             -0.273     0.649    
    SLICE_X163Y148       FDRE (Hold_fdre_C_D)         0.071     0.720    vns_xilinxmultiregimpl51_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.720    
                         arrival time                           0.845    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl53_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            vns_xilinxmultiregimpl53_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.648ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         0.648     0.648    pix1p25x_clk
    SLICE_X160Y145       FDRE                                         r  vns_xilinxmultiregimpl53_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y145       FDRE (Prop_fdre_C_Q)         0.141     0.789 r  vns_xilinxmultiregimpl53_regs0_reg/Q
                         net (fo=1, routed)           0.058     0.846    vns_xilinxmultiregimpl53_regs0
    SLICE_X160Y145       FDRE                                         r  vns_xilinxmultiregimpl53_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=471, routed)         0.921     0.921    pix1p25x_clk
    SLICE_X160Y145       FDRE                                         r  vns_xilinxmultiregimpl53_regs1_reg/C
                         clock pessimism             -0.273     0.648    
    SLICE_X160Y145       FDRE (Hold_fdre_C_D)         0.071     0.719    vns_xilinxmultiregimpl53_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.719    
                         arrival time                           0.846    
  -------------------------------------------------------------------
                         slack                                  0.128    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pix1p25x_clk
Waveform(ns):       { 0.000 2.694 }
Period(ns):         5.387
Sources:            { BUFG_9/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     IDELAYE2/C        n/a            2.360         5.387       3.027      IDELAY_X1Y132   IDELAYE2_21/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         5.387       3.027      IDELAY_X1Y131   IDELAYE2_22/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         5.387       3.027      IDELAY_X1Y142   IDELAYE2_23/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         5.387       3.027      IDELAY_X1Y141   IDELAYE2_24/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         5.387       3.027      IDELAY_X1Y146   IDELAYE2_25/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         5.387       3.027      IDELAY_X1Y145   IDELAYE2_26/C
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         5.387       3.720      ILOGIC_X1Y132   ISERDESE2_16/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         5.387       3.720      ILOGIC_X1Y131   ISERDESE2_17/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         5.387       3.720      ILOGIC_X1Y142   ISERDESE2_18/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         5.387       3.720      ILOGIC_X1Y141   ISERDESE2_19/CLKDIV
Low Pulse Width   Slow    FDPE/C            n/a            0.500         2.693       2.193      SLICE_X162Y118  FDPE_12/C
Low Pulse Width   Slow    FDPE/C            n/a            0.500         2.693       2.193      SLICE_X162Y118  FDPE_13/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X163Y125  soc_s7datacapture0_do_delay_rst_toggle_o_r_reg/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X156Y123  soc_s7datacapture0_gearbox_storage_reg[16]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X156Y123  soc_s7datacapture0_gearbox_storage_reg[17]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X156Y123  soc_s7datacapture0_gearbox_storage_reg[18]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X156Y123  soc_s7datacapture0_gearbox_storage_reg[19]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X156Y123  soc_s7datacapture0_gearbox_storage_reg[20]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X156Y123  soc_s7datacapture0_gearbox_storage_reg[21]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X156Y123  soc_s7datacapture0_gearbox_storage_reg[22]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X163Y125  soc_s7datacapture0_do_delay_rst_toggle_o_r_reg/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X156Y123  soc_s7datacapture0_gearbox_storage_reg[16]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X156Y123  soc_s7datacapture0_gearbox_storage_reg[17]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X156Y123  soc_s7datacapture0_gearbox_storage_reg[18]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X156Y123  soc_s7datacapture0_gearbox_storage_reg[19]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X156Y123  soc_s7datacapture0_gearbox_storage_reg[20]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X156Y123  soc_s7datacapture0_gearbox_storage_reg[21]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X156Y123  soc_s7datacapture0_gearbox_storage_reg[22]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X156Y123  soc_s7datacapture0_gearbox_storage_reg[23]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X157Y123  soc_s7datacapture0_gearbox_storage_reg[32]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_videosoc_videosoc_sdram_bankmachine2_trascon_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.997ns  (logic 0.419ns (4.657%)  route 8.578ns (95.343%))
  Logic Levels:           0  
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.556ns = ( 11.556 - 10.000 ) 
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6360, routed)        1.819     1.819    sys_clk
    SLICE_X163Y158       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y158       FDPE (Prop_fdpe_C_Q)         0.419     2.238 r  FDPE_1/Q
                         net (fo=3141, routed)        8.578    10.816    sys_rst
    SLICE_X105Y133       FDRE                                         r  soc_videosoc_videosoc_sdram_bankmachine2_trascon_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=6360, routed)        1.556    11.556    sys_clk
    SLICE_X105Y133       FDRE                                         r  soc_videosoc_videosoc_sdram_bankmachine2_trascon_count_reg[2]/C
                         clock pessimism              0.000    11.556    
                         clock uncertainty           -0.057    11.500    
    SLICE_X105Y133       FDRE (Setup_fdre_C_R)       -0.604    10.896    soc_videosoc_videosoc_sdram_bankmachine2_trascon_count_reg[2]
  -------------------------------------------------------------------
                         required time                         10.896    
                         arrival time                         -10.816    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_videosoc_videosoc_sdram_bankmachine2_trascon_ready_reg/S
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.997ns  (logic 0.419ns (4.657%)  route 8.578ns (95.343%))
  Logic Levels:           0  
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.556ns = ( 11.556 - 10.000 ) 
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6360, routed)        1.819     1.819    sys_clk
    SLICE_X163Y158       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y158       FDPE (Prop_fdpe_C_Q)         0.419     2.238 r  FDPE_1/Q
                         net (fo=3141, routed)        8.578    10.816    sys_rst
    SLICE_X105Y133       FDSE                                         r  soc_videosoc_videosoc_sdram_bankmachine2_trascon_ready_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=6360, routed)        1.556    11.556    sys_clk
    SLICE_X105Y133       FDSE                                         r  soc_videosoc_videosoc_sdram_bankmachine2_trascon_ready_reg/C
                         clock pessimism              0.000    11.556    
                         clock uncertainty           -0.057    11.500    
    SLICE_X105Y133       FDSE (Setup_fdse_C_S)       -0.604    10.896    soc_videosoc_videosoc_sdram_bankmachine2_trascon_ready_reg
  -------------------------------------------------------------------
                         required time                         10.896    
                         arrival time                         -10.816    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.094ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_videosoc_videosoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.987ns  (logic 0.419ns (4.662%)  route 8.568ns (95.338%))
  Logic Levels:           0  
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.561ns = ( 11.561 - 10.000 ) 
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6360, routed)        1.819     1.819    sys_clk
    SLICE_X163Y158       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y158       FDPE (Prop_fdpe_C_Q)         0.419     2.238 r  FDPE_1/Q
                         net (fo=3141, routed)        8.568    10.806    sys_rst
    SLICE_X114Y135       FDRE                                         r  soc_videosoc_videosoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=6360, routed)        1.561    11.561    sys_clk
    SLICE_X114Y135       FDRE                                         r  soc_videosoc_videosoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[21]/C
                         clock pessimism              0.000    11.561    
                         clock uncertainty           -0.057    11.505    
    SLICE_X114Y135       FDRE (Setup_fdre_C_R)       -0.604    10.901    soc_videosoc_videosoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[21]
  -------------------------------------------------------------------
                         required time                         10.901    
                         arrival time                         -10.806    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.097ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vns_new_master_wdata_ready1_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.986ns  (logic 0.419ns (4.663%)  route 8.567ns (95.337%))
  Logic Levels:           0  
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 11.562 - 10.000 ) 
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6360, routed)        1.819     1.819    sys_clk
    SLICE_X163Y158       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y158       FDPE (Prop_fdpe_C_Q)         0.419     2.238 r  FDPE_1/Q
                         net (fo=3141, routed)        8.567    10.805    sys_rst
    SLICE_X119Y136       FDRE                                         r  vns_new_master_wdata_ready1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=6360, routed)        1.562    11.562    sys_clk
    SLICE_X119Y136       FDRE                                         r  vns_new_master_wdata_ready1_reg/C
                         clock pessimism              0.000    11.562    
                         clock uncertainty           -0.057    11.506    
    SLICE_X119Y136       FDRE (Setup_fdre_C_R)       -0.604    10.902    vns_new_master_wdata_ready1_reg
  -------------------------------------------------------------------
                         required time                         10.902    
                         arrival time                         -10.805    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vns_new_master_wdata_ready2_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.986ns  (logic 0.419ns (4.663%)  route 8.567ns (95.337%))
  Logic Levels:           0  
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 11.562 - 10.000 ) 
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6360, routed)        1.819     1.819    sys_clk
    SLICE_X163Y158       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y158       FDPE (Prop_fdpe_C_Q)         0.419     2.238 r  FDPE_1/Q
                         net (fo=3141, routed)        8.567    10.805    sys_rst
    SLICE_X119Y136       FDRE                                         r  vns_new_master_wdata_ready2_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=6360, routed)        1.562    11.562    sys_clk
    SLICE_X119Y136       FDRE                                         r  vns_new_master_wdata_ready2_reg/C
                         clock pessimism              0.000    11.562    
                         clock uncertainty           -0.057    11.506    
    SLICE_X119Y136       FDRE (Setup_fdre_C_R)       -0.604    10.902    vns_new_master_wdata_ready2_reg
  -------------------------------------------------------------------
                         required time                         10.902    
                         arrival time                         -10.805    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_videosoc_videosoc_sdram_bankmachine6_trccon_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.880ns  (logic 0.419ns (4.719%)  route 8.461ns (95.281%))
  Logic Levels:           0  
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.551ns = ( 11.551 - 10.000 ) 
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6360, routed)        1.819     1.819    sys_clk
    SLICE_X163Y158       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y158       FDPE (Prop_fdpe_C_Q)         0.419     2.238 r  FDPE_1/Q
                         net (fo=3141, routed)        8.461    10.699    sys_rst
    SLICE_X102Y135       FDRE                                         r  soc_videosoc_videosoc_sdram_bankmachine6_trccon_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=6360, routed)        1.551    11.551    sys_clk
    SLICE_X102Y135       FDRE                                         r  soc_videosoc_videosoc_sdram_bankmachine6_trccon_count_reg[0]/C
                         clock pessimism              0.000    11.551    
                         clock uncertainty           -0.057    11.495    
    SLICE_X102Y135       FDRE (Setup_fdre_C_R)       -0.699    10.796    soc_videosoc_videosoc_sdram_bankmachine6_trccon_count_reg[0]
  -------------------------------------------------------------------
                         required time                         10.796    
                         arrival time                         -10.699    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_videosoc_videosoc_sdram_bankmachine6_trccon_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.880ns  (logic 0.419ns (4.719%)  route 8.461ns (95.281%))
  Logic Levels:           0  
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.551ns = ( 11.551 - 10.000 ) 
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6360, routed)        1.819     1.819    sys_clk
    SLICE_X163Y158       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y158       FDPE (Prop_fdpe_C_Q)         0.419     2.238 r  FDPE_1/Q
                         net (fo=3141, routed)        8.461    10.699    sys_rst
    SLICE_X102Y135       FDRE                                         r  soc_videosoc_videosoc_sdram_bankmachine6_trccon_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=6360, routed)        1.551    11.551    sys_clk
    SLICE_X102Y135       FDRE                                         r  soc_videosoc_videosoc_sdram_bankmachine6_trccon_count_reg[2]/C
                         clock pessimism              0.000    11.551    
                         clock uncertainty           -0.057    11.495    
    SLICE_X102Y135       FDRE (Setup_fdre_C_R)       -0.699    10.796    soc_videosoc_videosoc_sdram_bankmachine6_trccon_count_reg[2]
  -------------------------------------------------------------------
                         required time                         10.796    
                         arrival time                         -10.699    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_videosoc_videosoc_sdram_bankmachine6_trccon_ready_reg/S
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.880ns  (logic 0.419ns (4.719%)  route 8.461ns (95.281%))
  Logic Levels:           0  
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.551ns = ( 11.551 - 10.000 ) 
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6360, routed)        1.819     1.819    sys_clk
    SLICE_X163Y158       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y158       FDPE (Prop_fdpe_C_Q)         0.419     2.238 r  FDPE_1/Q
                         net (fo=3141, routed)        8.461    10.699    sys_rst
    SLICE_X102Y135       FDSE                                         r  soc_videosoc_videosoc_sdram_bankmachine6_trccon_ready_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=6360, routed)        1.551    11.551    sys_clk
    SLICE_X102Y135       FDSE                                         r  soc_videosoc_videosoc_sdram_bankmachine6_trccon_ready_reg/C
                         clock pessimism              0.000    11.551    
                         clock uncertainty           -0.057    11.495    
    SLICE_X102Y135       FDSE (Setup_fdse_C_S)       -0.699    10.796    soc_videosoc_videosoc_sdram_bankmachine6_trccon_ready_reg
  -------------------------------------------------------------------
                         required time                         10.796    
                         arrival time                         -10.699    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.099ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_videosoc_videosoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.983ns  (logic 0.419ns (4.664%)  route 8.564ns (95.336%))
  Logic Levels:           0  
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.561ns = ( 11.561 - 10.000 ) 
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6360, routed)        1.819     1.819    sys_clk
    SLICE_X163Y158       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y158       FDPE (Prop_fdpe_C_Q)         0.419     2.238 r  FDPE_1/Q
                         net (fo=3141, routed)        8.564    10.802    sys_rst
    SLICE_X115Y135       FDRE                                         r  soc_videosoc_videosoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=6360, routed)        1.561    11.561    sys_clk
    SLICE_X115Y135       FDRE                                         r  soc_videosoc_videosoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[7]/C
                         clock pessimism              0.000    11.561    
                         clock uncertainty           -0.057    11.505    
    SLICE_X115Y135       FDRE (Setup_fdre_C_R)       -0.604    10.901    soc_videosoc_videosoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         10.901    
                         arrival time                         -10.802    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.113ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_videosoc_videosoc_sdram_bankmachine5_row_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.973ns  (logic 0.419ns (4.670%)  route 8.554ns (95.330%))
  Logic Levels:           0  
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 11.565 - 10.000 ) 
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6360, routed)        1.819     1.819    sys_clk
    SLICE_X163Y158       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y158       FDPE (Prop_fdpe_C_Q)         0.419     2.238 r  FDPE_1/Q
                         net (fo=3141, routed)        8.554    10.792    sys_rst
    SLICE_X117Y139       FDRE                                         r  soc_videosoc_videosoc_sdram_bankmachine5_row_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=6360, routed)        1.565    11.565    sys_clk
    SLICE_X117Y139       FDRE                                         r  soc_videosoc_videosoc_sdram_bankmachine5_row_reg[11]/C
                         clock pessimism              0.000    11.565    
                         clock uncertainty           -0.057    11.509    
    SLICE_X117Y139       FDRE (Setup_fdre_C_R)       -0.604    10.905    soc_videosoc_videosoc_sdram_bankmachine5_row_reg[11]
  -------------------------------------------------------------------
                         required time                         10.905    
                         arrival time                         -10.792    
  -------------------------------------------------------------------
                         slack                                  0.113    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 soc_videosoc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_9_reg_0_7_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.953%)  route 0.231ns (62.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6360, routed)        0.588     0.588    sys_clk
    SLICE_X129Y132       FDRE                                         r  soc_videosoc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y132       FDRE (Prop_fdre_C_Q)         0.141     0.729 r  soc_videosoc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.231     0.959    storage_9_reg_0_7_0_5/ADDRD0
    SLICE_X128Y132       RAMD32                                       r  storage_9_reg_0_7_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6360, routed)        0.857     0.857    storage_9_reg_0_7_0_5/WCLK
    SLICE_X128Y132       RAMD32                                       r  storage_9_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.256     0.601    
    SLICE_X128Y132       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.911    storage_9_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 soc_videosoc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_9_reg_0_7_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.953%)  route 0.231ns (62.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6360, routed)        0.588     0.588    sys_clk
    SLICE_X129Y132       FDRE                                         r  soc_videosoc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y132       FDRE (Prop_fdre_C_Q)         0.141     0.729 r  soc_videosoc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.231     0.959    storage_9_reg_0_7_0_5/ADDRD0
    SLICE_X128Y132       RAMD32                                       r  storage_9_reg_0_7_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6360, routed)        0.857     0.857    storage_9_reg_0_7_0_5/WCLK
    SLICE_X128Y132       RAMD32                                       r  storage_9_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.256     0.601    
    SLICE_X128Y132       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.911    storage_9_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 soc_videosoc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_9_reg_0_7_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.953%)  route 0.231ns (62.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6360, routed)        0.588     0.588    sys_clk
    SLICE_X129Y132       FDRE                                         r  soc_videosoc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y132       FDRE (Prop_fdre_C_Q)         0.141     0.729 r  soc_videosoc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.231     0.959    storage_9_reg_0_7_0_5/ADDRD0
    SLICE_X128Y132       RAMD32                                       r  storage_9_reg_0_7_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6360, routed)        0.857     0.857    storage_9_reg_0_7_0_5/WCLK
    SLICE_X128Y132       RAMD32                                       r  storage_9_reg_0_7_0_5/RAMB/CLK
                         clock pessimism             -0.256     0.601    
    SLICE_X128Y132       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.911    storage_9_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 soc_videosoc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_9_reg_0_7_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.953%)  route 0.231ns (62.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6360, routed)        0.588     0.588    sys_clk
    SLICE_X129Y132       FDRE                                         r  soc_videosoc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y132       FDRE (Prop_fdre_C_Q)         0.141     0.729 r  soc_videosoc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.231     0.959    storage_9_reg_0_7_0_5/ADDRD0
    SLICE_X128Y132       RAMD32                                       r  storage_9_reg_0_7_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6360, routed)        0.857     0.857    storage_9_reg_0_7_0_5/WCLK
    SLICE_X128Y132       RAMD32                                       r  storage_9_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism             -0.256     0.601    
    SLICE_X128Y132       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.911    storage_9_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 soc_videosoc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_9_reg_0_7_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.953%)  route 0.231ns (62.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6360, routed)        0.588     0.588    sys_clk
    SLICE_X129Y132       FDRE                                         r  soc_videosoc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y132       FDRE (Prop_fdre_C_Q)         0.141     0.729 r  soc_videosoc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.231     0.959    storage_9_reg_0_7_0_5/ADDRD0
    SLICE_X128Y132       RAMD32                                       r  storage_9_reg_0_7_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6360, routed)        0.857     0.857    storage_9_reg_0_7_0_5/WCLK
    SLICE_X128Y132       RAMD32                                       r  storage_9_reg_0_7_0_5/RAMC/CLK
                         clock pessimism             -0.256     0.601    
    SLICE_X128Y132       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.911    storage_9_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 soc_videosoc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_9_reg_0_7_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.953%)  route 0.231ns (62.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6360, routed)        0.588     0.588    sys_clk
    SLICE_X129Y132       FDRE                                         r  soc_videosoc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y132       FDRE (Prop_fdre_C_Q)         0.141     0.729 r  soc_videosoc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.231     0.959    storage_9_reg_0_7_0_5/ADDRD0
    SLICE_X128Y132       RAMD32                                       r  storage_9_reg_0_7_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6360, routed)        0.857     0.857    storage_9_reg_0_7_0_5/WCLK
    SLICE_X128Y132       RAMD32                                       r  storage_9_reg_0_7_0_5/RAMC_D1/CLK
                         clock pessimism             -0.256     0.601    
    SLICE_X128Y132       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.911    storage_9_reg_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 soc_videosoc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_9_reg_0_7_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.953%)  route 0.231ns (62.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6360, routed)        0.588     0.588    sys_clk
    SLICE_X129Y132       FDRE                                         r  soc_videosoc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y132       FDRE (Prop_fdre_C_Q)         0.141     0.729 r  soc_videosoc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.231     0.959    storage_9_reg_0_7_0_5/ADDRD0
    SLICE_X128Y132       RAMS32                                       r  storage_9_reg_0_7_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6360, routed)        0.857     0.857    storage_9_reg_0_7_0_5/WCLK
    SLICE_X128Y132       RAMS32                                       r  storage_9_reg_0_7_0_5/RAMD/CLK
                         clock pessimism             -0.256     0.601    
    SLICE_X128Y132       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.911    storage_9_reg_0_7_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 soc_videosoc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_9_reg_0_7_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.953%)  route 0.231ns (62.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6360, routed)        0.588     0.588    sys_clk
    SLICE_X129Y132       FDRE                                         r  soc_videosoc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y132       FDRE (Prop_fdre_C_Q)         0.141     0.729 r  soc_videosoc_videosoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.231     0.959    storage_9_reg_0_7_0_5/ADDRD0
    SLICE_X128Y132       RAMS32                                       r  storage_9_reg_0_7_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6360, routed)        0.857     0.857    storage_9_reg_0_7_0_5/WCLK
    SLICE_X128Y132       RAMS32                                       r  storage_9_reg_0_7_0_5/RAMD_D1/CLK
                         clock pessimism             -0.256     0.601    
    SLICE_X128Y132       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.911    storage_9_reg_0_7_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 soc_ethphy_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_ethphy_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.254ns (52.368%)  route 0.231ns (47.632%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6360, routed)        0.574     0.574    sys_clk
    SLICE_X76Y100        FDRE                                         r  soc_ethphy_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y100        FDRE (Prop_fdre_C_Q)         0.164     0.738 r  soc_ethphy_counter_reg[3]/Q
                         net (fo=5, routed)           0.083     0.821    soc_ethphy_counter_reg__0[3]
    SLICE_X77Y100        LUT6 (Prop_lut6_I1_O)        0.045     0.866 r  soc_ethphy_counter[8]_i_3/O
                         net (fo=3, routed)           0.148     1.014    soc_ethphy_counter[8]_i_3_n_0
    SLICE_X77Y99         LUT2 (Prop_lut2_I1_O)        0.045     1.059 r  soc_ethphy_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.059    p_0_in__7[6]
    SLICE_X77Y99         FDRE                                         r  soc_ethphy_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6360, routed)        0.915     0.915    sys_clk
    SLICE_X77Y99         FDRE                                         r  soc_ethphy_counter_reg[6]/C
                         clock pessimism             -0.005     0.910    
    SLICE_X77Y99         FDRE (Hold_fdre_C_D)         0.092     1.002    soc_ethphy_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.002    
                         arrival time                           1.059    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 soc_videosoc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_4_reg_0_7_18_22/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.939%)  route 0.241ns (63.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6360, routed)        0.581     0.581    sys_clk
    SLICE_X117Y126       FDRE                                         r  soc_videosoc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y126       FDRE (Prop_fdre_C_Q)         0.141     0.722 r  soc_videosoc_videosoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.241     0.962    storage_4_reg_0_7_18_22/ADDRD0
    SLICE_X116Y126       RAMD32                                       r  storage_4_reg_0_7_18_22/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=6360, routed)        0.849     0.849    storage_4_reg_0_7_18_22/WCLK
    SLICE_X116Y126       RAMD32                                       r  storage_4_reg_0_7_18_22/RAMA/CLK
                         clock pessimism             -0.255     0.594    
    SLICE_X116Y126       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.904    storage_4_reg_0_7_18_22/RAMA
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         10.000      5.001      MMCME2_ADV_X1Y2  MMCME2_ADV/DCLK
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         10.000      5.001      MMCME2_ADV_X1Y0  MMCME2_ADV_1/DCLK
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0        XADC/DCLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X6Y46      lm32_cpu/multiplier/product_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X6Y44      lm32_cpu/multiplier/product0/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X5Y44     mem_3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X5Y44     mem_3_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X5Y45     mem_4_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X5Y45     mem_4_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X6Y17     memadr_reg_3/CLKARDCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.500      MMCME2_ADV_X1Y2  MMCME2_ADV/DCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.500      MMCME2_ADV_X1Y0  MMCME2_ADV_1/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.500      MMCME2_ADV_X1Y0  MMCME2_ADV_1/DCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y2  MMCME2_ADV/DCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y134   storage_7_reg_0_7_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y134   storage_7_reg_0_7_6_11/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y134   storage_7_reg_0_7_6_11/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y134   storage_7_reg_0_7_6_11/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y134   storage_7_reg_0_7_6_11/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y134   storage_7_reg_0_7_6_11/RAMC_D1/CLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y2  MMCME2_ADV/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y2  MMCME2_ADV/DCLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y0  MMCME2_ADV_1/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y0  MMCME2_ADV_1/DCLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y134   storage_7_reg_0_7_6_11/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y134   storage_7_reg_0_7_6_11/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y134   storage_7_reg_0_7_6_11/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y134   storage_7_reg_0_7_6_11/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y134   storage_7_reg_0_7_6_11/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y134   storage_7_reg_0_7_6_11/RAMC_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  soc_videosoc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.724ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.724ns  (required time - arrival time)
  Source:                 FDPE_2/Q
                            (internal pin)
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.950ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y158       FDPE                         0.000     0.000 r  FDPE_2/Q
                         net (fo=1, routed)           0.066     0.066    vns_xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X162Y158       FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    R4                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     2.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     2.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     3.279    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     3.305 r  BUFG_3/O
                         net (fo=10, routed)          0.645     3.950    clk200_clk
    SLICE_X162Y158       FDPE                                         r  FDPE_3/C
                         clock pessimism              0.000     3.950    
                         clock uncertainty           -0.125     3.825    
    SLICE_X162Y158       FDPE (Setup_fdpe_C_D)       -0.035     3.790    FDPE_3
  -------------------------------------------------------------------
                         required time                          3.790    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  3.724    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.458ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.458ns  (required time - arrival time)
  Source:                 FDPE_8/Q
                            (internal pin)
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.584ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y100        FDPE                         0.000     0.000 r  FDPE_8/Q
                         net (fo=1, routed)           0.066     0.066    vns_xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X60Y100        FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y3        BUFG                         0.000     2.000 r  BUFG_5/O
                         net (fo=152, routed)         0.584     2.584    eth_rx_clk
    SLICE_X60Y100        FDPE                                         r  FDPE_9/C
                         clock pessimism              0.000     2.584    
                         clock uncertainty           -0.025     2.559    
    SLICE_X60Y100        FDPE (Setup_fdpe_C_D)       -0.035     2.524    FDPE_9
  -------------------------------------------------------------------
                         required time                          2.524    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.458    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.386ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.386ns  (required time - arrival time)
  Source:                 FDPE_6/Q
                            (internal pin)
  Destination:            FDPE_7/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.648ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.648ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y90         FDPE                         0.000     0.000 r  FDPE_6/Q
                         net (fo=1, routed)           0.066     0.066    vns_xilinxasyncresetsynchronizerimpl3_rst_meta
    SLICE_X60Y90         FDPE                                         r  FDPE_7/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y4        BUFG                         0.000     2.000 r  BUFG_6/O
                         net (fo=102, routed)         0.648     2.648    eth_tx_clk
    SLICE_X60Y90         FDPE                                         r  FDPE_7/C
                         clock pessimism              0.000     2.648    
                         clock uncertainty           -0.161     2.487    
    SLICE_X60Y90         FDPE (Setup_fdpe_C_D)       -0.035     2.452    FDPE_7
  -------------------------------------------------------------------
                         required time                          2.452    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.386    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  hdmi_in0_pix_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.367ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.367ns  (required time - arrival time)
  Source:                 FDPE_10/Q
                            (internal pin)
  Destination:            FDPE_11/D
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.640ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.109ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y119       FDPE                         0.000     0.000 r  FDPE_10/Q
                         net (fo=1, routed)           0.066     0.066    vns_xilinxasyncresetsynchronizerimpl5_rst_meta
    SLICE_X162Y119       FDPE                                         r  FDPE_11/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y10       BUFG                         0.000     2.000 r  BUFG_8/O
                         net (fo=1107, routed)        0.640     2.640    hdmi_in0_pix_clk
    SLICE_X162Y119       FDPE                                         r  FDPE_11/C
                         clock pessimism              0.000     2.640    
                         clock uncertainty           -0.172     2.467    
    SLICE_X162Y119       FDPE (Setup_fdpe_C_D)       -0.035     2.432    FDPE_11
  -------------------------------------------------------------------
                         required time                          2.432    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.367    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  pix1p25x_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.370ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.370ns  (required time - arrival time)
  Source:                 FDPE_12/Q
                            (internal pin)
  Destination:            FDPE_13/D
                            (rising edge-triggered cell FDPE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.641ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.109ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y118       FDPE                         0.000     0.000 r  FDPE_12/Q
                         net (fo=1, routed)           0.066     0.066    vns_xilinxasyncresetsynchronizerimpl6_rst_meta
    SLICE_X162Y118       FDPE                                         r  FDPE_13/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y2        BUFG                         0.000     2.000 r  BUFG_9/O
                         net (fo=471, routed)         0.641     2.641    pix1p25x_clk
    SLICE_X162Y118       FDPE                                         r  FDPE_13/C
                         clock pessimism              0.000     2.641    
                         clock uncertainty           -0.170     2.471    
    SLICE_X162Y118       FDPE (Setup_fdpe_C_D)       -0.035     2.436    FDPE_13
  -------------------------------------------------------------------
                         required time                          2.436    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.370    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.445ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.445ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.645ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.645ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y158       FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.066     0.066    vns_xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X163Y158       FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y0        BUFG                         0.000     2.000 r  BUFG/O
                         net (fo=6360, routed)        0.645     2.645    sys_clk
    SLICE_X163Y158       FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.645    
                         clock uncertainty           -0.129     2.515    
    SLICE_X163Y158       FDPE (Setup_fdpe_C_D)       -0.005     2.510    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.510    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.445    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

-------------------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------------+
Reference          | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal                |
Clock              | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock                   |
-------------------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------------+
clk100             | cpu_reset        | FDPE           | -        |    -0.404 (r) | FAST    |     3.569 (r) | SLOW    | soc_videosoc_pll_clk200 |
clk100             | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.263 (r) | FAST    |     5.177 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.191 (f) | FAST    |     5.177 (f) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.268 (r) | FAST    |     5.177 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.196 (f) | FAST    |     5.177 (f) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.274 (r) | FAST    |     5.185 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.202 (f) | FAST    |     5.185 (f) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.247 (r) | FAST    |     5.162 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.175 (f) | FAST    |     5.162 (f) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.245 (r) | FAST    |     5.160 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.173 (f) | FAST    |     5.160 (f) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.267 (r) | FAST    |     5.177 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.195 (f) | FAST    |     5.177 (f) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.262 (r) | FAST    |     5.176 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.190 (f) | FAST    |     5.176 (f) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.277 (r) | FAST    |     5.187 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.205 (f) | FAST    |     5.187 (f) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.259 (r) | FAST    |     5.176 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.187 (f) | FAST    |     5.176 (f) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.248 (r) | FAST    |     5.165 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.176 (f) | FAST    |     5.165 (f) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.271 (r) | FAST    |     5.188 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.199 (f) | FAST    |     5.188 (f) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.251 (r) | FAST    |     5.169 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.179 (f) | FAST    |     5.169 (f) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.256 (r) | FAST    |     5.173 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.184 (f) | FAST    |     5.173 (f) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.241 (r) | FAST    |     5.159 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.169 (f) | FAST    |     5.159 (f) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.258 (r) | FAST    |     5.176 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.186 (f) | FAST    |     5.176 (f) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.251 (r) | FAST    |     5.168 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.179 (f) | FAST    |     5.168 (f) | SLOW    | soc_videosoc_pll_sys4x  |
eth_rx_clk         | eth_rx_ctl       | IDDR (IO)      | FIXED    |     0.392 (r) | FAST    |     0.346 (r) | FAST    |                         |
eth_rx_clk         | eth_rx_ctl       | IDDR (IO)      | FIXED    |     0.392 (f) | FAST    |     0.346 (f) | FAST    |                         |
eth_rx_clk         | eth_rx_data[0]   | IDDR (IO)      | FIXED    |     0.374 (r) | FAST    |     0.364 (r) | FAST    |                         |
eth_rx_clk         | eth_rx_data[0]   | IDDR (IO)      | FIXED    |     0.374 (f) | FAST    |     0.364 (f) | FAST    |                         |
eth_rx_clk         | eth_rx_data[1]   | IDDR (IO)      | FIXED    |     0.371 (r) | FAST    |     0.367 (r) | FAST    |                         |
eth_rx_clk         | eth_rx_data[1]   | IDDR (IO)      | FIXED    |     0.371 (f) | FAST    |     0.367 (f) | FAST    |                         |
eth_rx_clk         | eth_rx_data[2]   | IDDR (IO)      | FIXED    |     0.383 (r) | FAST    |     0.356 (r) | FAST    |                         |
eth_rx_clk         | eth_rx_data[2]   | IDDR (IO)      | FIXED    |     0.383 (f) | FAST    |     0.356 (f) | FAST    |                         |
eth_rx_clk         | eth_rx_data[3]   | IDDR (IO)      | FIXED    |     0.381 (r) | FAST    |     0.357 (r) | FAST    |                         |
eth_rx_clk         | eth_rx_data[3]   | IDDR (IO)      | FIXED    |     0.381 (f) | FAST    |     0.357 (f) | FAST    |                         |
hdmi_in0_pix5x_clk | hdmi_in_data0_n  | ISERDESE2 (IO) | VARIABLE |     1.474 (r) | SLOW    |    -0.573 (r) | FAST    |                         |
hdmi_in0_pix5x_clk | hdmi_in_data0_n  | ISERDESE2 (IO) | VARIABLE |     1.673 (f) | SLOW    |    -0.573 (f) | FAST    |                         |
hdmi_in0_pix5x_clk | hdmi_in_data0_p  | ISERDESE2 (IO) | VARIABLE |     1.474 (r) | SLOW    |    -0.573 (r) | FAST    |                         |
hdmi_in0_pix5x_clk | hdmi_in_data0_p  | ISERDESE2 (IO) | VARIABLE |     1.673 (f) | SLOW    |    -0.573 (f) | FAST    |                         |
hdmi_in0_pix5x_clk | hdmi_in_data1_n  | ISERDESE2 (IO) | VARIABLE |     1.470 (r) | SLOW    |    -0.571 (r) | FAST    |                         |
hdmi_in0_pix5x_clk | hdmi_in_data1_n  | ISERDESE2 (IO) | VARIABLE |     1.669 (f) | SLOW    |    -0.571 (f) | FAST    |                         |
hdmi_in0_pix5x_clk | hdmi_in_data1_p  | ISERDESE2 (IO) | VARIABLE |     1.470 (r) | SLOW    |    -0.571 (r) | FAST    |                         |
hdmi_in0_pix5x_clk | hdmi_in_data1_p  | ISERDESE2 (IO) | VARIABLE |     1.669 (f) | SLOW    |    -0.571 (f) | FAST    |                         |
hdmi_in0_pix5x_clk | hdmi_in_data2_n  | ISERDESE2 (IO) | VARIABLE |     1.459 (r) | SLOW    |    -0.560 (r) | FAST    |                         |
hdmi_in0_pix5x_clk | hdmi_in_data2_n  | ISERDESE2 (IO) | VARIABLE |     1.658 (f) | SLOW    |    -0.560 (f) | FAST    |                         |
hdmi_in0_pix5x_clk | hdmi_in_data2_p  | ISERDESE2 (IO) | VARIABLE |     1.459 (r) | SLOW    |    -0.560 (r) | FAST    |                         |
hdmi_in0_pix5x_clk | hdmi_in_data2_p  | ISERDESE2 (IO) | VARIABLE |     1.658 (f) | SLOW    |    -0.560 (f) | FAST    |                         |
sys_clk            | cpu_reset        | FDPE           | -        |     1.971 (r) | SLOW    |    -0.202 (r) | FAST    |                         |
sys_clk            | eth_mdio         | FDRE           | -        |     5.403 (r) | SLOW    |    -2.181 (r) | FAST    |                         |
sys_clk            | hdmi_in_scl      | FDRE           | -        |     1.855 (r) | SLOW    |    -0.172 (r) | FAST    |                         |
sys_clk            | hdmi_in_sda      | FDRE           | -        |     2.079 (r) | SLOW    |    -0.248 (r) | FAST    |                         |
sys_clk            | serial_rx        | FDRE           | -        |     5.732 (r) | SLOW    |    -2.207 (r) | FAST    |                         |
sys_clk            | spiflash_1x_miso | FDRE           | -        |     6.411 (r) | SLOW    |    -2.152 (r) | FAST    |                         |
sys_clk            | user_sw0         | FDRE           | -        |    11.562 (r) | SLOW    |    -3.146 (r) | FAST    |                         |
-------------------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------------+


Output Ports Clock-to-out

--------------------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------------+
Reference           | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal                   |
Clock               | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock                      |
--------------------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------------+
clk100              | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.627 (r) | SLOW    |      2.538 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.647 (r) | SLOW    |      2.553 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.639 (r) | SLOW    |      2.550 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.549 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.611 (r) | SLOW    |      2.518 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.649 (r) | SLOW    |      2.557 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.651 (r) | SLOW    |      2.559 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.636 (r) | SLOW    |      2.543 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.649 (r) | SLOW    |      2.556 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.657 (r) | SLOW    |      2.565 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.614 (r) | SLOW    |      2.523 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.637 (r) | SLOW    |      2.544 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.661 (r) | SLOW    |      2.569 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.644 (r) | SLOW    |      2.551 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_a[14]      | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.542 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.618 (r) | SLOW    |      2.532 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.607 (r) | SLOW    |      2.517 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.622 (r) | SLOW    |      2.531 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.612 (r) | SLOW    |      2.526 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_cke        | OSERDESE2 (IO) | -     |      8.609 (r) | SLOW    |      2.519 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.793 (r) | SLOW    |      2.544 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.795 (r) | SLOW    |      2.547 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.613 (r) | SLOW    |      2.528 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.543 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.570 (r) | SLOW    |      2.221 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.560 (r) | SLOW    |      2.206 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.563 (r) | SLOW    |      2.203 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.571 (r) | SLOW    |      2.237 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.571 (r) | SLOW    |      2.239 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.562 (r) | SLOW    |      2.209 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.570 (r) | SLOW    |      2.222 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.563 (r) | SLOW    |      2.201 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.574 (r) | SLOW    |      2.228 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.576 (r) | SLOW    |      2.242 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.574 (r) | SLOW    |      2.216 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.575 (r) | SLOW    |      2.236 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.576 (r) | SLOW    |      2.233 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.577 (r) | SLOW    |      2.250 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.575 (r) | SLOW    |      2.229 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.577 (r) | SLOW    |      2.241 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_odt        | OSERDESE2 (IO) | -     |      8.608 (r) | SLOW    |      2.523 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.605 (r) | SLOW    |      2.520 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.632 (r) | SLOW    |      2.540 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_we_n       | OSERDESE2 (IO) | -     |      8.630 (r) | SLOW    |      2.544 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |     10.192 (r) | SLOW    |      2.824 (r) | FAST    | soc_videosoc_pll_sys4x_dqs |
clk100              | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |     10.199 (r) | SLOW    |      2.829 (r) | FAST    | soc_videosoc_pll_sys4x_dqs |
clk100              | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |     10.193 (r) | SLOW    |      2.826 (r) | FAST    | soc_videosoc_pll_sys4x_dqs |
clk100              | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |     10.200 (r) | SLOW    |      2.827 (r) | FAST    | soc_videosoc_pll_sys4x_dqs |
eth_rx_clk          | eth_clocks_tx    | ODDR (IO)      | -     |     12.625 (r) | SLOW    |      5.703 (r) | FAST    | soc_ethphy_pll_clk_tx90    |
eth_rx_clk          | eth_clocks_tx    | ODDR (IO)      | -     |     12.625 (f) | SLOW    |      5.703 (f) | FAST    | soc_ethphy_pll_clk_tx90    |
eth_tx_clk          | eth_tx_ctl       | ODDR (IO)      | -     |      5.633 (r) | SLOW    |      1.969 (r) | FAST    |                            |
eth_tx_clk          | eth_tx_ctl       | ODDR (IO)      | -     |      5.633 (f) | SLOW    |      1.969 (f) | FAST    |                            |
eth_tx_clk          | eth_tx_data[0]   | ODDR (IO)      | -     |      5.602 (r) | SLOW    |      1.939 (r) | FAST    |                            |
eth_tx_clk          | eth_tx_data[0]   | ODDR (IO)      | -     |      5.602 (f) | SLOW    |      1.939 (f) | FAST    |                            |
eth_tx_clk          | eth_tx_data[1]   | ODDR (IO)      | -     |      5.607 (r) | SLOW    |      1.944 (r) | FAST    |                            |
eth_tx_clk          | eth_tx_data[1]   | ODDR (IO)      | -     |      5.607 (f) | SLOW    |      1.944 (f) | FAST    |                            |
eth_tx_clk          | eth_tx_data[2]   | ODDR (IO)      | -     |      5.607 (r) | SLOW    |      1.944 (r) | FAST    |                            |
eth_tx_clk          | eth_tx_data[2]   | ODDR (IO)      | -     |      5.607 (f) | SLOW    |      1.944 (f) | FAST    |                            |
eth_tx_clk          | eth_tx_data[3]   | ODDR (IO)      | -     |      5.604 (r) | SLOW    |      1.941 (r) | FAST    |                            |
eth_tx_clk          | eth_tx_data[3]   | ODDR (IO)      | -     |      5.604 (f) | SLOW    |      1.941 (f) | FAST    |                            |
hdmi_out0_pix5x_clk | hdmi_out_clk_n   | OSERDESE2 (IO) | -     |      4.355 (r) | SLOW    |      1.459 (r) | FAST    |                            |
hdmi_out0_pix5x_clk | hdmi_out_clk_p   | OSERDESE2 (IO) | -     |      4.354 (r) | SLOW    |      1.458 (r) | FAST    |                            |
hdmi_out0_pix5x_clk | hdmi_out_data0_n | OSERDESE2 (IO) | -     |      4.369 (r) | SLOW    |      1.473 (r) | FAST    |                            |
hdmi_out0_pix5x_clk | hdmi_out_data0_p | OSERDESE2 (IO) | -     |      4.368 (r) | SLOW    |      1.472 (r) | FAST    |                            |
hdmi_out0_pix5x_clk | hdmi_out_data1_n | OSERDESE2 (IO) | -     |      4.377 (r) | SLOW    |      1.482 (r) | FAST    |                            |
hdmi_out0_pix5x_clk | hdmi_out_data1_p | OSERDESE2 (IO) | -     |      4.376 (r) | SLOW    |      1.481 (r) | FAST    |                            |
hdmi_out0_pix5x_clk | hdmi_out_data2_n | OSERDESE2 (IO) | -     |      4.377 (r) | SLOW    |      1.484 (r) | FAST    |                            |
hdmi_out0_pix5x_clk | hdmi_out_data2_p | OSERDESE2 (IO) | -     |      4.376 (r) | SLOW    |      1.483 (r) | FAST    |                            |
sys_clk             | ddram_dq[0]      | FDRE           | -     |      6.550 (r) | SLOW    |      1.527 (r) | FAST    |                            |
sys_clk             | ddram_dq[1]      | FDRE           | -     |      6.839 (r) | SLOW    |      1.636 (r) | FAST    |                            |
sys_clk             | ddram_dq[2]      | FDRE           | -     |      6.549 (r) | SLOW    |      1.511 (r) | FAST    |                            |
sys_clk             | ddram_dq[3]      | FDRE           | -     |      6.850 (r) | SLOW    |      1.673 (r) | FAST    |                            |
sys_clk             | ddram_dq[4]      | FDRE           | -     |      7.000 (r) | SLOW    |      1.740 (r) | FAST    |                            |
sys_clk             | ddram_dq[5]      | FDRE           | -     |      6.699 (r) | SLOW    |      1.580 (r) | FAST    |                            |
sys_clk             | ddram_dq[6]      | FDRE           | -     |      6.700 (r) | SLOW    |      1.593 (r) | FAST    |                            |
sys_clk             | ddram_dq[7]      | FDRE           | -     |      6.399 (r) | SLOW    |      1.446 (r) | FAST    |                            |
sys_clk             | ddram_dq[8]      | FDRE           | -     |      7.150 (r) | SLOW    |      1.792 (r) | FAST    |                            |
sys_clk             | ddram_dq[9]      | FDRE           | -     |      8.055 (r) | SLOW    |      2.204 (r) | FAST    |                            |
sys_clk             | ddram_dq[10]     | FDRE           | -     |      7.300 (r) | SLOW    |      1.845 (r) | FAST    |                            |
sys_clk             | ddram_dq[11]     | FDRE           | -     |      7.593 (r) | SLOW    |      1.990 (r) | FAST    |                            |
sys_clk             | ddram_dq[12]     | FDRE           | -     |      8.195 (r) | SLOW    |      2.251 (r) | FAST    |                            |
sys_clk             | ddram_dq[13]     | FDRE           | -     |      8.207 (r) | SLOW    |      2.281 (r) | FAST    |                            |
sys_clk             | ddram_dq[14]     | FDRE           | -     |      7.743 (r) | SLOW    |      2.048 (r) | FAST    |                            |
sys_clk             | ddram_dq[15]     | FDRE           | -     |      8.347 (r) | SLOW    |      2.326 (r) | FAST    |                            |
sys_clk             | ddram_dqs_n[0]   | FDRE           | -     |      6.399 (r) | SLOW    |      1.441 (r) | FAST    |                            |
sys_clk             | ddram_dqs_n[1]   | FDRE           | -     |      7.894 (r) | SLOW    |      2.093 (r) | FAST    |                            |
sys_clk             | ddram_dqs_p[0]   | FDRE           | -     |      6.400 (r) | SLOW    |      1.443 (r) | FAST    |                            |
sys_clk             | ddram_dqs_p[1]   | FDRE           | -     |      7.895 (r) | SLOW    |      2.090 (r) | FAST    |                            |
sys_clk             | eth_mdc          | FDRE           | -     |      9.665 (r) | SLOW    |      3.485 (r) | FAST    |                            |
sys_clk             | eth_mdio         | FDRE           | -     |     14.019 (r) | SLOW    |      3.829 (r) | FAST    |                            |
sys_clk             | eth_rst_n        | FDRE           | -     |     11.553 (r) | SLOW    |      3.477 (r) | FAST    |                            |
sys_clk             | hdmi_in_hpd_en   | FDRE           | -     |     13.193 (r) | SLOW    |      5.179 (r) | FAST    |                            |
sys_clk             | hdmi_in_sda      | FDSE           | -     |      9.044 (r) | SLOW    |      2.791 (r) | FAST    |                            |
sys_clk             | oled_dc          | FDRE           | -     |     12.366 (r) | SLOW    |      4.657 (r) | FAST    |                            |
sys_clk             | oled_res         | FDRE           | -     |     10.816 (r) | SLOW    |      3.731 (r) | FAST    |                            |
sys_clk             | oled_sclk        | FDRE           | -     |     12.044 (r) | SLOW    |      4.524 (r) | FAST    |                            |
sys_clk             | oled_sdin        | FDRE           | -     |     10.308 (r) | SLOW    |      3.554 (r) | FAST    |                            |
sys_clk             | oled_vbat        | FDRE           | -     |     12.190 (r) | SLOW    |      4.578 (r) | FAST    |                            |
sys_clk             | oled_vdd         | FDRE           | -     |     12.286 (r) | SLOW    |      4.588 (r) | FAST    |                            |
sys_clk             | serial_tx        | FDSE           | -     |     10.118 (r) | SLOW    |      3.464 (r) | FAST    |                            |
sys_clk             | spiflash_1x_cs_n | FDRE           | -     |     11.761 (r) | SLOW    |      3.836 (r) | FAST    |                            |
sys_clk             | spiflash_1x_mosi | FDRE           | -     |     13.704 (r) | SLOW    |      4.870 (r) | FAST    |                            |
--------------------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------------+


Setup between Clocks

------------------+---------------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source            | Destination         |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock             | Clock               | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
------------------+---------------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100            | clk100              |         2.313 | SLOW    |               |         |               |         |               |         |
eth_rx_clk        | eth_rx_clk          |         6.507 | SLOW    |               |         |               |         |               |         |
sys_clk           | eth_rx_clk          |         4.763 | SLOW    |               |         |               |         |               |         |
eth_tx_clk        | eth_tx_clk          |         7.540 | SLOW    |               |         |               |         |               |         |
sys_clk           | eth_tx_clk          |         5.100 | SLOW    |               |         |               |         |               |         |
hdmi_in0_pix_clk  | hdmi_in0_pix_clk    |         5.712 | SLOW    |               |         |               |         |               |         |
pix1p25x_clk      | hdmi_in0_pix_clk    |         3.777 | SLOW    |               |         |               |         |               |         |
sys_clk           | hdmi_in0_pix_clk    |         1.846 | SLOW    |               |         |               |         |               |         |
hdmi_out0_pix_clk | hdmi_out0_pix5x_clk |         2.682 | SLOW    |               |         |               |         |               |         |
hdmi_out0_pix_clk | hdmi_out0_pix_clk   |         6.583 | SLOW    |               |         |               |         |               |         |
sys_clk           | hdmi_out0_pix_clk   |         5.992 | SLOW    |               |         |               |         |               |         |
hdmi_in0_pix_clk  | pix1p25x_clk        |         3.857 | SLOW    |               |         |               |         |               |         |
pix1p25x_clk      | pix1p25x_clk        |         4.713 | SLOW    |               |         |               |         |               |         |
sys_clk           | pix1p25x_clk        |         2.728 | SLOW    |               |         |               |         |               |         |
eth_rx_clk        | sys_clk             |         1.631 | SLOW    |               |         |               |         |               |         |
eth_tx_clk        | sys_clk             |         1.833 | SLOW    |               |         |               |         |               |         |
hdmi_in0_pix_clk  | sys_clk             |         2.417 | SLOW    |               |         |               |         |               |         |
hdmi_out0_pix_clk | sys_clk             |         7.440 | SLOW    |               |         |               |         |               |         |
pix1p25x_clk      | sys_clk             |         4.070 | SLOW    |               |         |               |         |               |         |
sys_clk           | sys_clk             |         9.920 | SLOW    |               |         |               |         |               |         |
------------------+---------------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 4.018 ns
Ideal Clock Offset to Actual Clock: 3.178 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -1.263 (r) | FAST    |   5.177 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -1.191 (f) | FAST    |   5.177 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.268 (r) | FAST    |   5.177 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.196 (f) | FAST    |   5.177 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.274 (r) | FAST    |   5.185 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.202 (f) | FAST    |   5.185 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.247 (r) | FAST    |   5.162 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.175 (f) | FAST    |   5.162 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.245 (r) | FAST    |   5.160 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.173 (f) | FAST    |   5.160 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.267 (r) | FAST    |   5.177 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.195 (f) | FAST    |   5.177 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.262 (r) | FAST    |   5.176 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.190 (f) | FAST    |   5.176 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.277 (r) | FAST    |   5.187 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.205 (f) | FAST    |   5.187 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.259 (r) | FAST    |   5.176 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.187 (f) | FAST    |   5.176 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.248 (r) | FAST    |   5.165 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.176 (f) | FAST    |   5.165 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.271 (r) | FAST    |   5.188 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.199 (f) | FAST    |   5.188 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.251 (r) | FAST    |   5.169 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.179 (f) | FAST    |   5.169 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.256 (r) | FAST    |   5.173 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.184 (f) | FAST    |   5.173 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.241 (r) | FAST    |   5.159 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.169 (f) | FAST    |   5.159 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.258 (r) | FAST    |   5.176 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.186 (f) | FAST    |   5.176 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.251 (r) | FAST    |   5.168 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.179 (f) | FAST    |   5.168 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -1.169 (f) | FAST    |   5.188 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: eth_rx_clk
Worst Case Data Window: 0.750 ns
Ideal Clock Offset to Actual Clock: -0.008 ns
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
                   |            | Process |            | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
eth_rx_data[0]     |  0.374 (r) | FAST    |  0.364 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[0]     |  0.374 (f) | FAST    |  0.364 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |  0.371 (r) | FAST    |  0.367 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |  0.371 (f) | FAST    |  0.367 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |  0.383 (r) | FAST    |  0.356 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |  0.383 (f) | FAST    |  0.356 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |  0.381 (r) | FAST    |  0.357 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |  0.381 (f) | FAST    |  0.357 (f) | FAST    |       inf |       inf |             - |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary |  0.383 (r) | FAST    |  0.367 (r) | FAST    |       inf |       inf |             - |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.051 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.627 (r) | SLOW    |   2.538 (r) | FAST    |    0.019 |
ddram_a[1]         |   8.647 (r) | SLOW    |   2.553 (r) | FAST    |    0.036 |
ddram_a[2]         |   8.639 (r) | SLOW    |   2.550 (r) | FAST    |    0.032 |
ddram_a[3]         |   8.635 (r) | SLOW    |   2.549 (r) | FAST    |    0.030 |
ddram_a[4]         |   8.611 (r) | SLOW    |   2.518 (r) | FAST    |    0.000 |
ddram_a[5]         |   8.649 (r) | SLOW    |   2.557 (r) | FAST    |    0.039 |
ddram_a[6]         |   8.651 (r) | SLOW    |   2.559 (r) | FAST    |    0.041 |
ddram_a[7]         |   8.636 (r) | SLOW    |   2.543 (r) | FAST    |    0.025 |
ddram_a[8]         |   8.649 (r) | SLOW    |   2.556 (r) | FAST    |    0.038 |
ddram_a[9]         |   8.657 (r) | SLOW    |   2.565 (r) | FAST    |    0.047 |
ddram_a[10]        |   8.614 (r) | SLOW    |   2.523 (r) | FAST    |    0.005 |
ddram_a[11]        |   8.637 (r) | SLOW    |   2.544 (r) | FAST    |    0.026 |
ddram_a[12]        |   8.661 (r) | SLOW    |   2.569 (r) | FAST    |    0.051 |
ddram_a[13]        |   8.644 (r) | SLOW    |   2.551 (r) | FAST    |    0.033 |
ddram_a[14]        |   8.635 (r) | SLOW    |   2.542 (r) | FAST    |    0.024 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.661 (r) | SLOW    |   2.518 (r) | FAST    |    0.051 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.015 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.618 (r) | SLOW    |   2.532 (r) | FAST    |    0.015 |
ddram_ba[1]        |   8.607 (r) | SLOW    |   2.517 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.622 (r) | SLOW    |   2.531 (r) | FAST    |    0.015 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.622 (r) | SLOW    |   2.517 (r) | FAST    |    0.015 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.022 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.613 (r) | SLOW    |   2.528 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.635 (r) | SLOW    |   2.543 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.635 (r) | SLOW    |   2.528 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.049 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.570 (r) | SLOW    |   2.221 (r) | FAST    |    0.020 |
ddram_dq[1]        |   9.560 (r) | SLOW    |   2.206 (r) | FAST    |    0.005 |
ddram_dq[2]        |   9.563 (r) | SLOW    |   2.203 (r) | FAST    |    0.003 |
ddram_dq[3]        |   9.571 (r) | SLOW    |   2.237 (r) | FAST    |    0.035 |
ddram_dq[4]        |   9.571 (r) | SLOW    |   2.239 (r) | FAST    |    0.037 |
ddram_dq[5]        |   9.562 (r) | SLOW    |   2.209 (r) | FAST    |    0.008 |
ddram_dq[6]        |   9.570 (r) | SLOW    |   2.222 (r) | FAST    |    0.020 |
ddram_dq[7]        |   9.563 (r) | SLOW    |   2.201 (r) | FAST    |    0.003 |
ddram_dq[8]        |   9.574 (r) | SLOW    |   2.228 (r) | FAST    |    0.027 |
ddram_dq[9]        |   9.576 (r) | SLOW    |   2.242 (r) | FAST    |    0.041 |
ddram_dq[10]       |   9.574 (r) | SLOW    |   2.216 (r) | FAST    |    0.015 |
ddram_dq[11]       |   9.575 (r) | SLOW    |   2.236 (r) | FAST    |    0.035 |
ddram_dq[12]       |   9.576 (r) | SLOW    |   2.233 (r) | FAST    |    0.032 |
ddram_dq[13]       |   9.577 (r) | SLOW    |   2.250 (r) | FAST    |    0.049 |
ddram_dq[14]       |   9.575 (r) | SLOW    |   2.229 (r) | FAST    |    0.028 |
ddram_dq[15]       |   9.577 (r) | SLOW    |   2.241 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.577 (r) | SLOW    |   2.201 (r) | FAST    |    0.049 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.948 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   6.550 (r) | SLOW    |   1.527 (r) | FAST    |    0.151 |
ddram_dq[1]        |   6.839 (r) | SLOW    |   1.636 (r) | FAST    |    0.440 |
ddram_dq[2]        |   6.549 (r) | SLOW    |   1.511 (r) | FAST    |    0.150 |
ddram_dq[3]        |   6.850 (r) | SLOW    |   1.673 (r) | FAST    |    0.451 |
ddram_dq[4]        |   7.000 (r) | SLOW    |   1.740 (r) | FAST    |    0.601 |
ddram_dq[5]        |   6.699 (r) | SLOW    |   1.580 (r) | FAST    |    0.300 |
ddram_dq[6]        |   6.700 (r) | SLOW    |   1.593 (r) | FAST    |    0.301 |
ddram_dq[7]        |   6.399 (r) | SLOW    |   1.446 (r) | FAST    |    0.000 |
ddram_dq[8]        |   7.150 (r) | SLOW    |   1.792 (r) | FAST    |    0.751 |
ddram_dq[9]        |   8.055 (r) | SLOW    |   2.204 (r) | FAST    |    1.656 |
ddram_dq[10]       |   7.300 (r) | SLOW    |   1.845 (r) | FAST    |    0.900 |
ddram_dq[11]       |   7.593 (r) | SLOW    |   1.990 (r) | FAST    |    1.194 |
ddram_dq[12]       |   8.195 (r) | SLOW    |   2.251 (r) | FAST    |    1.796 |
ddram_dq[13]       |   8.207 (r) | SLOW    |   2.281 (r) | FAST    |    1.808 |
ddram_dq[14]       |   7.743 (r) | SLOW    |   2.048 (r) | FAST    |    1.344 |
ddram_dq[15]       |   8.347 (r) | SLOW    |   2.326 (r) | FAST    |    1.948 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.347 (r) | SLOW    |   1.446 (r) | FAST    |    1.948 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   10.192 (r) | SLOW    |   2.824 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   10.199 (r) | SLOW    |   2.829 (r) | FAST    |    0.007 |
ddram_dqs_p[0]     |   10.193 (r) | SLOW    |   2.826 (r) | FAST    |    0.002 |
ddram_dqs_p[1]     |   10.200 (r) | SLOW    |   2.827 (r) | FAST    |    0.008 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   10.200 (r) | SLOW    |   2.824 (r) | FAST    |    0.008 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.496 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   6.399 (r) | SLOW    |   1.441 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   7.894 (r) | SLOW    |   2.093 (r) | FAST    |    1.495 |
ddram_dqs_p[0]     |   6.400 (r) | SLOW    |   1.443 (r) | FAST    |    0.002 |
ddram_dqs_p[1]     |   7.895 (r) | SLOW    |   2.090 (r) | FAST    |    1.496 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.895 (r) | SLOW    |   1.441 (r) | FAST    |    1.496 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: eth_tx_clk
Bus Skew: 0.006 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
eth_tx_data[0]     |   5.602 (r) | SLOW    |   1.939 (r) | FAST    |    0.000 |
eth_tx_data[0]     |   5.602 (f) | SLOW    |   1.939 (f) | FAST    |    0.000 |
eth_tx_data[1]     |   5.607 (r) | SLOW    |   1.944 (r) | FAST    |    0.006 |
eth_tx_data[1]     |   5.607 (f) | SLOW    |   1.944 (f) | FAST    |    0.006 |
eth_tx_data[2]     |   5.607 (r) | SLOW    |   1.944 (r) | FAST    |    0.006 |
eth_tx_data[2]     |   5.607 (f) | SLOW    |   1.944 (f) | FAST    |    0.006 |
eth_tx_data[3]     |   5.604 (r) | SLOW    |   1.941 (r) | FAST    |    0.002 |
eth_tx_data[3]     |   5.604 (f) | SLOW    |   1.941 (f) | FAST    |    0.002 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   5.607 (r) | SLOW    |   1.939 (r) | FAST    |    0.006 |
-------------------+-------------+---------+-------------+---------+----------+




