IP Upgrade report for nios2_ddr_prog_mem
Wed Feb 15 14:12:37 2017
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. IP Upgrade Summary
  3. Successfully Upgraded IP Components
  4. IP Upgrade Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------------+
; IP Upgrade Summary                                                             ;
+------------------------------+-------------------------------------------------+
; IP Components Upgrade Status ; Passed - Wed Feb 15 14:12:37 2017               ;
; Quartus Prime Version        ; 16.0.0 Build 211 04/27/2016 SJ Standard Edition ;
; Revision Name                ; nios2_ddr_prog_mem                              ;
; Top-level Entity Name        ; qsys_nios2_ddr3_top                             ;
; Family                       ; Cyclone V                                       ;
+------------------------------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Successfully Upgraded IP Components                                                                                                                                         ;
+-----------------+----------------+---------+-----------------------------------------------+----------------------+-----------------------------------------------+---------+
; Entity Name     ; Component Name ; Version ; Original Source File                          ; Generation File Path ; New Source File                               ; Message ;
+-----------------+----------------+---------+-----------------------------------------------+----------------------+-----------------------------------------------+---------+
; qsys_nios2_ddr3 ; Qsys           ; 13.1.1  ; qsys_nios2_ddr3/synthesis/qsys_nios2_ddr3.qip ; qsys_nios2_ddr3.qsys ; qsys_nios2_ddr3/synthesis/qsys_nios2_ddr3.qip ;         ;
+-----------------+----------------+---------+-----------------------------------------------+----------------------+-----------------------------------------------+---------+


+---------------------+
; IP Upgrade Messages ;
+---------------------+
Info (11902): Backing up file "qsys_nios2_ddr3.qsys" to "qsys_nios2_ddr3.BAK.qsys"
Info (11902): Backing up file "qsys_nios2_ddr3/synthesis/qsys_nios2_ddr3.v" to "qsys_nios2_ddr3.BAK.v"
Info (11837): Started upgrading IP component Qsys with file "qsys_nios2_ddr3.qsys"
Info: 2017.02.15.14:07:41 Info: Starting to upgrade the IP cores in the Qsys system
Info: 2017.02.15.14:07:41 Info: Upgrading from core type Nios II (Classic) Processor with version 16.0 to core type Nios II Processor with version 16.0
Info: 2017.02.15.14:07:41 Info: Migration Successful
Info: 2017.02.15.14:07:41 Info: Finished upgrading the ip cores
Info: 2017.02.15.14:08:05 Info: Saving generation log to /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3
Info: 2017.02.15.14:08:05 Info: Starting: Create simulation model
Info: 2017.02.15.14:08:05 Info: Loading dommb_rev1_ddr3_test
Info: 2017.02.15.14:08:05 Info: Reading input file
Info: 2017.02.15.14:08:05 Info: Adding clk_0 [clock_source 16.0]
Info: 2017.02.15.14:08:05 Info: Parameterizing module clk_0
Info: 2017.02.15.14:08:05 Info: Adding jtag_uart_0 [altera_avalon_jtag_uart 16.0]
Info: 2017.02.15.14:08:05 Info: Parameterizing module jtag_uart_0
Info: 2017.02.15.14:08:05 Info: Adding mem_if_ddr3_emif_0 [altera_mem_if_ddr3_emif 16.0]
Info: 2017.02.15.14:08:05 Info: Parameterizing module mem_if_ddr3_emif_0
Info: 2017.02.15.14:08:05 Info: Adding nios2_qsys_0 [altera_nios2_gen2 16.0]
Info: 2017.02.15.14:08:05 Info: Parameterizing module nios2_qsys_0
Info: 2017.02.15.14:08:05 Info: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 16.0]
Info: 2017.02.15.14:08:05 Info: Parameterizing module onchip_memory2_0
Info: 2017.02.15.14:08:05 Info: Adding pll_0 [altera_pll 16.0]
Info: 2017.02.15.14:08:05 Info: Parameterizing module pll_0
Info: 2017.02.15.14:08:05 Info: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 16.0]
Info: 2017.02.15.14:08:05 Info: Parameterizing module sysid_qsys_0
Info: 2017.02.15.14:08:05 Info: Building connections
Info: 2017.02.15.14:08:05 Info: Parameterizing connections
Info: 2017.02.15.14:08:05 Info: Validating
Info: 2017.02.15.14:08:08 Info: Done reading input file
Info: 2017.02.15.14:08:10 Info: qsys_nios2_ddr3.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: 2017.02.15.14:08:10 Warning: qsys_nios2_ddr3.mem_if_ddr3_emif_0.pll_bridge: pll_bridge.pll_sharing cannot be both connected and exported
Info: 2017.02.15.14:08:10 Info: qsys_nios2_ddr3.pll_0: The legal reference clock frequency is 5.0 MHz..650.0 MHz
Info: 2017.02.15.14:08:10 Info: qsys_nios2_ddr3.pll_0: Able to implement PLL with user settings
Info: 2017.02.15.14:08:10 Info: qsys_nios2_ddr3.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: 2017.02.15.14:08:10 Info: qsys_nios2_ddr3.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: 2017.02.15.14:08:11 Info: qsys_nios2_ddr3: Generating qsys_nios2_ddr3 "qsys_nios2_ddr3" for SIM_VERILOG
Info: 2017.02.15.14:08:15 Info: Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0
Info: 2017.02.15.14:08:15 Info: Inserting clock-crossing logic between cmd_demux_001.src0 and cmd_mux_001.sink1
Info: 2017.02.15.14:08:15 Info: Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1
Info: 2017.02.15.14:08:15 Info: Inserting clock-crossing logic between rsp_demux_001.src1 and rsp_mux_001.sink0
Info: 2017.02.15.14:08:19 Info: jtag_uart_0: Starting RTL generation for module 'qsys_nios2_ddr3_jtag_uart_0'
2017.02.15.14:08:19 Info: jtag_uart_0:   Generation command is [exec /home/tyler/altera/16.0/quartus/linux64/perl/bin/perl -I /home/tyler/altera/16.0/quartus/linux64/perl/lib -I /home/tyler/altera/16.0/quartus/sopc_builder/bin/europa -I /home/tyler/altera/16.0/quartus/sopc_builder/bin/perl_lib -I /home/tyler/altera/16.0/quartus/sopc_builder/bin -I /home/tyler/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/tyler/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/tyler/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=qsys_nios2_ddr3_jtag_uart_0 --dir=/tmp/alt7212_5071037097079741680.dir/0001_jtag_uart_0_gen/ --quartus_dir=/home/tyler/altera/16.0/quartus --verilog --config=/tmp/alt7212_5071037097079741680.dir/0001_jtag_uart_0_gen//qsys_nios2_ddr3_jtag_uart_0_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7212_5071037097079741680.dir/0001_jtag_uart_0_gen
Info: 2017.02.15.14:08:20 Info: jtag_uart_0: Done RTL generation for module 'qsys_nios2_ddr3_jtag_uart_0'
Info: 2017.02.15.14:08:20 Info: jtag_uart_0: "qsys_nios2_ddr3" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: 2017.02.15.14:08:21 Info: mem_if_ddr3_emif_0: "qsys_nios2_ddr3" instantiated altera_mem_if_ddr3_emif "mem_if_ddr3_emif_0"
Info: 2017.02.15.14:08:21 Info: nios2_qsys_0: "qsys_nios2_ddr3" instantiated altera_nios2_gen2 "nios2_qsys_0"
Info: 2017.02.15.14:08:21 Info: onchip_memory2_0: Starting RTL generation for module 'qsys_nios2_ddr3_onchip_memory2_0'
2017.02.15.14:08:21 Info: onchip_memory2_0:   Generation command is [exec /home/tyler/altera/16.0/quartus/linux64/perl/bin/perl -I /home/tyler/altera/16.0/quartus/linux64/perl/lib -I /home/tyler/altera/16.0/quartus/sopc_builder/bin/europa -I /home/tyler/altera/16.0/quartus/sopc_builder/bin/perl_lib -I /home/tyler/altera/16.0/quartus/sopc_builder/bin -I /home/tyler/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/tyler/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/tyler/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=qsys_nios2_ddr3_onchip_memory2_0 --dir=/tmp/alt7212_5071037097079741680.dir/0002_onchip_memory2_0_gen/ --quartus_dir=/home/tyler/altera/16.0/quartus --verilog --config=/tmp/alt7212_5071037097079741680.dir/0002_onchip_memory2_0_gen//qsys_nios2_ddr3_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7212_5071037097079741680.dir/0002_onchip_memory2_0_gen
Info: 2017.02.15.14:08:21 Info: onchip_memory2_0: Done RTL generation for module 'qsys_nios2_ddr3_onchip_memory2_0'
2017.02.15.14:08:21 Info: onchip_memory2_0: "qsys_nios2_ddr3" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: 2017.02.15.14:08:21 Info: pll_0: Generating simgen model
Info: 2017.02.15.14:08:44 Info: pll_0: Simgen was successful
Info: 2017.02.15.14:08:44 Info: pll_0: "qsys_nios2_ddr3" instantiated altera_pll "pll_0"
Info: 2017.02.15.14:08:44 Info: sysid_qsys_0: "qsys_nios2_ddr3" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: 2017.02.15.14:08:45 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2017.02.15.14:08:45 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: 2017.02.15.14:08:45 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: 2017.02.15.14:08:45 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: 2017.02.15.14:08:45 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: 2017.02.15.14:08:46 Info: mm_interconnect_0: "qsys_nios2_ddr3" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: 2017.02.15.14:08:46 Info: irq_mapper: "qsys_nios2_ddr3" instantiated altera_irq_mapper "irq_mapper"
Info: 2017.02.15.14:08:46 Info: rst_controller: "qsys_nios2_ddr3" instantiated altera_reset_controller "rst_controller"
Info: 2017.02.15.14:08:46 Info: pll0: "mem_if_ddr3_emif_0" instantiated altera_mem_if_ddr3_pll "pll0"
Info: 2017.02.15.14:08:46 Info: p0: Generating clock pair generator
Info: 2017.02.15.14:08:50 Info: p0: Generating qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs
Info: 2017.02.15.14:09:00 Info: p0: "mem_if_ddr3_emif_0" instantiated altera_mem_if_ddr3_phy_core "p0"
Info: 2017.02.15.14:09:00 Info: m0: "mem_if_ddr3_emif_0" instantiated altera_mem_if_ddr3_afi_mux "m0"
Info: 2017.02.15.14:09:17 Info: s0: Generating Qsys sequencer system
Info: 2017.02.15.14:09:59 Info: s0: QSYS sequencer system generated successfully
Info: 2017.02.15.14:10:13 Info: s0: "mem_if_ddr3_emif_0" instantiated altera_mem_if_ddr3_qseq "s0"
Info: 2017.02.15.14:10:13 Info: dmaster: "mem_if_ddr3_emif_0" instantiated altera_jtag_avalon_master "dmaster"
Info: 2017.02.15.14:10:13 Info: c0: "mem_if_ddr3_emif_0" instantiated altera_mem_if_nextgen_ddr3_controller "c0"
Info: 2017.02.15.14:10:13 Info: oct0: "mem_if_ddr3_emif_0" instantiated altera_mem_if_oct "oct0"
Info: 2017.02.15.14:10:13 Info: dll0: "mem_if_ddr3_emif_0" instantiated altera_mem_if_dll "dll0"
Info: 2017.02.15.14:10:13 Info: mm_interconnect_0: "mem_if_ddr3_emif_0" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: 2017.02.15.14:10:13 Info: cpu: Starting RTL generation for module 'qsys_nios2_ddr3_nios2_qsys_0_cpu'
Info: 2017.02.15.14:10:13 Info: cpu:   Generation command is [exec /home/tyler/altera/16.0/quartus/linux64//eperlcmd -I /home/tyler/altera/16.0/quartus/linux64//perl/lib -I /home/tyler/altera/16.0/quartus/sopc_builder/bin/europa -I /home/tyler/altera/16.0/quartus/sopc_builder/bin/perl_lib -I /home/tyler/altera/16.0/quartus/sopc_builder/bin -I /home/tyler/altera/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/tyler/altera/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/tyler/altera/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/tyler/altera/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/tyler/altera/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=qsys_nios2_ddr3_nios2_qsys_0_cpu --dir=/tmp/alt7212_5071037097079741680.dir/0013_cpu_gen/ --quartus_bindir=/home/tyler/altera/16.0/quartus/linux64/ --verilog --config=/tmp/alt7212_5071037097079741680.dir/0013_cpu_gen//qsys_nios2_ddr3_nios2_qsys_0_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7212_5071037097079741680.dir/0013_cpu_gen
Info: 2017.02.15.14:10:55 Info: cpu: # 2017.02.15 14:10:14 (*) Starting Nios II generation
Info: 2017.02.15.14:10:55 Info: cpu: # 2017.02.15 14:10:14 (*)   Checking for plaintext license.
Info: 2017.02.15.14:10:55 Info: cpu: # 2017.02.15 14:10:14 (*)   Plaintext license not found.
Info: 2017.02.15.14:10:55 Info: cpu: # 2017.02.15 14:10:14 (*)   Checking for encrypted license (non-evaluation).
Info: 2017.02.15.14:10:55 Info: cpu: # 2017.02.15 14:10:15 (*)   Encrypted license found.  SOF will not be time-limited.
Info: 2017.02.15.14:10:55 Info: cpu: # 2017.02.15 14:10:15 (*)   Elaborating CPU configuration settings
Info: 2017.02.15.14:10:55 Info: cpu: # 2017.02.15 14:10:15 (*)   Creating all objects for CPU
Info: 2017.02.15.14:10:55 Info: cpu: # 2017.02.15 14:10:15 (*)     Testbench
Info: 2017.02.15.14:10:55 Info: cpu: # 2017.02.15 14:10:15 (*)     Instruction decoding
Info: 2017.02.15.14:10:55 Info: cpu: # 2017.02.15 14:10:15 (*)       Instruction fields
Info: 2017.02.15.14:10:55 Info: cpu: # 2017.02.15 14:10:15 (*)       Instruction decodes
Info: 2017.02.15.14:10:55 Info: cpu: # 2017.02.15 14:10:16 (*)       Signals for RTL simulation waveforms
Info: 2017.02.15.14:10:55 Info: cpu: # 2017.02.15 14:10:17 (*)       Instruction controls
Info: 2017.02.15.14:10:55 Info: cpu: # 2017.02.15 14:10:17 (*)     Pipeline frontend
Info: 2017.02.15.14:10:55 Info: cpu: # 2017.02.15 14:10:17 (*)     Pipeline backend
Info: 2017.02.15.14:10:55 Info: cpu: # 2017.02.15 14:10:19 (*)   Creating '/tmp/alt7212_5071037097079741680.dir/0013_cpu_gen/
Info: 2017.02.15.14:10:55 Info: cpu: # 2017.02.15 14:10:19 (*)   Generating RTL from CPU objects
Info: 2017.02.15.14:10:55 Info: cpu: # 2017.02.15 14:10:20 (*)   Creating encrypted RTL
Info: 2017.02.15.14:10:55 Info: cpu: # 2017.02.15 14:10:20 (*)   Creating IP functional simulation model
Info: 2017.02.15.14:10:55 Info: cpu: # 2017.02.15 14:10:55 (*) Done Nios II generation
Info: 2017.02.15.14:10:55 Info: cpu: Done RTL generation for module 'qsys_nios2_ddr3_nios2_qsys_0_cpu'
Info: 2017.02.15.14:10:55 Info: cpu: "nios2_qsys_0" instantiated altera_nios2_gen2_unit "cpu"
Info: 2017.02.15.14:10:55 Info: nios2_qsys_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_qsys_0_data_master_translator"
Info: 2017.02.15.14:10:55 Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: 2017.02.15.14:10:55 Info: nios2_qsys_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_qsys_0_data_master_agent"
Info: 2017.02.15.14:10:55 Info: Reusing file /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/simulation/submodules
Info: 2017.02.15.14:10:55 Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: 2017.02.15.14:10:55 Info: Reusing file /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/simulation/submodules
Info: 2017.02.15.14:10:55 Info: Reusing file /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/simulation/submodules
Info: 2017.02.15.14:10:55 Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: 2017.02.15.14:10:55 Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: 2017.02.15.14:10:55 Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: 2017.02.15.14:10:55 Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: 2017.02.15.14:10:55 Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: 2017.02.15.14:10:55 Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: 2017.02.15.14:10:55 Info: nios2_qsys_0_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_qsys_0_data_master_limiter"
Info: 2017.02.15.14:10:55 Info: Reusing file /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/simulation/submodules
Info: 2017.02.15.14:10:55 Info: Reusing file /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/simulation/submodules
Info: 2017.02.15.14:10:55 Info: Reusing file /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/simulation/submodules
Info: 2017.02.15.14:10:55 Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2017.02.15.14:10:55 Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: 2017.02.15.14:10:55 Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2017.02.15.14:10:55 Info: Reusing file /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/simulation/submodules
Info: 2017.02.15.14:10:55 Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: 2017.02.15.14:10:55 Info: Reusing file /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/simulation/submodules
Info: 2017.02.15.14:10:55 Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: 2017.02.15.14:10:55 Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: 2017.02.15.14:10:55 Info: rsp_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_003"
Info: 2017.02.15.14:10:55 Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2017.02.15.14:10:55 Info: Reusing file /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/simulation/submodules
Info: 2017.02.15.14:10:55 Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: 2017.02.15.14:10:55 Info: Reusing file /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/simulation/submodules
Info: 2017.02.15.14:10:55 Info: mem_if_ddr3_emif_0_avl_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "mem_if_ddr3_emif_0_avl_cmd_width_adapter"
2017.02.15.14:10:55 Info: Reusing file /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/simulation/submodules
Info: 2017.02.15.14:10:55 Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
2017.02.15.14:10:55 Info: Reusing file /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/simulation/submodules
Info: 2017.02.15.14:10:55 Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: 2017.02.15.14:10:55 Info: avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: 2017.02.15.14:10:55 Info: jtag_phy_embedded_in_jtag_master: "dmaster" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info: 2017.02.15.14:10:55 Info: Reusing file /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/simulation/submodules
Warning: 2017.02.15.14:10:55 Warning: Overwriting different file /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/simulation/submodules
Info: 2017.02.15.14:10:55 Info: Reusing file /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/simulation/submodules
Info: 2017.02.15.14:10:56 Info: timing_adt: "dmaster" instantiated timing_adapter "timing_adt"
Info: 2017.02.15.14:10:56 Info: b2p: "dmaster" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info: 2017.02.15.14:10:56 Info: p2b: "dmaster" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info: 2017.02.15.14:10:56 Info: transacto: "dmaster" instantiated altera_avalon_packets_to_master "transacto"
Info: 2017.02.15.14:10:56 Info: b2p_adapter: "dmaster" instantiated channel_adapter "b2p_adapter"
Info: 2017.02.15.14:10:56 Info: p2b_adapter: "dmaster" instantiated channel_adapter "p2b_adapter"
Info: 2017.02.15.14:10:56 Info: ng0: "c0" instantiated altera_mem_if_nextgen_ddr3_controller_core "ng0"
Info: 2017.02.15.14:10:56 Info: a0: "c0" instantiated alt_mem_ddrx_mm_st_converter "a0"
Info: 2017.02.15.14:10:56 Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: 2017.02.15.14:10:56 Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: 2017.02.15.14:10:56 Info: qsys_nios2_ddr3: Done "qsys_nios2_ddr3" with 55 modules, 220 files
Info: 2017.02.15.14:10:56 Info: qsys-generate succeeded.
Info: 2017.02.15.14:10:56 Info: Finished: Create simulation model
Info: 2017.02.15.14:10:56 Info: Starting: Create Modelsim Project.
Info: 2017.02.15.14:10:56 Info: sim-script-gen --spd=/home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/qsys_nios2_ddr3.spd --output-directory=/home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/simulation
Info: 2017.02.15.14:10:56 Info: Doing: ip-make-simscript --spd=/home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/qsys_nios2_ddr3.spd --output-directory=/home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/simulation
Info: 2017.02.15.14:10:56 Info: Generating the following file(s) for MODELSIM simulator in /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/simulation
Info: 2017.02.15.14:10:56 Info:     mentor
Info: 2017.02.15.14:10:56 Info: Generating the following file(s) for VCS simulator in /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/simulation
Info: 2017.02.15.14:10:56 Info:     synopsys/vcs
Info: 2017.02.15.14:10:57 Info: Generating the following file(s) for VCSMX simulator in /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/simulation
Info: 2017.02.15.14:10:57 Info:     synopsys/vcsmx
Info: 2017.02.15.14:10:57 Info:     synopsys/vcsmx
Info: 2017.02.15.14:10:57 Info: Generating the following file(s) for NCSIM simulator in /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/simulation
Info: 2017.02.15.14:10:57 Info:     cadence
Info: 2017.02.15.14:10:57 Info:     cadence
Info: 2017.02.15.14:10:57 Info:     cadence
Info: 2017.02.15.14:10:57 Info:     52 .cds.lib files in cadence/cds_libs
Info: 2017.02.15.14:10:57 Info: Generating the following file(s) for RIVIERA simulator in /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/simulation
Info: 2017.02.15.14:10:57 Info:     aldec
Info: 2017.02.15.14:10:57 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/simulation
Info: 2017.02.15.14:10:57 Info: Finished: Create Modelsim Project.
Info: 2017.02.15.14:10:57 Info: Starting: Create block symbol file (.bsf)
Info: 2017.02.15.14:10:57 Info: Loading dommb_rev1_ddr3_test
Info: 2017.02.15.14:10:57 Info: Reading input file
Info: 2017.02.15.14:10:57 Info: Adding clk_0 [clock_source 16.0]
Info: 2017.02.15.14:10:57 Info: Parameterizing module clk_0
Info: 2017.02.15.14:10:57 Info: Adding jtag_uart_0 [altera_avalon_jtag_uart 16.0]
Info: 2017.02.15.14:10:57 Info: Parameterizing module jtag_uart_0
Info: 2017.02.15.14:10:57 Info: Adding mem_if_ddr3_emif_0 [altera_mem_if_ddr3_emif 16.0]
Info: 2017.02.15.14:10:57 Info: Parameterizing module mem_if_ddr3_emif_0
Info: 2017.02.15.14:10:57 Info: Adding nios2_qsys_0 [altera_nios2_gen2 16.0]
Info: 2017.02.15.14:10:57 Info: Parameterizing module nios2_qsys_0
Info: 2017.02.15.14:10:57 Info: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 16.0]
Info: 2017.02.15.14:10:57 Info: Parameterizing module onchip_memory2_0
Info: 2017.02.15.14:10:57 Info: Adding pll_0 [altera_pll 16.0]
Info: 2017.02.15.14:10:57 Info: Parameterizing module pll_0
Info: 2017.02.15.14:10:57 Info: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 16.0]
Info: 2017.02.15.14:10:57 Info: Parameterizing module sysid_qsys_0
Info: 2017.02.15.14:10:57 Info: Building connections
Info: 2017.02.15.14:10:57 Info: Parameterizing connections
Info: 2017.02.15.14:10:57 Info: Validating
Info: 2017.02.15.14:10:59 Info: Done reading input file
Info: 2017.02.15.14:11:00 Info: qsys_nios2_ddr3.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: 2017.02.15.14:11:00 Warning: qsys_nios2_ddr3.mem_if_ddr3_emif_0.pll_bridge: pll_bridge.pll_sharing cannot be both connected and exported
Info: 2017.02.15.14:11:00 Info: qsys_nios2_ddr3.pll_0: The legal reference clock frequency is 5.0 MHz..650.0 MHz
Info: 2017.02.15.14:11:00 Info: qsys_nios2_ddr3.pll_0: Able to implement PLL with user settings
Info: 2017.02.15.14:11:00 Info: qsys_nios2_ddr3.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: 2017.02.15.14:11:00 Info: qsys_nios2_ddr3.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: 2017.02.15.14:11:01 Info: qsys-generate succeeded.
2017.02.15.14:11:01 Info: Finished: Create block symbol file (.bsf)
2017.02.15.14:11:01 Info: 
2017.02.15.14:11:01 Info: Starting: Create HDL design files for synthesis
Info: 2017.02.15.14:11:01 Info: Loading dommb_rev1_ddr3_test
Info: 2017.02.15.14:11:01 Info: Reading input file
Info: 2017.02.15.14:11:01 Info: Adding clk_0 [clock_source 16.0]
Info: 2017.02.15.14:11:01 Info: Parameterizing module clk_0
Info: 2017.02.15.14:11:01 Info: Adding jtag_uart_0 [altera_avalon_jtag_uart 16.0]
Info: 2017.02.15.14:11:01 Info: Parameterizing module jtag_uart_0
Info: 2017.02.15.14:11:01 Info: Adding mem_if_ddr3_emif_0 [altera_mem_if_ddr3_emif 16.0]
Info: 2017.02.15.14:11:01 Info: Parameterizing module mem_if_ddr3_emif_0
Info: 2017.02.15.14:11:01 Info: Adding nios2_qsys_0 [altera_nios2_gen2 16.0]
2017.02.15.14:11:01 Info: Parameterizing module nios2_qsys_0
2017.02.15.14:11:01 Info: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 16.0]
Info: 2017.02.15.14:11:01 Info: Parameterizing module onchip_memory2_0
Info: 2017.02.15.14:11:01 Info: Adding pll_0 [altera_pll 16.0]
Info: 2017.02.15.14:11:01 Info: Parameterizing module pll_0
Info: 2017.02.15.14:11:01 Info: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 16.0]
Info: 2017.02.15.14:11:01 Info: Parameterizing module sysid_qsys_0
Info: 2017.02.15.14:11:01 Info: Building connections
Info: 2017.02.15.14:11:01 Info: Parameterizing connections
Info: 2017.02.15.14:11:01 Info: Validating
Info: 2017.02.15.14:11:03 Info: Done reading input file
Info: 2017.02.15.14:11:04 Info: qsys_nios2_ddr3.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: 2017.02.15.14:11:04 Warning: qsys_nios2_ddr3.mem_if_ddr3_emif_0.pll_bridge: pll_bridge.pll_sharing cannot be both connected and exported
Info: 2017.02.15.14:11:04 Info: qsys_nios2_ddr3.pll_0: The legal reference clock frequency is 5.0 MHz..650.0 MHz
Info: 2017.02.15.14:11:04 Info: qsys_nios2_ddr3.pll_0: Able to implement PLL with user settings
Info: 2017.02.15.14:11:04 Info: qsys_nios2_ddr3.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: 2017.02.15.14:11:04 Info: qsys_nios2_ddr3.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: 2017.02.15.14:11:05 Info: qsys_nios2_ddr3: Generating qsys_nios2_ddr3 "qsys_nios2_ddr3" for QUARTUS_SYNTH
Info: 2017.02.15.14:11:08 Info: Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0
Info: 2017.02.15.14:11:08 Info: Inserting clock-crossing logic between cmd_demux_001.src0 and cmd_mux_001.sink1
Info: 2017.02.15.14:11:08 Info: Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1
Info: 2017.02.15.14:11:08 Info: Inserting clock-crossing logic between rsp_demux_001.src1 and rsp_mux_001.sink0
Info: 2017.02.15.14:11:11 Info: jtag_uart_0: Starting RTL generation for module 'qsys_nios2_ddr3_jtag_uart_0'
2017.02.15.14:11:11 Info: jtag_uart_0:   Generation command is [exec /home/tyler/altera/16.0/quartus/linux64/perl/bin/perl -I /home/tyler/altera/16.0/quartus/linux64/perl/lib -I /home/tyler/altera/16.0/quartus/sopc_builder/bin/europa -I /home/tyler/altera/16.0/quartus/sopc_builder/bin/perl_lib -I /home/tyler/altera/16.0/quartus/sopc_builder/bin -I /home/tyler/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/tyler/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/tyler/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=qsys_nios2_ddr3_jtag_uart_0 --dir=/tmp/alt7212_5071037097079741680.dir/0048_jtag_uart_0_gen/ --quartus_dir=/home/tyler/altera/16.0/quartus --verilog --config=/tmp/alt7212_5071037097079741680.dir/0048_jtag_uart_0_gen/
Info: 2017.02.15.14:11:11 Info: jtag_uart_0: Done RTL generation for module 'qsys_nios2_ddr3_jtag_uart_0'
2017.02.15.14:11:11 Info: jtag_uart_0: "qsys_nios2_ddr3" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: 2017.02.15.14:11:12 Info: mem_if_ddr3_emif_0: "qsys_nios2_ddr3" instantiated altera_mem_if_ddr3_emif "mem_if_ddr3_emif_0"
Info: 2017.02.15.14:11:12 Info: nios2_qsys_0: "qsys_nios2_ddr3" instantiated altera_nios2_gen2 "nios2_qsys_0"
Info: 2017.02.15.14:11:12 Info: onchip_memory2_0: Starting RTL generation for module 'qsys_nios2_ddr3_onchip_memory2_0'
Info: 2017.02.15.14:11:12 Info: onchip_memory2_0:   Generation command is [exec /home/tyler/altera/16.0/quartus/linux64/perl/bin/perl -I /home/tyler/altera/16.0/quartus/linux64/perl/lib -I /home/tyler/altera/16.0/quartus/sopc_builder/bin/europa -I /home/tyler/altera/16.0/quartus/sopc_builder/bin/perl_lib -I /home/tyler/altera/16.0/quartus/sopc_builder/bin -I /home/tyler/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/tyler/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/tyler/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=qsys_nios2_ddr3_onchip_memory2_0 --dir=/tmp/alt7212_5071037097079741680.dir/0049_onchip_memory2_0_gen/ --quartus_dir=/home/tyler/altera/16.0/quartus --verilog --config=/tmp/alt7212_5071037097079741680.dir/0049_onchip_memory2_0_gen/
Info: 2017.02.15.14:11:12 Info: onchip_memory2_0: Done RTL generation for module 'qsys_nios2_ddr3_onchip_memory2_0'
2017.02.15.14:11:12 Info: onchip_memory2_0: "qsys_nios2_ddr3" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: 2017.02.15.14:11:13 Info: pll_0: "qsys_nios2_ddr3" instantiated altera_pll "pll_0"
Info: 2017.02.15.14:11:13 Info: sysid_qsys_0: "qsys_nios2_ddr3" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: 2017.02.15.14:11:13 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2017.02.15.14:11:13 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: 2017.02.15.14:11:13 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: 2017.02.15.14:11:13 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: 2017.02.15.14:11:14 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: 2017.02.15.14:11:14 Info: mm_interconnect_0: "qsys_nios2_ddr3" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: 2017.02.15.14:11:14 Info: irq_mapper: "qsys_nios2_ddr3" instantiated altera_irq_mapper "irq_mapper"
Info: 2017.02.15.14:11:14 Info: rst_controller: "qsys_nios2_ddr3" instantiated altera_reset_controller "rst_controller"
Info: 2017.02.15.14:11:15 Info: pll0: "mem_if_ddr3_emif_0" instantiated altera_mem_if_ddr3_pll "pll0"
2017.02.15.14:11:15 Info: p0: Generating clock pair generator
Info: 2017.02.15.14:11:17 Info: p0: Generating qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs
Info: 2017.02.15.14:11:30 Info: p0:
Info: 2017.02.15.14:11:30 Info: p0: *****************************
Info: 2017.02.15.14:11:30 Info: p0:
Info: 2017.02.15.14:11:30 Info: p0: Remember to run the qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_pin_assignments.tcl
Info: 2017.02.15.14:11:30 Info: p0: script after running Synthesis and before Fitting.
Info: 2017.02.15.14:11:30 Info: p0:
Info: 2017.02.15.14:11:30 Info: p0: *****************************
Info: 2017.02.15.14:11:30 Info: p0:
Info: 2017.02.15.14:11:30 Info: p0: "mem_if_ddr3_emif_0" instantiated altera_mem_if_ddr3_phy_core "p0"
Info: 2017.02.15.14:11:30 Info: m0: "mem_if_ddr3_emif_0" instantiated altera_mem_if_ddr3_afi_mux "m0"
Info: 2017.02.15.14:11:44 Info: s0: Generating Qsys sequencer system
Info: 2017.02.15.14:12:10 Info: s0: QSYS sequencer system generated successfully
Info: 2017.02.15.14:12:25 Info: s0: "mem_if_ddr3_emif_0" instantiated altera_mem_if_ddr3_qseq "s0"
Info: 2017.02.15.14:12:26 Info: dmaster: "mem_if_ddr3_emif_0" instantiated altera_jtag_avalon_master "dmaster"
Info: 2017.02.15.14:12:26 Info: c0: "mem_if_ddr3_emif_0" instantiated altera_mem_if_nextgen_ddr3_controller "c0"
Info: 2017.02.15.14:12:26 Info: oct0: "mem_if_ddr3_emif_0" instantiated altera_mem_if_oct "oct0"
Info: 2017.02.15.14:12:26 Info: dll0: "mem_if_ddr3_emif_0" instantiated altera_mem_if_dll "dll0"
Info: 2017.02.15.14:12:26 Info: mm_interconnect_0: "mem_if_ddr3_emif_0" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: 2017.02.15.14:12:26 Info: cpu: Starting RTL generation for module 'qsys_nios2_ddr3_nios2_qsys_0_cpu'
Info: 2017.02.15.14:12:26 Info: cpu:   Generation command is [exec /home/tyler/altera/16.0/quartus/linux64//eperlcmd -I /home/tyler/altera/16.0/quartus/linux64//perl/lib -I /home/tyler/altera/16.0/quartus/sopc_builder/bin/europa -I /home/tyler/altera/16.0/quartus/sopc_builder/bin/perl_lib -I /home/tyler/altera/16.0/quartus/sopc_builder/bin -I /home/tyler/altera/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/tyler/altera/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/tyler/altera/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/tyler/altera/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/tyler/altera/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=qsys_nios2_ddr3_nios2_qsys_0_cpu --dir=/tmp/alt7212_5071037097079741680.dir/0060_cpu_gen/ --quartus_bindir=/home/tyler/altera/16.0/quartus/linux64/ --verilog --config=/tmp/alt7212_5071037097079741680.dir/0060_cpu_gen/
Info: 2017.02.15.14:12:33 Info: cpu: # 2017.02.15 14:12:26 (*) Starting Nios II generation
Info: 2017.02.15.14:12:33 Info: cpu: # 2017.02.15 14:12:26 (*)   Checking for plaintext license.
Info: 2017.02.15.14:12:33 Info: cpu: # 2017.02.15 14:12:27 (*)   Plaintext license not found.
Info: 2017.02.15.14:12:33 Info: cpu: # 2017.02.15 14:12:27 (*)   Checking for encrypted license (non-evaluation).
Info: 2017.02.15.14:12:33 Info: cpu: # 2017.02.15 14:12:27 (*)   Encrypted license found.  SOF will not be time-limited.
Info: 2017.02.15.14:12:33 Info: cpu: # 2017.02.15 14:12:27 (*)   Elaborating CPU configuration settings
Info: 2017.02.15.14:12:33 Info: cpu: # 2017.02.15 14:12:27 (*)   Creating all objects for CPU
Info: 2017.02.15.14:12:33 Info: cpu: # 2017.02.15 14:12:27 (*)     Testbench
Info: 2017.02.15.14:12:33 Info: cpu: # 2017.02.15 14:12:28 (*)     Instruction decoding
Info: 2017.02.15.14:12:33 Info: cpu: # 2017.02.15 14:12:28 (*)       Instruction fields
Info: 2017.02.15.14:12:33 Info: cpu: # 2017.02.15 14:12:28 (*)       Instruction decodes
Info: 2017.02.15.14:12:33 Info: cpu: # 2017.02.15 14:12:28 (*)       Signals for RTL simulation waveforms
Info: 2017.02.15.14:12:33 Info: cpu: # 2017.02.15 14:12:28 (*)       Instruction controls
Info: 2017.02.15.14:12:33 Info: cpu: # 2017.02.15 14:12:28 (*)     Pipeline frontend
Info: 2017.02.15.14:12:33 Info: cpu: # 2017.02.15 14:12:28 (*)     Pipeline backend
Info: 2017.02.15.14:12:33 Info: cpu: # 2017.02.15 14:12:31 (*)   Generating RTL from CPU objects
Info: 2017.02.15.14:12:33 Info: cpu: # 2017.02.15 14:12:32 (*)   Creating encrypted RTL
Info: 2017.02.15.14:12:33 Info: cpu: # 2017.02.15 14:12:33 (*) Done Nios II generation
Info: 2017.02.15.14:12:33 Info: cpu: Done RTL generation for module 'qsys_nios2_ddr3_nios2_qsys_0_cpu'
Info: 2017.02.15.14:12:33 Info: cpu: "nios2_qsys_0" instantiated altera_nios2_gen2_unit "cpu"
Info: 2017.02.15.14:12:33 Info: nios2_qsys_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_qsys_0_data_master_translator"
Info: 2017.02.15.14:12:33 Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: 2017.02.15.14:12:33 Info: nios2_qsys_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_qsys_0_data_master_agent"
Info: 2017.02.15.14:12:33 Info: Reusing file /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/synthesis/submodules
Info: 2017.02.15.14:12:33 Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: 2017.02.15.14:12:33 Info: Reusing file /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/synthesis/submodules
Info: 2017.02.15.14:12:33 Info: Reusing file /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/synthesis/submodules
Info: 2017.02.15.14:12:33 Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: 2017.02.15.14:12:33 Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: 2017.02.15.14:12:33 Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: 2017.02.15.14:12:33 Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: 2017.02.15.14:12:33 Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: 2017.02.15.14:12:33 Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: 2017.02.15.14:12:33 Info: nios2_qsys_0_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_qsys_0_data_master_limiter"
Info: 2017.02.15.14:12:33 Info: Reusing file /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/synthesis/submodules
Info: 2017.02.15.14:12:33 Info: Reusing file /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/synthesis/submodules
Info: 2017.02.15.14:12:33 Info: Reusing file /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/synthesis/submodules
Info: 2017.02.15.14:12:33 Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2017.02.15.14:12:33 Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: 2017.02.15.14:12:33 Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2017.02.15.14:12:33 Info: Reusing file /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/synthesis/submodules
Info: 2017.02.15.14:12:33 Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: 2017.02.15.14:12:33 Info: Reusing file /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/synthesis/submodules
Info: 2017.02.15.14:12:33 Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: 2017.02.15.14:12:33 Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: 2017.02.15.14:12:33 Info: rsp_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_003"
Info: 2017.02.15.14:12:33 Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2017.02.15.14:12:33 Info: Reusing file /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/synthesis/submodules
Info: 2017.02.15.14:12:33 Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: 2017.02.15.14:12:33 Info: Reusing file /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/synthesis/submodules
Info: 2017.02.15.14:12:33 Info: mem_if_ddr3_emif_0_avl_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "mem_if_ddr3_emif_0_avl_cmd_width_adapter"
Info: 2017.02.15.14:12:33 Info: Reusing file /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/synthesis/submodules
Info: 2017.02.15.14:12:33 Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: 2017.02.15.14:12:33 Info: Reusing file /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/synthesis/submodules
Info: 2017.02.15.14:12:33 Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: 2017.02.15.14:12:33 Info: avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: 2017.02.15.14:12:33 Info: jtag_phy_embedded_in_jtag_master: "dmaster" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info: 2017.02.15.14:12:33 Info: Reusing file /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/synthesis/submodules
Warning: 2017.02.15.14:12:33 Warning: Overwriting different file /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/synthesis/submodules
Info: 2017.02.15.14:12:33 Info: Reusing file /home/tyler/dommb_rev1_ddr3_test/qsys_nios2_ddr3/synthesis/submodules
Info: 2017.02.15.14:12:33 Info: timing_adt: "dmaster" instantiated timing_adapter "timing_adt"
Info: 2017.02.15.14:12:33 Info: b2p: "dmaster" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info: 2017.02.15.14:12:33 Info: p2b: "dmaster" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info: 2017.02.15.14:12:33 Info: transacto: "dmaster" instantiated altera_avalon_packets_to_master "transacto"
Info: 2017.02.15.14:12:33 Info: b2p_adapter: "dmaster" instantiated channel_adapter "b2p_adapter"
Info: 2017.02.15.14:12:33 Info: p2b_adapter: "dmaster" instantiated channel_adapter "p2b_adapter"
Info: 2017.02.15.14:12:33 Info: ng0: "c0" instantiated altera_mem_if_nextgen_ddr3_controller_core "ng0"
Info: 2017.02.15.14:12:33 Info: a0: "c0" instantiated alt_mem_ddrx_mm_st_converter "a0"
Info: 2017.02.15.14:12:33 Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: 2017.02.15.14:12:33 Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: 2017.02.15.14:12:33 Info: qsys_nios2_ddr3: Done "qsys_nios2_ddr3" with 55 modules, 217 files
Info: 2017.02.15.14:12:34 Info: qsys-generate succeeded.
Info: 2017.02.15.14:12:34 Info: Finished: Create HDL design files for synthesis
Info (11131): Completed upgrading IP component Qsys with file "qsys_nios2_ddr3.qsys"
Info (23030): Evaluation of Tcl script /home/tyler/altera/16.0/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 1411 megabytes
    Info: Processing ended: Wed Feb 15 14:12:44 2017
    Info: Elapsed time: 00:05:48
    Info: Total CPU time (on all processors): 00:04:07


