{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 01 10:59:33 2024 " "Info: Processing started: Wed May 01 10:59:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off UART -c UART --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off UART -c UART --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "uart.v" "" { Text "C:/Users/shahdaei/Desktop/az7/uart.v" 5 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register sender:SENDER\|data\[0\] register sender:SENDER\|signalOut 256.74 MHz 3.895 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 256.74 MHz between source register \"sender:SENDER\|data\[0\]\" and destination register \"sender:SENDER\|signalOut\" (period= 3.895 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.681 ns + Longest register register " "Info: + Longest register to register delay is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sender:SENDER\|data\[0\] 1 REG LCFF_X15_Y25_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y25_N1; Fanout = 2; REG Node = 'sender:SENDER\|data\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sender:SENDER|data[0] } "NODE_NAME" } } { "sender.v" "" { Text "C:/Users/shahdaei/Desktop/az7/sender.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.511 ns) + CELL(0.419 ns) 1.930 ns sender:SENDER\|Mux0~0 2 COMB LCCOMB_X15_Y25_N18 1 " "Info: 2: + IC(1.511 ns) + CELL(0.419 ns) = 1.930 ns; Loc. = LCCOMB_X15_Y25_N18; Fanout = 1; COMB Node = 'sender:SENDER\|Mux0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.930 ns" { sender:SENDER|data[0] sender:SENDER|Mux0~0 } "NODE_NAME" } } { "sender.v" "" { Text "C:/Users/shahdaei/Desktop/az7/sender.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.150 ns) 2.322 ns sender:SENDER\|Mux0~1 3 COMB LCCOMB_X15_Y25_N24 1 " "Info: 3: + IC(0.242 ns) + CELL(0.150 ns) = 2.322 ns; Loc. = LCCOMB_X15_Y25_N24; Fanout = 1; COMB Node = 'sender:SENDER\|Mux0~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.392 ns" { sender:SENDER|Mux0~0 sender:SENDER|Mux0~1 } "NODE_NAME" } } { "sender.v" "" { Text "C:/Users/shahdaei/Desktop/az7/sender.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.460 ns) + CELL(0.420 ns) 3.202 ns sender:SENDER\|Selector9~10 4 COMB LCCOMB_X15_Y25_N2 1 " "Info: 4: + IC(0.460 ns) + CELL(0.420 ns) = 3.202 ns; Loc. = LCCOMB_X15_Y25_N2; Fanout = 1; COMB Node = 'sender:SENDER\|Selector9~10'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.880 ns" { sender:SENDER|Mux0~1 sender:SENDER|Selector9~10 } "NODE_NAME" } } { "sender.v" "" { Text "C:/Users/shahdaei/Desktop/az7/sender.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.149 ns) 3.597 ns sender:SENDER\|Selector9~11 5 COMB LCCOMB_X15_Y25_N16 1 " "Info: 5: + IC(0.246 ns) + CELL(0.149 ns) = 3.597 ns; Loc. = LCCOMB_X15_Y25_N16; Fanout = 1; COMB Node = 'sender:SENDER\|Selector9~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.395 ns" { sender:SENDER|Selector9~10 sender:SENDER|Selector9~11 } "NODE_NAME" } } { "sender.v" "" { Text "C:/Users/shahdaei/Desktop/az7/sender.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.681 ns sender:SENDER\|signalOut 6 REG LCFF_X15_Y25_N17 13 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 3.681 ns; Loc. = LCFF_X15_Y25_N17; Fanout = 13; REG Node = 'sender:SENDER\|signalOut'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { sender:SENDER|Selector9~11 sender:SENDER|signalOut } "NODE_NAME" } } { "sender.v" "" { Text "C:/Users/shahdaei/Desktop/az7/sender.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.222 ns ( 33.20 % ) " "Info: Total cell delay = 1.222 ns ( 33.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.459 ns ( 66.80 % ) " "Info: Total interconnect delay = 2.459 ns ( 66.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { sender:SENDER|data[0] sender:SENDER|Mux0~0 sender:SENDER|Mux0~1 sender:SENDER|Selector9~10 sender:SENDER|Selector9~11 sender:SENDER|signalOut } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { sender:SENDER|data[0] {} sender:SENDER|Mux0~0 {} sender:SENDER|Mux0~1 {} sender:SENDER|Selector9~10 {} sender:SENDER|Selector9~11 {} sender:SENDER|signalOut {} } { 0.000ns 1.511ns 0.242ns 0.460ns 0.246ns 0.000ns } { 0.000ns 0.419ns 0.150ns 0.420ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.671 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.671 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "uart.v" "" { Text "C:/Users/shahdaei/Desktop/az7/uart.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G3 34 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 34; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "uart.v" "" { Text "C:/Users/shahdaei/Desktop/az7/uart.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.537 ns) 2.671 ns sender:SENDER\|signalOut 3 REG LCFF_X15_Y25_N17 13 " "Info: 3: + IC(1.017 ns) + CELL(0.537 ns) = 2.671 ns; Loc. = LCFF_X15_Y25_N17; Fanout = 13; REG Node = 'sender:SENDER\|signalOut'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { CLK~clkctrl sender:SENDER|signalOut } "NODE_NAME" } } { "sender.v" "" { Text "C:/Users/shahdaei/Desktop/az7/sender.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.51 % ) " "Info: Total cell delay = 1.536 ns ( 57.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.135 ns ( 42.49 % ) " "Info: Total interconnect delay = 1.135 ns ( 42.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { CLK CLK~clkctrl sender:SENDER|signalOut } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { CLK {} CLK~combout {} CLK~clkctrl {} sender:SENDER|signalOut {} } { 0.000ns 0.000ns 0.118ns 1.017ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.671 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.671 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "uart.v" "" { Text "C:/Users/shahdaei/Desktop/az7/uart.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G3 34 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 34; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "uart.v" "" { Text "C:/Users/shahdaei/Desktop/az7/uart.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.537 ns) 2.671 ns sender:SENDER\|data\[0\] 3 REG LCFF_X15_Y25_N1 2 " "Info: 3: + IC(1.017 ns) + CELL(0.537 ns) = 2.671 ns; Loc. = LCFF_X15_Y25_N1; Fanout = 2; REG Node = 'sender:SENDER\|data\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { CLK~clkctrl sender:SENDER|data[0] } "NODE_NAME" } } { "sender.v" "" { Text "C:/Users/shahdaei/Desktop/az7/sender.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.51 % ) " "Info: Total cell delay = 1.536 ns ( 57.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.135 ns ( 42.49 % ) " "Info: Total interconnect delay = 1.135 ns ( 42.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { CLK CLK~clkctrl sender:SENDER|data[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { CLK {} CLK~combout {} CLK~clkctrl {} sender:SENDER|data[0] {} } { 0.000ns 0.000ns 0.118ns 1.017ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { CLK CLK~clkctrl sender:SENDER|signalOut } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { CLK {} CLK~combout {} CLK~clkctrl {} sender:SENDER|signalOut {} } { 0.000ns 0.000ns 0.118ns 1.017ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { CLK CLK~clkctrl sender:SENDER|data[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { CLK {} CLK~combout {} CLK~clkctrl {} sender:SENDER|data[0] {} } { 0.000ns 0.000ns 0.118ns 1.017ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "sender.v" "" { Text "C:/Users/shahdaei/Desktop/az7/sender.v" 33 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "sender.v" "" { Text "C:/Users/shahdaei/Desktop/az7/sender.v" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { sender:SENDER|data[0] sender:SENDER|Mux0~0 sender:SENDER|Mux0~1 sender:SENDER|Selector9~10 sender:SENDER|Selector9~11 sender:SENDER|signalOut } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { sender:SENDER|data[0] {} sender:SENDER|Mux0~0 {} sender:SENDER|Mux0~1 {} sender:SENDER|Selector9~10 {} sender:SENDER|Selector9~11 {} sender:SENDER|signalOut {} } { 0.000ns 1.511ns 0.242ns 0.460ns 0.246ns 0.000ns } { 0.000ns 0.419ns 0.150ns 0.420ns 0.149ns 0.084ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { CLK CLK~clkctrl sender:SENDER|signalOut } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { CLK {} CLK~combout {} CLK~clkctrl {} sender:SENDER|signalOut {} } { 0.000ns 0.000ns 0.118ns 1.017ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { CLK CLK~clkctrl sender:SENDER|data[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { CLK {} CLK~combout {} CLK~clkctrl {} sender:SENDER|data[0] {} } { 0.000ns 0.000ns 0.118ns 1.017ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "sender:SENDER\|data\[3\] dataToSend\[3\] CLK 4.201 ns register " "Info: tsu for register \"sender:SENDER\|data\[3\]\" (data pin = \"dataToSend\[3\]\", clock pin = \"CLK\") is 4.201 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.908 ns + Longest pin register " "Info: + Longest pin to register delay is 6.908 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns dataToSend\[3\] 1 PIN PIN_J3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_J3; Fanout = 1; PIN Node = 'dataToSend\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataToSend[3] } "NODE_NAME" } } { "uart.v" "" { Text "C:/Users/shahdaei/Desktop/az7/uart.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.690 ns) + CELL(0.366 ns) 6.908 ns sender:SENDER\|data\[3\] 2 REG LCFF_X15_Y25_N25 2 " "Info: 2: + IC(5.690 ns) + CELL(0.366 ns) = 6.908 ns; Loc. = LCFF_X15_Y25_N25; Fanout = 2; REG Node = 'sender:SENDER\|data\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.056 ns" { dataToSend[3] sender:SENDER|data[3] } "NODE_NAME" } } { "sender.v" "" { Text "C:/Users/shahdaei/Desktop/az7/sender.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.218 ns ( 17.63 % ) " "Info: Total cell delay = 1.218 ns ( 17.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.690 ns ( 82.37 % ) " "Info: Total interconnect delay = 5.690 ns ( 82.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.908 ns" { dataToSend[3] sender:SENDER|data[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.908 ns" { dataToSend[3] {} dataToSend[3]~combout {} sender:SENDER|data[3] {} } { 0.000ns 0.000ns 5.690ns } { 0.000ns 0.852ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "sender.v" "" { Text "C:/Users/shahdaei/Desktop/az7/sender.v" 33 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.671 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.671 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "uart.v" "" { Text "C:/Users/shahdaei/Desktop/az7/uart.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G3 34 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 34; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "uart.v" "" { Text "C:/Users/shahdaei/Desktop/az7/uart.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.537 ns) 2.671 ns sender:SENDER\|data\[3\] 3 REG LCFF_X15_Y25_N25 2 " "Info: 3: + IC(1.017 ns) + CELL(0.537 ns) = 2.671 ns; Loc. = LCFF_X15_Y25_N25; Fanout = 2; REG Node = 'sender:SENDER\|data\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { CLK~clkctrl sender:SENDER|data[3] } "NODE_NAME" } } { "sender.v" "" { Text "C:/Users/shahdaei/Desktop/az7/sender.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.51 % ) " "Info: Total cell delay = 1.536 ns ( 57.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.135 ns ( 42.49 % ) " "Info: Total interconnect delay = 1.135 ns ( 42.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { CLK CLK~clkctrl sender:SENDER|data[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { CLK {} CLK~combout {} CLK~clkctrl {} sender:SENDER|data[3] {} } { 0.000ns 0.000ns 0.118ns 1.017ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.908 ns" { dataToSend[3] sender:SENDER|data[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.908 ns" { dataToSend[3] {} dataToSend[3]~combout {} sender:SENDER|data[3] {} } { 0.000ns 0.000ns 5.690ns } { 0.000ns 0.852ns 0.366ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { CLK CLK~clkctrl sender:SENDER|data[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { CLK {} CLK~combout {} CLK~clkctrl {} sender:SENDER|data[3] {} } { 0.000ns 0.000ns 0.118ns 1.017ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK parityCheck receiver:RECEIVER\|data\[1\] 8.845 ns register " "Info: tco from clock \"CLK\" to destination pin \"parityCheck\" through register \"receiver:RECEIVER\|data\[1\]\" is 8.845 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.668 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.668 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "uart.v" "" { Text "C:/Users/shahdaei/Desktop/az7/uart.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G3 34 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 34; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "uart.v" "" { Text "C:/Users/shahdaei/Desktop/az7/uart.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.537 ns) 2.668 ns receiver:RECEIVER\|data\[1\] 3 REG LCFF_X12_Y25_N21 3 " "Info: 3: + IC(1.014 ns) + CELL(0.537 ns) = 2.668 ns; Loc. = LCFF_X12_Y25_N21; Fanout = 3; REG Node = 'receiver:RECEIVER\|data\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { CLK~clkctrl receiver:RECEIVER|data[1] } "NODE_NAME" } } { "receiver.v" "" { Text "C:/Users/shahdaei/Desktop/az7/receiver.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.57 % ) " "Info: Total cell delay = 1.536 ns ( 57.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.132 ns ( 42.43 % ) " "Info: Total interconnect delay = 1.132 ns ( 42.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { CLK CLK~clkctrl receiver:RECEIVER|data[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { CLK {} CLK~combout {} CLK~clkctrl {} receiver:RECEIVER|data[1] {} } { 0.000ns 0.000ns 0.118ns 1.014ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "receiver.v" "" { Text "C:/Users/shahdaei/Desktop/az7/receiver.v" 31 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.927 ns + Longest register pin " "Info: + Longest register to pin delay is 5.927 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns receiver:RECEIVER\|data\[1\] 1 REG LCFF_X12_Y25_N21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y25_N21; Fanout = 3; REG Node = 'receiver:RECEIVER\|data\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { receiver:RECEIVER|data[1] } "NODE_NAME" } } { "receiver.v" "" { Text "C:/Users/shahdaei/Desktop/az7/receiver.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.275 ns) 1.037 ns receiver:RECEIVER\|parityChecked~1 2 COMB LCCOMB_X11_Y25_N14 1 " "Info: 2: + IC(0.762 ns) + CELL(0.275 ns) = 1.037 ns; Loc. = LCCOMB_X11_Y25_N14; Fanout = 1; COMB Node = 'receiver:RECEIVER\|parityChecked~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.037 ns" { receiver:RECEIVER|data[1] receiver:RECEIVER|parityChecked~1 } "NODE_NAME" } } { "receiver.v" "" { Text "C:/Users/shahdaei/Desktop/az7/receiver.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.700 ns) + CELL(0.438 ns) 2.175 ns receiver:RECEIVER\|parityChecked~0 3 COMB LCCOMB_X11_Y25_N28 1 " "Info: 3: + IC(0.700 ns) + CELL(0.438 ns) = 2.175 ns; Loc. = LCCOMB_X11_Y25_N28; Fanout = 1; COMB Node = 'receiver:RECEIVER\|parityChecked~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.138 ns" { receiver:RECEIVER|parityChecked~1 receiver:RECEIVER|parityChecked~0 } "NODE_NAME" } } { "receiver.v" "" { Text "C:/Users/shahdaei/Desktop/az7/receiver.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.110 ns) + CELL(2.642 ns) 5.927 ns parityCheck 4 PIN PIN_K2 0 " "Info: 4: + IC(1.110 ns) + CELL(2.642 ns) = 5.927 ns; Loc. = PIN_K2; Fanout = 0; PIN Node = 'parityCheck'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.752 ns" { receiver:RECEIVER|parityChecked~0 parityCheck } "NODE_NAME" } } { "uart.v" "" { Text "C:/Users/shahdaei/Desktop/az7/uart.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.355 ns ( 56.61 % ) " "Info: Total cell delay = 3.355 ns ( 56.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.572 ns ( 43.39 % ) " "Info: Total interconnect delay = 2.572 ns ( 43.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.927 ns" { receiver:RECEIVER|data[1] receiver:RECEIVER|parityChecked~1 receiver:RECEIVER|parityChecked~0 parityCheck } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.927 ns" { receiver:RECEIVER|data[1] {} receiver:RECEIVER|parityChecked~1 {} receiver:RECEIVER|parityChecked~0 {} parityCheck {} } { 0.000ns 0.762ns 0.700ns 1.110ns } { 0.000ns 0.275ns 0.438ns 2.642ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { CLK CLK~clkctrl receiver:RECEIVER|data[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { CLK {} CLK~combout {} CLK~clkctrl {} receiver:RECEIVER|data[1] {} } { 0.000ns 0.000ns 0.118ns 1.014ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.927 ns" { receiver:RECEIVER|data[1] receiver:RECEIVER|parityChecked~1 receiver:RECEIVER|parityChecked~0 parityCheck } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.927 ns" { receiver:RECEIVER|data[1] {} receiver:RECEIVER|parityChecked~1 {} receiver:RECEIVER|parityChecked~0 {} parityCheck {} } { 0.000ns 0.762ns 0.700ns 1.110ns } { 0.000ns 0.275ns 0.438ns 2.642ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "sender:SENDER\|data\[2\] dataToSend\[2\] CLK 0.185 ns register " "Info: th for register \"sender:SENDER\|data\[2\]\" (data pin = \"dataToSend\[2\]\", clock pin = \"CLK\") is 0.185 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.671 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.671 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "uart.v" "" { Text "C:/Users/shahdaei/Desktop/az7/uart.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G3 34 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 34; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "uart.v" "" { Text "C:/Users/shahdaei/Desktop/az7/uart.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.537 ns) 2.671 ns sender:SENDER\|data\[2\] 3 REG LCFF_X15_Y25_N15 2 " "Info: 3: + IC(1.017 ns) + CELL(0.537 ns) = 2.671 ns; Loc. = LCFF_X15_Y25_N15; Fanout = 2; REG Node = 'sender:SENDER\|data\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { CLK~clkctrl sender:SENDER|data[2] } "NODE_NAME" } } { "sender.v" "" { Text "C:/Users/shahdaei/Desktop/az7/sender.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.51 % ) " "Info: Total cell delay = 1.536 ns ( 57.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.135 ns ( 42.49 % ) " "Info: Total interconnect delay = 1.135 ns ( 42.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { CLK CLK~clkctrl sender:SENDER|data[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { CLK {} CLK~combout {} CLK~clkctrl {} sender:SENDER|data[2] {} } { 0.000ns 0.000ns 0.118ns 1.017ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "sender.v" "" { Text "C:/Users/shahdaei/Desktop/az7/sender.v" 33 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.752 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.752 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns dataToSend\[2\] 1 PIN PIN_D13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 1; PIN Node = 'dataToSend\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataToSend[2] } "NODE_NAME" } } { "uart.v" "" { Text "C:/Users/shahdaei/Desktop/az7/uart.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.540 ns) + CELL(0.149 ns) 2.668 ns sender:SENDER\|data\[2\]~feeder 2 COMB LCCOMB_X15_Y25_N14 1 " "Info: 2: + IC(1.540 ns) + CELL(0.149 ns) = 2.668 ns; Loc. = LCCOMB_X15_Y25_N14; Fanout = 1; COMB Node = 'sender:SENDER\|data\[2\]~feeder'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.689 ns" { dataToSend[2] sender:SENDER|data[2]~feeder } "NODE_NAME" } } { "sender.v" "" { Text "C:/Users/shahdaei/Desktop/az7/sender.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.752 ns sender:SENDER\|data\[2\] 3 REG LCFF_X15_Y25_N15 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.752 ns; Loc. = LCFF_X15_Y25_N15; Fanout = 2; REG Node = 'sender:SENDER\|data\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { sender:SENDER|data[2]~feeder sender:SENDER|data[2] } "NODE_NAME" } } { "sender.v" "" { Text "C:/Users/shahdaei/Desktop/az7/sender.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.212 ns ( 44.04 % ) " "Info: Total cell delay = 1.212 ns ( 44.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.540 ns ( 55.96 % ) " "Info: Total interconnect delay = 1.540 ns ( 55.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.752 ns" { dataToSend[2] sender:SENDER|data[2]~feeder sender:SENDER|data[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.752 ns" { dataToSend[2] {} dataToSend[2]~combout {} sender:SENDER|data[2]~feeder {} sender:SENDER|data[2] {} } { 0.000ns 0.000ns 1.540ns 0.000ns } { 0.000ns 0.979ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { CLK CLK~clkctrl sender:SENDER|data[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { CLK {} CLK~combout {} CLK~clkctrl {} sender:SENDER|data[2] {} } { 0.000ns 0.000ns 0.118ns 1.017ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.752 ns" { dataToSend[2] sender:SENDER|data[2]~feeder sender:SENDER|data[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.752 ns" { dataToSend[2] {} dataToSend[2]~combout {} sender:SENDER|data[2]~feeder {} sender:SENDER|data[2] {} } { 0.000ns 0.000ns 1.540ns 0.000ns } { 0.000ns 0.979ns 0.149ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "355 " "Info: Peak virtual memory: 355 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 01 10:59:34 2024 " "Info: Processing ended: Wed May 01 10:59:34 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
