#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Apr  8 12:45:10 2023
# Process ID: 16404
# Current directory: C:/Users/antoi/Desktop/Codigos/Implementacion_completa/vivado/vivado.runs/synth_1
# Command line: vivado.exe -log sistema.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source sistema.tcl
# Log file: C:/Users/antoi/Desktop/Codigos/Implementacion_completa/vivado/vivado.runs/synth_1/sistema.vds
# Journal file: C:/Users/antoi/Desktop/Codigos/Implementacion_completa/vivado/vivado.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source sistema.tcl -notrace
Command: synth_design -top sistema -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17220 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 339.008 ; gain = 94.090
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'sistema' [C:/Users/antoi/Desktop/Codigos/Implementacion_completa/sistema.vhd:20]
	Parameter CICLOS_FILTER bound to: 4000000 - type: integer 
INFO: [Synth 8-3491] module 'debouncing' declared at 'C:/Users/antoi/Desktop/Codigos/Implementacion_completa/antirebotes.vhd:4' bound to instance 'debouncing_inst' of component 'debouncing' [C:/Users/antoi/Desktop/Codigos/Implementacion_completa/sistema.vhd:167]
INFO: [Synth 8-638] synthesizing module 'debouncing' [C:/Users/antoi/Desktop/Codigos/Implementacion_completa/antirebotes.vhd:18]
	Parameter CICLOS_FILTER bound to: 4000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debouncing' (1#1) [C:/Users/antoi/Desktop/Codigos/Implementacion_completa/antirebotes.vhd:18]
	Parameter CICLOS_FILTER bound to: 4000000 - type: integer 
INFO: [Synth 8-3491] module 'debouncing' declared at 'C:/Users/antoi/Desktop/Codigos/Implementacion_completa/antirebotes.vhd:4' bound to instance 'debouncing_inst1' of component 'debouncing' [C:/Users/antoi/Desktop/Codigos/Implementacion_completa/sistema.vhd:180]
	Parameter CICLOS_FILTER bound to: 4000000 - type: integer 
INFO: [Synth 8-3491] module 'debouncing' declared at 'C:/Users/antoi/Desktop/Codigos/Implementacion_completa/antirebotes.vhd:4' bound to instance 'debouncing_inst2' of component 'debouncing' [C:/Users/antoi/Desktop/Codigos/Implementacion_completa/sistema.vhd:193]
	Parameter WORD_SIZE bound to: 6 - type: integer 
	Parameter WORD_FIFO bound to: 15 - type: integer 
INFO: [Synth 8-3491] module 'gestor_escritura' declared at 'C:/Users/antoi/Desktop/Codigos/Implementacion_completa/gestion_escritura.vhd:5' bound to instance 'gestor_escritura_inst' of component 'gestor_escritura' [C:/Users/antoi/Desktop/Codigos/Implementacion_completa/sistema.vhd:206]
INFO: [Synth 8-638] synthesizing module 'gestor_escritura' [C:/Users/antoi/Desktop/Codigos/Implementacion_completa/gestion_escritura.vhd:24]
	Parameter WORD_SIZE bound to: 6 - type: integer 
	Parameter WORD_FIFO bound to: 15 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'gestor_escritura' (2#1) [C:/Users/antoi/Desktop/Codigos/Implementacion_completa/gestion_escritura.vhd:24]
	Parameter WORD_SIZE bound to: 6 - type: integer 
	Parameter FIFO_MAX bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'fifo' declared at 'C:/Users/antoi/Desktop/Codigos/Implementacion_completa/fifo.vhd:5' bound to instance 'fifo_inst' of component 'fifo' [C:/Users/antoi/Desktop/Codigos/Implementacion_completa/sistema.vhd:223]
INFO: [Synth 8-638] synthesizing module 'fifo' [C:/Users/antoi/Desktop/Codigos/Implementacion_completa/fifo.vhd:25]
	Parameter WORD_SIZE bound to: 6 - type: integer 
	Parameter FIFO_MAX bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo' (3#1) [C:/Users/antoi/Desktop/Codigos/Implementacion_completa/fifo.vhd:25]
	Parameter WORD_SIZE bound to: 6 - type: integer 
	Parameter CICLOS_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'gestor_lectura' declared at 'C:/Users/antoi/Desktop/Codigos/Implementacion_completa/gestion_lectura.vhd:4' bound to instance 'gestor_lectura_inst' of component 'gestor_lectura' [C:/Users/antoi/Desktop/Codigos/Implementacion_completa/sistema.vhd:240]
INFO: [Synth 8-638] synthesizing module 'gestor_lectura' [C:/Users/antoi/Desktop/Codigos/Implementacion_completa/gestion_lectura.vhd:24]
	Parameter WORD_SIZE bound to: 6 - type: integer 
	Parameter CICLOS_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'gestor_lectura' (4#1) [C:/Users/antoi/Desktop/Codigos/Implementacion_completa/gestion_lectura.vhd:24]
	Parameter N_MAX bound to: 1000000 - type: integer 
INFO: [Synth 8-3491] module 'divisor_frecuencia' declared at 'C:/Users/antoi/Desktop/Codigos/Implementacion_completa/divisor_frecuencia.vhd:4' bound to instance 'divisor_frecuencia_inst' of component 'divisor_frecuencia' [C:/Users/antoi/Desktop/Codigos/Implementacion_completa/sistema.vhd:258]
INFO: [Synth 8-638] synthesizing module 'divisor_frecuencia' [C:/Users/antoi/Desktop/Codigos/Implementacion_completa/divisor_frecuencia.vhd:17]
	Parameter N_MAX bound to: 1000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'divisor_frecuencia' (5#1) [C:/Users/antoi/Desktop/Codigos/Implementacion_completa/divisor_frecuencia.vhd:17]
	Parameter CICLOS_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'motor_stepper' declared at 'C:/Users/antoi/Desktop/Codigos/Implementacion_completa/motor.vhd:5' bound to instance 'motor_stepper_inst' of component 'motor_stepper' [C:/Users/antoi/Desktop/Codigos/Implementacion_completa/sistema.vhd:270]
INFO: [Synth 8-638] synthesizing module 'motor_stepper' [C:/Users/antoi/Desktop/Codigos/Implementacion_completa/motor.vhd:22]
	Parameter CICLOS_SIZE bound to: 5 - type: integer 
WARNING: [Synth 8-614] signal 'CICLOS' is read in the process but is not in the sensitivity list [C:/Users/antoi/Desktop/Codigos/Implementacion_completa/motor.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'motor_stepper' (6#1) [C:/Users/antoi/Desktop/Codigos/Implementacion_completa/motor.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'sistema' (7#1) [C:/Users/antoi/Desktop/Codigos/Implementacion_completa/sistema.vhd:20]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 394.469 ; gain = 149.551
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 394.469 ; gain = 149.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 394.469 ; gain = 149.551
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/antoi/Desktop/Codigos/Implementacion_completa/pines_implementacion_completa.xdc]
Finished Parsing XDC File [C:/Users/antoi/Desktop/Codigos/Implementacion_completa/pines_implementacion_completa.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/antoi/Desktop/Codigos/Implementacion_completa/pines_implementacion_completa.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sistema_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sistema_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 728.816 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 728.887 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 728.887 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 728.887 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:35 . Memory (MB): peak = 728.887 ; gain = 483.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:35 . Memory (MB): peak = 728.887 ; gain = 483.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:35 . Memory (MB): peak = 728.887 ; gain = 483.969
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'actual_reg' in module 'gestor_escritura'
INFO: [Synth 8-5544] ROM "WORD_FIFO_WR" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "WRITE_FIFO" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "futuro" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "FIFO_DATA_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "FIFO_DATA_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "FIFO_DATA_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "FIFO_DATA_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "FIFO_DATA_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "WRITE_POINTER" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "FIFO_EMPTY" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "FIFO_EMPTY" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "READ_POINTER" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'actual_reg' in module 'gestor_lectura'
INFO: [Synth 8-5544] ROM "CICLOS" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "START" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "SENTIDO" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "READ_FIFO" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "futuro" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "CLK_SLOW" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'actual_reg' in module 'motor_stepper'
INFO: [Synth 8-5544] ROM "FINISHED" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MOTOR_OUT" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "contador" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "contador" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "futuro" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "futuro" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "futuro" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "futuro" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "futuro" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "futuro" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "futuro" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "futuro" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "futuro" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_futuro_reg' [C:/Users/antoi/Desktop/Codigos/Implementacion_completa/gestion_escritura.vhd:42]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_futuro_reg' [C:/Users/antoi/Desktop/Codigos/Implementacion_completa/gestion_escritura.vhd:42]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  reposo |                              001 |                               00
              escritura1 |                              010 |                               01
              escritura2 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'actual_reg' using encoding 'one-hot' in module 'gestor_escritura'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_futuro_reg' [C:/Users/antoi/Desktop/Codigos/Implementacion_completa/gestion_escritura.vhd:42]
WARNING: [Synth 8-327] inferring latch for variable 'WORD_FIFO_WR_reg' [C:/Users/antoi/Desktop/Codigos/Implementacion_completa/gestion_escritura.vhd:66]
WARNING: [Synth 8-327] inferring latch for variable 'READ_FIFO_reg' [C:/Users/antoi/Desktop/Codigos/Implementacion_completa/gestion_lectura.vhd:51]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_futuro_reg' [C:/Users/antoi/Desktop/Codigos/Implementacion_completa/gestion_lectura.vhd:40]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_futuro_reg' [C:/Users/antoi/Desktop/Codigos/Implementacion_completa/gestion_lectura.vhd:40]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0001 |                               00
                 reading |                             0010 |                               01
             start_motor |                             0100 |                               11
          wait_for_motor |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'actual_reg' using encoding 'one-hot' in module 'gestor_lectura'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_futuro_reg' [C:/Users/antoi/Desktop/Codigos/Implementacion_completa/gestion_lectura.vhd:40]
WARNING: [Synth 8-327] inferring latch for variable 'SENTIDO_reg' [C:/Users/antoi/Desktop/Codigos/Implementacion_completa/gestion_lectura.vhd:52]
WARNING: [Synth 8-327] inferring latch for variable 'CICLOS_reg' [C:/Users/antoi/Desktop/Codigos/Implementacion_completa/gestion_lectura.vhd:66]
WARNING: [Synth 8-327] inferring latch for variable 'START_reg' [C:/Users/antoi/Desktop/Codigos/Implementacion_completa/gestion_lectura.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_futuro_reg' [C:/Users/antoi/Desktop/Codigos/Implementacion_completa/motor.vhd:41]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_futuro_reg' [C:/Users/antoi/Desktop/Codigos/Implementacion_completa/motor.vhd:41]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  reposo |                       0000000001 |                             0000
              blueorange |                       0000000010 |                             1000
                    blue |                       0000000100 |                             0111
                pinkblue |                       0000001000 |                             0110
                    pink |                       0000010000 |                             0101
              yellowpink |                       0000100000 |                             0100
                  yellow |                       0001000000 |                             0011
            orangeyellow |                       0010000000 |                             0010
                  orange |                       0100000000 |                             0001
                   final |                       1000000000 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'actual_reg' using encoding 'one-hot' in module 'motor_stepper'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_futuro_reg' [C:/Users/antoi/Desktop/Codigos/Implementacion_completa/motor.vhd:41]
WARNING: [Synth 8-327] inferring latch for variable 'FINISHED_reg' [C:/Users/antoi/Desktop/Codigos/Implementacion_completa/motor.vhd:62]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 728.887 ; gain = 483.969
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 7     
	   2 Input     20 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               20 Bit    Registers := 1     
	                6 Bit    Registers := 6     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 1     
	  10 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 11    
	   3 Input      6 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 30    
	   3 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 6     
	  10 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module debouncing 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module gestor_escritura 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 4     
Module fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 2     
	                6 Bit    Registers := 6     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
Module gestor_lectura 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 4     
Module divisor_frecuencia 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module motor_stepper 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	  10 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 11    
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	  10 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "fifo_inst/WRITE_POINTER" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "fifo_inst/FIFO_DATA_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "fifo_inst/FIFO_DATA_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "fifo_inst/FIFO_DATA_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "fifo_inst/FIFO_DATA_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "fifo_inst/FIFO_DATA_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "fifo_inst/READ_POINTER" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "fifo_inst/FIFO_EMPTY" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "fifo_inst/FIFO_EMPTY" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "divisor_frecuencia_inst/CLK_SLOW" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'gestor_escritura_inst/WORD_FIFO_WR_reg[0]' (LD) to 'gestor_escritura_inst/WORD_FIFO_WR_reg[1]'
INFO: [Synth 8-3886] merging instance 'gestor_escritura_inst/WORD_FIFO_WR_reg[1]' (LD) to 'gestor_escritura_inst/WORD_FIFO_WR_reg[2]'
INFO: [Synth 8-3886] merging instance 'gestor_escritura_inst/WORD_FIFO_WR_reg[2]' (LD) to 'gestor_escritura_inst/WORD_FIFO_WR_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gestor_escritura_inst/WORD_FIFO_WR_reg[4] )
INFO: [Synth 8-3886] merging instance 'fifo_inst/FIFO_DATA_reg[4][0]' (FDCE) to 'fifo_inst/FIFO_DATA_reg[4][1]'
INFO: [Synth 8-3886] merging instance 'fifo_inst/FIFO_DATA_reg[3][0]' (FDCE) to 'fifo_inst/FIFO_DATA_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'fifo_inst/FIFO_DATA_reg[2][0]' (FDCE) to 'fifo_inst/FIFO_DATA_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'fifo_inst/FIFO_DATA_reg[1][0]' (FDCE) to 'fifo_inst/FIFO_DATA_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'fifo_inst/FIFO_DATA_reg[0][0]' (FDCE) to 'fifo_inst/FIFO_DATA_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'fifo_inst/FIFO_DATA_reg[4][1]' (FDCE) to 'fifo_inst/FIFO_DATA_reg[4][2]'
INFO: [Synth 8-3886] merging instance 'fifo_inst/FIFO_DATA_reg[3][1]' (FDCE) to 'fifo_inst/FIFO_DATA_reg[3][2]'
INFO: [Synth 8-3886] merging instance 'fifo_inst/FIFO_DATA_reg[2][1]' (FDCE) to 'fifo_inst/FIFO_DATA_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'fifo_inst/FIFO_DATA_reg[1][1]' (FDCE) to 'fifo_inst/FIFO_DATA_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'fifo_inst/FIFO_DATA_reg[0][1]' (FDCE) to 'fifo_inst/FIFO_DATA_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'fifo_inst/FIFO_DATA_reg[4][2]' (FDCE) to 'fifo_inst/FIFO_DATA_reg[4][3]'
INFO: [Synth 8-3886] merging instance 'fifo_inst/FIFO_DATA_reg[3][2]' (FDCE) to 'fifo_inst/FIFO_DATA_reg[3][3]'
INFO: [Synth 8-3886] merging instance 'fifo_inst/FIFO_DATA_reg[2][2]' (FDCE) to 'fifo_inst/FIFO_DATA_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'fifo_inst/FIFO_DATA_reg[1][2]' (FDCE) to 'fifo_inst/FIFO_DATA_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'fifo_inst/FIFO_DATA_reg[0][2]' (FDCE) to 'fifo_inst/FIFO_DATA_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'fifo_inst/FIFO_WORD_RD_reg[0]' (FDE) to 'fifo_inst/FIFO_WORD_RD_reg[1]'
INFO: [Synth 8-3886] merging instance 'fifo_inst/FIFO_WORD_RD_reg[1]' (FDE) to 'fifo_inst/FIFO_WORD_RD_reg[2]'
INFO: [Synth 8-3886] merging instance 'fifo_inst/FIFO_WORD_RD_reg[2]' (FDE) to 'fifo_inst/FIFO_WORD_RD_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fifo_inst/FIFO_WORD_RD_reg[4] )
INFO: [Synth 8-3886] merging instance 'gestor_lectura_inst/CICLOS_reg[0]' (LD) to 'gestor_lectura_inst/CICLOS_reg[2]'
INFO: [Synth 8-3886] merging instance 'gestor_lectura_inst/CICLOS_reg[1]' (LD) to 'gestor_lectura_inst/CICLOS_reg[2]'
INFO: [Synth 8-3886] merging instance 'gestor_lectura_inst/CICLOS_reg[2]' (LD) to 'gestor_lectura_inst/CICLOS_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gestor_lectura_inst/CICLOS_reg[4] )
WARNING: [Synth 8-3332] Sequential element (gestor_escritura_inst/WORD_FIFO_WR_reg[4]) is unused and will be removed from module sistema.
WARNING: [Synth 8-3332] Sequential element (gestor_lectura_inst/CICLOS_reg[4]) is unused and will be removed from module sistema.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:46 . Memory (MB): peak = 728.887 ; gain = 483.969
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:01:00 . Memory (MB): peak = 728.887 ; gain = 483.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:01:01 . Memory (MB): peak = 744.301 ; gain = 499.383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:47 ; elapsed = 00:01:02 . Memory (MB): peak = 747.078 ; gain = 502.160
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:49 ; elapsed = 00:01:04 . Memory (MB): peak = 747.078 ; gain = 502.160
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:49 ; elapsed = 00:01:04 . Memory (MB): peak = 747.078 ; gain = 502.160
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:49 ; elapsed = 00:01:04 . Memory (MB): peak = 747.078 ; gain = 502.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:49 ; elapsed = 00:01:04 . Memory (MB): peak = 747.078 ; gain = 502.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:49 ; elapsed = 00:01:04 . Memory (MB): peak = 747.078 ; gain = 502.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:49 ; elapsed = 00:01:04 . Memory (MB): peak = 747.078 ; gain = 502.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    95|
|3     |LUT1   |    40|
|4     |LUT2   |    28|
|5     |LUT3   |    47|
|6     |LUT4   |    35|
|7     |LUT5   |    24|
|8     |LUT6   |    95|
|9     |FDCE   |   107|
|10    |FDPE   |     1|
|11    |FDRE   |   142|
|12    |FDSE   |     3|
|13    |LD     |    23|
|14    |IBUF   |     4|
|15    |OBUF   |     5|
+------+-------+------+

Report Instance Areas: 
+------+--------------------------+-------------------+------+
|      |Instance                  |Module             |Cells |
+------+--------------------------+-------------------+------+
|1     |top                       |                   |   651|
|2     |  debouncing_inst         |debouncing         |    59|
|3     |  debouncing_inst1        |debouncing_0       |    60|
|4     |  debouncing_inst2        |debouncing_1       |    60|
|5     |  divisor_frecuencia_inst |divisor_frecuencia |    52|
|6     |  fifo_inst               |fifo               |   329|
|7     |  gestor_escritura_inst   |gestor_escritura   |    12|
|8     |  gestor_lectura_inst     |gestor_lectura     |    18|
|9     |  motor_stepper_inst      |motor_stepper      |    50|
+------+--------------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:49 ; elapsed = 00:01:04 . Memory (MB): peak = 747.078 ; gain = 502.160
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 17 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:48 . Memory (MB): peak = 747.078 ; gain = 167.742
Synthesis Optimization Complete : Time (s): cpu = 00:00:49 ; elapsed = 00:01:05 . Memory (MB): peak = 747.078 ; gain = 502.160
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 118 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 747.078 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 23 instances were transformed.
  LD => LDCE: 23 instances

INFO: [Common 17-83] Releasing license: Synthesis
108 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:01:09 . Memory (MB): peak = 747.078 ; gain = 502.160
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 747.078 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/antoi/Desktop/Codigos/Implementacion_completa/vivado/vivado.runs/synth_1/sistema.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file sistema_utilization_synth.rpt -pb sistema_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Apr  8 12:46:32 2023...
