<stg><name>linear_activation.1</name>


<trans_list>

<trans id="99" from="1" to="2">
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="2" to="6">
<condition id="80">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="2" to="3">
<condition id="84">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="3" to="4">
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="4" to="5">
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="5" to="2">
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="6" to="7">
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="7" to="10">
<condition id="85">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="7" to="8">
<condition id="88">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="8" to="9">
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="9" to="7">
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader93.preheader:0  call void (...)* @_ssdm_op_SpecInterface(i32* %data_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str89, i32 0, i32 0, [1 x i8]* @p_str90, [1 x i8]* @p_str91, [1 x i8]* @p_str92, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str93, [1 x i8]* @p_str94)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader93.preheader:1  call void (...)* @_ssdm_op_SpecInterface(i32* %data_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str75, i32 0, i32 0, [1 x i8]* @p_str76, [1 x i8]* @p_str77, [1 x i8]* @p_str78, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str79, [1 x i8]* @p_str80)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
.preheader93.preheader:2  br label %.preheader93

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader93:0  %acc_9_V = phi i32 [ 0, %.preheader93.preheader ], [ %acc_9_V_1, %0 ]

]]></Node>
<StgValue><ssdm name="acc_9_V"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader93:1  %acc_8_V = phi i32 [ 0, %.preheader93.preheader ], [ %acc_8_V_1, %0 ]

]]></Node>
<StgValue><ssdm name="acc_8_V"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader93:2  %acc_7_V = phi i32 [ 0, %.preheader93.preheader ], [ %acc_7_V_1, %0 ]

]]></Node>
<StgValue><ssdm name="acc_7_V"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader93:3  %acc_6_V = phi i32 [ 0, %.preheader93.preheader ], [ %acc_6_V_1, %0 ]

]]></Node>
<StgValue><ssdm name="acc_6_V"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader93:4  %acc_5_V = phi i32 [ 0, %.preheader93.preheader ], [ %acc_5_V_1, %0 ]

]]></Node>
<StgValue><ssdm name="acc_5_V"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader93:5  %acc_4_V = phi i32 [ 0, %.preheader93.preheader ], [ %acc_4_V_1, %0 ]

]]></Node>
<StgValue><ssdm name="acc_4_V"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader93:6  %acc_3_V = phi i32 [ 0, %.preheader93.preheader ], [ %acc_3_V_1, %0 ]

]]></Node>
<StgValue><ssdm name="acc_3_V"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader93:7  %acc_2_V = phi i32 [ 0, %.preheader93.preheader ], [ %acc_2_V_1, %0 ]

]]></Node>
<StgValue><ssdm name="acc_2_V"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader93:8  %acc_1_V = phi i32 [ 0, %.preheader93.preheader ], [ %acc_1_V_1, %0 ]

]]></Node>
<StgValue><ssdm name="acc_1_V"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader93:9  %acc_0_V = phi i32 [ 0, %.preheader93.preheader ], [ %acc_0_V_1, %0 ]

]]></Node>
<StgValue><ssdm name="acc_0_V"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader93:10  %ii = phi i7 [ 0, %.preheader93.preheader ], [ %ii_2, %0 ]

]]></Node>
<StgValue><ssdm name="ii"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader93:11  %exitcond5 = icmp eq i7 %ii, -64

]]></Node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader93:12  %ii_2 = add i7 %ii, 1

]]></Node>
<StgValue><ssdm name="ii_2"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader93:13  br i1 %exitcond5, label %.preheader.preheader, label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="7">
<![CDATA[
:5  %tmp_s = zext i7 %ii to i64

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="6" op_0_bw="80" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %L2_WEIGHTS_V_addr = getelementptr [64 x i80]* @L2_WEIGHTS_V, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_V_addr"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="80" op_0_bw="6">
<![CDATA[
:7  %L2_WEIGHTS_V_load = load i80* %L2_WEIGHTS_V_addr, align 16

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_V_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="31" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_V_1 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %data_in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_1"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="80" op_0_bw="6">
<![CDATA[
:7  %L2_WEIGHTS_V_load = load i80* %L2_WEIGHTS_V_addr, align 16

]]></Node>
<StgValue><ssdm name="L2_WEIGHTS_V_load"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="80">
<![CDATA[
:8  %tmp_1 = trunc i80 %L2_WEIGHTS_V_load to i8

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
:12  %tmp_4 = call i8 @_ssdm_op_PartSelect.i8.i80.i32.i32(i80 %L2_WEIGHTS_V_load, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
:16  %tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i80.i32.i32(i80 %L2_WEIGHTS_V_load, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
:20  %tmp_6 = call i8 @_ssdm_op_PartSelect.i8.i80.i32.i32(i80 %L2_WEIGHTS_V_load, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
:24  %tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i80.i32.i32(i80 %L2_WEIGHTS_V_load, i32 32, i32 39)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
:28  %tmp_10 = call i8 @_ssdm_op_PartSelect.i8.i80.i32.i32(i80 %L2_WEIGHTS_V_load, i32 40, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
:32  %tmp_11 = call i8 @_ssdm_op_PartSelect.i8.i80.i32.i32(i80 %L2_WEIGHTS_V_load, i32 48, i32 55)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
:36  %tmp_12 = call i8 @_ssdm_op_PartSelect.i8.i80.i32.i32(i80 %L2_WEIGHTS_V_load, i32 56, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
:40  %tmp_13 = call i8 @_ssdm_op_PartSelect.i8.i80.i32.i32(i80 %L2_WEIGHTS_V_load, i32 64, i32 71)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="8" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
:44  %tmp_14 = call i8 @_ssdm_op_PartSelect.i8.i80.i32.i32(i80 %L2_WEIGHTS_V_load, i32 72, i32 79)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="8">
<![CDATA[
:9  %tmp_2 = sext i8 %tmp_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_3 = mul i32 %tmp_2, %tmp_V_1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="8">
<![CDATA[
:13  %tmp_11_1 = sext i8 %tmp_4 to i32

]]></Node>
<StgValue><ssdm name="tmp_11_1"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_12_1 = mul i32 %tmp_11_1, %tmp_V_1

]]></Node>
<StgValue><ssdm name="tmp_12_1"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="8">
<![CDATA[
:17  %tmp_11_2 = sext i8 %tmp_5 to i32

]]></Node>
<StgValue><ssdm name="tmp_11_2"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_12_2 = mul i32 %tmp_11_2, %tmp_V_1

]]></Node>
<StgValue><ssdm name="tmp_12_2"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="8">
<![CDATA[
:21  %tmp_11_3 = sext i8 %tmp_6 to i32

]]></Node>
<StgValue><ssdm name="tmp_11_3"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_12_3 = mul i32 %tmp_11_3, %tmp_V_1

]]></Node>
<StgValue><ssdm name="tmp_12_3"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="8">
<![CDATA[
:25  %tmp_11_4 = sext i8 %tmp_9 to i32

]]></Node>
<StgValue><ssdm name="tmp_11_4"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %tmp_12_4 = mul i32 %tmp_11_4, %tmp_V_1

]]></Node>
<StgValue><ssdm name="tmp_12_4"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="8">
<![CDATA[
:29  %tmp_11_5 = sext i8 %tmp_10 to i32

]]></Node>
<StgValue><ssdm name="tmp_11_5"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_12_5 = mul i32 %tmp_11_5, %tmp_V_1

]]></Node>
<StgValue><ssdm name="tmp_12_5"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="8">
<![CDATA[
:33  %tmp_11_6 = sext i8 %tmp_11 to i32

]]></Node>
<StgValue><ssdm name="tmp_11_6"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34  %tmp_12_6 = mul i32 %tmp_11_6, %tmp_V_1

]]></Node>
<StgValue><ssdm name="tmp_12_6"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="8">
<![CDATA[
:37  %tmp_11_7 = sext i8 %tmp_12 to i32

]]></Node>
<StgValue><ssdm name="tmp_11_7"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38  %tmp_12_7 = mul i32 %tmp_11_7, %tmp_V_1

]]></Node>
<StgValue><ssdm name="tmp_12_7"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="8">
<![CDATA[
:41  %tmp_11_8 = sext i8 %tmp_13 to i32

]]></Node>
<StgValue><ssdm name="tmp_11_8"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:42  %tmp_12_8 = mul i32 %tmp_11_8, %tmp_V_1

]]></Node>
<StgValue><ssdm name="tmp_12_8"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="8">
<![CDATA[
:45  %tmp_11_9 = sext i8 %tmp_14 to i32

]]></Node>
<StgValue><ssdm name="tmp_11_9"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:46  %tmp_12_9 = mul i32 %tmp_11_9, %tmp_V_1

]]></Node>
<StgValue><ssdm name="tmp_12_9"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str11) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str11)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %acc_0_V_1 = add i32 %acc_0_V, %tmp_3

]]></Node>
<StgValue><ssdm name="acc_0_V_1"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %acc_1_V_1 = add i32 %acc_1_V, %tmp_12_1

]]></Node>
<StgValue><ssdm name="acc_1_V_1"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %acc_2_V_1 = add i32 %acc_2_V, %tmp_12_2

]]></Node>
<StgValue><ssdm name="acc_2_V_1"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %acc_3_V_1 = add i32 %acc_3_V, %tmp_12_3

]]></Node>
<StgValue><ssdm name="acc_3_V_1"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %acc_4_V_1 = add i32 %acc_4_V, %tmp_12_4

]]></Node>
<StgValue><ssdm name="acc_4_V_1"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %acc_5_V_1 = add i32 %acc_5_V, %tmp_12_5

]]></Node>
<StgValue><ssdm name="acc_5_V_1"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  %acc_6_V_1 = add i32 %acc_6_V, %tmp_12_6

]]></Node>
<StgValue><ssdm name="acc_6_V_1"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39  %acc_7_V_1 = add i32 %acc_7_V, %tmp_12_7

]]></Node>
<StgValue><ssdm name="acc_7_V_1"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %acc_8_V_1 = add i32 %acc_8_V, %tmp_12_8

]]></Node>
<StgValue><ssdm name="acc_8_V_1"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:47  %acc_9_V_1 = add i32 %acc_9_V, %tmp_12_9

]]></Node>
<StgValue><ssdm name="acc_9_V_1"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:48  %empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str11, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
:49  br label %.preheader93

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="80" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader:0  %ires = phi i4 [ %ires_1, %1 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="ires"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:1  %exitcond = icmp eq i4 %ires, -6

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="82" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:2  %ires_1 = add i4 %ires, 1

]]></Node>
<StgValue><ssdm name="ires_1"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:3  br i1 %exitcond, label %2, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="84" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="4">
<![CDATA[
:4  %tmp_7 = zext i4 %ires to i64

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %L2_BIAS_V_addr = getelementptr [10 x i8]* @L2_BIAS_V, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="L2_BIAS_V_addr"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="4">
<![CDATA[
:6  %L2_BIAS_V_load = load i8* %L2_BIAS_V_addr, align 1

]]></Node>
<StgValue><ssdm name="L2_BIAS_V_load"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="87" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="4">
<![CDATA[
:6  %L2_BIAS_V_load = load i8* %L2_BIAS_V_addr, align 1

]]></Node>
<StgValue><ssdm name="L2_BIAS_V_load"/></StgValue>
</operation>

<operation id="88" st_id="8" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="4">
<![CDATA[
:7  %tmp_16 = call i32 @_ssdm_op_Mux.ap_auto.10i32.i4(i32 %acc_0_V, i32 %acc_1_V, i32 %acc_2_V, i32 %acc_3_V, i32 %acc_4_V, i32 %acc_5_V, i32 %acc_6_V, i32 %acc_7_V, i32 %acc_8_V, i32 %acc_9_V, i4 %ires)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="8">
<![CDATA[
:8  %tmp_8 = sext i8 %L2_BIAS_V_load to i32

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_V = add i32 %tmp_16, %tmp_8

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="91" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="92" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str13) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="93" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %tmp_15 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="94" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="95" st_id="9" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %data_out_V_V, i32 %tmp_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="96" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:11  %empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str13, i32 %tmp_15)

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="97" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="98" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
