//
//  REGISTER.H  Register map include file
//

#include "dramc_pi_api.h"
#include "spm_register.h"

#ifndef _MT6755_REGISTER_H_
#define _MT6755_REGISTER_H_

#define OLYMPUS_TO_BE_PORTING
#define EIGER_TO_BE_PORTING

#define POS_BANK_NUM 16  // SW Virtual base address position


// SW Virtual base address
#define Channel_A_DRAMC_NAO_BASE_VIRTUAL    0x40000
#define Channel_B_DRAMC_NAO_BASE_VIRTUAL    0x50000
#define Channel_A_DRAMC_AO_BASE_VIRTUAL	    0x60000
#define Channel_B_DRAMC_AO_BASE_VIRTUAL     0x70000
#define Channel_A_PHY_NAO_BASE_VIRTUAL      0x80000
#define Channel_B_PHY_NAO_BASE_VIRTUAL      0x90000
#define Channel_A_PHY_AO_BASE_VIRTUAL       0xa0000
#define Channel_B_PHY_AO_BASE_VIRTUAL       0xb0000
#define MAX_BASE_VIRTUAL                    0xc0000

// HW Physical base address
//#if (fcFOR_CHIP_ID == fcKrug)
#define Channel_A_DRAMC_NAO_BASE_ADDRESS    0x10234000
#define Channel_B_DRAMC_NAO_BASE_ADDRESS    0x10244000
#define Channel_A_DRAMC_AO_BASE_ADDRESS     0x10230000
#define Channel_B_DRAMC_AO_BASE_ADDRESS     0x10240000
#define Channel_A_PHY_NAO_BASE_ADDRESS      0x10236000
#define Channel_B_PHY_NAO_BASE_ADDRESS      0x10246000
#define Channel_A_PHY_AO_BASE_ADDRESS       0x10238000
#define Channel_B_PHY_AO_BASE_ADDRESS       0x10248000
//#endif

//Definitions indicating DRAMC, DDRPHY register shuffle offset
#define SHU_GRP_DRAMC_OFFSET      0x600
#define SHU_GRP_DDRPHY_OFFSET     0x500

// HW Phyical base address for mem.c use
//#define DRAMC0_NAO_BASE Channel_A_DRAMC_NAO_BASE_ADDRESS
//#define DRAMC1_NAO_BASE Channel_B_DRAMC_NAO_BASE_ADDRESS
//#define DRAMC0_BASE     Channel_A_DRAMC_AO_BASE_ADDRESS
//#define DRAMC1_BASE     Channel_B_DRAMC_AO_BASE_ADDRESS
//#define DDRPHY_BASE     Channel_A_PHY_BASE_VIRTUAL
//#define DDRPHY1_BASE    Channel_B_PHY_BASE_VIRTUAL

#define DRAMC_WBR 0x100010B4
#define DRAMC_BROADCAST_ON 0x7f
#define DRAMC_BROADCAST_OFF 0x0
// Note: E2 new infra access
#define INFRA_RSVD3 0x1000170c
#define DRAMC_WBR_SET 0x100013b0
#define DRAMC_WBR_CLR 0x100013b4
#define DRAMC_BROADCAST_SET 0x7f
#define DRAMC_BROADCAST_CLR 0x7f

#define PHY_FLD_FULL Fld(32,0,AC_FULLDW)//[31:0]
//#define A60501_BUILD_ERROR_TODO

#if APOLLO_SPECIFIC
#define RKCFG_CS1FORCE0 Fld(1,27,AC_MSKB3)//[27:27]
#endif

/* ================== The below registers are modified for Eig_er ============ */
///////////////////////// DRAMC NAO Registers ////////////////////////////////
#define DRAMC_NAO_BASE_ADDRESS Channel_A_DRAMC_NAO_BASE_VIRTUAL
//Page NAO
#define DRAMC_REG_TESTMODE (DRAMC_NAO_BASE_ADDRESS + 0x0000)
    #define TESTMODE_TESTM_PAT0 Fld(8,24,AC_FULLB3)//[31:24]
#define DRAMC_REG_LBWDAT0 (DRAMC_NAO_BASE_ADDRESS + 0x0004)
    #define LBWDAT0_LBWDATA0 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_LBWDAT1 (DRAMC_NAO_BASE_ADDRESS + 0x0008)
    #define LBWDAT1_LBWDATA1 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_LBWDAT2 (DRAMC_NAO_BASE_ADDRESS + 0x000C)
    #define LBWDAT2_LBWDATA2 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_LBWDAT3 (DRAMC_NAO_BASE_ADDRESS + 0x0010)
    #define LBWDAT3_LBWDATA3 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_CKPHCHK (DRAMC_NAO_BASE_ADDRESS + 0x0020)
    #define CKPHCHK_CKPHCNTEN Fld(1,31,AC_MSKB3)//[31:31]
    #define CKPHCHK_CKPHCHKCYC Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_DMMONITOR (DRAMC_NAO_BASE_ADDRESS + 0x0024)
    #define DMMONITOR_JMTRCNT Fld(16,16,AC_FULLW32)//[31:16]
    #define DMMONITOR_REQQUE_MON_SREF_RW Fld(1,12,AC_MSKB1)//[12:12]
    #define DMMONITOR_REQQUE_MON_SREF_HPRI Fld(1,11,AC_MSKB1)//[11:11]
    #define DMMONITOR_REQQUE_MON_SREF_LLAT Fld(1,10,AC_MSKB1)//[10:10]
    #define DMMONITOR_REQQUE_MON_SREF_REOR Fld(1,9,AC_MSKB1)//[9:9]
    #define DMMONITOR_REQQUE_MON_SREF_DIS Fld(1,8,AC_MSKB1)//[8:8]
    #define DMMONITOR_WDQ_MON_OPT Fld(1,4,AC_MSKB0)//[4:4]
    #define DMMONITOR_BUSMONEN_SW Fld(1,3,AC_MSKB0)//[3:3]
    #define DMMONITOR_MONPAUSE_SW Fld(1,2,AC_MSKB0)//[2:2]
    #define DMMONITOR_JMTR_EN Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_TESTCHIP_DMA1 (DRAMC_NAO_BASE_ADDRESS + 0x0030)
    #define TESTCHIP_DMA1_DMA_LP4MATAB_OPT Fld(1,12,AC_MSKB1)//[12:12]
    #define TESTCHIP_DMA1_DMAFIXPAT Fld(1,9,AC_MSKB1)//[9:9]
    #define TESTCHIP_DMA1_DMAEN_LOOP Fld(1,8,AC_MSKB1)//[8:8]
    #define TESTCHIP_DMA1_DMABURSTLEN Fld(3,4,AC_MSKB0)//[6:4]
    #define TESTCHIP_DMA1_DMA_MWR Fld(1,3,AC_MSKB0)//[3:3]
    #define TESTCHIP_DMA1_DMAPURERDEN Fld(1,2,AC_MSKB0)//[2:2]
    #define TESTCHIP_DMA1_DMAPUREWREN Fld(1,1,AC_MSKB0)//[1:1]
    #define TESTCHIP_DMA1_DMAEN Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_MISC_STATUSA (DRAMC_NAO_BASE_ADDRESS + 0x0080)
    #define MISC_STATUSA_DRAMC_IDLE_DCM Fld(1,31,AC_MSKB3)//[31:31]
    #define MISC_STATUSA_DRAMC_IDLE_STATUS Fld(1,30,AC_MSKB3)//[30:30]
    #define MISC_STATUSA_REQDEPTH_UPD_DONE Fld(1,28,AC_MSKB3)//[28:28]
    #define MISC_STATUSA_REFRESH_QUEUE_CNT Fld(4,24,AC_MSKB3)//[27:24]
    #define MISC_STATUSA_REFRESH_OVER_CNT Fld(4,20,AC_MSKB2)//[23:20]
    #define MISC_STATUSA_SELFREF_SM Fld(3,17,AC_MSKB2)//[19:17]
    #define MISC_STATUSA_SREF_STATE Fld(1,16,AC_MSKB2)//[16:16]
    #define MISC_STATUSA_CKE1O_PRE Fld(1,14,AC_MSKB1)//[14:14]
    #define MISC_STATUSA_CKEO_PRE Fld(1,13,AC_MSKB1)//[13:13]
    #define MISC_STATUSA_DRAM_HWCFG Fld(1,12,AC_MSKB1)//[12:12]
    #define MISC_STATUSA_REFRESH_RATE Fld(3,8,AC_MSKB1)//[10:8]
    #define MISC_STATUSA_REQQUE_DEPTH Fld(4,4,AC_MSKB0)//[7:4]
    #define MISC_STATUSA_PG_VLD Fld(1,3,AC_MSKB0)//[3:3]
    #define MISC_STATUSA_REQQ_EMPTY Fld(1,2,AC_MSKB0)//[2:2]
    #define MISC_STATUSA_WRITE_DATA_BUFFER_EMPTY Fld(1,1,AC_MSKB0)//[1:1]
    #define MISC_STATUSA_WAIT_DLE Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_SPECIAL_STATUS (DRAMC_NAO_BASE_ADDRESS + 0x0084)
    #define SPECIAL_STATUS_SREF_REQ Fld(1,31,AC_MSKB3)//[31:31]
    #define SPECIAL_STATUS_SREF_REQ_2Q Fld(1,30,AC_MSKB3)//[30:30]
    #define SPECIAL_STATUS_SC_DRAMC_QUEUE_ACK Fld(1,28,AC_MSKB3)//[28:28]
    #define SPECIAL_STATUS_TX_RETRY_PERIOD_WO_RX_RETRY Fld(1,25,AC_MSKB3)//[25:25]
    #define SPECIAL_STATUS_SCARB_SM Fld(5,20,AC_MSKW32)//[24:20]
    #define SPECIAL_STATUS_XSR_TX_RETRY_SM Fld(3,17,AC_MSKB2)//[19:17]
    #define SPECIAL_STATUS_SCSM Fld(5,12,AC_MSKW21)//[16:12]
    #define SPECIAL_STATUS_SPECIAL_STATUS Fld(1,11,AC_MSKB1)//[11:11]
    #define SPECIAL_STATUS_HW_ZQCAL_REQ Fld(1,10,AC_MSKB1)//[10:10]
    #define SPECIAL_STATUS_HW_ZQLAT_REQ Fld(1,9,AC_MSKB1)//[9:9]
    #define SPECIAL_STATUS_STBUPD_STOP Fld(1,8,AC_MSKB1)//[8:8]
    #define SPECIAL_STATUS_H_REFR_REQ Fld(1,7,AC_MSKB0)//[7:7]
    #define SPECIAL_STATUS_H_ZQCS_REQ Fld(1,6,AC_MSKB0)//[6:6]
    #define SPECIAL_STATUS_DQSOSCEN_PERIOD Fld(1,5,AC_MSKB0)//[5:5]
    #define SPECIAL_STATUS_H_DQSOSCEN_REQ Fld(1,4,AC_MSKB0)//[4:4]
    #define SPECIAL_STATUS_TX_RETRY_PERIOD Fld(1,3,AC_MSKB0)//[3:3]
    #define SPECIAL_STATUS_H_ZQLCAL_REQ Fld(1,2,AC_MSKB0)//[2:2]
    #define SPECIAL_STATUS_H_ZQLAT_REQ Fld(1,1,AC_MSKB0)//[1:1]
    #define SPECIAL_STATUS_SPECIAL_COMMAND_ENABLE Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_SPCMDRESP (DRAMC_NAO_BASE_ADDRESS + 0x0088)
    #define SPCMDRESP_WRFIFO_RESPONSE Fld(1,31,AC_MSKB3)//[31:31]
    #define SPCMDRESP_RDFIFO_RESPONSE Fld(1,30,AC_MSKB3)//[30:30]
    #define SPCMDRESP_HW_ZQCAL_POP Fld(1,18,AC_MSKB2)//[18:18]
    #define SPCMDRESP_HW_ZQLAT_POP Fld(1,17,AC_MSKB2)//[17:17]
    #define SPCMDRESP_DVFS_RESPONSE Fld(1,16,AC_MSKB2)//[16:16]
    #define SPCMDRESP_TX_RETRY_DONE_RESPONSE Fld(1,15,AC_MSKB1)//[15:15]
    #define SPCMDRESP_MPRW_RESPONSE Fld(1,13,AC_MSKB1)//[13:13]
    #define SPCMDRESP_ACT_RESPONSE Fld(1,12,AC_MSKB1)//[12:12]
    #define SPCMDRESP_DQSOSCDIS_RESPONSE Fld(1,11,AC_MSKB1)//[11:11]
    #define SPCMDRESP_DQSOSCEN_RESPONSE Fld(1,10,AC_MSKB1)//[10:10]
    #define SPCMDRESP_MPCMAN_RESPONSE Fld(1,9,AC_MSKB1)//[9:9]
    #define SPCMDRESP_STEST_RESPONSE Fld(1,8,AC_MSKB1)//[8:8]
    #define SPCMDRESP_RDDQC_RESPONSE Fld(1,7,AC_MSKB0)//[7:7]
    #define SPCMDRESP_ZQLAT_RESPONSE Fld(1,6,AC_MSKB0)//[6:6]
    #define SPCMDRESP_TCMD_RESPONSE Fld(1,5,AC_MSKB0)//[5:5]
    #define SPCMDRESP_ZQC_RESPONSE Fld(1,4,AC_MSKB0)//[4:4]
    #define SPCMDRESP_AREF_RESPONSE Fld(1,3,AC_MSKB0)//[3:3]
    #define SPCMDRESP_PREA_RESPONSE Fld(1,2,AC_MSKB0)//[2:2]
    #define SPCMDRESP_MRR_RESPONSE Fld(1,1,AC_MSKB0)//[1:1]
    #define SPCMDRESP_MRW_RESPONSE Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_MRR_STATUS (DRAMC_NAO_BASE_ADDRESS + 0x008C)
    #define MRR_STATUS_MRR_SW_REG Fld(16,16,AC_FULLW32)//[31:16]
    #define MRR_STATUS_MRR_REG Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_MRR_STATUS2 (DRAMC_NAO_BASE_ADDRESS + 0x0090)
    #define MRR_STATUS2_DVFS_STATE Fld(8,24,AC_FULLB3)//[31:24]
    #define MRR_STATUS2_PHY_SHUFFLE_PERIOD_GO_ZERO_OK Fld(1,22,AC_MSKB2)//[22:22]
    #define MRR_STATUS2_TVRCG_DIS_OK Fld(1,21,AC_MSKB2)//[21:21]
    #define MRR_STATUS2_TCKFSPE_OK Fld(1,20,AC_MSKB2)//[20:20]
    #define MRR_STATUS2_TVRCG_EN_OK Fld(1,19,AC_MSKB2)//[19:19]
    #define MRR_STATUS2_TCKFSPX_OK Fld(1,18,AC_MSKB2)//[18:18]
    #define MRR_STATUS2_TFC_OK Fld(1,17,AC_MSKB2)//[17:17]
    #define MRR_STATUS2_SHUFFLE_MRW_VRCG_NORMAL_OK Fld(1,16,AC_MSKB2)//[16:16]
    #define MRR_STATUS2_MR4_REG Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_MRRDATA0 (DRAMC_NAO_BASE_ADDRESS + 0x0094)
    #define MRRDATA0_MRR_DATA0 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_MRRDATA1 (DRAMC_NAO_BASE_ADDRESS + 0x0098)
    #define MRRDATA1_MRR_DATA1 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_MRRDATA2 (DRAMC_NAO_BASE_ADDRESS + 0x009C)
    #define MRRDATA2_MRR_DATA2 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_MRRDATA3 (DRAMC_NAO_BASE_ADDRESS + 0x00A0)
    #define MRRDATA3_MRR_DATA3 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_DRS_STATUS (DRAMC_NAO_BASE_ADDRESS + 0x00A8)
    #define DRS_STATUS_SELFREF_SM_RK1 Fld(3,24,AC_MSKB3)//[26:24]
    #define DRS_STATUS_RK1_DRS_STATUS Fld(1,21,AC_MSKB2)//[21:21]
    #define DRS_STATUS_RK1_DRS_ACK Fld(1,20,AC_MSKB2)//[20:20]
    #define DRS_STATUS_RK1_DRS_RDY Fld(1,19,AC_MSKB2)//[19:19]
    #define DRS_STATUS_RK1_DRSLY_REQ Fld(1,18,AC_MSKB2)//[18:18]
    #define DRS_STATUS_RK1_DRS_2Q Fld(1,17,AC_MSKB2)//[17:17]
    #define DRS_STATUS_RK1_DRS_REQ Fld(1,16,AC_MSKB2)//[16:16]
    #define DRS_STATUS_DRS_MONERR_REQ Fld(1,9,AC_MSKB1)//[9:9]
    #define DRS_STATUS_DRS_MONERR_ACK Fld(1,8,AC_MSKB1)//[8:8]
#define DRAMC_REG_BPFSP_SHU (DRAMC_NAO_BASE_ADDRESS + 0x00AC)
    #define BPFSP_SHU_BPFSP_SHU_PRE Fld(4,4,AC_MSKB0)//[7:4]
    #define BPFSP_SHU_BPFSP_SHU_CUR Fld(4,0,AC_MSKB0)//[3:0]
#define DRAMC_REG_JMETER_ST (DRAMC_NAO_BASE_ADDRESS + 0x00BC)
    #define JMETER_ST_JMTR_DONE Fld(1,31,AC_MSKB3)//[31:31]
    #define JMETER_ST_ONES_CNT Fld(15,16,AC_MSKW32)//[30:16]
    #define JMETER_ST_ZEROS_CNT Fld(15,0,AC_MSKW10)//[14:0]
#define DRAMC_REG_TCMDO1LAT (DRAMC_NAO_BASE_ADDRESS + 0x00C0)
    #define TCMDO1LAT_CATRAIN_CMP_CPT Fld(1,31,AC_MSKB3)//[31:31]
    #define TCMDO1LAT_CATRAIN_CMP_ERR Fld(6,24,AC_MSKB3)//[29:24]
    #define TCMDO1LAT_CATRAIN_CMP_ERR0 Fld(6,16,AC_MSKB2)//[21:16]
    #define TCMDO1LAT_TCMD_O1_LATCH_DATA1 Fld(6,8,AC_MSKB1)//[13:8]
    #define TCMDO1LAT_MANUTXUPD_B1_DONE Fld(1,7,AC_MSKB0)//[7:7]
    #define TCMDO1LAT_MANUTXUPD_B0_DONE Fld(1,6,AC_MSKB0)//[6:6]
    #define TCMDO1LAT_TCMD_O1_LATCH_DATA0 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_RDQC_CMP (DRAMC_NAO_BASE_ADDRESS + 0x00C4)
    #define RDQC_CMP_RDDQC_CMP1_ERR Fld(16,16,AC_FULLW32)//[31:16]
    #define RDQC_CMP_RDDQC_CMP0_ERR Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_CKPHCHK_STATUS (DRAMC_NAO_BASE_ADDRESS + 0x00C8)
    #define CKPHCHK_STATUS_CKPHCHK_STATUS Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_HWMRR_PUSH2POP_CNT (DRAMC_NAO_BASE_ADDRESS + 0x010C)
    #define HWMRR_PUSH2POP_CNT_HWMRR_PUSH2POP_CNT Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_HWMRR_STATUS (DRAMC_NAO_BASE_ADDRESS + 0x0110)
    #define HWMRR_STATUS_MRR_CNT_OVER_FULL Fld(1,31,AC_MSKB3)//[31:31]
    #define HWMRR_STATUS_MRR_CNT_UNDER_FULL Fld(1,30,AC_MSKB3)//[30:30]
    #define HWMRR_STATUS_OV_P2P_CNT Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_HW_REFRATE_MON (DRAMC_NAO_BASE_ADDRESS + 0x0114)
    #define HW_REFRATE_MON_REFRESH_RATE_RK1 Fld(3,12,AC_MSKB1)//[14:12]
    #define HW_REFRATE_MON_REFRESH_RATE_RK0 Fld(3,8,AC_MSKB1)//[10:8]
    #define HW_REFRATE_MON_REFRESH_RATE_MAX_MON Fld(3,4,AC_MSKB0)//[6:4]
    #define HW_REFRATE_MON_REFRESH_RATE_MIN_MON Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_TESTRPT (DRAMC_NAO_BASE_ADDRESS + 0x0120)
    #define TESTRPT_CALI_DONE_MON Fld(1,28,AC_MSKB3)//[28:28]
    #define TESTRPT_LB_CMP_FAIL Fld(1,24,AC_MSKB3)//[24:24]
    #define TESTRPT_TESTSTAT Fld(3,20,AC_MSKB2)//[22:20]
    #define TESTRPT_DLE_CNT_OK_RK1 Fld(1,9,AC_MSKB1)//[9:9]
    #define TESTRPT_DLE_CNT_OK_RK0 Fld(1,8,AC_MSKB1)//[8:8]
    #define TESTRPT_DM_CMP_ERR_RK1 Fld(1,5,AC_MSKB0)//[5:5]
    #define TESTRPT_DM_CMP_ERR_RK0 Fld(1,4,AC_MSKB0)//[4:4]
    #define TESTRPT_DM_CMP_CPT_RK1 Fld(1,1,AC_MSKB0)//[1:1]
    #define TESTRPT_DM_CMP_CPT_RK0 Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_CMP_ERR (DRAMC_NAO_BASE_ADDRESS + 0x0124)
    #define CMP_ERR_CMP_ERR Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TEST_ABIT_STATUS1 (DRAMC_NAO_BASE_ADDRESS + 0x0128)
    #define TEST_ABIT_STATUS1_TEST_ABIT_ERR1 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TEST_ABIT_STATUS2 (DRAMC_NAO_BASE_ADDRESS + 0x012C)
    #define TEST_ABIT_STATUS2_TEST_ABIT_ERR2 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TEST_ABIT_STATUS3 (DRAMC_NAO_BASE_ADDRESS + 0x0130)
    #define TEST_ABIT_STATUS3_TEST_ABIT_ERR3 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TEST_ABIT_STATUS4 (DRAMC_NAO_BASE_ADDRESS + 0x0134)
    #define TEST_ABIT_STATUS4_TEST_ABIT_ERR4 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_DQSDLY0 (DRAMC_NAO_BASE_ADDRESS + 0x0150)
    #define DQSDLY0_DEL3DLY Fld(7,24,AC_MSKB3)//[30:24]
    #define DQSDLY0_DEL2DLY Fld(7,16,AC_MSKB2)//[22:16]
    #define DQSDLY0_DEL1DLY Fld(7,8,AC_MSKB1)//[14:8]
    #define DQSDLY0_DEL0DLY Fld(7,0,AC_MSKB0)//[6:0]
#define DRAMC_REG_DQ_CAL_MAX_0 (DRAMC_NAO_BASE_ADDRESS + 0x0154)
    #define DQ_CAL_MAX_0_DQ0_3_DLY_MAX Fld(8,24,AC_FULLB3)//[31:24]
    #define DQ_CAL_MAX_0_DQ0_2_DLY_MAX Fld(8,16,AC_FULLB2)//[23:16]
    #define DQ_CAL_MAX_0_DQ0_1_DLY_MAX Fld(8,8,AC_FULLB1)//[15:8]
    #define DQ_CAL_MAX_0_DQ0_0_DLY_MAX Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_DQ_CAL_MAX_1 (DRAMC_NAO_BASE_ADDRESS + 0x0158)
    #define DQ_CAL_MAX_1_DQ0_7_DLY_MAX Fld(8,24,AC_FULLB3)//[31:24]
    #define DQ_CAL_MAX_1_DQ0_6_DLY_MAX Fld(8,16,AC_FULLB2)//[23:16]
    #define DQ_CAL_MAX_1_DQ0_5_DLY_MAX Fld(8,8,AC_FULLB1)//[15:8]
    #define DQ_CAL_MAX_1_DQ0_4_DLY_MAX Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_DQ_CAL_MAX_2 (DRAMC_NAO_BASE_ADDRESS + 0x015C)
    #define DQ_CAL_MAX_2_DQ1_3_DLY_MAX Fld(8,24,AC_FULLB3)//[31:24]
    #define DQ_CAL_MAX_2_DQ1_2_DLY_MAX Fld(8,16,AC_FULLB2)//[23:16]
    #define DQ_CAL_MAX_2_DQ1_1_DLY_MAX Fld(8,8,AC_FULLB1)//[15:8]
    #define DQ_CAL_MAX_2_DQ1_0_DLY_MAX Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_DQ_CAL_MAX_3 (DRAMC_NAO_BASE_ADDRESS + 0x0160)
    #define DQ_CAL_MAX_3_DQ1_7_DLY_MAX Fld(8,24,AC_FULLB3)//[31:24]
    #define DQ_CAL_MAX_3_DQ1_6_DLY_MAX Fld(8,16,AC_FULLB2)//[23:16]
    #define DQ_CAL_MAX_3_DQ1_5_DLY_MAX Fld(8,8,AC_FULLB1)//[15:8]
    #define DQ_CAL_MAX_3_DQ1_4_DLY_MAX Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_DQ_CAL_MAX_4 (DRAMC_NAO_BASE_ADDRESS + 0x0164)
    #define DQ_CAL_MAX_4_DQ2_3_DLY_MAX Fld(8,24,AC_FULLB3)//[31:24]
    #define DQ_CAL_MAX_4_DQ2_2_DLY_MAX Fld(8,16,AC_FULLB2)//[23:16]
    #define DQ_CAL_MAX_4_DQ2_1_DLY_MAX Fld(8,8,AC_FULLB1)//[15:8]
    #define DQ_CAL_MAX_4_DQ2_0_DLY_MAX Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_DQ_CAL_MAX_5 (DRAMC_NAO_BASE_ADDRESS + 0x0168)
    #define DQ_CAL_MAX_5_DQ2_7_DLY_MAX Fld(8,24,AC_FULLB3)//[31:24]
    #define DQ_CAL_MAX_5_DQ2_6_DLY_MAX Fld(8,16,AC_FULLB2)//[23:16]
    #define DQ_CAL_MAX_5_DQ2_5_DLY_MAX Fld(8,8,AC_FULLB1)//[15:8]
    #define DQ_CAL_MAX_5_DQ2_4_DLY_MAX Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_DQ_CAL_MAX_6 (DRAMC_NAO_BASE_ADDRESS + 0x016C)
    #define DQ_CAL_MAX_6_DQ3_3_DLY_MAX Fld(8,24,AC_FULLB3)//[31:24]
    #define DQ_CAL_MAX_6_DQ3_2_DLY_MAX Fld(8,16,AC_FULLB2)//[23:16]
    #define DQ_CAL_MAX_6_DQ3_1_DLY_MAX Fld(8,8,AC_FULLB1)//[15:8]
    #define DQ_CAL_MAX_6_DQ3_0_DLY_MAX Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_DQ_CAL_MAX_7 (DRAMC_NAO_BASE_ADDRESS + 0x0170)
    #define DQ_CAL_MAX_7_DQ3_7_DLY_MAX Fld(8,24,AC_FULLB3)//[31:24]
    #define DQ_CAL_MAX_7_DQ3_6_DLY_MAX Fld(8,16,AC_FULLB2)//[23:16]
    #define DQ_CAL_MAX_7_DQ3_5_DLY_MAX Fld(8,8,AC_FULLB1)//[15:8]
    #define DQ_CAL_MAX_7_DQ3_4_DLY_MAX Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_DQS_CAL_MIN_0 (DRAMC_NAO_BASE_ADDRESS + 0x0174)
    #define DQS_CAL_MIN_0_DQS0_3_DLY_MIN Fld(8,24,AC_FULLB3)//[31:24]
    #define DQS_CAL_MIN_0_DQS0_2_DLY_MIN Fld(8,16,AC_FULLB2)//[23:16]
    #define DQS_CAL_MIN_0_DQS0_1_DLY_MIN Fld(8,8,AC_FULLB1)//[15:8]
    #define DQS_CAL_MIN_0_DQS0_0_DLY_MIN Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_DQS_CAL_MIN_1 (DRAMC_NAO_BASE_ADDRESS + 0x0178)
    #define DQS_CAL_MIN_1_DQS0_7_DLY_MIN Fld(8,24,AC_FULLB3)//[31:24]
    #define DQS_CAL_MIN_1_DQS0_6_DLY_MIN Fld(8,16,AC_FULLB2)//[23:16]
    #define DQS_CAL_MIN_1_DQS0_5_DLY_MIN Fld(8,8,AC_FULLB1)//[15:8]
    #define DQS_CAL_MIN_1_DQS0_4_DLY_MIN Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_DQS_CAL_MIN_2 (DRAMC_NAO_BASE_ADDRESS + 0x017C)
    #define DQS_CAL_MIN_2_DQS1_3_DLY_MIN Fld(8,24,AC_FULLB3)//[31:24]
    #define DQS_CAL_MIN_2_DQS1_2_DLY_MIN Fld(8,16,AC_FULLB2)//[23:16]
    #define DQS_CAL_MIN_2_DQS1_1_DLY_MIN Fld(8,8,AC_FULLB1)//[15:8]
    #define DQS_CAL_MIN_2_DQS1_0_DLY_MIN Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_DQS_CAL_MIN_3 (DRAMC_NAO_BASE_ADDRESS + 0x0180)
    #define DQS_CAL_MIN_3_DQS1_7_DLY_MIN Fld(8,24,AC_FULLB3)//[31:24]
    #define DQS_CAL_MIN_3_DQS1_6_DLY_MIN Fld(8,16,AC_FULLB2)//[23:16]
    #define DQS_CAL_MIN_3_DQS1_5_DLY_MIN Fld(8,8,AC_FULLB1)//[15:8]
    #define DQS_CAL_MIN_3_DQS1_4_DLY_MIN Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_DQS_CAL_MIN_4 (DRAMC_NAO_BASE_ADDRESS + 0x0184)
    #define DQS_CAL_MIN_4_DQS2_3_DLY_MIN Fld(8,24,AC_FULLB3)//[31:24]
    #define DQS_CAL_MIN_4_DQS2_2_DLY_MIN Fld(8,16,AC_FULLB2)//[23:16]
    #define DQS_CAL_MIN_4_DQS2_1_DLY_MIN Fld(8,8,AC_FULLB1)//[15:8]
    #define DQS_CAL_MIN_4_DQS2_0_DLY_MIN Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_DQS_CAL_MIN_5 (DRAMC_NAO_BASE_ADDRESS + 0x0188)
    #define DQS_CAL_MIN_5_DQS2_7_DLY_MIN Fld(8,24,AC_FULLB3)//[31:24]
    #define DQS_CAL_MIN_5_DQS2_6_DLY_MIN Fld(8,16,AC_FULLB2)//[23:16]
    #define DQS_CAL_MIN_5_DQS2_5_DLY_MIN Fld(8,8,AC_FULLB1)//[15:8]
    #define DQS_CAL_MIN_5_DQS2_4_DLY_MIN Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_DQS_CAL_MIN_6 (DRAMC_NAO_BASE_ADDRESS + 0x018C)
    #define DQS_CAL_MIN_6_DQS3_3_DLY_MIN Fld(8,24,AC_FULLB3)//[31:24]
    #define DQS_CAL_MIN_6_DQS3_2_DLY_MIN Fld(8,16,AC_FULLB2)//[23:16]
    #define DQS_CAL_MIN_6_DQS3_1_DLY_MIN Fld(8,8,AC_FULLB1)//[15:8]
    #define DQS_CAL_MIN_6_DQS3_0_DLY_MIN Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_DQS_CAL_MIN_7 (DRAMC_NAO_BASE_ADDRESS + 0x0190)
    #define DQS_CAL_MIN_7_DQS3_7_DLY_MIN Fld(8,24,AC_FULLB3)//[31:24]
    #define DQS_CAL_MIN_7_DQS3_6_DLY_MIN Fld(8,16,AC_FULLB2)//[23:16]
    #define DQS_CAL_MIN_7_DQS3_5_DLY_MIN Fld(8,8,AC_FULLB1)//[15:8]
    #define DQS_CAL_MIN_7_DQS3_4_DLY_MIN Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_DQS_CAL_MAX_0 (DRAMC_NAO_BASE_ADDRESS + 0x0194)
    #define DQS_CAL_MAX_0_DQS0_3_DLY_MAX Fld(8,24,AC_FULLB3)//[31:24]
    #define DQS_CAL_MAX_0_DQS0_2_DLY_MAX Fld(8,16,AC_FULLB2)//[23:16]
    #define DQS_CAL_MAX_0_DQS0_1_DLY_MAX Fld(8,8,AC_FULLB1)//[15:8]
    #define DQS_CAL_MAX_0_DQS0_0_DLY_MAX Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_DQS_CAL_MAX_1 (DRAMC_NAO_BASE_ADDRESS + 0x0198)
    #define DQS_CAL_MAX_1_DQS0_7_DLY_MAX Fld(8,24,AC_FULLB3)//[31:24]
    #define DQS_CAL_MAX_1_DQS0_6_DLY_MAX Fld(8,16,AC_FULLB2)//[23:16]
    #define DQS_CAL_MAX_1_DQS0_5_DLY_MAX Fld(8,8,AC_FULLB1)//[15:8]
    #define DQS_CAL_MAX_1_DQS0_4_DLY_MAX Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_DQS_CAL_MAX_2 (DRAMC_NAO_BASE_ADDRESS + 0x019C)
    #define DQS_CAL_MAX_2_DQS1_3_DLY_MAX Fld(8,24,AC_FULLB3)//[31:24]
    #define DQS_CAL_MAX_2_DQS1_2_DLY_MAX Fld(8,16,AC_FULLB2)//[23:16]
    #define DQS_CAL_MAX_2_DQS1_1_DLY_MAX Fld(8,8,AC_FULLB1)//[15:8]
    #define DQS_CAL_MAX_2_DQS1_0_DLY_MAX Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_DQS_CAL_MAX_3 (DRAMC_NAO_BASE_ADDRESS + 0x01A0)
    #define DQS_CAL_MAX_3_DQS1_7_DLY_MAX Fld(8,24,AC_FULLB3)//[31:24]
    #define DQS_CAL_MAX_3_DQS1_6_DLY_MAX Fld(8,16,AC_FULLB2)//[23:16]
    #define DQS_CAL_MAX_3_DQS1_5_DLY_MAX Fld(8,8,AC_FULLB1)//[15:8]
    #define DQS_CAL_MAX_3_DQS1_4_DLY_MAX Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_DQS_CAL_MAX_4 (DRAMC_NAO_BASE_ADDRESS + 0x01A4)
    #define DQS_CAL_MAX_4_DQS2_3_DLY_MAX Fld(8,24,AC_FULLB3)//[31:24]
    #define DQS_CAL_MAX_4_DQS2_2_DLY_MAX Fld(8,16,AC_FULLB2)//[23:16]
    #define DQS_CAL_MAX_4_DQS2_1_DLY_MAX Fld(8,8,AC_FULLB1)//[15:8]
    #define DQS_CAL_MAX_4_DQS2_0_DLY_MAX Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_DQS_CAL_MAX_5 (DRAMC_NAO_BASE_ADDRESS + 0x01A8)
    #define DQS_CAL_MAX_5_DQS2_7_DLY_MAX Fld(8,24,AC_FULLB3)//[31:24]
    #define DQS_CAL_MAX_5_DQS2_6_DLY_MAX Fld(8,16,AC_FULLB2)//[23:16]
    #define DQS_CAL_MAX_5_DQS2_5_DLY_MAX Fld(8,8,AC_FULLB1)//[15:8]
    #define DQS_CAL_MAX_5_DQS2_4_DLY_MAX Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_DQS_CAL_MAX_6 (DRAMC_NAO_BASE_ADDRESS + 0x01AC)
    #define DQS_CAL_MAX_6_DQS3_3_DLY_MAX Fld(8,24,AC_FULLB3)//[31:24]
    #define DQS_CAL_MAX_6_DQS3_2_DLY_MAX Fld(8,16,AC_FULLB2)//[23:16]
    #define DQS_CAL_MAX_6_DQS3_1_DLY_MAX Fld(8,8,AC_FULLB1)//[15:8]
    #define DQS_CAL_MAX_6_DQS3_0_DLY_MAX Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_DQS_CAL_MAX_7 (DRAMC_NAO_BASE_ADDRESS + 0x01B0)
    #define DQS_CAL_MAX_7_DQS3_7_DLY_MAX Fld(8,24,AC_FULLB3)//[31:24]
    #define DQS_CAL_MAX_7_DQS3_6_DLY_MAX Fld(8,16,AC_FULLB2)//[23:16]
    #define DQS_CAL_MAX_7_DQS3_5_DLY_MAX Fld(8,8,AC_FULLB1)//[15:8]
    #define DQS_CAL_MAX_7_DQS3_4_DLY_MAX Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_DQICAL0 (DRAMC_NAO_BASE_ADDRESS + 0x01B4)
    #define DQICAL0_DQ3_DLY_MAX Fld(7,24,AC_MSKB3)//[30:24]
    #define DQICAL0_DQ2_DLY_MAX Fld(7,16,AC_MSKB2)//[22:16]
    #define DQICAL0_DQ1_DLY_MAX Fld(7,8,AC_MSKB1)//[14:8]
    #define DQICAL0_DQ0_DLY_MAX Fld(7,0,AC_MSKB0)//[6:0]
#define DRAMC_REG_DQICAL1 (DRAMC_NAO_BASE_ADDRESS + 0x01B8)
    #define DQICAL1_DQS3_DLY_MIN Fld(7,24,AC_MSKB3)//[30:24]
    #define DQICAL1_DQS2_DLY_MIN Fld(7,16,AC_MSKB2)//[22:16]
    #define DQICAL1_DQS1_DLY_MIN Fld(7,8,AC_MSKB1)//[14:8]
    #define DQICAL1_DQS0_DLY_MIN Fld(7,0,AC_MSKB0)//[6:0]
#define DRAMC_REG_DQICAL2 (DRAMC_NAO_BASE_ADDRESS + 0x01BC)
    #define DQICAL2_DQS3_DLY_MAX Fld(7,24,AC_MSKB3)//[30:24]
    #define DQICAL2_DQS2_DLY_MAX Fld(7,16,AC_MSKB2)//[22:16]
    #define DQICAL2_DQS1_DLY_MAX Fld(7,8,AC_MSKB1)//[14:8]
    #define DQICAL2_DQS0_DLY_MAX Fld(7,0,AC_MSKB0)//[6:0]
#define DRAMC_REG_DQICAL3 (DRAMC_NAO_BASE_ADDRESS + 0x01C0)
    #define DQICAL3_DQS3_DLY_AVG Fld(7,24,AC_MSKB3)//[30:24]
    #define DQICAL3_DQS2_DLY_AVG Fld(7,16,AC_MSKB2)//[22:16]
    #define DQICAL3_DQS1_DLY_AVG Fld(7,8,AC_MSKB1)//[14:8]
    #define DQICAL3_DQS0_DLY_AVG Fld(7,0,AC_MSKB0)//[6:0]
#define DRAMC_REG_TESTCHIP_DMA_STATUS1 (DRAMC_NAO_BASE_ADDRESS + 0x0200)
    #define TESTCHIP_DMA_STATUS1_DMA_STATE Fld(4,4,AC_MSKB0)//[7:4]
    #define TESTCHIP_DMA_STATUS1_DMACMPERR Fld(1,3,AC_MSKB0)//[3:3]
    #define TESTCHIP_DMA_STATUS1_DMA_BUF_AVAIL Fld(1,2,AC_MSKB0)//[2:2]
    #define TESTCHIP_DMA_STATUS1_DMASTATUS Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_TESTCHIP_DMA_STATUS2 (DRAMC_NAO_BASE_ADDRESS + 0x0204)
    #define TESTCHIP_DMA_STATUS2_DMACMPERR_BIT Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TESTCHIP_DMA_STATUS3 (DRAMC_NAO_BASE_ADDRESS + 0x0208)
    #define TESTCHIP_DMA_STATUS3_DMA_DATA_BUFFER0_31_0_ Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TESTCHIP_DMA_STATUS4 (DRAMC_NAO_BASE_ADDRESS + 0x020C)
    #define TESTCHIP_DMA_STATUS4_DMA_DATA_BUFFER0_63_32_ Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TESTCHIP_DMA_STATUS5 (DRAMC_NAO_BASE_ADDRESS + 0x0210)
    #define TESTCHIP_DMA_STATUS5_DMA_DATA_BUFFER0_95_64_ Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TESTCHIP_DMA_STATUS6 (DRAMC_NAO_BASE_ADDRESS + 0x0214)
    #define TESTCHIP_DMA_STATUS6_DMA_DATA_BUFFER0_127_96_ Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TESTCHIP_DMA_STATUS7 (DRAMC_NAO_BASE_ADDRESS + 0x0218)
    #define TESTCHIP_DMA_STATUS7_DMA_DATA_BUFFER1_31_0_ Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TESTCHIP_DMA_STATUS8 (DRAMC_NAO_BASE_ADDRESS + 0x021C)
    #define TESTCHIP_DMA_STATUS8_DMA_DATA_BUFFER1_63_32_ Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TESTCHIP_DMA_STATUS9 (DRAMC_NAO_BASE_ADDRESS + 0x0220)
    #define TESTCHIP_DMA_STATUS9_DMA_DATA_BUFFER1_95_64_ Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TESTCHIP_DMA_STATUS10 (DRAMC_NAO_BASE_ADDRESS + 0x0224)
    #define TESTCHIP_DMA_STATUS10_DMA_DATA_BUFFE1_127_96_ Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TESTCHIP_DMA_STATUS11 (DRAMC_NAO_BASE_ADDRESS + 0x0228)
    #define TESTCHIP_DMA_STATUS11_DMA_DATA_BUFFER2_31_0_ Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TESTCHIP_DMA_STATUS12 (DRAMC_NAO_BASE_ADDRESS + 0x022C)
    #define TESTCHIP_DMA_STATUS12_DMA_DATA_BUFFER2_63_32_ Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TESTCHIP_DMA_STATUS13 (DRAMC_NAO_BASE_ADDRESS + 0x0230)
    #define TESTCHIP_DMA_STATUS13_DMA_DATA_BUFFER2_95_64_ Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TESTCHIP_DMA_STATUS14 (DRAMC_NAO_BASE_ADDRESS + 0x0234)
    #define TESTCHIP_DMA_STATUS14_DMA_DATA_BUFFER2_127_96_ Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TESTCHIP_DMA_STATUS15 (DRAMC_NAO_BASE_ADDRESS + 0x0238)
    #define TESTCHIP_DMA_STATUS15_DMA_DATA_BUFFER3_31_0_ Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TESTCHIP_DMA_STATUS16 (DRAMC_NAO_BASE_ADDRESS + 0x023C)
    #define TESTCHIP_DMA_STATUS16_DMA_DATA_BUFFER3_63_32_ Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TESTCHIP_DMA_STATUS17 (DRAMC_NAO_BASE_ADDRESS + 0x0240)
    #define TESTCHIP_DMA_STATUS17_DMA_DATA_BUFFER3_95_64_ Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TESTCHIP_DMA_STATUS18 (DRAMC_NAO_BASE_ADDRESS + 0x0244)
    #define TESTCHIP_DMA_STATUS18_DMA_DATA_BUFFER3_127_96_ Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TESTCHIP_DMA_STATUS19 (DRAMC_NAO_BASE_ADDRESS + 0x0248)
    #define TESTCHIP_DMA_STATUS19_DMA_DATA_BUFFER4_31_0_ Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TESTCHIP_DMA_STATUS20 (DRAMC_NAO_BASE_ADDRESS + 0x024C)
    #define TESTCHIP_DMA_STATUS20_DMA_DATA_BUFFER4_63_32_ Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TESTCHIP_DMA_STATUS21 (DRAMC_NAO_BASE_ADDRESS + 0x0250)
    #define TESTCHIP_DMA_STATUS21_DMA_DATA_BUFFER4_95_64_ Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TESTCHIP_DMA_STATUS22 (DRAMC_NAO_BASE_ADDRESS + 0x0254)
    #define TESTCHIP_DMA_STATUS22_DMA_DATA_BUFFER4_127_96_ Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TESTCHIP_DMA_STATUS23 (DRAMC_NAO_BASE_ADDRESS + 0x0258)
    #define TESTCHIP_DMA_STATUS23_DMA_DATA_BUFFER5_31_0_ Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TESTCHIP_DMA_STATUS24 (DRAMC_NAO_BASE_ADDRESS + 0x025C)
    #define TESTCHIP_DMA_STATUS24_DMA_DATA_BUFFER5_63_32_ Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TESTCHIP_DMA_STATUS25 (DRAMC_NAO_BASE_ADDRESS + 0x0260)
    #define TESTCHIP_DMA_STATUS25_DMA_DATA_BUFFER5_95_64_ Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TESTCHIP_DMA_STATUS26 (DRAMC_NAO_BASE_ADDRESS + 0x0264)
    #define TESTCHIP_DMA_STATUS26_DMA_DATA_BUFFER5_127_96_ Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TESTCHIP_DMA_STATUS27 (DRAMC_NAO_BASE_ADDRESS + 0x0268)
    #define TESTCHIP_DMA_STATUS27_DMA_DATA_BUFFER6_31_0_ Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TESTCHIP_DMA_STATUS28 (DRAMC_NAO_BASE_ADDRESS + 0x026C)
    #define TESTCHIP_DMA_STATUS28_DMA_DATA_BUFFER6_63_32_ Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TESTCHIP_DMA_STATUS29 (DRAMC_NAO_BASE_ADDRESS + 0x0270)
    #define TESTCHIP_DMA_STATUS29_DMA_DATA_BUFFER6_95_64_ Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TESTCHIP_DMA_STATUS30 (DRAMC_NAO_BASE_ADDRESS + 0x0274)
    #define TESTCHIP_DMA_STATUS30_DMA_DATA_BUFFER6_127_96_ Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TESTCHIP_DMA_STATUS31 (DRAMC_NAO_BASE_ADDRESS + 0x0278)
    #define TESTCHIP_DMA_STATUS31_DMA_DATA_BUFFER7_31_0_ Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TESTCHIP_DMA_STATUS32 (DRAMC_NAO_BASE_ADDRESS + 0x027C)
    #define TESTCHIP_DMA_STATUS32_DMA_DATA_BUFFER7_63_32_ Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TESTCHIP_DMA_STATUS33 (DRAMC_NAO_BASE_ADDRESS + 0x0280)
    #define TESTCHIP_DMA_STATUS33_DMA_DATA_BUFFER7_95_64_ Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_TESTCHIP_DMA_STATUS34 (DRAMC_NAO_BASE_ADDRESS + 0x0284)
    #define TESTCHIP_DMA_STATUS34_DMA_DATA_BUFFER7_127_96_ Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_REFRESH_POP_COUNTER (DRAMC_NAO_BASE_ADDRESS + 0x0300)
    #define REFRESH_POP_COUNTER_REFRESH_POP_COUNTER Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_FREERUN_26M_COUNTER (DRAMC_NAO_BASE_ADDRESS + 0x0304)
    #define FREERUN_26M_COUNTER_FREERUN_26M_COUNTER Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_DRAMC_IDLE_COUNTER (DRAMC_NAO_BASE_ADDRESS + 0x0308)
    #define DRAMC_IDLE_COUNTER_DRAMC_IDLE_COUNTER Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_R2R_PAGE_HIT_COUNTER (DRAMC_NAO_BASE_ADDRESS + 0x030C)
    #define R2R_PAGE_HIT_COUNTER_R2R_PAGE_HIT_COUNTER Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_R2R_PAGE_MISS_COUNTER (DRAMC_NAO_BASE_ADDRESS + 0x0310)
    #define R2R_PAGE_MISS_COUNTER_R2R_PAGE_MISS_COUNTER Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_R2R_INTERBANK_COUNTER (DRAMC_NAO_BASE_ADDRESS + 0x0314)
    #define R2R_INTERBANK_COUNTER_R2R_INTERBANK_COUNTER Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_R2W_PAGE_HIT_COUNTER (DRAMC_NAO_BASE_ADDRESS + 0x0318)
    #define R2W_PAGE_HIT_COUNTER_R2W_PAGE_HIT_COUNTER Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_R2W_PAGE_MISS_COUNTER (DRAMC_NAO_BASE_ADDRESS + 0x031C)
    #define R2W_PAGE_MISS_COUNTER_R2W_PAGE_MISS_COUNTER Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_R2W_INTERBANK_COUNTER (DRAMC_NAO_BASE_ADDRESS + 0x0320)
    #define R2W_INTERBANK_COUNTER_R2W_INTERBANK_COUNTER Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_W2R_PAGE_HIT_COUNTER (DRAMC_NAO_BASE_ADDRESS + 0x0324)
    #define W2R_PAGE_HIT_COUNTER_W2R_PAGE_HIT_COUNTER Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_W2R_PAGE_MISS_COUNTER (DRAMC_NAO_BASE_ADDRESS + 0x0328)
    #define W2R_PAGE_MISS_COUNTER_W2R_PAGE_MISS_COUNTER Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_W2R_INTERBANK_COUNTER (DRAMC_NAO_BASE_ADDRESS + 0x032C)
    #define W2R_INTERBANK_COUNTER_W2R_INTERBANK_COUNTER Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_W2W_PAGE_HIT_COUNTER (DRAMC_NAO_BASE_ADDRESS + 0x0330)
    #define W2W_PAGE_HIT_COUNTER_W2W_PAGE_HIT_COUNTER Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_W2W_PAGE_MISS_COUNTER (DRAMC_NAO_BASE_ADDRESS + 0x0334)
    #define W2W_PAGE_MISS_COUNTER_W2W_PAGE_MISS_COUNTER Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_W2W_INTERBANK_COUNTER (DRAMC_NAO_BASE_ADDRESS + 0x0338)
    #define W2W_INTERBANK_COUNTER_W2W_INTERBANK_COUNTER Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_RK0_PRE_STANDBY_COUNTER (DRAMC_NAO_BASE_ADDRESS + 0x033C)
    #define RK0_PRE_STANDBY_COUNTER_RK0_PRE_STANDBY_COUNTER Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_RK0_PRE_POWERDOWN_COUNTER (DRAMC_NAO_BASE_ADDRESS + 0x0340)
    #define RK0_PRE_POWERDOWN_COUNTER_RK0_PRE_POWERDOWN_COUNTER Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_RK0_ACT_STANDBY_COUNTER (DRAMC_NAO_BASE_ADDRESS + 0x0344)
    #define RK0_ACT_STANDBY_COUNTER_RK0_ACT_STANDBY_COUNTER Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_RK0_ACT_POWERDOWN_COUNTER (DRAMC_NAO_BASE_ADDRESS + 0x0348)
    #define RK0_ACT_POWERDOWN_COUNTER_RK0_ACT_POWERDOWN_COUNTER Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_RK1_PRE_STANDBY_COUNTER (DRAMC_NAO_BASE_ADDRESS + 0x034C)
    #define RK1_PRE_STANDBY_COUNTER_RK1_PRE_STANDBY_COUNTER Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_RK1_PRE_POWERDOWN_COUNTER (DRAMC_NAO_BASE_ADDRESS + 0x0350)
    #define RK1_PRE_POWERDOWN_COUNTER_RK1_PRE_POWERDOWN_COUNTER Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_RK1_ACT_STANDBY_COUNTER (DRAMC_NAO_BASE_ADDRESS + 0x0354)
    #define RK1_ACT_STANDBY_COUNTER_RK1_ACT_STANDBY_COUNTER Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_RK1_ACT_POWERDOWN_COUNTER (DRAMC_NAO_BASE_ADDRESS + 0x0358)
    #define RK1_ACT_POWERDOWN_COUNTER_RK1_ACT_POWERDOWN_COUNTER Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_RK2_PRE_STANDBY_COUNTER (DRAMC_NAO_BASE_ADDRESS + 0x035C)
    #define RK2_PRE_STANDBY_COUNTER_RK2_PRE_STANDBY_COUNTER Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_RK2_PRE_POWERDOWN_COUNTER (DRAMC_NAO_BASE_ADDRESS + 0x0360)
    #define RK2_PRE_POWERDOWN_COUNTER_RK2_PRE_POWERDOWN_COUNTER Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_RK2_ACT_STANDBY_COUNTER (DRAMC_NAO_BASE_ADDRESS + 0x0364)
    #define RK2_ACT_STANDBY_COUNTER_RK2_ACT_STANDBY_COUNTER Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_RK2_ACT_POWERDOWN_COUNTER (DRAMC_NAO_BASE_ADDRESS + 0x0368)
    #define RK2_ACT_POWERDOWN_COUNTER_RK2_ACT_POWERDOWN_COUNTER Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_DQ0_TOGGLE_COUNTER (DRAMC_NAO_BASE_ADDRESS + 0x036C)
    #define DQ0_TOGGLE_COUNTER_DQ0_TOGGLE_COUNTER Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_DQ1_TOGGLE_COUNTER (DRAMC_NAO_BASE_ADDRESS + 0x0370)
    #define DQ1_TOGGLE_COUNTER_DQ1_TOGGLE_COUNTER Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_DQ2_TOGGLE_COUNTER (DRAMC_NAO_BASE_ADDRESS + 0x0374)
    #define DQ2_TOGGLE_COUNTER_DQ2_TOGGLE_COUNTER Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_DQ3_TOGGLE_COUNTER (DRAMC_NAO_BASE_ADDRESS + 0x0378)
    #define DQ3_TOGGLE_COUNTER_DQ3_TOGGLE_COUNTER Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_DQ0_TOGGLE_COUNTER_R (DRAMC_NAO_BASE_ADDRESS + 0x037C)
    #define DQ0_TOGGLE_COUNTER_R_DQ0_TOGGLE_COUNTER_R Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_DQ1_TOGGLE_COUNTER_R (DRAMC_NAO_BASE_ADDRESS + 0x0380)
    #define DQ1_TOGGLE_COUNTER_R_DQ1_TOGGLE_COUNTER_R Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_DQ2_TOGGLE_COUNTER_R (DRAMC_NAO_BASE_ADDRESS + 0x0384)
    #define DQ2_TOGGLE_COUNTER_R_DQ2_TOGGLE_COUNTER_R Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_DQ3_TOGGLE_COUNTER_R (DRAMC_NAO_BASE_ADDRESS + 0x0388)
    #define DQ3_TOGGLE_COUNTER_R_DQ3_TOGGLE_COUNTER_R Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_READ_BYTES_COUNTER (DRAMC_NAO_BASE_ADDRESS + 0x038C)
    #define READ_BYTES_COUNTER_READ_BYTES_COUNTER Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_WRITE_BYTES_COUNTER (DRAMC_NAO_BASE_ADDRESS + 0x0390)
    #define WRITE_BYTES_COUNTER_WRITE_BYTES_COUNTER Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_MAX_SREF_REQ_TO_ACK_LATENCY_COUNTER (DRAMC_NAO_BASE_ADDRESS + 0x0394)
    #define MAX_SREF_REQ_TO_ACK_LATENCY_COUNTER_SREF_REQTOACK_MAX_COUNTER Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_MAX_RK1_DRS_LONG_REQ_TO_ACK_LATENCY_COUNTER (DRAMC_NAO_BASE_ADDRESS + 0x0398)
    #define MAX_RK1_DRS_LONG_REQ_TO_ACK_LATENCY_COUNTER_DRS_LONG_REQTOACK_MAX_COUNTER Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_MAX_RK1_DRS_REQ_TO_ACK_LATENCY_COUNTER (DRAMC_NAO_BASE_ADDRESS + 0x039C)
    #define MAX_RK1_DRS_REQ_TO_ACK_LATENCY_COUNTER_DRS_REQTOACK_MAX_COUNTER Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_DRAMC_IDLE_DCM_COUNTER (DRAMC_NAO_BASE_ADDRESS + 0x03A0)
    #define DRAMC_IDLE_DCM_COUNTER_DRAMC_IDLE_DCM_COUNTER Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_DDRPHY_CLK_EN_COUNTER (DRAMC_NAO_BASE_ADDRESS + 0x03A4)
    #define DDRPHY_CLK_EN_COUNTER_DDRPHY_CLK_EN_COUNTER Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_DDRPHY_CLK_EN_COMB_COUNTER (DRAMC_NAO_BASE_ADDRESS + 0x03A8)
    #define DDRPHY_CLK_EN_COMB_COUNTER_DDRPHY_CLK_EN_COMB_COUNTER Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_LAT_COUNTER_CMD0 (DRAMC_NAO_BASE_ADDRESS + 0x03C0)
    #define LAT_COUNTER_CMD0_LAT_CMD0_CNT_MAX_REORDER Fld(1,18,AC_MSKB2)//[18:18]
    #define LAT_COUNTER_CMD0_LAT_CMD0_CNT_MAX_LLAT Fld(1,17,AC_MSKB2)//[17:17]
    #define LAT_COUNTER_CMD0_LAT_CMD0_CNT_MAX_HPRI Fld(1,16,AC_MSKB2)//[16:16]
    #define LAT_COUNTER_CMD0_LAT_CMD0_CNT_MAX Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_LAT_COUNTER_CMD1 (DRAMC_NAO_BASE_ADDRESS + 0x03C4)
    #define LAT_COUNTER_CMD1_LAT_CMD1_CNT_MAX_REORDER Fld(1,18,AC_MSKB2)//[18:18]
    #define LAT_COUNTER_CMD1_LAT_CMD1_CNT_MAX_LLAT Fld(1,17,AC_MSKB2)//[17:17]
    #define LAT_COUNTER_CMD1_LAT_CMD1_CNT_MAX_HPRI Fld(1,16,AC_MSKB2)//[16:16]
    #define LAT_COUNTER_CMD1_LAT_CMD1_CNT_MAX Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_LAT_COUNTER_CMD2 (DRAMC_NAO_BASE_ADDRESS + 0x03C8)
    #define LAT_COUNTER_CMD2_LAT_CMD2_CNT_MAX_REORDER Fld(1,18,AC_MSKB2)//[18:18]
    #define LAT_COUNTER_CMD2_LAT_CMD2_CNT_MAX_LLAT Fld(1,17,AC_MSKB2)//[17:17]
    #define LAT_COUNTER_CMD2_LAT_CMD2_CNT_MAX_HPRI Fld(1,16,AC_MSKB2)//[16:16]
    #define LAT_COUNTER_CMD2_LAT_CMD2_CNT_MAX Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_LAT_COUNTER_CMD3 (DRAMC_NAO_BASE_ADDRESS + 0x03CC)
    #define LAT_COUNTER_CMD3_LAT_CMD3_CNT_MAX_REORDER Fld(1,18,AC_MSKB2)//[18:18]
    #define LAT_COUNTER_CMD3_LAT_CMD3_CNT_MAX_LLAT Fld(1,17,AC_MSKB2)//[17:17]
    #define LAT_COUNTER_CMD3_LAT_CMD3_CNT_MAX_HPRI Fld(1,16,AC_MSKB2)//[16:16]
    #define LAT_COUNTER_CMD3_LAT_CMD3_CNT_MAX Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_LAT_COUNTER_CMD4 (DRAMC_NAO_BASE_ADDRESS + 0x03D0)
    #define LAT_COUNTER_CMD4_LAT_CMD4_CNT_MAX_REORDER Fld(1,18,AC_MSKB2)//[18:18]
    #define LAT_COUNTER_CMD4_LAT_CMD4_CNT_MAX_LLAT Fld(1,17,AC_MSKB2)//[17:17]
    #define LAT_COUNTER_CMD4_LAT_CMD4_CNT_MAX_HPRI Fld(1,16,AC_MSKB2)//[16:16]
    #define LAT_COUNTER_CMD4_LAT_CMD4_CNT_MAX Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_LAT_COUNTER_CMD5 (DRAMC_NAO_BASE_ADDRESS + 0x03D4)
    #define LAT_COUNTER_CMD5_LAT_CMD5_CNT_MAX_REORDER Fld(1,18,AC_MSKB2)//[18:18]
    #define LAT_COUNTER_CMD5_LAT_CMD5_CNT_MAX_LLAT Fld(1,17,AC_MSKB2)//[17:17]
    #define LAT_COUNTER_CMD5_LAT_CMD5_CNT_MAX_HPRI Fld(1,16,AC_MSKB2)//[16:16]
    #define LAT_COUNTER_CMD5_LAT_CMD5_CNT_MAX Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_LAT_COUNTER_CMD6 (DRAMC_NAO_BASE_ADDRESS + 0x03D8)
    #define LAT_COUNTER_CMD6_LAT_CMD6_CNT_MAX_REORDER Fld(1,18,AC_MSKB2)//[18:18]
    #define LAT_COUNTER_CMD6_LAT_CMD6_CNT_MAX_LLAT Fld(1,17,AC_MSKB2)//[17:17]
    #define LAT_COUNTER_CMD6_LAT_CMD6_CNT_MAX_HPRI Fld(1,16,AC_MSKB2)//[16:16]
    #define LAT_COUNTER_CMD6_LAT_CMD6_CNT_MAX Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_LAT_COUNTER_CMD7 (DRAMC_NAO_BASE_ADDRESS + 0x03DC)
    #define LAT_COUNTER_CMD7_LAT_CMD7_CNT_MAX_REORDER Fld(1,18,AC_MSKB2)//[18:18]
    #define LAT_COUNTER_CMD7_LAT_CMD7_CNT_MAX_LLAT Fld(1,17,AC_MSKB2)//[17:17]
    #define LAT_COUNTER_CMD7_LAT_CMD7_CNT_MAX_HPRI Fld(1,16,AC_MSKB2)//[16:16]
    #define LAT_COUNTER_CMD7_LAT_CMD7_CNT_MAX Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_LAT_COUNTER_AVER (DRAMC_NAO_BASE_ADDRESS + 0x03E0)
    #define LAT_COUNTER_AVER_LAT_CMD_AVER_CNT Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_LAT_COUNTER_NUM (DRAMC_NAO_BASE_ADDRESS + 0x03E4)
    #define LAT_COUNTER_NUM_LAT_CMD_NUM Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_LAT_COUNTER_BLOCK_ALE (DRAMC_NAO_BASE_ADDRESS + 0x03E8)
    #define LAT_COUNTER_BLOCK_ALE_CTO_BLOCK_CNT_MAX Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_DQSSAMPLEV (DRAMC_NAO_BASE_ADDRESS + 0x0400)
    #define DQSSAMPLEV_DQSIEN_PICG_HEAD_ERR_RK1 Fld(4,28,AC_MSKB3)//[31:28]
    #define DQSSAMPLEV_STB_CNT_SHU_ST_ERR_FLAG_RK1 Fld(4,24,AC_MSKB3)//[27:24]
    #define DQSSAMPLEV_DQSIEN_PICG_HEAD_ERR_RK0 Fld(4,20,AC_MSKB2)//[23:20]
    #define DQSSAMPLEV_STB_CNT_SHU_ST_ERR_FLAG_RK0 Fld(4,16,AC_MSKB2)//[19:16]
    #define DQSSAMPLEV_PI_OVERFLOW Fld(4,12,AC_MSKB1)//[15:12]
    #define DQSSAMPLEV_SAMPLE_OUT1_DQS3 Fld(1,3,AC_MSKB0)//[3:3]
    #define DQSSAMPLEV_SAMPLE_OUT1_DQS2 Fld(1,2,AC_MSKB0)//[2:2]
    #define DQSSAMPLEV_SAMPLE_OUT1_DQS1 Fld(1,1,AC_MSKB0)//[1:1]
    #define DQSSAMPLEV_SAMPLE_OUT1_DQS0 Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_DQSGNWCNT0 (DRAMC_NAO_BASE_ADDRESS + 0x0408)
    #define DQSGNWCNT0_DQS1R_GATING_COUNTER Fld(8,24,AC_FULLB3)//[31:24]
    #define DQSGNWCNT0_DQS1F_GATING_COUNTER Fld(8,16,AC_FULLB2)//[23:16]
    #define DQSGNWCNT0_DQS0R_GATING_COUNTER Fld(8,8,AC_FULLB1)//[15:8]
    #define DQSGNWCNT0_DQS0F_GATING_COUNTER Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_DQSGNWCNT1 (DRAMC_NAO_BASE_ADDRESS + 0x040C)
    #define DQSGNWCNT1_DQS3R_GATING_COUNTER Fld(8,24,AC_FULLB3)//[31:24]
    #define DQSGNWCNT1_DQS3F_GATING_COUNTER Fld(8,16,AC_FULLB2)//[23:16]
    #define DQSGNWCNT1_DQS2R_GATING_COUNTER Fld(8,8,AC_FULLB1)//[15:8]
    #define DQSGNWCNT1_DQS2F_GATING_COUNTER Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_DQSGNWCNT2 (DRAMC_NAO_BASE_ADDRESS + 0x0410)
    #define DQSGNWCNT2_DQS0R_PRE_GATING_COUNTER Fld(8,24,AC_FULLB3)//[31:24]
    #define DQSGNWCNT2_DQS0F_PRE_GATING_COUNTER Fld(8,16,AC_FULLB2)//[23:16]
    #define DQSGNWCNT2_DQS0R_POS_GATING_COUNTER Fld(8,8,AC_FULLB1)//[15:8]
    #define DQSGNWCNT2_DQS0F_POS_GATING_COUNTER Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_DQSGNWCNT3 (DRAMC_NAO_BASE_ADDRESS + 0x0414)
    #define DQSGNWCNT3_DQS1R_PRE_GATING_COUNTER Fld(8,24,AC_FULLB3)//[31:24]
    #define DQSGNWCNT3_DQS1F_PRE_GATING_COUNTER Fld(8,16,AC_FULLB2)//[23:16]
    #define DQSGNWCNT3_DQS1R_POS_GATING_COUNTER Fld(8,8,AC_FULLB1)//[15:8]
    #define DQSGNWCNT3_DQS1F_POS_GATING_COUNTER Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_DQSGNWCNT4 (DRAMC_NAO_BASE_ADDRESS + 0x0418)
    #define DQSGNWCNT4_DQS2R_PRE_GATING_COUNTER Fld(8,24,AC_FULLB3)//[31:24]
    #define DQSGNWCNT4_DQS2F_PRE_GATING_COUNTER Fld(8,16,AC_FULLB2)//[23:16]
    #define DQSGNWCNT4_DQS2R_POS_GATING_COUNTER Fld(8,8,AC_FULLB1)//[15:8]
    #define DQSGNWCNT4_DQS2F_POS_GATING_COUNTER Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_DQSGNWCNT5 (DRAMC_NAO_BASE_ADDRESS + 0x041C)
    #define DQSGNWCNT5_DQS3R_PRE_GATING_COUNTER Fld(8,24,AC_FULLB3)//[31:24]
    #define DQSGNWCNT5_DQS3F_PRE_GATING_COUNTER Fld(8,16,AC_FULLB2)//[23:16]
    #define DQSGNWCNT5_DQS3R_POS_GATING_COUNTER Fld(8,8,AC_FULLB1)//[15:8]
    #define DQSGNWCNT5_DQS3F_POS_GATING_COUNTER Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_TOGGLE_CNT (DRAMC_NAO_BASE_ADDRESS + 0x0420)
    #define TOGGLE_CNT_TOGGLE_CNT Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_DQS0_ERR_CNT (DRAMC_NAO_BASE_ADDRESS + 0x0424)
    #define DQS0_ERR_CNT_DQS0_ERR_CNT Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_DQ_ERR_CNT0 (DRAMC_NAO_BASE_ADDRESS + 0x0428)
    #define DQ_ERR_CNT0_DQ_ERR_CNT0 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_DQS1_ERR_CNT (DRAMC_NAO_BASE_ADDRESS + 0x042C)
    #define DQS1_ERR_CNT_DQS1_ERR_CNT Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_DQ_ERR_CNT1 (DRAMC_NAO_BASE_ADDRESS + 0x0430)
    #define DQ_ERR_CNT1_DQ_ERR_CNT1 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_DQS2_ERR_CNT (DRAMC_NAO_BASE_ADDRESS + 0x0434)
    #define DQS2_ERR_CNT_DQS2_ERR_CNT Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_DQ_ERR_CNT2 (DRAMC_NAO_BASE_ADDRESS + 0x0438)
    #define DQ_ERR_CNT2_DQ_ERR_CNT2 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_DQS3_ERR_CNT (DRAMC_NAO_BASE_ADDRESS + 0x043C)
    #define DQS3_ERR_CNT_DQS3_ERR_CNT Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_DQ_ERR_CNT3 (DRAMC_NAO_BASE_ADDRESS + 0x0440)
    #define DQ_ERR_CNT3_DQ_ERR_CNT3 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_DEBUG_APHY_RX_CTL (DRAMC_NAO_BASE_ADDRESS + 0x0444)
    #define DEBUG_APHY_RX_CTL_RX_IN_BUFF_EN_LAT_B3_RK1_USABLE Fld(1,31,AC_MSKB3)//[31:31]
    #define DEBUG_APHY_RX_CTL_RX_IN_BUFF_EN_LAT_B2_RK1_USABLE Fld(1,30,AC_MSKB3)//[30:30]
    #define DEBUG_APHY_RX_CTL_RX_IN_BUFF_EN_LAT_B1_RK1_USABLE Fld(1,29,AC_MSKB3)//[29:29]
    #define DEBUG_APHY_RX_CTL_RX_IN_BUFF_EN_LAT_B0_RK1_USABLE Fld(1,28,AC_MSKB3)//[28:28]
    #define DEBUG_APHY_RX_CTL_RX_IN_BUFF_EN_LAT_B3_RK0_USABLE Fld(1,27,AC_MSKB3)//[27:27]
    #define DEBUG_APHY_RX_CTL_RX_IN_BUFF_EN_LAT_B2_RK0_USABLE Fld(1,26,AC_MSKB3)//[26:26]
    #define DEBUG_APHY_RX_CTL_RX_IN_BUFF_EN_LAT_B1_RK0_USABLE Fld(1,25,AC_MSKB3)//[25:25]
    #define DEBUG_APHY_RX_CTL_RX_IN_BUFF_EN_LAT_B0_RK0_USABLE Fld(1,24,AC_MSKB3)//[24:24]
    #define DEBUG_APHY_RX_CTL_RX_RANK_SEL_RXDLY_UPDLAT_B3_RK1_USABLE Fld(1,23,AC_MSKB2)//[23:23]
    #define DEBUG_APHY_RX_CTL_RX_RANK_SEL_RXDLY_UPDLAT_B2_RK1_USABLE Fld(1,22,AC_MSKB2)//[22:22]
    #define DEBUG_APHY_RX_CTL_RX_RANK_SEL_RXDLY_UPDLAT_B1_RK1_USABLE Fld(1,21,AC_MSKB2)//[21:21]
    #define DEBUG_APHY_RX_CTL_RX_RANK_SEL_RXDLY_UPDLAT_B0_RK1_USABLE Fld(1,20,AC_MSKB2)//[20:20]
    #define DEBUG_APHY_RX_CTL_RX_RANK_SEL_RXDLY_UPDLAT_B3_RK0_USABLE Fld(1,19,AC_MSKB2)//[19:19]
    #define DEBUG_APHY_RX_CTL_RX_RANK_SEL_RXDLY_UPDLAT_B2_RK0_USABLE Fld(1,18,AC_MSKB2)//[18:18]
    #define DEBUG_APHY_RX_CTL_RX_RANK_SEL_RXDLY_UPDLAT_B1_RK0_USABLE Fld(1,17,AC_MSKB2)//[17:17]
    #define DEBUG_APHY_RX_CTL_RX_RANK_SEL_RXDLY_UPDLAT_B0_RK0_USABLE Fld(1,16,AC_MSKB2)//[16:16]
    #define DEBUG_APHY_RX_CTL_RX_IN_GATE_EN_PRE_LAT_B3_RK1_USABLE Fld(1,15,AC_MSKB1)//[15:15]
    #define DEBUG_APHY_RX_CTL_RX_IN_GATE_EN_PRE_LAT_B2_RK1_USABLE Fld(1,14,AC_MSKB1)//[14:14]
    #define DEBUG_APHY_RX_CTL_RX_IN_GATE_EN_PRE_LAT_B1_RK1_USABLE Fld(1,13,AC_MSKB1)//[13:13]
    #define DEBUG_APHY_RX_CTL_RX_IN_GATE_EN_PRE_LAT_B0_RK1_USABLE Fld(1,12,AC_MSKB1)//[12:12]
    #define DEBUG_APHY_RX_CTL_RX_IN_GATE_EN_PRE_LAT_B3_RK0_USABLE Fld(1,11,AC_MSKB1)//[11:11]
    #define DEBUG_APHY_RX_CTL_RX_IN_GATE_EN_PRE_LAT_B2_RK0_USABLE Fld(1,10,AC_MSKB1)//[10:10]
    #define DEBUG_APHY_RX_CTL_RX_IN_GATE_EN_PRE_LAT_B1_RK0_USABLE Fld(1,9,AC_MSKB1)//[9:9]
    #define DEBUG_APHY_RX_CTL_RX_IN_GATE_EN_PRE_LAT_B0_RK0_USABLE Fld(1,8,AC_MSKB1)//[8:8]
    #define DEBUG_APHY_RX_CTL_RX_IN_GATE_EN_LAT_B3_RK1_USABLE Fld(1,7,AC_MSKB0)//[7:7]
    #define DEBUG_APHY_RX_CTL_RX_IN_GATE_EN_LAT_B2_RK1_USABLE Fld(1,6,AC_MSKB0)//[6:6]
    #define DEBUG_APHY_RX_CTL_RX_IN_GATE_EN_LAT_B1_RK1_USABLE Fld(1,5,AC_MSKB0)//[5:5]
    #define DEBUG_APHY_RX_CTL_RX_IN_GATE_EN_LAT_B0_RK1_USABLE Fld(1,4,AC_MSKB0)//[4:4]
    #define DEBUG_APHY_RX_CTL_RX_IN_GATE_EN_LAT_B3_RK0_USABLE Fld(1,3,AC_MSKB0)//[3:3]
    #define DEBUG_APHY_RX_CTL_RX_IN_GATE_EN_LAT_B2_RK0_USABLE Fld(1,2,AC_MSKB0)//[2:2]
    #define DEBUG_APHY_RX_CTL_RX_IN_GATE_EN_LAT_B1_RK0_USABLE Fld(1,1,AC_MSKB0)//[1:1]
    #define DEBUG_APHY_RX_CTL_RX_IN_GATE_EN_LAT_B0_RK0_USABLE Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_DEBUG_RODTCTL (DRAMC_NAO_BASE_ADDRESS + 0x0448)
    #define DEBUG_RODTCTL_RODTENCGEN_LAT_RK1 Fld(4,28,AC_MSKB3)//[31:28]
    #define DEBUG_RODTCTL_RODTENCGEN_LAT_RK0 Fld(4,24,AC_MSKB3)//[27:24]
    #define DEBUG_RODTCTL_RODTENSTBINCTL_RK1 Fld(4,20,AC_MSKB2)//[23:20]
    #define DEBUG_RODTCTL_RODTENSTBINCTL_RK0 Fld(4,16,AC_MSKB2)//[19:16]
    #define DEBUG_RODTCTL_R1DQSINCTL_OFFSET_LAT Fld(4,12,AC_MSKB1)//[15:12]
    #define DEBUG_RODTCTL_R0DQSINCTL_OFFSET_LAT Fld(4,8,AC_MSKB1)//[11:8]
    #define DEBUG_RODTCTL_SELPH_RODTEN_USABLE_B3_RK1 Fld(1,7,AC_MSKB0)//[7:7]
    #define DEBUG_RODTCTL_SELPH_RODTEN_USABLE_B2_RK1 Fld(1,6,AC_MSKB0)//[6:6]
    #define DEBUG_RODTCTL_SELPH_RODTEN_USABLE_B1_RK1 Fld(1,5,AC_MSKB0)//[5:5]
    #define DEBUG_RODTCTL_SELPH_RODTEN_USABLE_B0_RK1 Fld(1,4,AC_MSKB0)//[4:4]
    #define DEBUG_RODTCTL_SELPH_RODTEN_USABLE_B3_RK0 Fld(1,3,AC_MSKB0)//[3:3]
    #define DEBUG_RODTCTL_SELPH_RODTEN_USABLE_B2_RK0 Fld(1,2,AC_MSKB0)//[2:2]
    #define DEBUG_RODTCTL_SELPH_RODTEN_USABLE_B1_RK0 Fld(1,1,AC_MSKB0)//[1:1]
    #define DEBUG_RODTCTL_SELPH_RODTEN_USABLE_B0_RK0 Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_IORGCNT (DRAMC_NAO_BASE_ADDRESS + 0x0450)
    #define IORGCNT_IO_RING_COUNTER Fld(16,16,AC_FULLW32)//[31:16]
    #define IORGCNT_IO_RING_COUNTER_K Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_DQSG_RETRY_STATE (DRAMC_NAO_BASE_ADDRESS + 0x0454)
    #define DQSG_RETRY_STATE_DQSG_RETRY_4TH_ST Fld(8,24,AC_FULLB3)//[31:24]
    #define DQSG_RETRY_STATE_DQSG_RETRY_3RD_ST Fld(8,16,AC_FULLB2)//[23:16]
    #define DQSG_RETRY_STATE_DQSG_RETRY_2ND_ST Fld(8,8,AC_FULLB1)//[15:8]
    #define DQSG_RETRY_STATE_DQSG_RETRY_1ST_ST Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_DQSG_RETRY_STATE1 (DRAMC_NAO_BASE_ADDRESS + 0x0458)
    #define DQSG_RETRY_STATE1_DQSG_RETRY_5TH_ST Fld(8,24,AC_FULLB3)//[31:24]
    #define DQSG_RETRY_STATE1_R_MPDIV_SHU_GP_GATING_ERR Fld(3,19,AC_MSKB2)//[21:19]
    #define DQSG_RETRY_STATE1_R_OTHER_SHU_GP_GATING_ERR Fld(2,17,AC_MSKB2)//[18:17]
    #define DQSG_RETRY_STATE1_STB_GATING_ERR Fld(1,16,AC_MSKB2)//[16:16]
    #define DQSG_RETRY_STATE1_IMPCAL_P_ERROR Fld(1,9,AC_MSKB1)//[9:9]
    #define DQSG_RETRY_STATE1_IMPCAL_N_ERROR Fld(1,8,AC_MSKB1)//[8:8]
    #define DQSG_RETRY_STATE1_RDSEL_TRK_FAST2INI Fld(1,7,AC_MSKB0)//[7:7]
    #define DQSG_RETRY_STATE1_RDSEL_TRK_SLOW2INI Fld(1,6,AC_MSKB0)//[6:6]
    #define DQSG_RETRY_STATE1_RDSEL_TRK_INI2FAST Fld(1,5,AC_MSKB0)//[5:5]
    #define DQSG_RETRY_STATE1_RDSEL_TRK_INI2SLOW Fld(1,4,AC_MSKB0)//[4:4]
    #define DQSG_RETRY_STATE1_RDSEL_TRK_FAST Fld(1,3,AC_MSKB0)//[3:3]
    #define DQSG_RETRY_STATE1_RDSEL_TRK_SLOW Fld(1,2,AC_MSKB0)//[2:2]
    #define DQSG_RETRY_STATE1_TDQSCK_DONE Fld(1,1,AC_MSKB0)//[1:1]
    #define DQSG_RETRY_STATE1_RETRY_DONE_ALL Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_IMPCAL_STATUS1 (DRAMC_NAO_BASE_ADDRESS + 0x0460)
    #define IMPCAL_STATUS1_DRVPDQS_SAVE2 Fld(5,25,AC_MSKB3)//[29:25]
    #define IMPCAL_STATUS1_DRVNDQS_SAVE2 Fld(5,20,AC_MSKW32)//[24:20]
    #define IMPCAL_STATUS1_DRVPDQS_SAVE1 Fld(5,15,AC_MSKW21)//[19:15]
    #define IMPCAL_STATUS1_DRVNDQS_SAVE1 Fld(5,10,AC_MSKB1)//[14:10]
    #define IMPCAL_STATUS1_DRVPDQ_SAVE2 Fld(5,5,AC_MSKW10)//[9:5]
    #define IMPCAL_STATUS1_DRVNDQ_SAVE2 Fld(5,0,AC_MSKB0)//[4:0]
#define DRAMC_REG_IMPCAL_STATUS2 (DRAMC_NAO_BASE_ADDRESS + 0x0464)
    #define IMPCAL_STATUS2_DRVPDQ_SAVE1 Fld(5,25,AC_MSKB3)//[29:25]
    #define IMPCAL_STATUS2_DRVNDQ_SAVE1 Fld(5,20,AC_MSKW32)//[24:20]
    #define IMPCAL_STATUS2_DRVPCMD_SAVE2 Fld(5,15,AC_MSKW21)//[19:15]
    #define IMPCAL_STATUS2_DRVNCMD_SAVE2 Fld(5,10,AC_MSKB1)//[14:10]
    #define IMPCAL_STATUS2_DRVPCMD_SAVE1 Fld(5,5,AC_MSKW10)//[9:5]
    #define IMPCAL_STATUS2_DRVNCMD_SAVE1 Fld(5,0,AC_MSKB0)//[4:0]
#define DRAMC_REG_DQDRV_STATUS (DRAMC_NAO_BASE_ADDRESS + 0x0468)
    #define DQDRV_STATUS_DRVPDQS_2 Fld(5,25,AC_MSKB3)//[29:25]
    #define DQDRV_STATUS_DRVNDQS_2 Fld(5,20,AC_MSKW32)//[24:20]
    #define DQDRV_STATUS_DRVPDQS_1 Fld(5,15,AC_MSKW21)//[19:15]
    #define DQDRV_STATUS_DRVNDQS_1 Fld(5,10,AC_MSKB1)//[14:10]
    #define DQDRV_STATUS_DRVPDQ_2 Fld(5,5,AC_MSKW10)//[9:5]
    #define DQDRV_STATUS_DRVNDQ_2 Fld(5,0,AC_MSKB0)//[4:0]
#define DRAMC_REG_CMDDRV_STATUS (DRAMC_NAO_BASE_ADDRESS + 0x046C)
    #define CMDDRV_STATUS_DRVPDQ_1 Fld(5,25,AC_MSKB3)//[29:25]
    #define CMDDRV_STATUS_DRVNDQ_1 Fld(5,20,AC_MSKW32)//[24:20]
    #define CMDDRV_STATUS_DRVPCMD_2 Fld(5,15,AC_MSKW21)//[19:15]
    #define CMDDRV_STATUS_DRVNCMD_2 Fld(5,10,AC_MSKB1)//[14:10]
    #define CMDDRV_STATUS_DRVPCMD_1 Fld(5,5,AC_MSKW10)//[9:5]
    #define CMDDRV_STATUS_DRVNCMD_1 Fld(5,0,AC_MSKB0)//[4:0]
#define DRAMC_REG_CMDDRV1 (DRAMC_NAO_BASE_ADDRESS + 0x0470)
    #define CMDDRV1_CMDDRV1 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_CMDDRV2 (DRAMC_NAO_BASE_ADDRESS + 0x0474)
    #define CMDDRV2_CMDDRV2 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_GATING_ERR_INFOR (DRAMC_NAO_BASE_ADDRESS + 0x0500)
    #define GATING_ERR_INFOR_GATING_ERR_CUR_SHU_ST Fld(4,8,AC_MSKB1)//[11:8]
    #define GATING_ERR_INFOR_GATING_ERR_PRE_SHU_ST Fld(4,4,AC_MSKB0)//[7:4]
    #define GATING_ERR_INFOR_GATING_ERR_STATUS Fld(4,0,AC_MSKB0)//[3:0]
#define DRAMC_REG_DRAMC_LOOP_BAK_ADR (DRAMC_NAO_BASE_ADDRESS + 0x0504)
    #define DRAMC_LOOP_BAK_ADR_TEST_WR_ROW_ADR Fld(18,14,AC_MSKDW)//[31:14]
    #define DRAMC_LOOP_BAK_ADR_TEST_WR_COL_ADR Fld(11,3,AC_MSKW10)//[13:3]
    #define DRAMC_LOOP_BAK_ADR_TEST_WR_BK_ADR Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_DRAMC_LOOP_BAK_RK (DRAMC_NAO_BASE_ADDRESS + 0x0508)
    #define DRAMC_LOOP_BAK_RK_LOOP_BAK_ADR_CMP_FAIL Fld(1,2,AC_MSKB0)//[2:2]
    #define DRAMC_LOOP_BAK_RK_TEST_WR_RK Fld(2,0,AC_MSKB0)//[1:0]
#define DRAMC_REG_DRAMC_LOOP_BAK_WDAT0 (DRAMC_NAO_BASE_ADDRESS + 0x0510)
    #define DRAMC_LOOP_BAK_WDAT0_LOOP_BACK_WDAT0 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_DRAMC_LOOP_BAK_WDAT1 (DRAMC_NAO_BASE_ADDRESS + 0x0514)
    #define DRAMC_LOOP_BAK_WDAT1_LOOP_BACK_WDAT1 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_DRAMC_LOOP_BAK_WDAT2 (DRAMC_NAO_BASE_ADDRESS + 0x0518)
    #define DRAMC_LOOP_BAK_WDAT2_LOOP_BACK_WDAT2 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_DRAMC_LOOP_BAK_WDAT3 (DRAMC_NAO_BASE_ADDRESS + 0x051C)
    #define DRAMC_LOOP_BAK_WDAT3_LOOP_BACK_WDAT3 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_RK0_DQSOSC_STATUS (DRAMC_NAO_BASE_ADDRESS + 0x0600)
    #define RK0_DQSOSC_STATUS_MR19_REG Fld(16,16,AC_FULLW32)//[31:16]
    #define RK0_DQSOSC_STATUS_MR18_REG Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK0_DQSOSC_DELTA (DRAMC_NAO_BASE_ADDRESS + 0x0604)
    #define RK0_DQSOSC_DELTA_DQSOSC_INT_RK0 Fld(1,19,AC_MSKB2)//[19:19]
    #define RK0_DQSOSC_DELTA_H_DQSOSCLSBR_REQ Fld(1,18,AC_MSKB2)//[18:18]
    #define RK0_DQSOSC_DELTA_DQSOCSR_RESPONSE Fld(1,17,AC_MSKB2)//[17:17]
    #define RK0_DQSOSC_DELTA_SIGN_RK0_DQSOSC_DELTA Fld(1,16,AC_MSKB2)//[16:16]
    #define RK0_DQSOSC_DELTA_ABS_RK0_DQSOSC_DELTA Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK0_DQSOSC_DELTA2 (DRAMC_NAO_BASE_ADDRESS + 0x0608)
    #define RK0_DQSOSC_DELTA2_SIGN_RK0_DQSOSC_B1_DELTA Fld(1,16,AC_MSKB2)//[16:16]
    #define RK0_DQSOSC_DELTA2_ABS_RK0_DQSOSC_B1_DELTA Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK0_CURRENT_TX_SETTING1 (DRAMC_NAO_BASE_ADDRESS + 0x0610)
    #define RK0_CURRENT_TX_SETTING1_REG_TX_DLY_DQM3_MOD Fld(3,28,AC_MSKB3)//[30:28]
    #define RK0_CURRENT_TX_SETTING1_REG_TX_DLY_DQM2_MOD Fld(3,24,AC_MSKB3)//[26:24]
    #define RK0_CURRENT_TX_SETTING1_REG_TX_DLY_DQM1_MOD Fld(3,20,AC_MSKB2)//[22:20]
    #define RK0_CURRENT_TX_SETTING1_REG_TX_DLY_DQM0_MOD Fld(3,16,AC_MSKB2)//[18:16]
    #define RK0_CURRENT_TX_SETTING1_REG_TX_DLY_DQ3_MOD Fld(3,12,AC_MSKB1)//[14:12]
    #define RK0_CURRENT_TX_SETTING1_REG_TX_DLY_DQ2_MOD Fld(3,8,AC_MSKB1)//[10:8]
    #define RK0_CURRENT_TX_SETTING1_REG_TX_DLY_DQ1_MOD Fld(3,4,AC_MSKB0)//[6:4]
    #define RK0_CURRENT_TX_SETTING1_REG_TX_DLY_DQ0_MOD Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_RK0_CURRENT_TX_SETTING2 (DRAMC_NAO_BASE_ADDRESS + 0x0614)
    #define RK0_CURRENT_TX_SETTING2_REG_DLY_DQM3_MOD Fld(3,28,AC_MSKB3)//[30:28]
    #define RK0_CURRENT_TX_SETTING2_REG_DLY_DQM2_MOD Fld(3,24,AC_MSKB3)//[26:24]
    #define RK0_CURRENT_TX_SETTING2_REG_DLY_DQM1_MOD Fld(3,20,AC_MSKB2)//[22:20]
    #define RK0_CURRENT_TX_SETTING2_REG_DLY_DQM0_MOD Fld(3,16,AC_MSKB2)//[18:16]
    #define RK0_CURRENT_TX_SETTING2_REG_DLY_DQ3_MOD Fld(3,12,AC_MSKB1)//[14:12]
    #define RK0_CURRENT_TX_SETTING2_REG_DLY_DQ2_MOD Fld(3,8,AC_MSKB1)//[10:8]
    #define RK0_CURRENT_TX_SETTING2_REG_DLY_DQ1_MOD Fld(3,4,AC_MSKB0)//[6:4]
    #define RK0_CURRENT_TX_SETTING2_REG_DLY_DQ0_MOD Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_RK0_CURRENT_TX_SETTING3 (DRAMC_NAO_BASE_ADDRESS + 0x0618)
    #define RK0_CURRENT_TX_SETTING3_REG_TX_DLY_OEN_DQM3_MOD Fld(3,28,AC_MSKB3)//[30:28]
    #define RK0_CURRENT_TX_SETTING3_REG_TX_DLY_OEN_DQM2_MOD Fld(3,24,AC_MSKB3)//[26:24]
    #define RK0_CURRENT_TX_SETTING3_REG_TX_DLY_OEN_DQM1_MOD Fld(3,20,AC_MSKB2)//[22:20]
    #define RK0_CURRENT_TX_SETTING3_REG_TX_DLY_OEN_DQM0_MOD Fld(3,16,AC_MSKB2)//[18:16]
    #define RK0_CURRENT_TX_SETTING3_REG_TX_DLY_OEN_DQ3_MOD Fld(3,12,AC_MSKB1)//[14:12]
    #define RK0_CURRENT_TX_SETTING3_REG_TX_DLY_OEN_DQ2_MOD Fld(3,8,AC_MSKB1)//[10:8]
    #define RK0_CURRENT_TX_SETTING3_REG_TX_DLY_OEN_DQ1_MOD Fld(3,4,AC_MSKB0)//[6:4]
    #define RK0_CURRENT_TX_SETTING3_REG_TX_DLY_OEN_DQ0_MOD Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_RK0_CURRENT_TX_SETTING4 (DRAMC_NAO_BASE_ADDRESS + 0x061C)
    #define RK0_CURRENT_TX_SETTING4_REG_DLY_OEN_DQM3_MOD Fld(3,28,AC_MSKB3)//[30:28]
    #define RK0_CURRENT_TX_SETTING4_REG_DLY_OEN_DQM2_MOD Fld(3,24,AC_MSKB3)//[26:24]
    #define RK0_CURRENT_TX_SETTING4_REG_DLY_OEN_DQM1_MOD Fld(3,20,AC_MSKB2)//[22:20]
    #define RK0_CURRENT_TX_SETTING4_REG_DLY_OEN_DQM0_MOD Fld(3,16,AC_MSKB2)//[18:16]
    #define RK0_CURRENT_TX_SETTING4_REG_DLY_OEN_DQ3_MOD Fld(3,12,AC_MSKB1)//[14:12]
    #define RK0_CURRENT_TX_SETTING4_REG_DLY_OEN_DQ2_MOD Fld(3,8,AC_MSKB1)//[10:8]
    #define RK0_CURRENT_TX_SETTING4_REG_DLY_OEN_DQ1_MOD Fld(3,4,AC_MSKB0)//[6:4]
    #define RK0_CURRENT_TX_SETTING4_REG_DLY_OEN_DQ0_MOD Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_RK0_DUMMY_RD_DATA0 (DRAMC_NAO_BASE_ADDRESS + 0x0620)
    #define RK0_DUMMY_RD_DATA0_DUMMY_RD_RK0_DATA0 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_RK0_DUMMY_RD_DATA1 (DRAMC_NAO_BASE_ADDRESS + 0x0624)
    #define RK0_DUMMY_RD_DATA1_DUMMY_RD_RK0_DATA1 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_RK0_DUMMY_RD_DATA2 (DRAMC_NAO_BASE_ADDRESS + 0x0628)
    #define RK0_DUMMY_RD_DATA2_DUMMY_RD_RK0_DATA2 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_RK0_DUMMY_RD_DATA3 (DRAMC_NAO_BASE_ADDRESS + 0x062C)
    #define RK0_DUMMY_RD_DATA3_DUMMY_RD_RK0_DATA3 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_RK0_B0_STB_MAX_MIN_DLY (DRAMC_NAO_BASE_ADDRESS + 0x0630)
    #define RK0_B0_STB_MAX_MIN_DLY_RK0_B0_STBEN_MAX_DLY Fld(12,16,AC_MSKW32)//[27:16]
    #define RK0_B0_STB_MAX_MIN_DLY_RK0_B0_STBEN_MIN_DLY Fld(12,0,AC_MSKW10)//[11:0]
#define DRAMC_REG_RK0_B1_STB_MAX_MIN_DLY (DRAMC_NAO_BASE_ADDRESS + 0x0634)
    #define RK0_B1_STB_MAX_MIN_DLY_RK0_B1_STBEN_MAX_DLY Fld(12,16,AC_MSKW32)//[27:16]
    #define RK0_B1_STB_MAX_MIN_DLY_RK0_B1_STBEN_MIN_DLY Fld(12,0,AC_MSKW10)//[11:0]
#define DRAMC_REG_RK0_B2_STB_MAX_MIN_DLY (DRAMC_NAO_BASE_ADDRESS + 0x0638)
    #define RK0_B2_STB_MAX_MIN_DLY_RK0_B2_STBEN_MAX_DLY Fld(12,16,AC_MSKW32)//[27:16]
    #define RK0_B2_STB_MAX_MIN_DLY_RK0_B2_STBEN_MIN_DLY Fld(12,0,AC_MSKW10)//[11:0]
#define DRAMC_REG_RK0_B3_STB_MAX_MIN_DLY (DRAMC_NAO_BASE_ADDRESS + 0x063C)
    #define RK0_B3_STB_MAX_MIN_DLY_RK0_B3_STBEN_MAX_DLY Fld(12,16,AC_MSKW32)//[27:16]
    #define RK0_B3_STB_MAX_MIN_DLY_RK0_B3_STBEN_MIN_DLY Fld(12,0,AC_MSKW10)//[11:0]
#define DRAMC_REG_RK0_DQSIENDLY (DRAMC_NAO_BASE_ADDRESS + 0x0640)
    #define RK0_DQSIENDLY_R0DQS3IENDLY Fld(7,24,AC_MSKB3)//[30:24]
    #define RK0_DQSIENDLY_R0DQS2IENDLY Fld(7,16,AC_MSKB2)//[22:16]
    #define RK0_DQSIENDLY_R0DQS1IENDLY Fld(7,8,AC_MSKB1)//[14:8]
    #define RK0_DQSIENDLY_R0DQS0IENDLY Fld(7,0,AC_MSKB0)//[6:0]
#define DRAMC_REG_RK0_DQSIENUIDLY (DRAMC_NAO_BASE_ADDRESS + 0x0644)
    #define RK0_DQSIENUIDLY_R0DQS3IENUIDLY Fld(6,24,AC_MSKB3)//[29:24]
    #define RK0_DQSIENUIDLY_R0DQS2IENUIDLY Fld(6,16,AC_MSKB2)//[21:16]
    #define RK0_DQSIENUIDLY_R0DQS1IENUIDLY Fld(6,8,AC_MSKB1)//[13:8]
    #define RK0_DQSIENUIDLY_R0DQS0IENUIDLY Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_RK0_DQSIENUIDLY_P1 (DRAMC_NAO_BASE_ADDRESS + 0x0648)
    #define RK0_DQSIENUIDLY_P1_R0DQS3IENUIDLY_P1 Fld(6,24,AC_MSKB3)//[29:24]
    #define RK0_DQSIENUIDLY_P1_R0DQS2IENUIDLY_P1 Fld(6,16,AC_MSKB2)//[21:16]
    #define RK0_DQSIENUIDLY_P1_R0DQS1IENUIDLY_P1 Fld(6,8,AC_MSKB1)//[13:8]
    #define RK0_DQSIENUIDLY_P1_R0DQS0IENUIDLY_P1 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_RK0_DQS_STBCALDEC_CNT1 (DRAMC_NAO_BASE_ADDRESS + 0x0650)
    #define RK0_DQS_STBCALDEC_CNT1_RK0_DQS1_STBCALDEC_CNT Fld(16,16,AC_FULLW32)//[31:16]
    #define RK0_DQS_STBCALDEC_CNT1_RK0_DQS0_STBCALDEC_CNT Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK0_DQS_STBCALDEC_CNT2 (DRAMC_NAO_BASE_ADDRESS + 0x0654)
    #define RK0_DQS_STBCALDEC_CNT2_RK0_DQS3_STBCALDEC_CNT Fld(16,16,AC_FULLW32)//[31:16]
    #define RK0_DQS_STBCALDEC_CNT2_RK0_DQS2_STBCALDEC_CNT Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK0_DQS_STBCALINC_CNT1 (DRAMC_NAO_BASE_ADDRESS + 0x0658)
    #define RK0_DQS_STBCALINC_CNT1_RK0_DQS1_STBCALINC_CNT Fld(16,16,AC_FULLW32)//[31:16]
    #define RK0_DQS_STBCALINC_CNT1_RK0_DQS0_STBCALINC_CNT Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK0_DQS_STBCALINC_CNT2 (DRAMC_NAO_BASE_ADDRESS + 0x065C)
    #define RK0_DQS_STBCALINC_CNT2_RK0_DQS3_STBCALINC_CNT Fld(16,16,AC_FULLW32)//[31:16]
    #define RK0_DQS_STBCALINC_CNT2_RK0_DQS2_STBCALINC_CNT Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK0_PI_DQ_CAL (DRAMC_NAO_BASE_ADDRESS + 0x0660)
    #define RK0_PI_DQ_CAL_RK0_B1_PI_CHANGE_DBG Fld(1,31,AC_MSKB3)//[31:31]
    #define RK0_PI_DQ_CAL_PI_DQ_ADJ_RK0_B1_OVERFLOW Fld(1,30,AC_MSKB3)//[30:30]
    #define RK0_PI_DQ_CAL_PI_DQ_ADJ_RK0_B1 Fld(6,24,AC_MSKB3)//[29:24]
    #define RK0_PI_DQ_CAL_RK0_B0_PI_CHANGE_DBG Fld(1,23,AC_MSKB2)//[23:23]
    #define RK0_PI_DQ_CAL_PI_DQ_ADJ_RK0_OVERFLOW Fld(1,22,AC_MSKB2)//[22:22]
    #define RK0_PI_DQ_CAL_PI_DQ_ADJ_RK0 Fld(6,16,AC_MSKB2)//[21:16]
    #define RK0_PI_DQ_CAL_RK0_ARPI_DQ_B1_CAL Fld(6,8,AC_MSKB1)//[13:8]
    #define RK0_PI_DQ_CAL_RK0_ARPI_DQ_B0_CAL Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_RK0_DQSG_RETRY_FLAG (DRAMC_NAO_BASE_ADDRESS + 0x0664)
    #define RK0_DQSG_RETRY_FLAG_RK0_RETRY_FAIL3 Fld(1,19,AC_MSKB2)//[19:19]
    #define RK0_DQSG_RETRY_FLAG_RK0_RETRY_FAIL2 Fld(1,18,AC_MSKB2)//[18:18]
    #define RK0_DQSG_RETRY_FLAG_RK0_RETRY_FAIL1 Fld(1,17,AC_MSKB2)//[17:17]
    #define RK0_DQSG_RETRY_FLAG_RK0_RETRY_FAIL0 Fld(1,16,AC_MSKB2)//[16:16]
    #define RK0_DQSG_RETRY_FLAG_RK0_RETRY_DONE3 Fld(1,3,AC_MSKB0)//[3:3]
    #define RK0_DQSG_RETRY_FLAG_RK0_RETRY_DONE2 Fld(1,2,AC_MSKB0)//[2:2]
    #define RK0_DQSG_RETRY_FLAG_RK0_RETRY_DONE1 Fld(1,1,AC_MSKB0)//[1:1]
    #define RK0_DQSG_RETRY_FLAG_RK0_RETRY_DONE0 Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_RK0_PI_DQM_CAL (DRAMC_NAO_BASE_ADDRESS + 0x0668)
    #define RK0_PI_DQM_CAL_RK0_ARPI_DQM_B1_CAL Fld(6,8,AC_MSKB1)//[13:8]
    #define RK0_PI_DQM_CAL_RK0_ARPI_DQM_B0_CAL Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_RK0_DQS0_STBCAL_CNT (DRAMC_NAO_BASE_ADDRESS + 0x0670)
    #define RK0_DQS0_STBCAL_CNT_R0_DQS0_STBCAL_CNT Fld(17,0,AC_MSKDW)//[16:0]
#define DRAMC_REG_RK0_DQS1_STBCAL_CNT (DRAMC_NAO_BASE_ADDRESS + 0x0674)
    #define RK0_DQS1_STBCAL_CNT_R0_DQS1_STBCAL_CNT Fld(17,0,AC_MSKDW)//[16:0]
#define DRAMC_REG_RK0_DQS2_STBCAL_CNT (DRAMC_NAO_BASE_ADDRESS + 0x0678)
    #define RK0_DQS2_STBCAL_CNT_R0_DQS2_STBCAL_CNT Fld(17,0,AC_MSKDW)//[16:0]
#define DRAMC_REG_RK0_DQS3_STBCAL_CNT (DRAMC_NAO_BASE_ADDRESS + 0x067C)
    #define RK0_DQS3_STBCAL_CNT_R0_DQS3_STBCAL_CNT Fld(17,0,AC_MSKDW)//[16:0]
#define DRAMC_REG_RK0_B01_STB_DBG_INFO_00 (DRAMC_NAO_BASE_ADDRESS + 0x0680)
    #define RK0_B01_STB_DBG_INFO_00_RK0_B1_STB_DBG_INFO_00 Fld(16,16,AC_FULLW32)//[31:16]
    #define RK0_B01_STB_DBG_INFO_00_RK0_B0_STB_DBG_INFO_00 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK0_B01_STB_DBG_INFO_01 (DRAMC_NAO_BASE_ADDRESS + 0x0684)
    #define RK0_B01_STB_DBG_INFO_01_RK0_B1_STB_DBG_INFO_01 Fld(16,16,AC_FULLW32)//[31:16]
    #define RK0_B01_STB_DBG_INFO_01_RK0_B0_STB_DBG_INFO_01 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK0_B01_STB_DBG_INFO_02 (DRAMC_NAO_BASE_ADDRESS + 0x0688)
    #define RK0_B01_STB_DBG_INFO_02_RK0_B1_STB_DBG_INFO_02 Fld(16,16,AC_FULLW32)//[31:16]
    #define RK0_B01_STB_DBG_INFO_02_RK0_B0_STB_DBG_INFO_02 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK0_B01_STB_DBG_INFO_03 (DRAMC_NAO_BASE_ADDRESS + 0x068C)
    #define RK0_B01_STB_DBG_INFO_03_RK0_B1_STB_DBG_INFO_03 Fld(16,16,AC_FULLW32)//[31:16]
    #define RK0_B01_STB_DBG_INFO_03_RK0_B0_STB_DBG_INFO_03 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK0_B01_STB_DBG_INFO_04 (DRAMC_NAO_BASE_ADDRESS + 0x0690)
    #define RK0_B01_STB_DBG_INFO_04_RK0_B1_STB_DBG_INFO_04 Fld(16,16,AC_FULLW32)//[31:16]
    #define RK0_B01_STB_DBG_INFO_04_RK0_B0_STB_DBG_INFO_04 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK0_B01_STB_DBG_INFO_05 (DRAMC_NAO_BASE_ADDRESS + 0x0694)
    #define RK0_B01_STB_DBG_INFO_05_RK0_B1_STB_DBG_INFO_05 Fld(16,16,AC_FULLW32)//[31:16]
    #define RK0_B01_STB_DBG_INFO_05_RK0_B0_STB_DBG_INFO_05 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK0_B01_STB_DBG_INFO_06 (DRAMC_NAO_BASE_ADDRESS + 0x0698)
    #define RK0_B01_STB_DBG_INFO_06_RK0_B1_STB_DBG_INFO_06 Fld(16,16,AC_FULLW32)//[31:16]
    #define RK0_B01_STB_DBG_INFO_06_RK0_B0_STB_DBG_INFO_06 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK0_B01_STB_DBG_INFO_07 (DRAMC_NAO_BASE_ADDRESS + 0x069C)
    #define RK0_B01_STB_DBG_INFO_07_RK0_B1_STB_DBG_INFO_07 Fld(16,16,AC_FULLW32)//[31:16]
    #define RK0_B01_STB_DBG_INFO_07_RK0_B0_STB_DBG_INFO_07 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK0_B01_STB_DBG_INFO_08 (DRAMC_NAO_BASE_ADDRESS + 0x06A0)
    #define RK0_B01_STB_DBG_INFO_08_RK0_B1_STB_DBG_INFO_08 Fld(16,16,AC_FULLW32)//[31:16]
    #define RK0_B01_STB_DBG_INFO_08_RK0_B0_STB_DBG_INFO_08 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK0_B01_STB_DBG_INFO_09 (DRAMC_NAO_BASE_ADDRESS + 0x06A4)
    #define RK0_B01_STB_DBG_INFO_09_RK0_B1_STB_DBG_INFO_09 Fld(16,16,AC_FULLW32)//[31:16]
    #define RK0_B01_STB_DBG_INFO_09_RK0_B0_STB_DBG_INFO_09 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK0_B01_STB_DBG_INFO_10 (DRAMC_NAO_BASE_ADDRESS + 0x06A8)
    #define RK0_B01_STB_DBG_INFO_10_RK0_B1_STB_DBG_INFO_10 Fld(16,16,AC_FULLW32)//[31:16]
    #define RK0_B01_STB_DBG_INFO_10_RK0_B0_STB_DBG_INFO_10 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK0_B01_STB_DBG_INFO_11 (DRAMC_NAO_BASE_ADDRESS + 0x06AC)
    #define RK0_B01_STB_DBG_INFO_11_RK0_B1_STB_DBG_INFO_11 Fld(16,16,AC_FULLW32)//[31:16]
    #define RK0_B01_STB_DBG_INFO_11_RK0_B0_STB_DBG_INFO_11 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK0_B01_STB_DBG_INFO_12 (DRAMC_NAO_BASE_ADDRESS + 0x06B0)
    #define RK0_B01_STB_DBG_INFO_12_RK0_B1_STB_DBG_INFO_12 Fld(16,16,AC_FULLW32)//[31:16]
    #define RK0_B01_STB_DBG_INFO_12_RK0_B0_STB_DBG_INFO_12 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK0_B01_STB_DBG_INFO_13 (DRAMC_NAO_BASE_ADDRESS + 0x06B4)
    #define RK0_B01_STB_DBG_INFO_13_RK0_B1_STB_DBG_INFO_13 Fld(16,16,AC_FULLW32)//[31:16]
    #define RK0_B01_STB_DBG_INFO_13_RK0_B0_STB_DBG_INFO_13 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK0_B01_STB_DBG_INFO_14 (DRAMC_NAO_BASE_ADDRESS + 0x06B8)
    #define RK0_B01_STB_DBG_INFO_14_RK0_B1_STB_DBG_INFO_14 Fld(16,16,AC_FULLW32)//[31:16]
    #define RK0_B01_STB_DBG_INFO_14_RK0_B0_STB_DBG_INFO_14 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK0_B01_STB_DBG_INFO_15 (DRAMC_NAO_BASE_ADDRESS + 0x06BC)
    #define RK0_B01_STB_DBG_INFO_15_RK0_B1_STB_DBG_INFO_15 Fld(16,16,AC_FULLW32)//[31:16]
    #define RK0_B01_STB_DBG_INFO_15_RK0_B0_STB_DBG_INFO_15 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK0_B23_STB_DBG_INFO_00 (DRAMC_NAO_BASE_ADDRESS + 0x06C0)
    #define RK0_B23_STB_DBG_INFO_00_RK0_B3_STB_DBG_INFO_00 Fld(16,16,AC_FULLW32)//[31:16]
    #define RK0_B23_STB_DBG_INFO_00_RK0_B2_STB_DBG_INFO_00 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK0_B23_STB_DBG_INFO_01 (DRAMC_NAO_BASE_ADDRESS + 0x06C4)
    #define RK0_B23_STB_DBG_INFO_01_RK0_B3_STB_DBG_INFO_01 Fld(16,16,AC_FULLW32)//[31:16]
    #define RK0_B23_STB_DBG_INFO_01_RK0_B2_STB_DBG_INFO_01 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK0_B23_STB_DBG_INFO_02 (DRAMC_NAO_BASE_ADDRESS + 0x06C8)
    #define RK0_B23_STB_DBG_INFO_02_RK0_B3_STB_DBG_INFO_02 Fld(16,16,AC_FULLW32)//[31:16]
    #define RK0_B23_STB_DBG_INFO_02_RK0_B2_STB_DBG_INFO_02 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK0_B23_STB_DBG_INFO_03 (DRAMC_NAO_BASE_ADDRESS + 0x06CC)
    #define RK0_B23_STB_DBG_INFO_03_RK0_B3_STB_DBG_INFO_03 Fld(16,16,AC_FULLW32)//[31:16]
    #define RK0_B23_STB_DBG_INFO_03_RK0_B2_STB_DBG_INFO_03 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK0_B23_STB_DBG_INFO_04 (DRAMC_NAO_BASE_ADDRESS + 0x06D0)
    #define RK0_B23_STB_DBG_INFO_04_RK0_B3_STB_DBG_INFO_04 Fld(16,16,AC_FULLW32)//[31:16]
    #define RK0_B23_STB_DBG_INFO_04_RK0_B2_STB_DBG_INFO_04 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK0_B23_STB_DBG_INFO_05 (DRAMC_NAO_BASE_ADDRESS + 0x06D4)
    #define RK0_B23_STB_DBG_INFO_05_RK0_B3_STB_DBG_INFO_05 Fld(16,16,AC_FULLW32)//[31:16]
    #define RK0_B23_STB_DBG_INFO_05_RK0_B2_STB_DBG_INFO_05 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK0_B23_STB_DBG_INFO_06 (DRAMC_NAO_BASE_ADDRESS + 0x06D8)
    #define RK0_B23_STB_DBG_INFO_06_RK0_B3_STB_DBG_INFO_06 Fld(16,16,AC_FULLW32)//[31:16]
    #define RK0_B23_STB_DBG_INFO_06_RK0_B2_STB_DBG_INFO_06 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK0_B23_STB_DBG_INFO_07 (DRAMC_NAO_BASE_ADDRESS + 0x06DC)
    #define RK0_B23_STB_DBG_INFO_07_RK0_B3_STB_DBG_INFO_07 Fld(16,16,AC_FULLW32)//[31:16]
    #define RK0_B23_STB_DBG_INFO_07_RK0_B2_STB_DBG_INFO_07 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK0_B23_STB_DBG_INFO_08 (DRAMC_NAO_BASE_ADDRESS + 0x06E0)
    #define RK0_B23_STB_DBG_INFO_08_RK0_B3_STB_DBG_INFO_08 Fld(16,16,AC_FULLW32)//[31:16]
    #define RK0_B23_STB_DBG_INFO_08_RK0_B2_STB_DBG_INFO_08 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK0_B23_STB_DBG_INFO_09 (DRAMC_NAO_BASE_ADDRESS + 0x06E4)
    #define RK0_B23_STB_DBG_INFO_09_RK0_B3_STB_DBG_INFO_09 Fld(16,16,AC_FULLW32)//[31:16]
    #define RK0_B23_STB_DBG_INFO_09_RK0_B2_STB_DBG_INFO_09 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK0_B23_STB_DBG_INFO_10 (DRAMC_NAO_BASE_ADDRESS + 0x06E8)
    #define RK0_B23_STB_DBG_INFO_10_RK0_B3_STB_DBG_INFO_10 Fld(16,16,AC_FULLW32)//[31:16]
    #define RK0_B23_STB_DBG_INFO_10_RK0_B2_STB_DBG_INFO_10 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK0_B23_STB_DBG_INFO_11 (DRAMC_NAO_BASE_ADDRESS + 0x06EC)
    #define RK0_B23_STB_DBG_INFO_11_RK0_B3_STB_DBG_INFO_11 Fld(16,16,AC_FULLW32)//[31:16]
    #define RK0_B23_STB_DBG_INFO_11_RK0_B2_STB_DBG_INFO_11 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK0_B23_STB_DBG_INFO_12 (DRAMC_NAO_BASE_ADDRESS + 0x06F0)
    #define RK0_B23_STB_DBG_INFO_12_RK0_B3_STB_DBG_INFO_12 Fld(16,16,AC_FULLW32)//[31:16]
    #define RK0_B23_STB_DBG_INFO_12_RK0_B2_STB_DBG_INFO_12 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK0_B23_STB_DBG_INFO_13 (DRAMC_NAO_BASE_ADDRESS + 0x06F4)
    #define RK0_B23_STB_DBG_INFO_13_RK0_B3_STB_DBG_INFO_13 Fld(16,16,AC_FULLW32)//[31:16]
    #define RK0_B23_STB_DBG_INFO_13_RK0_B2_STB_DBG_INFO_13 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK0_B23_STB_DBG_INFO_14 (DRAMC_NAO_BASE_ADDRESS + 0x06F8)
    #define RK0_B23_STB_DBG_INFO_14_RK0_B3_STB_DBG_INFO_14 Fld(16,16,AC_FULLW32)//[31:16]
    #define RK0_B23_STB_DBG_INFO_14_RK0_B2_STB_DBG_INFO_14 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK0_B23_STB_DBG_INFO_15 (DRAMC_NAO_BASE_ADDRESS + 0x06FC)
    #define RK0_B23_STB_DBG_INFO_15_RK0_B3_STB_DBG_INFO_15 Fld(16,16,AC_FULLW32)//[31:16]
    #define RK0_B23_STB_DBG_INFO_15_RK0_B2_STB_DBG_INFO_15 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK1_DQSOSC_STATUS (DRAMC_NAO_BASE_ADDRESS + 0x0700)
    #define RK1_DQSOSC_STATUS_MR19_REG_RK1 Fld(16,16,AC_FULLW32)//[31:16]
    #define RK1_DQSOSC_STATUS_MR18_REG_RK1 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK1_DQSOSC_DELTA (DRAMC_NAO_BASE_ADDRESS + 0x0704)
    #define RK1_DQSOSC_DELTA_DQSOSC_INT_RK1 Fld(1,19,AC_MSKB2)//[19:19]
    #define RK1_DQSOSC_DELTA_H_DQSOSCLSBR_RK1_REQ Fld(1,18,AC_MSKB2)//[18:18]
    #define RK1_DQSOSC_DELTA_DQSOSCR_RK1_RESPONSE Fld(1,17,AC_MSKB2)//[17:17]
    #define RK1_DQSOSC_DELTA_SIGN_RK1_DQSOSC_DELTA Fld(1,16,AC_MSKB2)//[16:16]
    #define RK1_DQSOSC_DELTA_ABS_RK1_DQSOSC_DELTA Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK1_DQSOSC_DELTA2 (DRAMC_NAO_BASE_ADDRESS + 0x0708)
    #define RK1_DQSOSC_DELTA2_SIGN_RK1_DQSOSC_B1_DELTA Fld(1,16,AC_MSKB2)//[16:16]
    #define RK1_DQSOSC_DELTA2_ABS_RK1_DQSOSC_B1_DELTA Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK1_CURRENT_TX_SETTING1 (DRAMC_NAO_BASE_ADDRESS + 0x0710)
    #define RK1_CURRENT_TX_SETTING1_REG_TX_DLY_R1DQM3_MOD Fld(3,28,AC_MSKB3)//[30:28]
    #define RK1_CURRENT_TX_SETTING1_REG_TX_DLY_R1DQM2_MOD Fld(3,24,AC_MSKB3)//[26:24]
    #define RK1_CURRENT_TX_SETTING1_REG_TX_DLY_R1DQM1_MOD Fld(3,20,AC_MSKB2)//[22:20]
    #define RK1_CURRENT_TX_SETTING1_REG_TX_DLY_R1DQM0_MOD Fld(3,16,AC_MSKB2)//[18:16]
    #define RK1_CURRENT_TX_SETTING1_REG_TX_DLY_R1DQ3_MOD Fld(3,12,AC_MSKB1)//[14:12]
    #define RK1_CURRENT_TX_SETTING1_REG_TX_DLY_R1DQ2_MOD Fld(3,8,AC_MSKB1)//[10:8]
    #define RK1_CURRENT_TX_SETTING1_REG_TX_DLY_R1DQ1_MOD Fld(3,4,AC_MSKB0)//[6:4]
    #define RK1_CURRENT_TX_SETTING1_REG_TX_DLY_R1DQ0_MOD Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_RK1_CURRENT_TX_SETTING2 (DRAMC_NAO_BASE_ADDRESS + 0x0714)
    #define RK1_CURRENT_TX_SETTING2_REG_DLY_R1DQM3_MOD Fld(3,28,AC_MSKB3)//[30:28]
    #define RK1_CURRENT_TX_SETTING2_REG_DLY_R1DQM2_MOD Fld(3,24,AC_MSKB3)//[26:24]
    #define RK1_CURRENT_TX_SETTING2_REG_DLY_R1DQM1_MOD Fld(3,20,AC_MSKB2)//[22:20]
    #define RK1_CURRENT_TX_SETTING2_REG_DLY_R1DQM0_MOD Fld(3,16,AC_MSKB2)//[18:16]
    #define RK1_CURRENT_TX_SETTING2_REG_DLY_R1DQ3_MOD Fld(3,12,AC_MSKB1)//[14:12]
    #define RK1_CURRENT_TX_SETTING2_REG_DLY_R1DQ2_MOD Fld(3,8,AC_MSKB1)//[10:8]
    #define RK1_CURRENT_TX_SETTING2_REG_DLY_R1DQ1_MOD Fld(3,4,AC_MSKB0)//[6:4]
    #define RK1_CURRENT_TX_SETTING2_REG_DLY_R1DQ0_MOD Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_RK1_CURRENT_TX_SETTING3 (DRAMC_NAO_BASE_ADDRESS + 0x0718)
    #define RK1_CURRENT_TX_SETTING3_REG_TX_DLY_OEN_R1DQM3_MOD Fld(3,28,AC_MSKB3)//[30:28]
    #define RK1_CURRENT_TX_SETTING3_REG_TX_DLY_OEN_R1DQM2_MOD Fld(3,24,AC_MSKB3)//[26:24]
    #define RK1_CURRENT_TX_SETTING3_REG_TX_DLY_OEN_R1DQM1_MOD Fld(3,20,AC_MSKB2)//[22:20]
    #define RK1_CURRENT_TX_SETTING3_REG_TX_DLY_OEN_R1DQM0_MOD Fld(3,16,AC_MSKB2)//[18:16]
    #define RK1_CURRENT_TX_SETTING3_REG_TX_DLY_OEN_R1DQ3_MOD Fld(3,12,AC_MSKB1)//[14:12]
    #define RK1_CURRENT_TX_SETTING3_REG_TX_DLY_OEN_R1DQ2_MOD Fld(3,8,AC_MSKB1)//[10:8]
    #define RK1_CURRENT_TX_SETTING3_REG_TX_DLY_OEN_R1DQ1_MOD Fld(3,4,AC_MSKB0)//[6:4]
    #define RK1_CURRENT_TX_SETTING3_REG_TX_DLY_OEN_R1DQ0_MOD Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_RK1_CURRENT_TX_SETTING4 (DRAMC_NAO_BASE_ADDRESS + 0x071C)
    #define RK1_CURRENT_TX_SETTING4_REG_DLY_OEN_R1DQM3_MOD Fld(3,28,AC_MSKB3)//[30:28]
    #define RK1_CURRENT_TX_SETTING4_REG_DLY_OEN_R1DQM2_MOD Fld(3,24,AC_MSKB3)//[26:24]
    #define RK1_CURRENT_TX_SETTING4_REG_DLY_OEN_R1DQM1_MOD Fld(3,20,AC_MSKB2)//[22:20]
    #define RK1_CURRENT_TX_SETTING4_REG_DLY_OEN_R1DQM0_MOD Fld(3,16,AC_MSKB2)//[18:16]
    #define RK1_CURRENT_TX_SETTING4_REG_DLY_OEN_R1DQ3_MOD Fld(3,12,AC_MSKB1)//[14:12]
    #define RK1_CURRENT_TX_SETTING4_REG_DLY_OEN_R1DQ2_MOD Fld(3,8,AC_MSKB1)//[10:8]
    #define RK1_CURRENT_TX_SETTING4_REG_DLY_OEN_R1DQ1_MOD Fld(3,4,AC_MSKB0)//[6:4]
    #define RK1_CURRENT_TX_SETTING4_REG_DLY_OEN_R1DQ0_MOD Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_RK1_DUMMY_RD_DATA0 (DRAMC_NAO_BASE_ADDRESS + 0x0720)
    #define RK1_DUMMY_RD_DATA0_DUMMY_RD_RK1_DATA0 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_RK1_DUMMY_RD_DATA1 (DRAMC_NAO_BASE_ADDRESS + 0x0724)
    #define RK1_DUMMY_RD_DATA1_DUMMY_RD_RK1_DATA1 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_RK1_DUMMY_RD_DATA2 (DRAMC_NAO_BASE_ADDRESS + 0x0728)
    #define RK1_DUMMY_RD_DATA2_DUMMY_RD_RK1_DATA2 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_RK1_DUMMY_RD_DATA3 (DRAMC_NAO_BASE_ADDRESS + 0x072C)
    #define RK1_DUMMY_RD_DATA3_DUMMY_RD_RK1_DATA3 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_RK1_B0_STB_MAX_MIN_DLY (DRAMC_NAO_BASE_ADDRESS + 0x0730)
    #define RK1_B0_STB_MAX_MIN_DLY_RK1_B0_STBEN_MAX_DLY Fld(12,16,AC_MSKW32)//[27:16]
    #define RK1_B0_STB_MAX_MIN_DLY_RK1_B0_STBEN_MIN_DLY Fld(12,0,AC_MSKW10)//[11:0]
#define DRAMC_REG_RK1_B1_STB_MAX_MIN_DLY (DRAMC_NAO_BASE_ADDRESS + 0x0734)
    #define RK1_B1_STB_MAX_MIN_DLY_RK1_B1_STBEN_MAX_DLY Fld(12,16,AC_MSKW32)//[27:16]
    #define RK1_B1_STB_MAX_MIN_DLY_RK1_B1_STBEN_MIN_DLY Fld(12,0,AC_MSKW10)//[11:0]
#define DRAMC_REG_RK1_B2_STB_MAX_MIN_DLY (DRAMC_NAO_BASE_ADDRESS + 0x0738)
    #define RK1_B2_STB_MAX_MIN_DLY_RK1_B2_STBEN_MAX_DLY Fld(12,16,AC_MSKW32)//[27:16]
    #define RK1_B2_STB_MAX_MIN_DLY_RK1_B2_STBEN_MIN_DLY Fld(12,0,AC_MSKW10)//[11:0]
#define DRAMC_REG_RK1_B3_STB_MAX_MIN_DLY (DRAMC_NAO_BASE_ADDRESS + 0x073C)
    #define RK1_B3_STB_MAX_MIN_DLY_RK1_B3_STBEN_MAX_DLY Fld(12,16,AC_MSKW32)//[27:16]
    #define RK1_B3_STB_MAX_MIN_DLY_RK1_B3_STBEN_MIN_DLY Fld(12,0,AC_MSKW10)//[11:0]
#define DRAMC_REG_RK1_DQSIENDLY (DRAMC_NAO_BASE_ADDRESS + 0x0740)
    #define RK1_DQSIENDLY_R1DQS3IENDLY Fld(7,24,AC_MSKB3)//[30:24]
    #define RK1_DQSIENDLY_R1DQS2IENDLY Fld(7,16,AC_MSKB2)//[22:16]
    #define RK1_DQSIENDLY_R1DQS1IENDLY Fld(7,8,AC_MSKB1)//[14:8]
    #define RK1_DQSIENDLY_R1DQS0IENDLY Fld(7,0,AC_MSKB0)//[6:0]
#define DRAMC_REG_RK1_DQSIENUIDLY (DRAMC_NAO_BASE_ADDRESS + 0x0744)
    #define RK1_DQSIENUIDLY_R1DQS3IENUIDLY Fld(6,24,AC_MSKB3)//[29:24]
    #define RK1_DQSIENUIDLY_R1DQS2IENUIDLY Fld(6,16,AC_MSKB2)//[21:16]
    #define RK1_DQSIENUIDLY_R1DQS1IENUIDLY Fld(6,8,AC_MSKB1)//[13:8]
    #define RK1_DQSIENUIDLY_R1DQS0IENUIDLY Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_RK1_DQSIENUIDLY_P1 (DRAMC_NAO_BASE_ADDRESS + 0x0748)
    #define RK1_DQSIENUIDLY_P1_R1DQS3IENUIDLY_P1 Fld(6,24,AC_MSKB3)//[29:24]
    #define RK1_DQSIENUIDLY_P1_R1DQS2IENUIDLY_P1 Fld(6,16,AC_MSKB2)//[21:16]
    #define RK1_DQSIENUIDLY_P1_R1DQS1IENUIDLY_P1 Fld(6,8,AC_MSKB1)//[13:8]
    #define RK1_DQSIENUIDLY_P1_R1DQS0IENUIDLY_P1 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_RK1_DQS_STBCALDEC_CNT1 (DRAMC_NAO_BASE_ADDRESS + 0x0750)
    #define RK1_DQS_STBCALDEC_CNT1_RK1_DQS1_STBCALDEC_CNT Fld(16,16,AC_FULLW32)//[31:16]
    #define RK1_DQS_STBCALDEC_CNT1_RK1_DQS0_STBCALDEC_CNT Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK1_DQS_STBCALDEC_CNT2 (DRAMC_NAO_BASE_ADDRESS + 0x0754)
    #define RK1_DQS_STBCALDEC_CNT2_RK1_DQS3_STBCALDEC_CNT Fld(16,16,AC_FULLW32)//[31:16]
    #define RK1_DQS_STBCALDEC_CNT2_RK1_DQS2_STBCALDEC_CNT Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK1_DQS_STBCALINC_CNT1 (DRAMC_NAO_BASE_ADDRESS + 0x0758)
    #define RK1_DQS_STBCALINC_CNT1_RK1_DQS1_STBCALINC_CNT Fld(16,16,AC_FULLW32)//[31:16]
    #define RK1_DQS_STBCALINC_CNT1_RK1_DQS0_STBCALINC_CNT Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK1_DQS_STBCALINC_CNT2 (DRAMC_NAO_BASE_ADDRESS + 0x075C)
    #define RK1_DQS_STBCALINC_CNT2_RK1_DQS3_STBCALINC_CNT Fld(16,16,AC_FULLW32)//[31:16]
    #define RK1_DQS_STBCALINC_CNT2_RK1_DQS2_STBCALINC_CNT Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK1_PI_DQ_CAL (DRAMC_NAO_BASE_ADDRESS + 0x0760)
    #define RK1_PI_DQ_CAL_RK1_B1_PI_CHANGE_DBG Fld(1,31,AC_MSKB3)//[31:31]
    #define RK1_PI_DQ_CAL_PI_DQ_ADJ_RK1_B1_FLOW Fld(1,30,AC_MSKB3)//[30:30]
    #define RK1_PI_DQ_CAL_PI_DQ_ADJ_RK1_B1 Fld(6,24,AC_MSKB3)//[29:24]
    #define RK1_PI_DQ_CAL_RK1_B0_PI_CHANGE_DBG Fld(1,23,AC_MSKB2)//[23:23]
    #define RK1_PI_DQ_CAL_PI_DQ_ADJ_RK1_FLOW Fld(1,22,AC_MSKB2)//[22:22]
    #define RK1_PI_DQ_CAL_PI_DQ_ADJ_RK1 Fld(6,16,AC_MSKB2)//[21:16]
    #define RK1_PI_DQ_CAL_RK1_ARPI_DQ_B1_CAL Fld(6,8,AC_MSKB1)//[13:8]
    #define RK1_PI_DQ_CAL_RK1_ARPI_DQ_B0_CAL Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_RK1_DQSG_RETRY_FLAG (DRAMC_NAO_BASE_ADDRESS + 0x0764)
    #define RK1_DQSG_RETRY_FLAG_RK1_RETRY_FAIL3 Fld(1,19,AC_MSKB2)//[19:19]
    #define RK1_DQSG_RETRY_FLAG_RK1_RETRY_FAIL2 Fld(1,18,AC_MSKB2)//[18:18]
    #define RK1_DQSG_RETRY_FLAG_RK1_RETRY_FAIL1 Fld(1,17,AC_MSKB2)//[17:17]
    #define RK1_DQSG_RETRY_FLAG_RK1_RETRY_FAIL0 Fld(1,16,AC_MSKB2)//[16:16]
    #define RK1_DQSG_RETRY_FLAG_RK1_RETRY_DONE3 Fld(1,3,AC_MSKB0)//[3:3]
    #define RK1_DQSG_RETRY_FLAG_RK1_RETRY_DONE2 Fld(1,2,AC_MSKB0)//[2:2]
    #define RK1_DQSG_RETRY_FLAG_RK1_RETRY_DONE1 Fld(1,1,AC_MSKB0)//[1:1]
    #define RK1_DQSG_RETRY_FLAG_RK1_RETRY_DONE0 Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_RK1_PI_DQM_CAL (DRAMC_NAO_BASE_ADDRESS + 0x0768)
    #define RK1_PI_DQM_CAL_RK1_ARPI_DQM_B1_CAL Fld(6,8,AC_MSKB1)//[13:8]
    #define RK1_PI_DQM_CAL_RK1_ARPI_DQM_B0_CAL Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_RK1_DQS0_STBCAL_CNT (DRAMC_NAO_BASE_ADDRESS + 0x0770)
    #define RK1_DQS0_STBCAL_CNT_R1_DQS0_STBCAL_CNT Fld(17,0,AC_MSKDW)//[16:0]
#define DRAMC_REG_RK1_DQS1_STBCAL_CNT (DRAMC_NAO_BASE_ADDRESS + 0x0774)
    #define RK1_DQS1_STBCAL_CNT_R1_DQS1_STBCAL_CNT Fld(17,0,AC_MSKDW)//[16:0]
#define DRAMC_REG_RK1_DQS2_STBCAL_CNT (DRAMC_NAO_BASE_ADDRESS + 0x0778)
    #define RK1_DQS2_STBCAL_CNT_R1_DQS2_STBCAL_CNT Fld(17,0,AC_MSKDW)//[16:0]
#define DRAMC_REG_RK1_DQS3_STBCAL_CNT (DRAMC_NAO_BASE_ADDRESS + 0x077C)
    #define RK1_DQS3_STBCAL_CNT_R1_DQS3_STBCAL_CNT Fld(17,0,AC_MSKDW)//[16:0]
#define DRAMC_REG_RK1_B01_STB_DBG_INFO_00 (DRAMC_NAO_BASE_ADDRESS + 0x0780)
    #define RK1_B01_STB_DBG_INFO_00_RK1_B1_STB_DBG_INFO_00 Fld(16,16,AC_FULLW32)//[31:16]
    #define RK1_B01_STB_DBG_INFO_00_RK1_B0_STB_DBG_INFO_00 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK1_B01_STB_DBG_INFO_01 (DRAMC_NAO_BASE_ADDRESS + 0x0784)
    #define RK1_B01_STB_DBG_INFO_01_RK1_B1_STB_DBG_INFO_01 Fld(16,16,AC_FULLW32)//[31:16]
    #define RK1_B01_STB_DBG_INFO_01_RK1_B0_STB_DBG_INFO_01 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK1_B01_STB_DBG_INFO_02 (DRAMC_NAO_BASE_ADDRESS + 0x0788)
    #define RK1_B01_STB_DBG_INFO_02_RK1_B1_STB_DBG_INFO_02 Fld(16,16,AC_FULLW32)//[31:16]
    #define RK1_B01_STB_DBG_INFO_02_RK1_B0_STB_DBG_INFO_02 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK1_B01_STB_DBG_INFO_03 (DRAMC_NAO_BASE_ADDRESS + 0x078C)
    #define RK1_B01_STB_DBG_INFO_03_RK1_B1_STB_DBG_INFO_03 Fld(16,16,AC_FULLW32)//[31:16]
    #define RK1_B01_STB_DBG_INFO_03_RK1_B0_STB_DBG_INFO_03 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK1_B01_STB_DBG_INFO_04 (DRAMC_NAO_BASE_ADDRESS + 0x0790)
    #define RK1_B01_STB_DBG_INFO_04_RK1_B1_STB_DBG_INFO_04 Fld(16,16,AC_FULLW32)//[31:16]
    #define RK1_B01_STB_DBG_INFO_04_RK1_B0_STB_DBG_INFO_04 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK1_B01_STB_DBG_INFO_05 (DRAMC_NAO_BASE_ADDRESS + 0x0794)
    #define RK1_B01_STB_DBG_INFO_05_RK1_B1_STB_DBG_INFO_05 Fld(16,16,AC_FULLW32)//[31:16]
    #define RK1_B01_STB_DBG_INFO_05_RK1_B0_STB_DBG_INFO_05 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK1_B01_STB_DBG_INFO_06 (DRAMC_NAO_BASE_ADDRESS + 0x0798)
    #define RK1_B01_STB_DBG_INFO_06_RK1_B1_STB_DBG_INFO_06 Fld(16,16,AC_FULLW32)//[31:16]
    #define RK1_B01_STB_DBG_INFO_06_RK1_B0_STB_DBG_INFO_06 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK1_B01_STB_DBG_INFO_07 (DRAMC_NAO_BASE_ADDRESS + 0x079C)
    #define RK1_B01_STB_DBG_INFO_07_RK1_B1_STB_DBG_INFO_07 Fld(16,16,AC_FULLW32)//[31:16]
    #define RK1_B01_STB_DBG_INFO_07_RK1_B0_STB_DBG_INFO_07 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK1_B01_STB_DBG_INFO_08 (DRAMC_NAO_BASE_ADDRESS + 0x07A0)
    #define RK1_B01_STB_DBG_INFO_08_RK1_B1_STB_DBG_INFO_08 Fld(16,16,AC_FULLW32)//[31:16]
    #define RK1_B01_STB_DBG_INFO_08_RK1_B0_STB_DBG_INFO_08 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK1_B01_STB_DBG_INFO_09 (DRAMC_NAO_BASE_ADDRESS + 0x07A4)
    #define RK1_B01_STB_DBG_INFO_09_RK1_B1_STB_DBG_INFO_09 Fld(16,16,AC_FULLW32)//[31:16]
    #define RK1_B01_STB_DBG_INFO_09_RK1_B0_STB_DBG_INFO_09 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK1_B01_STB_DBG_INFO_10 (DRAMC_NAO_BASE_ADDRESS + 0x07A8)
    #define RK1_B01_STB_DBG_INFO_10_RK1_B1_STB_DBG_INFO_10 Fld(16,16,AC_FULLW32)//[31:16]
    #define RK1_B01_STB_DBG_INFO_10_RK1_B0_STB_DBG_INFO_10 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK1_B01_STB_DBG_INFO_11 (DRAMC_NAO_BASE_ADDRESS + 0x07AC)
    #define RK1_B01_STB_DBG_INFO_11_RK1_B1_STB_DBG_INFO_11 Fld(16,16,AC_FULLW32)//[31:16]
    #define RK1_B01_STB_DBG_INFO_11_RK1_B0_STB_DBG_INFO_11 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK1_B01_STB_DBG_INFO_12 (DRAMC_NAO_BASE_ADDRESS + 0x07B0)
    #define RK1_B01_STB_DBG_INFO_12_RK1_B1_STB_DBG_INFO_12 Fld(16,16,AC_FULLW32)//[31:16]
    #define RK1_B01_STB_DBG_INFO_12_RK1_B0_STB_DBG_INFO_12 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK1_B01_STB_DBG_INFO_13 (DRAMC_NAO_BASE_ADDRESS + 0x07B4)
    #define RK1_B01_STB_DBG_INFO_13_RK1_B1_STB_DBG_INFO_13 Fld(16,16,AC_FULLW32)//[31:16]
    #define RK1_B01_STB_DBG_INFO_13_RK1_B0_STB_DBG_INFO_13 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK1_B01_STB_DBG_INFO_14 (DRAMC_NAO_BASE_ADDRESS + 0x07B8)
    #define RK1_B01_STB_DBG_INFO_14_RK1_B1_STB_DBG_INFO_14 Fld(16,16,AC_FULLW32)//[31:16]
    #define RK1_B01_STB_DBG_INFO_14_RK1_B0_STB_DBG_INFO_14 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK1_B01_STB_DBG_INFO_15 (DRAMC_NAO_BASE_ADDRESS + 0x07BC)
    #define RK1_B01_STB_DBG_INFO_15_RK1_B1_STB_DBG_INFO_15 Fld(16,16,AC_FULLW32)//[31:16]
    #define RK1_B01_STB_DBG_INFO_15_RK1_B0_STB_DBG_INFO_15 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK1_B23_STB_DBG_INFO_00 (DRAMC_NAO_BASE_ADDRESS + 0x07C0)
    #define RK1_B23_STB_DBG_INFO_00_RK1_B3_STB_DBG_INFO_00 Fld(16,16,AC_FULLW32)//[31:16]
    #define RK1_B23_STB_DBG_INFO_00_RK1_B2_STB_DBG_INFO_00 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK1_B23_STB_DBG_INFO_01 (DRAMC_NAO_BASE_ADDRESS + 0x07C4)
    #define RK1_B23_STB_DBG_INFO_01_RK1_B3_STB_DBG_INFO_01 Fld(16,16,AC_FULLW32)//[31:16]
    #define RK1_B23_STB_DBG_INFO_01_RK1_B2_STB_DBG_INFO_01 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK1_B23_STB_DBG_INFO_02 (DRAMC_NAO_BASE_ADDRESS + 0x07C8)
    #define RK1_B23_STB_DBG_INFO_02_RK1_B3_STB_DBG_INFO_02 Fld(16,16,AC_FULLW32)//[31:16]
    #define RK1_B23_STB_DBG_INFO_02_RK1_B2_STB_DBG_INFO_02 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK1_B23_STB_DBG_INFO_03 (DRAMC_NAO_BASE_ADDRESS + 0x07CC)
    #define RK1_B23_STB_DBG_INFO_03_RK1_B3_STB_DBG_INFO_03 Fld(16,16,AC_FULLW32)//[31:16]
    #define RK1_B23_STB_DBG_INFO_03_RK1_B2_STB_DBG_INFO_03 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK1_B23_STB_DBG_INFO_04 (DRAMC_NAO_BASE_ADDRESS + 0x07D0)
    #define RK1_B23_STB_DBG_INFO_04_RK1_B3_STB_DBG_INFO_04 Fld(16,16,AC_FULLW32)//[31:16]
    #define RK1_B23_STB_DBG_INFO_04_RK1_B2_STB_DBG_INFO_04 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK1_B23_STB_DBG_INFO_05 (DRAMC_NAO_BASE_ADDRESS + 0x07D4)
    #define RK1_B23_STB_DBG_INFO_05_RK1_B3_STB_DBG_INFO_05 Fld(16,16,AC_FULLW32)//[31:16]
    #define RK1_B23_STB_DBG_INFO_05_RK1_B2_STB_DBG_INFO_05 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK1_B23_STB_DBG_INFO_06 (DRAMC_NAO_BASE_ADDRESS + 0x07D8)
    #define RK1_B23_STB_DBG_INFO_06_RK1_B3_STB_DBG_INFO_06 Fld(16,16,AC_FULLW32)//[31:16]
    #define RK1_B23_STB_DBG_INFO_06_RK1_B2_STB_DBG_INFO_06 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK1_B23_STB_DBG_INFO_07 (DRAMC_NAO_BASE_ADDRESS + 0x07DC)
    #define RK1_B23_STB_DBG_INFO_07_RK1_B3_STB_DBG_INFO_07 Fld(16,16,AC_FULLW32)//[31:16]
    #define RK1_B23_STB_DBG_INFO_07_RK1_B2_STB_DBG_INFO_07 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK1_B23_STB_DBG_INFO_08 (DRAMC_NAO_BASE_ADDRESS + 0x07E0)
    #define RK1_B23_STB_DBG_INFO_08_RK1_B3_STB_DBG_INFO_08 Fld(16,16,AC_FULLW32)//[31:16]
    #define RK1_B23_STB_DBG_INFO_08_RK1_B2_STB_DBG_INFO_08 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK1_B23_STB_DBG_INFO_09 (DRAMC_NAO_BASE_ADDRESS + 0x07E4)
    #define RK1_B23_STB_DBG_INFO_09_RK1_B3_STB_DBG_INFO_09 Fld(16,16,AC_FULLW32)//[31:16]
    #define RK1_B23_STB_DBG_INFO_09_RK1_B2_STB_DBG_INFO_09 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK1_B23_STB_DBG_INFO_10 (DRAMC_NAO_BASE_ADDRESS + 0x07E8)
    #define RK1_B23_STB_DBG_INFO_10_RK1_B3_STB_DBG_INFO_10 Fld(16,16,AC_FULLW32)//[31:16]
    #define RK1_B23_STB_DBG_INFO_10_RK1_B2_STB_DBG_INFO_10 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK1_B23_STB_DBG_INFO_11 (DRAMC_NAO_BASE_ADDRESS + 0x07EC)
    #define RK1_B23_STB_DBG_INFO_11_RK1_B3_STB_DBG_INFO_11 Fld(16,16,AC_FULLW32)//[31:16]
    #define RK1_B23_STB_DBG_INFO_11_RK1_B2_STB_DBG_INFO_11 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK1_B23_STB_DBG_INFO_12 (DRAMC_NAO_BASE_ADDRESS + 0x07F0)
    #define RK1_B23_STB_DBG_INFO_12_RK1_B3_STB_DBG_INFO_12 Fld(16,16,AC_FULLW32)//[31:16]
    #define RK1_B23_STB_DBG_INFO_12_RK1_B2_STB_DBG_INFO_12 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK1_B23_STB_DBG_INFO_13 (DRAMC_NAO_BASE_ADDRESS + 0x07F4)
    #define RK1_B23_STB_DBG_INFO_13_RK1_B3_STB_DBG_INFO_13 Fld(16,16,AC_FULLW32)//[31:16]
    #define RK1_B23_STB_DBG_INFO_13_RK1_B2_STB_DBG_INFO_13 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK1_B23_STB_DBG_INFO_14 (DRAMC_NAO_BASE_ADDRESS + 0x07F8)
    #define RK1_B23_STB_DBG_INFO_14_RK1_B3_STB_DBG_INFO_14 Fld(16,16,AC_FULLW32)//[31:16]
    #define RK1_B23_STB_DBG_INFO_14_RK1_B2_STB_DBG_INFO_14 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK1_B23_STB_DBG_INFO_15 (DRAMC_NAO_BASE_ADDRESS + 0x07FC)
    #define RK1_B23_STB_DBG_INFO_15_RK1_B3_STB_DBG_INFO_15 Fld(16,16,AC_FULLW32)//[31:16]
    #define RK1_B23_STB_DBG_INFO_15_RK1_B2_STB_DBG_INFO_15 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK2_DQSOSC_STATUS (DRAMC_NAO_BASE_ADDRESS + 0x0800)
    #define RK2_DQSOSC_STATUS_MR19_REG_RK2 Fld(16,16,AC_FULLW32)//[31:16]
    #define RK2_DQSOSC_STATUS_MR18_REG_RK2 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK2_DQSOSC_DELTA (DRAMC_NAO_BASE_ADDRESS + 0x0804)
    #define RK2_DQSOSC_DELTA_DQSOSC_INT_RK2 Fld(1,19,AC_MSKB2)//[19:19]
    #define RK2_DQSOSC_DELTA_H_DQSOSCLSBR_RK2_REQ Fld(1,18,AC_MSKB2)//[18:18]
    #define RK2_DQSOSC_DELTA_DQSOSCR_RK2_RESPONSE Fld(1,17,AC_MSKB2)//[17:17]
    #define RK2_DQSOSC_DELTA_SIGN_RK2_DQSOSC_DELTA Fld(1,16,AC_MSKB2)//[16:16]
    #define RK2_DQSOSC_DELTA_ABS_RK2_DQSOSC_DELTA Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK2_DQSOSC_DELTA2 (DRAMC_NAO_BASE_ADDRESS + 0x0808)
    #define RK2_DQSOSC_DELTA2_SIGN_RK2_DQSOSC_B1_DELTA Fld(1,16,AC_MSKB2)//[16:16]
    #define RK2_DQSOSC_DELTA2_ABS_RK2_DQSOSC_B1_DELTA Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK2_CURRENT_TX_SETTING1 (DRAMC_NAO_BASE_ADDRESS + 0x0810)
    #define RK2_CURRENT_TX_SETTING1_REG_TX_DLY_R2DQM3_MOD Fld(3,28,AC_MSKB3)//[30:28]
    #define RK2_CURRENT_TX_SETTING1_REG_TX_DLY_R2DQM2_MOD Fld(3,24,AC_MSKB3)//[26:24]
    #define RK2_CURRENT_TX_SETTING1_REG_TX_DLY_R2DQM1_MOD Fld(3,20,AC_MSKB2)//[22:20]
    #define RK2_CURRENT_TX_SETTING1_REG_TX_DLY_R2DQM0_MOD Fld(3,16,AC_MSKB2)//[18:16]
    #define RK2_CURRENT_TX_SETTING1_REG_TX_DLY_R2DQ3_MOD Fld(3,12,AC_MSKB1)//[14:12]
    #define RK2_CURRENT_TX_SETTING1_REG_TX_DLY_R2DQ2_MOD Fld(3,8,AC_MSKB1)//[10:8]
    #define RK2_CURRENT_TX_SETTING1_REG_TX_DLY_R2DQ1_MOD Fld(3,4,AC_MSKB0)//[6:4]
    #define RK2_CURRENT_TX_SETTING1_REG_TX_DLY_R2DQ0_MOD Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_RK2_CURRENT_TX_SETTING2 (DRAMC_NAO_BASE_ADDRESS + 0x0814)
    #define RK2_CURRENT_TX_SETTING2_REG_DLY_R2DQM3_MOD Fld(3,28,AC_MSKB3)//[30:28]
    #define RK2_CURRENT_TX_SETTING2_REG_DLY_R2DQM2_MOD Fld(3,24,AC_MSKB3)//[26:24]
    #define RK2_CURRENT_TX_SETTING2_REG_DLY_R2DQM1_MOD Fld(3,20,AC_MSKB2)//[22:20]
    #define RK2_CURRENT_TX_SETTING2_REG_DLY_R2DQM0_MOD Fld(3,16,AC_MSKB2)//[18:16]
    #define RK2_CURRENT_TX_SETTING2_REG_DLY_R2DQ3_MOD Fld(3,12,AC_MSKB1)//[14:12]
    #define RK2_CURRENT_TX_SETTING2_REG_DLY_R2DQ2_MOD Fld(3,8,AC_MSKB1)//[10:8]
    #define RK2_CURRENT_TX_SETTING2_REG_DLY_R2DQ1_MOD Fld(3,4,AC_MSKB0)//[6:4]
    #define RK2_CURRENT_TX_SETTING2_REG_DLY_R2DQ0_MOD Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_RK2_CURRENT_TX_SETTING3 (DRAMC_NAO_BASE_ADDRESS + 0x0818)
    #define RK2_CURRENT_TX_SETTING3_REG_TX_DLY_OEN_R2DQM3_MOD Fld(3,28,AC_MSKB3)//[30:28]
    #define RK2_CURRENT_TX_SETTING3_REG_TX_DLY_OEN_R2DQM2_MOD Fld(3,24,AC_MSKB3)//[26:24]
    #define RK2_CURRENT_TX_SETTING3_REG_TX_DLY_OEN_R2DQM1_MOD Fld(3,20,AC_MSKB2)//[22:20]
    #define RK2_CURRENT_TX_SETTING3_REG_TX_DLY_OEN_R2DQM0_MOD Fld(3,16,AC_MSKB2)//[18:16]
    #define RK2_CURRENT_TX_SETTING3_REG_TX_DLY_OEN_R2DQ3_MOD Fld(3,12,AC_MSKB1)//[14:12]
    #define RK2_CURRENT_TX_SETTING3_REG_TX_DLY_OEN_R2DQ2_MOD Fld(3,8,AC_MSKB1)//[10:8]
    #define RK2_CURRENT_TX_SETTING3_REG_TX_DLY_OEN_R2DQ1_MOD Fld(3,4,AC_MSKB0)//[6:4]
    #define RK2_CURRENT_TX_SETTING3_REG_TX_DLY_OEN_R2DQ0_MOD Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_RK2_CURRENT_TX_SETTING4 (DRAMC_NAO_BASE_ADDRESS + 0x081C)
    #define RK2_CURRENT_TX_SETTING4_REG_DLY_OEN_R2DQM3_MOD Fld(3,28,AC_MSKB3)//[30:28]
    #define RK2_CURRENT_TX_SETTING4_REG_DLY_OEN_R2DQM2_MOD Fld(3,24,AC_MSKB3)//[26:24]
    #define RK2_CURRENT_TX_SETTING4_REG_DLY_OEN_R2DQM1_MOD Fld(3,20,AC_MSKB2)//[22:20]
    #define RK2_CURRENT_TX_SETTING4_REG_DLY_OEN_R2DQM0_MOD Fld(3,16,AC_MSKB2)//[18:16]
    #define RK2_CURRENT_TX_SETTING4_REG_DLY_OEN_R2DQ3_MOD Fld(3,12,AC_MSKB1)//[14:12]
    #define RK2_CURRENT_TX_SETTING4_REG_DLY_OEN_R2DQ2_MOD Fld(3,8,AC_MSKB1)//[10:8]
    #define RK2_CURRENT_TX_SETTING4_REG_DLY_OEN_R2DQ1_MOD Fld(3,4,AC_MSKB0)//[6:4]
    #define RK2_CURRENT_TX_SETTING4_REG_DLY_OEN_R2DQ0_MOD Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_RK2_DUMMY_RD_DATA0 (DRAMC_NAO_BASE_ADDRESS + 0x0820)
    #define RK2_DUMMY_RD_DATA0_DUMMY_RD_RK2_DATA0 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_RK2_DUMMY_RD_DATA1 (DRAMC_NAO_BASE_ADDRESS + 0x0824)
    #define RK2_DUMMY_RD_DATA1_DUMMY_RD_RK2_DATA1 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_RK2_DUMMY_RD_DATA2 (DRAMC_NAO_BASE_ADDRESS + 0x0828)
    #define RK2_DUMMY_RD_DATA2_DUMMY_RD_RK2_DATA2 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_RK2_DUMMY_RD_DATA3 (DRAMC_NAO_BASE_ADDRESS + 0x082C)
    #define RK2_DUMMY_RD_DATA3_DUMMY_RD_RK2_DATA3 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_RK2_B0_STB_MAX_MIN_DLY (DRAMC_NAO_BASE_ADDRESS + 0x0830)
    #define RK2_B0_STB_MAX_MIN_DLY_RK2_B0_STBEN_MAX_DLY Fld(12,16,AC_MSKW32)//[27:16]
    #define RK2_B0_STB_MAX_MIN_DLY_RK2_B0_STBEN_MIN_DLY Fld(12,0,AC_MSKW10)//[11:0]
#define DRAMC_REG_RK2_B1_STB_MAX_MIN_DLY (DRAMC_NAO_BASE_ADDRESS + 0x0834)
    #define RK2_B1_STB_MAX_MIN_DLY_RK2_B1_STBEN_MAX_DLY Fld(12,16,AC_MSKW32)//[27:16]
    #define RK2_B1_STB_MAX_MIN_DLY_RK2_B1_STBEN_MIN_DLY Fld(12,0,AC_MSKW10)//[11:0]
#define DRAMC_REG_RK2_B2_STB_MAX_MIN_DLY (DRAMC_NAO_BASE_ADDRESS + 0x0838)
    #define RK2_B2_STB_MAX_MIN_DLY_RK2_B2_STBEN_MAX_DLY Fld(12,16,AC_MSKW32)//[27:16]
    #define RK2_B2_STB_MAX_MIN_DLY_RK2_B2_STBEN_MIN_DLY Fld(12,0,AC_MSKW10)//[11:0]
#define DRAMC_REG_RK2_B3_STB_MAX_MIN_DLY (DRAMC_NAO_BASE_ADDRESS + 0x083C)
    #define RK2_B3_STB_MAX_MIN_DLY_RK2_B3_STBEN_MAX_DLY Fld(12,16,AC_MSKW32)//[27:16]
    #define RK2_B3_STB_MAX_MIN_DLY_RK2_B3_STBEN_MIN_DLY Fld(12,0,AC_MSKW10)//[11:0]
#define DRAMC_REG_RK2_DQSIENDLY (DRAMC_NAO_BASE_ADDRESS + 0x0840)
    #define RK2_DQSIENDLY_R2DQS3IENDLY Fld(7,24,AC_MSKB3)//[30:24]
    #define RK2_DQSIENDLY_R2DQS2IENDLY Fld(7,16,AC_MSKB2)//[22:16]
    #define RK2_DQSIENDLY_R2DQS1IENDLY Fld(7,8,AC_MSKB1)//[14:8]
    #define RK2_DQSIENDLY_R2DQS0IENDLY Fld(7,0,AC_MSKB0)//[6:0]
#define DRAMC_REG_RK2_DQSIENUIDLY (DRAMC_NAO_BASE_ADDRESS + 0x0844)
    #define RK2_DQSIENUIDLY_R2DQS3IENUIDLY Fld(6,24,AC_MSKB3)//[29:24]
    #define RK2_DQSIENUIDLY_R2DQS2IENUIDLY Fld(6,16,AC_MSKB2)//[21:16]
    #define RK2_DQSIENUIDLY_R2DQS1IENUIDLY Fld(6,8,AC_MSKB1)//[13:8]
    #define RK2_DQSIENUIDLY_R2DQS0IENUIDLY Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_RK2_DQSIENUIDLY_P1 (DRAMC_NAO_BASE_ADDRESS + 0x0848)
    #define RK2_DQSIENUIDLY_P1_R2DQS3IENUIDLY_P1 Fld(6,24,AC_MSKB3)//[29:24]
    #define RK2_DQSIENUIDLY_P1_R2DQS2IENUIDLY_P1 Fld(6,16,AC_MSKB2)//[21:16]
    #define RK2_DQSIENUIDLY_P1_R2DQS1IENUIDLY_P1 Fld(6,8,AC_MSKB1)//[13:8]
    #define RK2_DQSIENUIDLY_P1_R2DQS0IENUIDLY_P1 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_RK2_DQS_STBCALDEC_CNT1 (DRAMC_NAO_BASE_ADDRESS + 0x0850)
    #define RK2_DQS_STBCALDEC_CNT1_RK2_DQS1_STBCALDEC_CNT Fld(16,16,AC_FULLW32)//[31:16]
    #define RK2_DQS_STBCALDEC_CNT1_RK2_DQS0_STBCALDEC_CNT Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK2_DQS_STBCALDEC_CNT2 (DRAMC_NAO_BASE_ADDRESS + 0x0854)
    #define RK2_DQS_STBCALDEC_CNT2_RK2_DQS3_STBCALDEC_CNT Fld(16,16,AC_FULLW32)//[31:16]
    #define RK2_DQS_STBCALDEC_CNT2_RK2_DQS2_STBCALDEC_CNT Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK2_DQS_STBCALINC_CNT1 (DRAMC_NAO_BASE_ADDRESS + 0x0858)
    #define RK2_DQS_STBCALINC_CNT1_RK2_DQS1_STBCALINC_CNT Fld(16,16,AC_FULLW32)//[31:16]
    #define RK2_DQS_STBCALINC_CNT1_RK2_DQS0_STBCALINC_CNT Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK2_DQS_STBCALINC_CNT2 (DRAMC_NAO_BASE_ADDRESS + 0x085C)
    #define RK2_DQS_STBCALINC_CNT2_RK2_DQS3_STBCALINC_CNT Fld(16,16,AC_FULLW32)//[31:16]
    #define RK2_DQS_STBCALINC_CNT2_RK2_DQS2_STBCALINC_CNT Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK2_PI_DQ_CAL (DRAMC_NAO_BASE_ADDRESS + 0x0860)
    #define RK2_PI_DQ_CAL_PI_DQ_ADJ_RK2_B1_OVERFLOW Fld(1,30,AC_MSKB3)//[30:30]
    #define RK2_PI_DQ_CAL_PI_DQ_ADJ_RK2_B1 Fld(6,24,AC_MSKB3)//[29:24]
    #define RK2_PI_DQ_CAL_PI_DQ_ADJ_RK2_OVERFLOW Fld(1,22,AC_MSKB2)//[22:22]
    #define RK2_PI_DQ_CAL_PI_DQ_ADJ_RK2 Fld(6,16,AC_MSKB2)//[21:16]
    #define RK2_PI_DQ_CAL_RK2_ARPI_DQ_B1_CAL Fld(6,8,AC_MSKB1)//[13:8]
    #define RK2_PI_DQ_CAL_RK2_ARPI_DQ_B0_CAL Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_RK2_DQSG_RETRY_FLAG (DRAMC_NAO_BASE_ADDRESS + 0x0864)
    #define RK2_DQSG_RETRY_FLAG_RK2_RETRY_FAIL3 Fld(1,19,AC_MSKB2)//[19:19]
    #define RK2_DQSG_RETRY_FLAG_RK2_RETRY_FAIL2 Fld(1,18,AC_MSKB2)//[18:18]
    #define RK2_DQSG_RETRY_FLAG_RK2_RETRY_FAIL1 Fld(1,17,AC_MSKB2)//[17:17]
    #define RK2_DQSG_RETRY_FLAG_RK2_RETRY_FAIL0 Fld(1,16,AC_MSKB2)//[16:16]
    #define RK2_DQSG_RETRY_FLAG_RK2_RETRY_DONE3 Fld(1,3,AC_MSKB0)//[3:3]
    #define RK2_DQSG_RETRY_FLAG_RK2_RETRY_DONE2 Fld(1,2,AC_MSKB0)//[2:2]
    #define RK2_DQSG_RETRY_FLAG_RK2_RETRY_DONE1 Fld(1,1,AC_MSKB0)//[1:1]
    #define RK2_DQSG_RETRY_FLAG_RK2_RETRY_DONE0 Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_RK2_PI_DQM_CAL (DRAMC_NAO_BASE_ADDRESS + 0x0868)
    #define RK2_PI_DQM_CAL_RK2_ARPI_DQM_B1_CAL Fld(6,8,AC_MSKB1)//[13:8]
    #define RK2_PI_DQM_CAL_RK2_ARPI_DQM_B0_CAL Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_RK2_DQS0_STBCAL_CNT (DRAMC_NAO_BASE_ADDRESS + 0x0870)
    #define RK2_DQS0_STBCAL_CNT_R2_DQS0_STBCAL_CNT Fld(17,0,AC_MSKDW)//[16:0]
#define DRAMC_REG_RK2_DQS1_STBCAL_CNT (DRAMC_NAO_BASE_ADDRESS + 0x0874)
    #define RK2_DQS1_STBCAL_CNT_R2_DQS1_STBCAL_CNT Fld(17,0,AC_MSKDW)//[16:0]
#define DRAMC_REG_RK2_DQS2_STBCAL_CNT (DRAMC_NAO_BASE_ADDRESS + 0x0878)
    #define RK2_DQS2_STBCAL_CNT_R2_DQS2_STBCAL_CNT Fld(17,0,AC_MSKDW)//[16:0]
#define DRAMC_REG_RK2_DQS3_STBCAL_CNT (DRAMC_NAO_BASE_ADDRESS + 0x087C)
    #define RK2_DQS3_STBCAL_CNT_R2_DQS3_STBCAL_CNT Fld(17,0,AC_MSKDW)//[16:0]
#define DRAMC_REG_RK2_B01_STB_DBG_INFO_00 (DRAMC_NAO_BASE_ADDRESS + 0x0880)
    #define RK2_B01_STB_DBG_INFO_00_RK2_B1_STB_DBG_INFO_00 Fld(16,16,AC_FULLW32)//[31:16]
    #define RK2_B01_STB_DBG_INFO_00_RK2_B0_STB_DBG_INFO_00 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK2_B01_STB_DBG_INFO_01 (DRAMC_NAO_BASE_ADDRESS + 0x0884)
    #define RK2_B01_STB_DBG_INFO_01_RK2_B1_STB_DBG_INFO_01 Fld(16,16,AC_FULLW32)//[31:16]
    #define RK2_B01_STB_DBG_INFO_01_RK2_B0_STB_DBG_INFO_01 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK2_B01_STB_DBG_INFO_02 (DRAMC_NAO_BASE_ADDRESS + 0x0888)
    #define RK2_B01_STB_DBG_INFO_02_RK2_B1_STB_DBG_INFO_02 Fld(16,16,AC_FULLW32)//[31:16]
    #define RK2_B01_STB_DBG_INFO_02_RK2_B0_STB_DBG_INFO_02 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK2_B01_STB_DBG_INFO_03 (DRAMC_NAO_BASE_ADDRESS + 0x088C)
    #define RK2_B01_STB_DBG_INFO_03_RK2_B1_STB_DBG_INFO_03 Fld(16,16,AC_FULLW32)//[31:16]
    #define RK2_B01_STB_DBG_INFO_03_RK2_B0_STB_DBG_INFO_03 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK2_B01_STB_DBG_INFO_04 (DRAMC_NAO_BASE_ADDRESS + 0x0890)
    #define RK2_B01_STB_DBG_INFO_04_RK2_B1_STB_DBG_INFO_04 Fld(16,16,AC_FULLW32)//[31:16]
    #define RK2_B01_STB_DBG_INFO_04_RK2_B0_STB_DBG_INFO_04 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK2_B01_STB_DBG_INFO_05 (DRAMC_NAO_BASE_ADDRESS + 0x0894)
    #define RK2_B01_STB_DBG_INFO_05_RK2_B1_STB_DBG_INFO_05 Fld(16,16,AC_FULLW32)//[31:16]
    #define RK2_B01_STB_DBG_INFO_05_RK2_B0_STB_DBG_INFO_05 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK2_B01_STB_DBG_INFO_06 (DRAMC_NAO_BASE_ADDRESS + 0x0898)
    #define RK2_B01_STB_DBG_INFO_06_RK2_B1_STB_DBG_INFO_06 Fld(16,16,AC_FULLW32)//[31:16]
    #define RK2_B01_STB_DBG_INFO_06_RK2_B0_STB_DBG_INFO_06 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK2_B01_STB_DBG_INFO_07 (DRAMC_NAO_BASE_ADDRESS + 0x089C)
    #define RK2_B01_STB_DBG_INFO_07_RK2_B1_STB_DBG_INFO_07 Fld(16,16,AC_FULLW32)//[31:16]
    #define RK2_B01_STB_DBG_INFO_07_RK2_B0_STB_DBG_INFO_07 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK2_B01_STB_DBG_INFO_08 (DRAMC_NAO_BASE_ADDRESS + 0x08A0)
    #define RK2_B01_STB_DBG_INFO_08_RK2_B1_STB_DBG_INFO_08 Fld(16,16,AC_FULLW32)//[31:16]
    #define RK2_B01_STB_DBG_INFO_08_RK2_B0_STB_DBG_INFO_08 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK2_B01_STB_DBG_INFO_09 (DRAMC_NAO_BASE_ADDRESS + 0x08A4)
    #define RK2_B01_STB_DBG_INFO_09_RK2_B1_STB_DBG_INFO_09 Fld(16,16,AC_FULLW32)//[31:16]
    #define RK2_B01_STB_DBG_INFO_09_RK2_B0_STB_DBG_INFO_09 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK2_B01_STB_DBG_INFO_10 (DRAMC_NAO_BASE_ADDRESS + 0x08A8)
    #define RK2_B01_STB_DBG_INFO_10_RK2_B1_STB_DBG_INFO_10 Fld(16,16,AC_FULLW32)//[31:16]
    #define RK2_B01_STB_DBG_INFO_10_RK2_B0_STB_DBG_INFO_10 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK2_B01_STB_DBG_INFO_11 (DRAMC_NAO_BASE_ADDRESS + 0x08AC)
    #define RK2_B01_STB_DBG_INFO_11_RK2_B1_STB_DBG_INFO_11 Fld(16,16,AC_FULLW32)//[31:16]
    #define RK2_B01_STB_DBG_INFO_11_RK2_B0_STB_DBG_INFO_11 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK2_B01_STB_DBG_INFO_12 (DRAMC_NAO_BASE_ADDRESS + 0x08B0)
    #define RK2_B01_STB_DBG_INFO_12_RK2_B1_STB_DBG_INFO_12 Fld(16,16,AC_FULLW32)//[31:16]
    #define RK2_B01_STB_DBG_INFO_12_RK2_B0_STB_DBG_INFO_12 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK2_B01_STB_DBG_INFO_13 (DRAMC_NAO_BASE_ADDRESS + 0x08B4)
    #define RK2_B01_STB_DBG_INFO_13_RK2_B1_STB_DBG_INFO_13 Fld(16,16,AC_FULLW32)//[31:16]
    #define RK2_B01_STB_DBG_INFO_13_RK2_B0_STB_DBG_INFO_13 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK2_B01_STB_DBG_INFO_14 (DRAMC_NAO_BASE_ADDRESS + 0x08B8)
    #define RK2_B01_STB_DBG_INFO_14_RK2_B1_STB_DBG_INFO_14 Fld(16,16,AC_FULLW32)//[31:16]
    #define RK2_B01_STB_DBG_INFO_14_RK2_B0_STB_DBG_INFO_14 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK2_B01_STB_DBG_INFO_15 (DRAMC_NAO_BASE_ADDRESS + 0x08BC)
    #define RK2_B01_STB_DBG_INFO_15_RK2_B1_STB_DBG_INFO_15 Fld(16,16,AC_FULLW32)//[31:16]
    #define RK2_B01_STB_DBG_INFO_15_RK2_B0_STB_DBG_INFO_15 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK2_B23_STB_DBG_INFO_00 (DRAMC_NAO_BASE_ADDRESS + 0x08C0)
    #define RK2_B23_STB_DBG_INFO_00_RK2_B3_STB_DBG_INFO_00 Fld(16,16,AC_FULLW32)//[31:16]
    #define RK2_B23_STB_DBG_INFO_00_RK2_B2_STB_DBG_INFO_00 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK2_B23_STB_DBG_INFO_01 (DRAMC_NAO_BASE_ADDRESS + 0x08C4)
    #define RK2_B23_STB_DBG_INFO_01_RK2_B3_STB_DBG_INFO_01 Fld(16,16,AC_FULLW32)//[31:16]
    #define RK2_B23_STB_DBG_INFO_01_RK2_B2_STB_DBG_INFO_01 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK2_B23_STB_DBG_INFO_02 (DRAMC_NAO_BASE_ADDRESS + 0x08C8)
    #define RK2_B23_STB_DBG_INFO_02_RK2_B3_STB_DBG_INFO_02 Fld(16,16,AC_FULLW32)//[31:16]
    #define RK2_B23_STB_DBG_INFO_02_RK2_B2_STB_DBG_INFO_02 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK2_B23_STB_DBG_INFO_03 (DRAMC_NAO_BASE_ADDRESS + 0x08CC)
    #define RK2_B23_STB_DBG_INFO_03_RK2_B3_STB_DBG_INFO_03 Fld(16,16,AC_FULLW32)//[31:16]
    #define RK2_B23_STB_DBG_INFO_03_RK2_B2_STB_DBG_INFO_03 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK2_B23_STB_DBG_INFO_04 (DRAMC_NAO_BASE_ADDRESS + 0x08D0)
    #define RK2_B23_STB_DBG_INFO_04_RK2_B3_STB_DBG_INFO_04 Fld(16,16,AC_FULLW32)//[31:16]
    #define RK2_B23_STB_DBG_INFO_04_RK2_B2_STB_DBG_INFO_04 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK2_B23_STB_DBG_INFO_05 (DRAMC_NAO_BASE_ADDRESS + 0x08D4)
    #define RK2_B23_STB_DBG_INFO_05_RK2_B3_STB_DBG_INFO_05 Fld(16,16,AC_FULLW32)//[31:16]
    #define RK2_B23_STB_DBG_INFO_05_RK2_B2_STB_DBG_INFO_05 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK2_B23_STB_DBG_INFO_06 (DRAMC_NAO_BASE_ADDRESS + 0x08D8)
    #define RK2_B23_STB_DBG_INFO_06_RK2_B3_STB_DBG_INFO_06 Fld(16,16,AC_FULLW32)//[31:16]
    #define RK2_B23_STB_DBG_INFO_06_RK2_B2_STB_DBG_INFO_06 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK2_B23_STB_DBG_INFO_07 (DRAMC_NAO_BASE_ADDRESS + 0x08DC)
    #define RK2_B23_STB_DBG_INFO_07_RK2_B3_STB_DBG_INFO_07 Fld(16,16,AC_FULLW32)//[31:16]
    #define RK2_B23_STB_DBG_INFO_07_RK2_B2_STB_DBG_INFO_07 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK2_B23_STB_DBG_INFO_08 (DRAMC_NAO_BASE_ADDRESS + 0x08E0)
    #define RK2_B23_STB_DBG_INFO_08_RK2_B3_STB_DBG_INFO_08 Fld(16,16,AC_FULLW32)//[31:16]
    #define RK2_B23_STB_DBG_INFO_08_RK2_B2_STB_DBG_INFO_08 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK2_B23_STB_DBG_INFO_09 (DRAMC_NAO_BASE_ADDRESS + 0x08E4)
    #define RK2_B23_STB_DBG_INFO_09_RK2_B3_STB_DBG_INFO_09 Fld(16,16,AC_FULLW32)//[31:16]
    #define RK2_B23_STB_DBG_INFO_09_RK2_B2_STB_DBG_INFO_09 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK2_B23_STB_DBG_INFO_10 (DRAMC_NAO_BASE_ADDRESS + 0x08E8)
    #define RK2_B23_STB_DBG_INFO_10_RK2_B3_STB_DBG_INFO_10 Fld(16,16,AC_FULLW32)//[31:16]
    #define RK2_B23_STB_DBG_INFO_10_RK2_B2_STB_DBG_INFO_10 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK2_B23_STB_DBG_INFO_11 (DRAMC_NAO_BASE_ADDRESS + 0x08EC)
    #define RK2_B23_STB_DBG_INFO_11_RK2_B3_STB_DBG_INFO_11 Fld(16,16,AC_FULLW32)//[31:16]
    #define RK2_B23_STB_DBG_INFO_11_RK2_B2_STB_DBG_INFO_11 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK2_B23_STB_DBG_INFO_12 (DRAMC_NAO_BASE_ADDRESS + 0x08F0)
    #define RK2_B23_STB_DBG_INFO_12_RK2_B3_STB_DBG_INFO_12 Fld(16,16,AC_FULLW32)//[31:16]
    #define RK2_B23_STB_DBG_INFO_12_RK2_B2_STB_DBG_INFO_12 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK2_B23_STB_DBG_INFO_13 (DRAMC_NAO_BASE_ADDRESS + 0x08F4)
    #define RK2_B23_STB_DBG_INFO_13_RK2_B3_STB_DBG_INFO_13 Fld(16,16,AC_FULLW32)//[31:16]
    #define RK2_B23_STB_DBG_INFO_13_RK2_B2_STB_DBG_INFO_13 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK2_B23_STB_DBG_INFO_14 (DRAMC_NAO_BASE_ADDRESS + 0x08F8)
    #define RK2_B23_STB_DBG_INFO_14_RK2_B3_STB_DBG_INFO_14 Fld(16,16,AC_FULLW32)//[31:16]
    #define RK2_B23_STB_DBG_INFO_14_RK2_B2_STB_DBG_INFO_14 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK2_B23_STB_DBG_INFO_15 (DRAMC_NAO_BASE_ADDRESS + 0x08FC)
    #define RK2_B23_STB_DBG_INFO_15_RK2_B3_STB_DBG_INFO_15 Fld(16,16,AC_FULLW32)//[31:16]
    #define RK2_B23_STB_DBG_INFO_15_RK2_B2_STB_DBG_INFO_15 Fld(16,0,AC_FULLW10)//[15:0]


///////////////////////// DRAMC AO Registers ////////////////////////////////
#define DRAMC_AO_BASE_ADDRESS Channel_A_DRAMC_AO_BASE_VIRTUAL

//Page AO
#define DRAMC_REG_DDRCONF0 (DRAMC_AO_BASE_ADDRESS + 0x0000)
    #define DDRCONF0_DRAMC_SW_RST Fld(1,31,AC_MSKB3)//[31:31]
    #define DDRCONF0_DDR4EN Fld(1,30,AC_MSKB3)//[30:30]
    #define DDRCONF0_DDR3EN Fld(1,29,AC_MSKB3)//[29:29]
    #define DDRCONF0_DDR2EN Fld(1,28,AC_MSKB3)//[28:28]
    #define DDRCONF0_LPDDR2_NO_INT Fld(1,27,AC_MSKB3)//[27:27]
    #define DDRCONF0_LPDDR4EN Fld(1,26,AC_MSKB3)//[26:26]
    #define DDRCONF0_LPDDR3EN Fld(1,25,AC_MSKB3)//[25:25]
    #define DDRCONF0_LPDDR2EN Fld(1,24,AC_MSKB3)//[24:24]
    #define DDRCONF0_GDDR3EN Fld(1,23,AC_MSKB2)//[23:23]
    #define DDRCONF0_DM4TO1MODE Fld(1,22,AC_MSKB2)//[22:22]
    #define DDRCONF0_DM16BITFULL Fld(1,21,AC_MSKB2)//[21:21]
    #define DDRCONF0_DQ4BMUX Fld(1,19,AC_MSKB2)//[19:19]
    #define DDRCONF0_GDDR3RST Fld(1,16,AC_MSKB2)//[16:16]
    #define DDRCONF0_BC4OTF Fld(1,15,AC_MSKB1)//[15:15]
    #define DDRCONF0_AG0MWR Fld(1,14,AC_MSKB1)//[14:14]
    #define DDRCONF0_BC4OTF_OPT Fld(1,13,AC_MSKB1)//[13:13]
    #define DDRCONF0_BK8EN Fld(1,12,AC_MSKB1)//[12:12]
    #define DDRCONF0_BG4EN Fld(1,11,AC_MSKB1)//[11:11]
    #define DDRCONF0_APBL2 Fld(1,10,AC_MSKB1)//[10:10]
    #define DDRCONF0_WDT_DBG_RST Fld(1,2,AC_MSKB0)//[2:2]
    #define DDRCONF0_DMSW_RST Fld(1,1,AC_MSKB0)//[1:1]
    #define DDRCONF0_RDATRST Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_DRAMCTRL (DRAMC_AO_BASE_ADDRESS + 0x0004)
    #define DRAMCTRL_IDLE_COND_OPT Fld(1,30,AC_MSKB3)//[30:30]
    #define DRAMCTRL_PREA_RK Fld(2,28,AC_MSKB3)//[29:28]
    #define DRAMCTRL_REQQUE_MAXCNT_CHG Fld(1,27,AC_MSKB3)//[27:27]
    #define DRAMCTRL_REQQUE_THD_EN Fld(1,26,AC_MSKB3)//[26:26]
    #define DRAMCTRL_REQQUE_DEPTH_UPD Fld(1,25,AC_MSKB3)//[25:25]
    #define DRAMCTRL_FW2R Fld(1,24,AC_MSKB3)//[24:24]
    #define DRAMCTRL_MRRIOPT Fld(1,23,AC_MSKB2)//[23:23]
    #define DRAMCTRL_TCMD Fld(3,20,AC_MSKB2)//[22:20]
    #define DRAMCTRL_PREALL_OPTION Fld(1,19,AC_MSKB2)//[19:19]
    #define DRAMCTRL_ZQCALL Fld(1,18,AC_MSKB2)//[18:18]
    #define DRAMCTRL_TMRRIBYRK_DIS Fld(1,17,AC_MSKB2)//[17:17]
    #define DRAMCTRL_DMRCDRSV Fld(1,16,AC_MSKB2)//[16:16]
    #define DRAMCTRL_TMRRICHKDIS Fld(1,15,AC_MSKB1)//[15:15]
    #define DRAMCTRL_ALEBLOCK Fld(1,14,AC_MSKB1)//[14:14]
    #define DRAMCTRL_DYNMWREN Fld(1,13,AC_MSKB1)//[13:13]
    #define DRAMCTRL_ASYNCEN Fld(1,12,AC_MSKB1)//[12:12]
    #define DRAMCTRL_CHKFORPRE Fld(1,10,AC_MSKB1)//[10:10]
    #define DRAMCTRL_CLKWITRFC Fld(1,9,AC_MSKB1)//[9:9]
    #define DRAMCTRL_RANK_ASYM Fld(1,7,AC_MSKB0)//[7:7]
    #define DRAMCTRL_ADRDEN_1TO4_OPT Fld(1,5,AC_MSKB0)//[5:5]
    #define DRAMCTRL_TMRR2WDIS Fld(1,4,AC_MSKB0)//[4:4]
    #define DRAMCTRL_ADRBIT3DEC Fld(1,3,AC_MSKB0)//[3:3]
    #define DRAMCTRL_ADRDECEN Fld(1,2,AC_MSKB0)//[2:2]
    #define DRAMCTRL_ADRDECEN_TARKMODE Fld(1,1,AC_MSKB0)//[1:1]
    #define DRAMCTRL_CTOREQ_HPRI_OPT Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_MISCTL0 (DRAMC_AO_BASE_ADDRESS + 0x0008)
    #define MISCTL0_REFP_ARB_EN2 Fld(1,31,AC_MSKB3)//[31:31]
    #define MISCTL0_RANK1_10GBEN Fld(1,29,AC_MSKB3)//[29:29]
    #define MISCTL0_RANK0_10GBEN Fld(1,28,AC_MSKB3)//[28:28]
    #define MISCTL0_EMIPREEN Fld(1,27,AC_MSKB3)//[27:27]
    #define MISCTL0_REFP_ARB_EN Fld(1,26,AC_MSKB3)//[26:26]
    #define MISCTL0_REFA_ARB_EN Fld(1,25,AC_MSKB3)//[25:25]
    #define MISCTL0_PBC_ARB_EN Fld(1,24,AC_MSKB3)//[24:24]
    #define MISCTL0_PBC_ARB_E1T Fld(1,23,AC_MSKB2)//[23:23]
    #define MISCTL0_REORDER_MASK_E1T Fld(1,22,AC_MSKB2)//[22:22]
    #define MISCTL0_REFA_ARB_EN_OPTION Fld(1,21,AC_MSKB2)//[21:21]
    #define MISCTL0_WRBYTE_CNT_OPT Fld(1,20,AC_MSKB2)//[20:20]
    #define MISCTL0_REFA_ARB_EN2 Fld(1,19,AC_MSKB2)//[19:19]
    #define MISCTL0_IDLEDCM_CNT_OPT Fld(1,18,AC_MSKB2)//[18:18]
    #define MISCTL0_PAGDIS Fld(1,17,AC_MSKB2)//[17:17]
    #define MISCTL0_IDLE_CNT_OPT Fld(1,16,AC_MSKB2)//[16:16]
    #define MISCTL0_PG_WAKEUP_OPT Fld(2,14,AC_MSKB1)//[15:14]
    #define MISCTL0_DATLAT_PDLE_TH Fld(3,11,AC_MSKB1)//[13:11]
    #define MISCTL0_PRE_DLE_VLD_OPT Fld(1,10,AC_MSKB1)//[10:10]
    #define MISCTL0_REFP_ARBMASK_PBR2PBR_PA_DIS Fld(1,9,AC_MSKB1)//[9:9]
    #define MISCTL0_REFP_ARBMASK_PBR2PBR_ENA Fld(1,8,AC_MSKB1)//[8:8]
    #define MISCTL0_DRAMC_LOOP_BAK_CMP_EN Fld(1,7,AC_MSKB0)//[7:7]
    #define MISCTL0_LOOP_BAK_WDAT_SEL Fld(3,4,AC_MSKB0)//[6:4]
    #define MISCTL0_WPRE0T Fld(1,3,AC_MSKB0)//[3:3]
    #define MISCTL0_DRAMC_LOOP_BAK_EN Fld(1,2,AC_MSKB0)//[2:2]
    #define MISCTL0_DM32BIT_RDSEL_OPT Fld(1,1,AC_MSKB0)//[1:1]
    #define MISCTL0_R_DMCA_IDLE_EN Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_PERFCTL0 (DRAMC_AO_BASE_ADDRESS + 0x000C)
    #define PERFCTL0_WRFIFOEN Fld(1,31,AC_MSKB3)//[31:31]
    #define PERFCTL0_RDFIFOEN Fld(1,30,AC_MSKB3)//[30:30]
    #define PERFCTL0_WRFIO_MODE2 Fld(1,27,AC_MSKB3)//[27:27]
    #define PERFCTL0_WRFIFO_OPT Fld(1,26,AC_MSKB3)//[26:26]
    #define PERFCTL0_MDMCU_MASK_EN Fld(1,25,AC_MSKB3)//[25:25]
    #define PERFCTL0_RECORDER_MASK_OPT Fld(1,24,AC_MSKB3)//[24:24]
    #define PERFCTL0_TESTWRHIGH Fld(1,23,AC_MSKB2)//[23:23]
    #define PERFCTL0_MAFIXHIGH Fld(1,22,AC_MSKB2)//[22:22]
    #define PERFCTL0_SBR_MASK_OPT2 Fld(1,21,AC_MSKB2)//[21:21]
    #define PERFCTL0_SBR_MASK_OPT Fld(1,20,AC_MSKB2)//[20:20]
    #define PERFCTL0_REORDEREN Fld(1,19,AC_MSKB2)//[19:19]
    #define PERFCTL0_REORDER_MODE Fld(1,18,AC_MSKB2)//[18:18]
    #define PERFCTL0_MWHPRIEN Fld(1,17,AC_MSKB2)//[17:17]
    #define PERFCTL0_RWSPLIT Fld(1,15,AC_MSKB1)//[15:15]
    #define PERFCTL0_WFLUSHEN Fld(1,14,AC_MSKB1)//[14:14]
    #define PERFCTL0_RWHPRICTL Fld(1,13,AC_MSKB1)//[13:13]
    #define PERFCTL0_LASTCMDOPT Fld(1,12,AC_MSKB1)//[12:12]
    #define PERFCTL0_EMILLATEN Fld(1,11,AC_MSKB1)//[11:11]
    #define PERFCTL0_RWAGEEN Fld(1,10,AC_MSKB1)//[10:10]
    #define PERFCTL0_RWLLATEN Fld(1,9,AC_MSKB1)//[9:9]
    #define PERFCTL0_RWHPRIEN Fld(1,8,AC_MSKB1)//[8:8]
    #define PERFCTL0_RWOFOWNUM Fld(3,5,AC_MSKB0)//[7:5]
    #define PERFCTL0_RWOFOEN Fld(1,4,AC_MSKB0)//[4:4]
    #define PERFCTL0_AIDCHKEN Fld(1,3,AC_MSKB0)//[3:3]
    #define PERFCTL0_DISRDPHASE1 Fld(1,1,AC_MSKB0)//[1:1]
#define DRAMC_REG_ARBCTL (DRAMC_AO_BASE_ADDRESS + 0x0010)
    #define ARBCTL_DBIWR_OPT_B1 Fld(8,24,AC_FULLB3)//[31:24]
    #define ARBCTL_DBIWR_OPT_bit15 Fld(1,31,AC_MSKB3)//[31:31] Darren+
    #define ARBCTL_DBIWR_OPT_bit9_8 Fld(2,24,AC_MSKB3)//[25:24] Darren+
    #define ARBCTL_DBIWR_OPT_B0 Fld(8,16,AC_FULLB2)//[23:16]
    #define ARBCTL_DBIWR_OPT_bit7 Fld(1,23,AC_MSKB2)//[23:23] Darren+
    #define ARBCTL_DBIWR_OPT_bit1_0 Fld(2,16,AC_MSKB2)//[17:16] Darren+
    #define ARBCTL_DBIWR_PINMUX_EN Fld(1,15,AC_MSKB1)//[15:15]
    #define ARBCTL_DBIWR_IMP_EN Fld(1,14,AC_MSKB1)//[14:14]
    #define ARBCTL_RSV_DRAM_CBT Fld(1,13,AC_MSKB3)//[13:13] Reserved for BU use
    #define ARBCTL_RSV_DRAM_TYPE Fld(3,10,AC_MSKW32)//[12:10] Reserved for BU use
    #define ARBCTL_RSV_SA3 Fld(1,13,AC_MSKB1)//[13:13]
    #define ARBCTL_RSV_SA2 Fld(1,12,AC_MSKB1)//[12:12]
    #define ARBCTL_RSV_SA1 Fld(1,11,AC_MSKB1)//[11:11]
    #define ARBCTL_RSV_SA0 Fld(1,10,AC_MSKB1)//[10:10]
    #define ARBCTL_WDATACNTDIS Fld(1,9,AC_MSKB1)//[9:9]
    #define ARBCTL_RDATACNTDIS Fld(1,8,AC_MSKB1)//[8:8]
    #define ARBCTL_MAXPENDCNT Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_PHY_RX_INCTL (DRAMC_AO_BASE_ADDRESS + 0x0018)
    #define PHY_RX_INCTL_DIS_IN_BUFF_EN Fld(4,28,AC_MSKB3)//[31:28]
    #define PHY_RX_INCTL_FIX_IN_BUFF_EN Fld(4,24,AC_MSKB3)//[27:24]
    #define PHY_RX_INCTL_RX_IN_BUFF_EN_4BYTE_EN Fld(1,17,AC_MSKB2)//[17:17]
    #define PHY_RX_INCTL_DIS_IN_GATE_EN Fld(4,12,AC_MSKB1)//[15:12]
    #define PHY_RX_INCTL_FIX_IN_GATE_EN Fld(4,8,AC_MSKB1)//[11:8]
    #define PHY_RX_INCTL_RX_IN_GATE_EN_4BYTE_EN Fld(1,1,AC_MSKB0)//[1:1]
#define DRAMC_REG_RSTMASK (DRAMC_AO_BASE_ADDRESS + 0x001C)
    #define RSTMASK_R_DMSHU_RDATRST_MASK Fld(1,31,AC_MSKB3)//[31:31]
    #define RSTMASK_PHY_SYNC_MASK Fld(1,30,AC_MSKB3)//[30:30]
    #define RSTMASK_DAT_SYNC_MASK Fld(1,29,AC_MSKB3)//[29:29]
    #define RSTMASK_GT_SYNC_MASK Fld(1,28,AC_MSKB3)//[28:28]
    #define RSTMASK_GTDMW_SYNC_MASK Fld(1,27,AC_MSKB3)//[27:27]
    #define RSTMASK_DVFS_SYNC_MASK Fld(1,26,AC_MSKB3)//[26:26]
    #define RSTMASK_GT_SYNC_MASK_FOR_PHY Fld(1,25,AC_MSKB3)//[25:25]
    #define RSTMASK_DVFS_SYNC_MASK_FOR_PHY Fld(1,24,AC_MSKB3)//[24:24]
    #define RSTMASK_RETRY_DATRST_MASK Fld(1,21,AC_MSKB2)//[21:21]
    #define RSTMASK_RSV_SA_BU2 Fld(4,12,AC_MSKB1)//[15:12] Reserved for BU use
    #define RSTMASK_RSV_DRAM_CBT_MIXED Fld(2,13,AC_MSKB1)//[14:13] Reserved for BU use
    #define RSTMASK_RSV_DRAM_SUPPORT_RANK_NUM Fld(1,12,AC_MSKB1)//[12:12] Reserved for BU use
    #define RSTMASK_WDATITLV Fld(1,8,AC_MSKB1)//[8:8]
    #define RSTMASK_WDATKEY7 Fld(1,7,AC_MSKB0)//[7:7]
    #define RSTMASK_WDATKEY6 Fld(1,6,AC_MSKB0)//[6:6]
    #define RSTMASK_WDATKEY5 Fld(1,5,AC_MSKB0)//[5:5]
    #define RSTMASK_WDATKEY4 Fld(1,4,AC_MSKB0)//[4:4]
    #define RSTMASK_WDATKEY3 Fld(1,3,AC_MSKB0)//[3:3]
    #define RSTMASK_WDATKEY2 Fld(1,2,AC_MSKB0)//[2:2]
    #define RSTMASK_WDATKEY1 Fld(1,1,AC_MSKB0)//[1:1]
    #define RSTMASK_WDATKEY0 Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_PADCTRL (DRAMC_AO_BASE_ADDRESS + 0x0020)
    #define PADCTRL_DISDQIEN Fld(4,20,AC_MSKB2)//[23:20]
    #define PADCTRL_FIXDQIEN Fld(4,16,AC_MSKB2)//[19:16]
    #define PADCTRL_DRAMOEN Fld(1,12,AC_MSKB1)//[12:12]
    #define PADCTRL_DISDMOEDIS Fld(1,8,AC_MSKB1)//[8:8]
    #define PADCTRL_DQIENLATEBEGIN Fld(1,3,AC_MSKB0)//[3:3]
    #define PADCTRL_DQIENQKEND Fld(2,0,AC_MSKB0)//[1:0]
#define DRAMC_REG_CKECTRL (DRAMC_AO_BASE_ADDRESS + 0x0024)
    #define CKECTRL_CKEON Fld(1,31,AC_MSKB3)//[31:31]
    #define CKECTRL_CKE_H2L_OPT Fld(1,29,AC_MSKB3)//[29:29]
    #define CKECTRL_RUNTIMEMRRMIODIS Fld(1,28,AC_MSKB3)//[28:28]
    #define CKECTRL_RUNTIMEMRRCKEFIX Fld(1,27,AC_MSKB3)//[27:27]
    #define CKECTRL_CKELCKCNT Fld(3,24,AC_MSKB3)//[26:24]
    #define CKECTRL_CKELCKFIX Fld(1,23,AC_MSKB2)//[23:23]
    #define CKECTRL_CKEPBDIS Fld(1,22,AC_MSKB2)//[22:22]
    #define CKECTRL_CKE2RANK_OPT13 Fld(1,21,AC_MSKB2)//[21:21]
    #define CKECTRL_CKE2RANK_OPT12 Fld(1,20,AC_MSKB2)//[20:20]
    #define CKECTRL_CKE2RANK_OPT11 Fld(1,19,AC_MSKB2)//[19:19]
    #define CKECTRL_CKE2RANK_OPT10 Fld(1,18,AC_MSKB2)//[18:18]
    #define CKECTRL_CKE2RANK_OPT9 Fld(1,17,AC_MSKB2)//[17:17]
    #define CKECTRL_CKEWAKE_SEL2 Fld(1,16,AC_MSKB2)//[16:16]
    #define CKECTRL_CKEWAKE_SEL Fld(1,15,AC_MSKB1)//[15:15]
    #define CKECTRL_FASTWAKE_SEL Fld(1,14,AC_MSKB1)//[14:14]
    #define CKECTRL_CKETIMER_SEL Fld(1,13,AC_MSKB1)//[13:13]
    #define CKECTRL_CKEEXTEND Fld(1,12,AC_MSKB1)//[12:12]
    #define CKECTRL_CKE2RANK_OPT8 Fld(1,11,AC_MSKB1)//[11:11]
    #define CKECTRL_CKE2RANK_OPT7 Fld(1,10,AC_MSKB1)//[10:10]
    #define CKECTRL_CKE2RANK_OPT6 Fld(1,9,AC_MSKB1)//[9:9]
    #define CKECTRL_CKE2RANK_OPT5 Fld(1,8,AC_MSKB1)//[8:8]
    #define CKECTRL_CKEFIXOFF Fld(1,7,AC_MSKB0)//[7:7]
    #define CKECTRL_CKEFIXON Fld(1,6,AC_MSKB0)//[6:6]
    #define CKECTRL_CKE1FIXOFF Fld(1,5,AC_MSKB0)//[5:5]
    #define CKECTRL_CKE1FIXON Fld(1,4,AC_MSKB0)//[4:4]
    #define CKECTRL_CKE2FIXOFF Fld(1,3,AC_MSKB0)//[3:3]
    #define CKECTRL_CKE2FIXON Fld(1,2,AC_MSKB0)//[2:2]
    #define CKECTRL_CKE2RANK_OPT3 Fld(1,1,AC_MSKB0)//[1:1]
    #define CKECTRL_CKEBYCTL Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_DRSCTRL (DRAMC_AO_BASE_ADDRESS + 0x0028)
    #define DRSCTRL_RK_SCINPUT_OPT Fld(1,29,AC_MSKB3)//[29:29]
    #define DRSCTRL_DRS_MR4_OPT_B Fld(1,24,AC_MSKB3)//[24:24]
    #define DRSCTRL_DRSOPT2 Fld(1,21,AC_MSKB2)//[21:21]
    #define DRSCTRL_DRS_DMYRD_MIOCK_OPT Fld(1,20,AC_MSKB2)//[20:20]
    #define DRSCTRL_DRS_SELFWAKE_DMYRD_DIS Fld(1,19,AC_MSKB2)//[19:19]
    #define DRSCTRL_DRS_CNTX Fld(7,12,AC_MSKW21)//[18:12]
    #define DRSCTRL_DRSDLY Fld(4,8,AC_MSKB1)//[11:8]
    #define DRSCTRL_DRSCLR_RK0_EN Fld(1,7,AC_MSKB0)//[7:7]
    #define DRSCTRL_DRSACKWAITREF Fld(1,6,AC_MSKB0)//[6:6]
    #define DRSCTRL_DRSCLR_EN Fld(1,5,AC_MSKB0)//[5:5]
    #define DRSCTRL_DRSMON_CLR Fld(1,4,AC_MSKB0)//[4:4]
    #define DRSCTRL_DRSRK1_SW Fld(1,3,AC_MSKB0)//[3:3]
    #define DRSCTRL_DRSPB2AB_OPT Fld(1,2,AC_MSKB0)//[2:2]
    #define DRSCTRL_DRSBLOCKOPT Fld(1,1,AC_MSKB0)//[1:1]
    #define DRSCTRL_DRSDIS Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_RKCFG (DRAMC_AO_BASE_ADDRESS + 0x0034)
    #define RKCFG_CS0FORCE Fld(1,31,AC_MSKB3)//[31:31]
    #define RKCFG_RK2DPDX Fld(1,30,AC_MSKB3)//[30:30]
    #define RKCFG_RK1DPDX Fld(1,29,AC_MSKB3)//[29:29]
    #define RKCFG_RK0DPDX Fld(1,28,AC_MSKB3)//[28:28]
    #define RKCFG_RK2DPD Fld(1,26,AC_MSKB3)//[26:26]
    #define RKCFG_RK1DPD Fld(1,25,AC_MSKB3)//[25:25]
    #define RKCFG_RK0DPD Fld(1,24,AC_MSKB3)//[24:24]
    #define RKCFG_SRF_ENTER_MASK_OPT Fld(1,23,AC_MSKB2)//[23:23]
    #define RKCFG_RK2SRF Fld(1,22,AC_MSKB2)//[22:22]
    #define RKCFG_RK1SRF Fld(1,21,AC_MSKB2)//[21:21]
    #define RKCFG_RK0SRF Fld(1,20,AC_MSKB2)//[20:20]
    #define RKCFG_DMCKEWAKE Fld(1,19,AC_MSKB2)//[19:19]
    #define RKCFG_RKSIZE Fld(3,16,AC_MSKB2)//[18:16]
    #define RKCFG_CKE2RANK_OPT Fld(1,15,AC_MSKB1)//[15:15]
    #define RKCFG_SHU2RKOPT Fld(1,14,AC_MSKB1)//[14:14]
    #define RKCFG_CS2RANK Fld(1,13,AC_MSKB1)//[13:13]
    #define RKCFG_CKE2RANK Fld(1,12,AC_MSKB1)//[12:12]
    #define RKCFG_DQSOSC2RK Fld(1,11,AC_MSKB1)//[11:11]
    #define RKCFG_MRS2RK Fld(1,10,AC_MSKB1)//[10:10]
    #define RKCFG_RANKRDY_OPT Fld(1,9,AC_MSKB1)//[9:9]
    #define RKCFG_DM3RANK Fld(1,8,AC_MSKB1)//[8:8]
    #define RKCFG_RKSWAP Fld(1,7,AC_MSKB0)//[7:7]
    #define RKCFG_RKMODE Fld(3,4,AC_MSKB0)//[6:4]
    #define RKCFG_TXRANKFIX Fld(1,3,AC_MSKB0)//[3:3]
    #define RKCFG_CKE2RANK_OPT2 Fld(1,2,AC_MSKB0)//[2:2]
    #define RKCFG_TXRANK Fld(2,0,AC_MSKB0)//[1:0]
#define DRAMC_REG_DRAMC_PD_CTRL (DRAMC_AO_BASE_ADDRESS + 0x0038)
    #define DRAMC_PD_CTRL_COMBCLKCTRL Fld(1,31,AC_MSKB3)//[31:31]
    #define DRAMC_PD_CTRL_PHYCLKDYNGEN Fld(1,30,AC_MSKB3)//[30:30]
    #define DRAMC_PD_CTRL_DISSTOP26M Fld(1,27,AC_MSKB3)//[27:27]
    #define DRAMC_PD_CTRL_MIOCKCTRLOFF Fld(1,26,AC_MSKB3)//[26:26]
    #define DRAMC_PD_CTRL_DQIEN_BUFFEN_OPT Fld(2,20,AC_MSKB2)//[21:20]
    #define DRAMC_PD_CTRL_RDPERIODON Fld(1,19,AC_MSKB2)//[19:19]
    #define DRAMC_PD_CTRL_COMB_DCM Fld(1,10,AC_MSKB1)//[10:10]
    #define DRAMC_PD_CTRL_PG_DCM_OPT Fld(1,9,AC_MSKB1)//[9:9]
    #define DRAMC_PD_CTRL_DCMREF_OPT Fld(1,8,AC_MSKB1)//[8:8]
    #define DRAMC_PD_CTRL_COMBPHY_CLKENSAME Fld(1,5,AC_MSKB0)//[5:5]
    #define DRAMC_PD_CTRL_PHYCLK_REFWKEN Fld(1,4,AC_MSKB0)//[4:4]
    #define DRAMC_PD_CTRL_DCMENNOTRFC Fld(1,2,AC_MSKB0)//[2:2]
    #define DRAMC_PD_CTRL_DCMEN2 Fld(1,1,AC_MSKB0)//[1:1]
    #define DRAMC_PD_CTRL_DCMEN Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_CLKAR (DRAMC_AO_BASE_ADDRESS + 0x003C)
    #define CLKAR_RDYCKAR Fld(1,31,AC_MSKB3)//[31:31]
    #define CLKAR_CMDCKAR Fld(1,30,AC_MSKB3)//[30:30]
    #define CLKAR_CALCKAR Fld(1,29,AC_MSKB3)//[29:29]
    #define CLKAR_SEQCLKRUN Fld(1,28,AC_MSKB3)//[28:28]
    #define CLKAR_REQQUECLKRUN Fld(1,27,AC_MSKB3)//[27:27]
    #define CLKAR_REFCLKRUN Fld(1,26,AC_MSKB3)//[26:26]
    #define CLKAR_DWCLKRUN Fld(1,25,AC_MSKB3)//[25:25]
    #define CLKAR_PHYGLUECLKRUN Fld(1,24,AC_MSKB3)//[24:24]
    #define CLKAR_TESTCLKRUN Fld(1,23,AC_MSKB2)//[23:23]
    #define CLKAR_SELPH_CG_DIS Fld(1,22,AC_MSKB2)//[22:22]
    #define CLKAR_SELPH_4LCG_DIS Fld(1,21,AC_MSKB2)//[21:21]
    #define CLKAR_BCLKAR Fld(1,20,AC_MSKB2)//[20:20]
    #define CLKAR_PSELAR Fld(1,19,AC_MSKB2)//[19:19]
    #define CLKAR_IDLE_OPT Fld(1,18,AC_MSKB2)//[18:18]
    #define CLKAR_SRF_CLKRUN Fld(1,17,AC_MSKB2)//[17:17]
    #define CLKAR_RDATCKAR Fld(1,16,AC_MSKB2)//[16:16]
    #define CLKAR_SELPH_CMD_CG_DIS Fld(1,15,AC_MSKB1)//[15:15]
    #define CLKAR_REQQUE_PACG_DIS Fld(15,0,AC_MSKW10)//[14:0]
#define DRAMC_REG_CLKCTRL (DRAMC_AO_BASE_ADDRESS + 0x0040)
    #define CLKCTRL_CLK_EN_1 Fld(1,29,AC_MSKB3)//[29:29]
    #define CLKCTRL_CLK_EN_0 Fld(1,28,AC_MSKB3)//[28:28]
    #define CLKCTRL_SEQCLKRUN2 Fld(1,8,AC_MSKB1)//[8:8]
    #define CLKCTRL_SEQCLKRUN3 Fld(1,7,AC_MSKB0)//[7:7]
    #define CLKCTRL_PSEL_CNT Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_SELFREF_HWSAVE_FLAG (DRAMC_AO_BASE_ADDRESS + 0x0044)
    #define SELFREF_HWSAVE_FLAG_SELFREF_HWSAVE_FLAG_FROM_AO Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_SREFCTRL (DRAMC_AO_BASE_ADDRESS + 0x0048)
    #define SREFCTRL_SELFREF Fld(1,31,AC_MSKB3)//[31:31]
    #define SREFCTRL_SREF_HW_EN Fld(1,30,AC_MSKB3)//[30:30]
    #define SREFCTRL_SREFDLY Fld(4,24,AC_MSKB3)//[27:24]
    #define SREFCTRL_SREF2_OPTION Fld(1,22,AC_MSKB2)//[22:22]
    #define SREFCTRL_SREF3_OPTION1 Fld(1,21,AC_MSKB2)//[21:21]
    #define SREFCTRL_SREF3_OPTION Fld(1,20,AC_MSKB2)//[20:20]
    #define SREFCTRL_DQSOSC_C2R_OPT Fld(1,18,AC_MSKB2)//[18:18]
    #define SREFCTRL_DQSOSC_THRD_OPT Fld(1,17,AC_MSKB2)//[17:17]
    #define SREFCTRL_SRFPD_DIS Fld(1,16,AC_MSKB2)//[16:16]
    #define SREFCTRL_SCSM_CGAR Fld(1,15,AC_MSKB1)//[15:15]
    #define SREFCTRL_SCARB_SM_CGAR Fld(1,14,AC_MSKB1)//[14:14]
    #define SREFCTRL_RDDQSOSC_CGAR Fld(1,13,AC_MSKB1)//[13:13]
    #define SREFCTRL_HMRRSEL_CGAR Fld(1,12,AC_MSKB1)//[12:12]
#define DRAMC_REG_REFCTRL0 (DRAMC_AO_BASE_ADDRESS + 0x004C)
    #define REFCTRL0_REFBW_FREN Fld(1,31,AC_MSKB3)//[31:31]
    #define REFCTRL0_REFFRERUN Fld(1,30,AC_MSKB3)//[30:30]
    #define REFCTRL0_REFDIS Fld(1,29,AC_MSKB3)//[29:29]
    #define REFCTRL0_REFNA_OPT Fld(1,28,AC_MSKB3)//[28:28]
    #define REFCTRL0_REF_PREGATE_CNT Fld(4,24,AC_MSKB3)//[27:24]
    #define REFCTRL0_ADVREF_CNT Fld(4,20,AC_MSKB2)//[23:20]
    #define REFCTRL0_PBREFEN Fld(1,18,AC_MSKB2)//[18:18]
    #define REFCTRL0_PBREF_DISBYRATE Fld(1,17,AC_MSKB2)//[17:17]
    #define REFCTRL0_PBREF_DISBYREFNUM Fld(1,16,AC_MSKB2)//[16:16]
    #define REFCTRL0_DISBYREFNUM Fld(3,12,AC_MSKB1)//[14:12]
    #define REFCTRL0_REFMODE_MANUAL_TRIG Fld(1,11,AC_MSKB1)//[11:11]
    #define REFCTRL0_REFMODE_MANUAL Fld(1,10,AC_MSKB1)//[10:10]
    #define REFCTRL0_DMPGVLD_IG Fld(1,8,AC_MSKB1)//[8:8]
    #define REFCTRL0_REFOVERCNT_RST Fld(1,7,AC_MSKB0)//[7:7]
    #define REFCTRL0_RFRINTEN Fld(1,6,AC_MSKB0)//[6:6]
    #define REFCTRL0_RFRINTCTL Fld(1,5,AC_MSKB0)//[5:5]
    #define REFCTRL0_DQDRVSWUPD Fld(1,3,AC_MSKB0)//[3:3]
    #define REFCTRL0_DRVCGWREF Fld(1,2,AC_MSKB0)//[2:2]
    #define REFCTRL0_UPDBYWR Fld(1,1,AC_MSKB0)//[1:1]
    #define REFCTRL0_DLLFRZ Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_REFCTRL1 (DRAMC_AO_BASE_ADDRESS + 0x0050)
    #define REFCTRL1_REFRATE_MANUAL_RATE_TRIG Fld(1,31,AC_MSKB3)//[31:31]
    #define REFCTRL1_REFRATE_MANUAL Fld(3,28,AC_MSKB3)//[30:28]
    #define REFCTRL1_REF_OVERHEAD_ALL_REFPB_ENA Fld(1,27,AC_MSKB3)//[27:27]
    #define REFCTRL1_REF_OVERHEAD_ALL_REFAL_ENA Fld(1,26,AC_MSKB3)//[26:26]
    #define REFCTRL1_REF_OVERHEAD_SLOW_REFPB_ENA Fld(1,25,AC_MSKB3)//[25:25]
    #define REFCTRL1_REF_OVERHEAD_SLOW_REFAL_ENA Fld(1,24,AC_MSKB3)//[24:24]
    #define REFCTRL1_REF_OVERHEAD_RATE Fld(8,16,AC_FULLB2)//[23:16]
    #define REFCTRL1_REF_OVERHEAD_RATE_REFPB_ENA Fld(1,15,AC_MSKB1)//[15:15]
    #define REFCTRL1_REF_OVERHEAD_RATE_REFAL_ENA Fld(1,14,AC_MSKB1)//[14:14]
    #define REFCTRL1_REF_OVERHEAD_PBR2PB_ENA Fld(1,13,AC_MSKB1)//[13:13]
    #define REFCTRL1_REFRATE_MON_CLR Fld(1,11,AC_MSKB1)//[11:11]
    #define REFCTRL1_MPENDREF_CNT Fld(3,8,AC_MSKB1)//[10:8]
    #define REFCTRL1_SREF_CG_OPT Fld(1,7,AC_MSKB0)//[7:7]
    #define REFCTRL1_PSEL_OPT1 Fld(1,6,AC_MSKB0)//[6:6]
    #define REFCTRL1_REF_QUE_AUTOSAVE_EN Fld(1,5,AC_MSKB0)//[5:5]
    #define REFCTRL1_PRE8REF Fld(1,4,AC_MSKB0)//[4:4]
    #define REFCTRL1_PSEL_OPT3 Fld(1,3,AC_MSKB0)//[3:3]
    #define REFCTRL1_PSEL_OPT2 Fld(1,2,AC_MSKB0)//[2:2]
    #define REFCTRL1_SREF_PRD_OPT Fld(1,1,AC_MSKB0)//[1:1]
    #define REFCTRL1_SLEFREF_AUTOSAVE_EN Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_REFRATRE_FILTER (DRAMC_AO_BASE_ADDRESS + 0x0054)
    #define REFRATRE_FILTER_REFRATE_FILEN Fld(1,31,AC_MSKB3)//[31:31]
    #define REFRATRE_FILTER_REFRATE_FIL7 Fld(3,28,AC_MSKB3)//[30:28]
    #define REFRATRE_FILTER_REFRATE_FIL6 Fld(3,24,AC_MSKB3)//[26:24]
    #define REFRATRE_FILTER_PB2AB_OPT1 Fld(1,23,AC_MSKB2)//[23:23]
    #define REFRATRE_FILTER_REFRATE_FIL5 Fld(3,20,AC_MSKB2)//[22:20]
    #define REFRATRE_FILTER_REFRATE_FIL4 Fld(3,16,AC_MSKB2)//[18:16]
    #define REFRATRE_FILTER_PB2AB_OPT Fld(1,15,AC_MSKB1)//[15:15]
    #define REFRATRE_FILTER_REFRATE_FIL3 Fld(3,12,AC_MSKB1)//[14:12]
    #define REFRATRE_FILTER_REFRATE_FIL2 Fld(3,8,AC_MSKB1)//[10:8]
    #define REFRATRE_FILTER_REFRATE_FIL1 Fld(3,4,AC_MSKB0)//[6:4]
    #define REFRATRE_FILTER_REFRATE_FIL0 Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_ZQCS (DRAMC_AO_BASE_ADDRESS + 0x0058)
    #define ZQCS_ZQCSDUAL Fld(1,31,AC_MSKB3)//[31:31]
    #define ZQCS_ZQCSMASK Fld(1,30,AC_MSKB3)//[30:30]
    #define ZQCS_ZQ_SRF_OPT Fld(1,22,AC_MSKB2)//[22:22]
    #define ZQCS_ZQCSMASK_OPT Fld(1,21,AC_MSKB2)//[21:21]
    #define ZQCS_ZQMASK_CGAR Fld(1,20,AC_MSKB2)//[20:20]
    #define ZQCS_ZQCS_MASK_SEL_CGAR Fld(1,19,AC_MSKB2)//[19:19]
    #define ZQCS_ZQCS_MASK_SEL Fld(3,16,AC_MSKB2)//[18:16]
    #define ZQCS_ZQCSAD Fld(8,8,AC_FULLB1)//[15:8]
    #define ZQCS_ZQCSOP Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_MRS (DRAMC_AO_BASE_ADDRESS + 0x005C)
    #define MRS_MRSBG Fld(2,30,AC_MSKB3)//[31:30]
    #define MRS_MPCRK Fld(2,28,AC_MSKB3)//[29:28]
    #define MRS_MRRRK Fld(2,26,AC_MSKB3)//[27:26]
    #define MRS_MRSRK Fld(2,24,AC_MSKB3)//[25:24]
    #define MRS_MRSBA Fld(3,21,AC_MSKB2)//[23:21]
    #define MRS_MRSMA Fld(13,8,AC_MSKW21)//[20:8]
    #define MRS_MRSOP Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_SPCMD (DRAMC_AO_BASE_ADDRESS + 0x0060)
    #define SPCMD_MPRWEN Fld(1,13,AC_MSKB1)//[13:13]
    #define SPCMD_ACTEN Fld(1,12,AC_MSKB1)//[12:12]
    #define SPCMD_DQSOSCDISEN Fld(1,11,AC_MSKB1)//[11:11]
    #define SPCMD_DQSOSCENEN Fld(1,10,AC_MSKB1)//[10:10]
    #define SPCMD_DQSGCNTRST Fld(1,9,AC_MSKB1)//[9:9]
    #define SPCMD_DQSGCNTEN Fld(1,8,AC_MSKB1)//[8:8]
    #define SPCMD_RDDQCEN Fld(1,7,AC_MSKB0)//[7:7]
    #define SPCMD_ZQLATEN Fld(1,6,AC_MSKB0)//[6:6]
    #define SPCMD_TCMDEN Fld(1,5,AC_MSKB0)//[5:5]
    #define SPCMD_ZQCEN Fld(1,4,AC_MSKB0)//[4:4]
    #define SPCMD_AREFEN Fld(1,3,AC_MSKB0)//[3:3]
    #define SPCMD_PREAEN Fld(1,2,AC_MSKB0)//[2:2]
    #define SPCMD_MRREN Fld(1,1,AC_MSKB0)//[1:1]
    #define SPCMD_MRWEN Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_SPCMDCTRL (DRAMC_AO_BASE_ADDRESS + 0x0064)
    #define SPCMDCTRL_ZQCSDISB Fld(1,31,AC_MSKB3)//[31:31]
    #define SPCMDCTRL_ZQCALDISB Fld(1,30,AC_MSKB3)//[30:30]
    #define SPCMDCTRL_REFRDIS Fld(1,29,AC_MSKB3)//[29:29]
    #define SPCMDCTRL_REFR_BLOCKEN Fld(1,28,AC_MSKB3)//[28:28]
    #define SPCMDCTRL_MRRREFUPD_B Fld(1,27,AC_MSKB3)//[27:27]
    #define SPCMDCTRL_CLR_EN Fld(1,26,AC_MSKB3)//[26:26]
    #define SPCMDCTRL_MRWWOPRA Fld(1,25,AC_MSKB3)//[25:25]
    #define SPCMDCTRL_SRFMR4_CNTKEEP_B Fld(1,24,AC_MSKB3)//[24:24]
    #define SPCMDCTRL_SPDR_MR4_OPT Fld(1,23,AC_MSKB2)//[23:23]
    #define SPCMDCTRL_ZQCS_MASK_VALUE Fld(1,22,AC_MSKB2)//[22:22]
    #define SPCMDCTRL_ZQCS_MASK_FIX Fld(1,21,AC_MSKB2)//[21:21]
    #define SPCMDCTRL_SCPRE Fld(1,19,AC_MSKB2)//[19:19]
    #define SPCMDCTRL_HMR4_TOG_OPT Fld(1,18,AC_MSKB2)//[18:18]
    #define SPCMDCTRL_RDDQC_4TO1_OPT Fld(1,12,AC_MSKB1)//[12:12]
    #define SPCMDCTRL_RDDQCDIS Fld(1,11,AC_MSKB1)//[11:11]
    #define SPCMDCTRL_SC_PG_MPRW_DIS Fld(1,10,AC_MSKB1)//[10:10]
    #define SPCMDCTRL_SC_PG_STCMD_AREF_DIS Fld(1,9,AC_MSKB1)//[9:9]
    #define SPCMDCTRL_SC_PG_OPT2_DIS Fld(1,8,AC_MSKB1)//[8:8]
    #define SPCMDCTRL_DPDWOSC Fld(1,7,AC_MSKB0)//[7:7]
    #define SPCMDCTRL_R_DMDVFSMRW_EN Fld(1,6,AC_MSKB0)//[6:6]
    #define SPCMDCTRL_MRRSWUPD Fld(1,5,AC_MSKB0)//[5:5]
    #define SPCMDCTRL_SCARB_PRI_OPT Fld(1,4,AC_MSKB0)//[4:4]
    #define SPCMDCTRL_SPREA_EN Fld(1,2,AC_MSKB0)//[2:2]
    #define SPCMDCTRL_SC_PG_MAN_DIS Fld(1,1,AC_MSKB0)//[1:1]
    #define SPCMDCTRL_SC_PG_UPD_OPT Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_PPR_CTRL (DRAMC_AO_BASE_ADDRESS + 0x0068)
    #define PPR_CTRL_ACTEN_ROW Fld(16,16,AC_FULLW32)//[31:16]
    #define PPR_CTRL_ACTEN_BK Fld(3,12,AC_MSKB1)//[14:12]
    #define PPR_CTRL_TX_RETRY_SHU_RESP_OPT Fld(1,6,AC_MSKB0)//[6:6]
    #define PPR_CTRL_TX_RETRY_UPDPI_CG_OPT Fld(1,5,AC_MSKB0)//[5:5]
    #define PPR_CTRL_XSR_TX_RETRY_SW_EN Fld(1,4,AC_MSKB0)//[4:4]
    #define PPR_CTRL_XSR_TX_RETRY_SPM_MODE Fld(1,3,AC_MSKB0)//[3:3]
    #define PPR_CTRL_XSR_TX_RETRY_EN Fld(1,2,AC_MSKB0)//[2:2]
    #define PPR_CTRL_XSR_TX_RETRY_OPT Fld(1,1,AC_MSKB0)//[1:1]
    #define PPR_CTRL_XSR_TX_RETRY_BLOCK_ALE_MASK Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_MPC_OPTION (DRAMC_AO_BASE_ADDRESS + 0x006C)
    #define MPC_OPTION_MPCRKEN Fld(1,17,AC_MSKB2)//[17:17]
    #define MPC_OPTION_MPCMAN_CAS2EN Fld(1,16,AC_MSKB2)//[16:16]
    #define MPC_OPTION_MPCMANEN Fld(1,15,AC_MSKB1)//[15:15]
    #define MPC_OPTION_MPCOP Fld(7,8,AC_MSKB1)//[14:8]
    #define MPC_OPTION_RW2ZQLAT_OPT Fld(1,4,AC_MSKB0)//[4:4]
    #define MPC_OPTION_ZQ_BLOCKALE_OPT Fld(1,3,AC_MSKB0)//[3:3]
    #define MPC_OPTION_MPC_BLOCKALE_OPT2 Fld(1,2,AC_MSKB0)//[2:2]
    #define MPC_OPTION_MPC_BLOCKALE_OPT1 Fld(1,1,AC_MSKB0)//[1:1]
    #define MPC_OPTION_MPC_BLOCKALE_OPT Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_REFQUE_CNT (DRAMC_AO_BASE_ADDRESS + 0x0070)
    #define REFQUE_CNT_REFRESH_QUEUE_CNT_FROM_AO Fld(4,0,AC_MSKB0)//[3:0]
#define DRAMC_REG_HW_MRR_FUN (DRAMC_AO_BASE_ADDRESS + 0x0074)
    #define HW_MRR_FUN_MRR_TZQCS_DIS Fld(1,31,AC_MSKB3)//[31:31]
    #define HW_MRR_FUN_MRR_INPUT_BANK Fld(3,28,AC_MSKB3)//[30:28]
    #define HW_MRR_FUN_MRR_SBR2_QHIT_DIS Fld(1,27,AC_MSKB3)//[27:27]
    #define HW_MRR_FUN_TRPRCD_OPT2 Fld(1,26,AC_MSKB3)//[26:26]
    #define HW_MRR_FUN_TRPRCD_DIS_OPT1 Fld(1,25,AC_MSKB3)//[25:25]
    #define HW_MRR_FUN_MRR_DDRCLKCOMB_DIS Fld(1,24,AC_MSKB3)//[24:24]
    #define HW_MRR_FUN_MRR_SBR3_BKVA_DIS Fld(1,23,AC_MSKB2)//[23:23]
    #define HW_MRR_FUN_MRR_PUSH2POP_SEL Fld(3,20,AC_MSKB2)//[22:20]
    #define HW_MRR_FUN_MRR_PUSH2POP_ST_CLR Fld(1,18,AC_MSKB2)//[18:18]
    #define HW_MRR_FUN_MRR_PUSH2POP_CLR Fld(1,17,AC_MSKB2)//[17:17]
    #define HW_MRR_FUN_MRR_PUSH2POP_ENA Fld(1,16,AC_MSKB2)//[16:16]
    #define HW_MRR_FUN_TMRR_OE_OPT_DIS Fld(1,13,AC_MSKB1)//[13:13]
    #define HW_MRR_FUN_MRR_SPCMD_WAKE_DIS Fld(1,12,AC_MSKB1)//[12:12]
    #define HW_MRR_FUN_MRR_HW_HIPRI Fld(1,11,AC_MSKB1)//[11:11]
    #define HW_MRR_FUN_MRR_BLOCK_NOR_DIS Fld(1,10,AC_MSKB1)//[10:10]
    #define HW_MRR_FUN_MRR_REQNOPUSH_DIS Fld(1,9,AC_MSKB1)//[9:9]
    #define HW_MRR_FUN_BUFEN_RFC_OPT Fld(1,8,AC_MSKB1)//[8:8]
    #define HW_MRR_FUN_R2MRRHPRICTL Fld(1,5,AC_MSKB0)//[5:5]
    #define HW_MRR_FUN_TR2MRR_ENA Fld(1,4,AC_MSKB0)//[4:4]
    #define HW_MRR_FUN_MANTMRR_EN Fld(1,3,AC_MSKB0)//[3:3]
    #define HW_MRR_FUN_TRPMRR_EN Fld(1,2,AC_MSKB0)//[2:2]
    #define HW_MRR_FUN_TRCDMRR_EN Fld(1,1,AC_MSKB0)//[1:1]
    #define HW_MRR_FUN_TMRR_ENA Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_MRR_BIT_MUX1 (DRAMC_AO_BASE_ADDRESS + 0x0078)
    #define MRR_BIT_MUX1_MRR_BIT3_SEL Fld(5,24,AC_MSKB3)//[28:24]
    #define MRR_BIT_MUX1_MRR_BIT2_SEL Fld(5,16,AC_MSKB2)//[20:16]
    #define MRR_BIT_MUX1_MRR_BIT1_SEL Fld(5,8,AC_MSKB1)//[12:8]
    #define MRR_BIT_MUX1_MRR_BIT0_SEL Fld(5,0,AC_MSKB0)//[4:0]
#define DRAMC_REG_MRR_BIT_MUX2 (DRAMC_AO_BASE_ADDRESS + 0x007C)
    #define MRR_BIT_MUX2_MRR_BIT7_SEL Fld(5,24,AC_MSKB3)//[28:24]
    #define MRR_BIT_MUX2_MRR_BIT6_SEL Fld(5,16,AC_MSKB2)//[20:16]
    #define MRR_BIT_MUX2_MRR_BIT5_SEL Fld(5,8,AC_MSKB1)//[12:8]
    #define MRR_BIT_MUX2_MRR_BIT4_SEL Fld(5,0,AC_MSKB0)//[4:0]
#define DRAMC_REG_MRR_BIT_MUX3 (DRAMC_AO_BASE_ADDRESS + 0x0080)
    #define MRR_BIT_MUX3_MRR_BIT11_SEL Fld(5,24,AC_MSKB3)//[28:24]
    #define MRR_BIT_MUX3_MRR_BIT10_SEL Fld(5,16,AC_MSKB2)//[20:16]
    #define MRR_BIT_MUX3_MRR_BIT9_SEL Fld(5,8,AC_MSKB1)//[12:8]
    #define MRR_BIT_MUX3_MRR_BIT8_SEL Fld(5,0,AC_MSKB0)//[4:0]
#define DRAMC_REG_MRR_BIT_MUX4 (DRAMC_AO_BASE_ADDRESS + 0x0084)
    #define MRR_BIT_MUX4_MRR_BIT15_SEL Fld(5,24,AC_MSKB3)//[28:24]
    #define MRR_BIT_MUX4_MRR_BIT14_SEL Fld(5,16,AC_MSKB2)//[20:16]
    #define MRR_BIT_MUX4_MRR_BIT13_SEL Fld(5,8,AC_MSKB1)//[12:8]
    #define MRR_BIT_MUX4_MRR_BIT12_SEL Fld(5,0,AC_MSKB0)//[4:0]
#define DRAMC_REG_TEST2_5 (DRAMC_AO_BASE_ADDRESS + 0x008C)
    #define TEST2_5_TEST2_BASE_2 Fld(28,4,AC_MSKDW)//[31:4]
#define DRAMC_REG_TEST2_0 (DRAMC_AO_BASE_ADDRESS + 0x0090)
    #define TEST2_0_TEST2_PAT0 Fld(8,8,AC_FULLB1)//[15:8]
    #define TEST2_0_TEST2_PAT1 Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_TEST2_1 (DRAMC_AO_BASE_ADDRESS + 0x0094)
    #define TEST2_1_TEST2_BASE Fld(28,4,AC_MSKDW)//[31:4]
#define DRAMC_REG_TEST2_2 (DRAMC_AO_BASE_ADDRESS + 0x0098)
    #define TEST2_2_TEST2_OFF Fld(28,4,AC_MSKDW)//[31:4]
#define DRAMC_REG_TEST2_3 (DRAMC_AO_BASE_ADDRESS + 0x009C)
    #define TEST2_3_TEST2W Fld(1,31,AC_MSKB3)//[31:31]
    #define TEST2_3_TEST2R Fld(1,30,AC_MSKB3)//[30:30]
    #define TEST2_3_TEST1 Fld(1,29,AC_MSKB3)//[29:29]
    #define TEST2_3_TEST2WREN2_HW_EN Fld(1,28,AC_MSKB3)//[28:28]
    #define TEST2_3_TESTLP Fld(1,27,AC_MSKB3)//[27:27]
    #define TEST2_3_TAHPRI_B Fld(1,26,AC_MSKB3)//[26:26]
    #define TEST2_3_TESTADR_SHIFT Fld(1,25,AC_MSKB3)//[25:25]
    #define TEST2_3_DMPAT32 Fld(1,24,AC_MSKB3)//[24:24]
    #define TEST2_3_MDQS Fld(1,23,AC_MSKB2)//[23:23]
    #define TEST2_3_DRDELSWSEL Fld(3,20,AC_MSKB2)//[22:20]
    #define TEST2_3_DRDELSWEN Fld(1,19,AC_MSKB2)//[19:19]
    #define TEST2_3_DQSUPDMODE Fld(1,14,AC_MSKB1)//[14:14]
    #define TEST2_3_MANUDQSUPD Fld(1,13,AC_MSKB1)//[13:13]
    #define TEST2_3_MANUDLLFRZ Fld(1,12,AC_MSKB1)//[12:12]
    #define TEST2_3_DQDLYAUTO Fld(1,11,AC_MSKB1)//[11:11]
    #define TEST2_3_DQSICALSTP Fld(3,8,AC_MSKB1)//[10:8]
    #define TEST2_3_TESTAUDPAT Fld(1,7,AC_MSKB0)//[7:7]
    #define TEST2_3_PSTWR2 Fld(1,6,AC_MSKB0)//[6:6]
    #define TEST2_3_DQSICALUPD Fld(1,5,AC_MSKB0)//[5:5]
    #define TEST2_3_DQSICALEN Fld(1,4,AC_MSKB0)//[4:4]
    #define TEST2_3_TESTCNT Fld(4,0,AC_MSKB0)//[3:0]
#define DRAMC_REG_TEST2_4 (DRAMC_AO_BASE_ADDRESS + 0x00A0)
    #define TEST2_4_TESTAGENTRKSEL Fld(3,28,AC_MSKB3)//[30:28]
    #define TEST2_4_TEST1TO4LEN1_DIS Fld(1,27,AC_MSKB3)//[27:27]
    #define TEST2_4_TESTDMITGLPAT Fld(1,26,AC_MSKB3)//[26:26]
    #define TEST2_4_TESTAGENTRK Fld(2,24,AC_MSKB3)//[25:24]
    #define TEST2_4_NEGDQS Fld(1,23,AC_MSKB2)//[23:23]
    #define TEST2_4_DQCALDIS Fld(1,22,AC_MSKB2)//[22:22]
    #define TEST2_4_TEST2_DQMTGL Fld(1,21,AC_MSKB2)//[21:21]
    #define TEST2_4_DISMASK Fld(1,20,AC_MSKB2)//[20:20]
    #define TEST2_4_TEST2EN1_OPT1_DIS Fld(1,19,AC_MSKB2)//[19:19]
    #define TEST2_4_TEST2EN1_OPT2 Fld(1,18,AC_MSKB2)//[18:18]
    #define TEST2_4_TEST_REQ_LEN1 Fld(1,17,AC_MSKB2)//[17:17]
    #define TEST2_4_TESTXTALKPAT Fld(1,16,AC_MSKB2)//[16:16]
    #define TEST2_4_TESTAUDMODE Fld(1,15,AC_MSKB1)//[15:15]
    #define TEST2_4_TESTAUDBITINV Fld(1,14,AC_MSKB1)//[14:14]
    #define TEST2_4_TEST2_EN1ARB_DIS Fld(1,13,AC_MSKB1)//[13:13]
    #define TEST2_4_TESTAUDINIT Fld(5,8,AC_MSKB1)//[12:8]
    #define TEST2_4_TESTSSOXTALKPAT Fld(1,7,AC_MSKB0)//[7:7]
    #define TEST2_4_TESTSSOPAT Fld(1,6,AC_MSKB0)//[6:6]
    #define TEST2_4_TEST2DISSCRAM Fld(1,5,AC_MSKB0)//[5:5]
    #define TEST2_4_TESTAUDINC Fld(5,0,AC_MSKB0)//[4:0]
#define DRAMC_REG_WDT_DBG_SIGNAL (DRAMC_AO_BASE_ADDRESS + 0x00A4)
    #define WDT_DBG_SIGNAL_LATCH_DRAMC_GATING_ERROR Fld(1,14,AC_MSKB1)//[14:14]
    #define WDT_DBG_SIGNAL_LATCH_RDWR_TEST_DLE_CNT_OK2_RK1 Fld(1,13,AC_MSKB1)//[13:13]
    #define WDT_DBG_SIGNAL_LATCH_RDWR_TEST_DLE_CNT_OK2_RK0 Fld(1,12,AC_MSKB1)//[12:12]
    #define WDT_DBG_SIGNAL_LATCH_RDWR_TEST_DM_CMP_ERR2_RK1 Fld(1,11,AC_MSKB1)//[11:11]
    #define WDT_DBG_SIGNAL_LATCH_RDWR_TEST_DM_CMP_ERR2_RK0 Fld(1,10,AC_MSKB1)//[10:10]
    #define WDT_DBG_SIGNAL_LATCH_RDWR_TEST_DM_CMP_CPT2_RK1 Fld(1,9,AC_MSKB1)//[9:9]
    #define WDT_DBG_SIGNAL_LATCH_RDWR_TEST_DM_CMP_CPT2_RK0 Fld(1,8,AC_MSKB1)//[8:8]
    #define WDT_DBG_SIGNAL_LATCH_RD_TEST_DLE_CNT_OK2_RK1 Fld(1,5,AC_MSKB0)//[5:5]
    #define WDT_DBG_SIGNAL_LATCH_RD_TEST_DLE_CNT_OK2_RK0 Fld(1,4,AC_MSKB0)//[4:4]
    #define WDT_DBG_SIGNAL_LATCH_RD_TEST_DM_CMP_ERR2_RK1 Fld(1,3,AC_MSKB0)//[3:3]
    #define WDT_DBG_SIGNAL_LATCH_RD_TEST_DM_CMP_ERR2_RK0 Fld(1,2,AC_MSKB0)//[2:2]
    #define WDT_DBG_SIGNAL_LATCH_RD_TEST_DM_CMP_CPT2_RK1 Fld(1,1,AC_MSKB0)//[1:1]
    #define WDT_DBG_SIGNAL_LATCH_RD_TEST_DM_CMP_CPT2_RK0 Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_LBTEST (DRAMC_AO_BASE_ADDRESS + 0x00AC)
    #define LBTEST_RDTGDATA Fld(1,31,AC_MSKB3)//[31:31]
    #define LBTEST_RDWRDATA Fld(1,30,AC_MSKB3)//[30:30]
    #define LBTEST_RDCOLADR Fld(1,29,AC_MSKB3)//[29:29]
    #define LBTEST_OCDADJ Fld(1,24,AC_MSKB3)//[24:24]
    #define LBTEST_OCDPAT Fld(8,16,AC_FULLB2)//[23:16]
    #define LBTEST_LBTEST_MODE Fld(1,5,AC_MSKB0)//[5:5]
    #define LBTEST_LBTEST Fld(1,4,AC_MSKB0)//[4:4]
    #define LBTEST_LBTEST_IGB3 Fld(1,3,AC_MSKB0)//[3:3]
    #define LBTEST_LBTEST_IGB2 Fld(1,2,AC_MSKB0)//[2:2]
    #define LBTEST_LBTEST_IGB1 Fld(1,1,AC_MSKB0)//[1:1]
    #define LBTEST_LBTEST_IGB0 Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_CATRAINING1 (DRAMC_AO_BASE_ADDRESS + 0x00B0)
    #define CATRAINING1_CATRAIN_INTV Fld(8,24,AC_FULLB3)//[31:24]
    #define CATRAINING1_CATRAINLAT Fld(4,20,AC_MSKB2)//[23:20]
    #define CATRAINING1_CATRAINCSEXT Fld(1,13,AC_MSKB1)//[13:13]
    #define CATRAINING1_CSTRAIN_OPTION Fld(1,6,AC_MSKB0)//[6:6]
    #define CATRAINING1_TESTCATRAIN Fld(1,5,AC_MSKB0)//[5:5]
    #define CATRAINING1_CATRAINMRS Fld(1,2,AC_MSKB0)//[2:2]
    #define CATRAINING1_CATRAINEN Fld(1,1,AC_MSKB0)//[1:1]
#define DRAMC_REG_CATRAINING2 (DRAMC_AO_BASE_ADDRESS + 0x00B4)
    #define CATRAINING2_CATRAINCA_Y Fld(16,16,AC_FULLW32)//[31:16]
    #define CATRAINING2_CATRAINCA Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_WRITE_LEV (DRAMC_AO_BASE_ADDRESS + 0x00BC)
    #define WRITE_LEV_DQS_OE_OP2_EN Fld(1,29,AC_MSKB3)//[29:29]
    #define WRITE_LEV_DQS_OE_OP1_DIS Fld(1,28,AC_MSKB3)//[28:28]
    #define WRITE_LEV_DMVREFCA Fld(8,20,AC_MSKW32)//[27:20]
    #define WRITE_LEV_DQS_SEL Fld(4,16,AC_MSKB2)//[19:16]
    #define WRITE_LEV_DQSBY_G Fld(4,12,AC_MSKB1)//[15:12]
    #define WRITE_LEV_DQSBX_G Fld(4,8,AC_MSKB1)//[11:8]
    #define WRITE_LEV_DQS_WLEV Fld(1,7,AC_MSKB0)//[7:7]
    #define WRITE_LEV_DQS_OE_WLEV_OP Fld(1,6,AC_MSKB0)//[6:6]
    #define WRITE_LEV_CBTMASKDQSOE Fld(1,5,AC_MSKB0)//[5:5]
    #define WRITE_LEV_BTCBTFIXDQSOE Fld(1,4,AC_MSKB0)//[4:4]
    #define WRITE_LEV_BYTEMODECBTEN Fld(1,3,AC_MSKB0)//[3:3]
    #define WRITE_LEV_DDRPHY_COMB_CG_SEL Fld(1,2,AC_MSKB0)//[2:2]
    #define WRITE_LEV_WRITE_LEVEL_EN Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_MR_GOLDEN (DRAMC_AO_BASE_ADDRESS + 0x00C0)
    #define MR_GOLDEN_MR32_GOLDEN Fld(8,24,AC_FULLB3)//[31:24]
    #define MR_GOLDEN_MR40_GOLDEN Fld(8,16,AC_FULLB2)//[23:16]
    #define MR_GOLDEN_MR15_GOLDEN Fld(8,8,AC_FULLB1)//[15:8]
    #define MR_GOLDEN_MR20_GOLDEN Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_SLP4_TESTMODE (DRAMC_AO_BASE_ADDRESS + 0x00C4)
    #define SLP4_TESTMODE_TX_DLY_CAL_E2OPT Fld(1,27,AC_MSKB3)//[27:27]
    #define SLP4_TESTMODE_ARPI_CAL_E2OPT Fld(1,26,AC_MSKB3)//[26:26]
    #define SLP4_TESTMODE_SPEC_MODE Fld(1,25,AC_MSKB3)//[25:25]
    #define SLP4_TESTMODE_STESTEN Fld(1,24,AC_MSKB3)//[24:24]
    #define SLP4_TESTMODE_CA5_TEST Fld(4,20,AC_MSKB2)//[23:20]
    #define SLP4_TESTMODE_CA4_TEST Fld(4,16,AC_MSKB2)//[19:16]
    #define SLP4_TESTMODE_CA3_TEST Fld(4,12,AC_MSKB1)//[15:12]
    #define SLP4_TESTMODE_CA2_TEST Fld(4,8,AC_MSKB1)//[11:8]
    #define SLP4_TESTMODE_CA1_TEST Fld(4,4,AC_MSKB0)//[7:4]
    #define SLP4_TESTMODE_CA0_TEST Fld(4,0,AC_MSKB0)//[3:0]
#define DRAMC_REG_DQSOSCR (DRAMC_AO_BASE_ADDRESS + 0x00C8)
    #define DQSOSCR_DQSOSC_CALEN Fld(1,31,AC_MSKB3)//[31:31]
    #define DQSOSCR_DQSOSCLOPAD Fld(1,30,AC_MSKB3)//[30:30]
    #define DQSOSCR_TXUPD_ABREF_OPT Fld(1,29,AC_MSKB3)//[29:29]
    #define DQSOSCR_EMPTY_WRITE_OPT Fld(1,28,AC_MSKB3)//[28:28]
    #define DQSOSCR_SREF_TXPI_RELOAD_OPT Fld(1,27,AC_MSKB3)//[27:27]
    #define DQSOSCR_RK0_BYTE_MODE Fld(1,26,AC_MSKB3)//[26:26]
    #define DQSOSCR_RK1_BYTE_MODE Fld(1,25,AC_MSKB3)//[25:25]
    #define DQSOSCR_DQSOSCRDIS Fld(1,24,AC_MSKB3)//[24:24]
    #define DQSOSCR_SREF_TXUI_RELOAD_OPT Fld(1,23,AC_MSKB2)//[23:23]
    #define DQSOSCR_DQS2DQ_SHU_HW_CAL_DIS Fld(1,22,AC_MSKB2)//[22:22]
    #define DQSOSCR_TXUPD_IDLE_OPT Fld(1,21,AC_MSKB2)//[21:21]
    #define DQSOSCR_TXUPD_ABREF_SEL Fld(2,19,AC_MSKB2)//[20:19]
    #define DQSOSCR_TXUPD_IDLE_SEL Fld(2,17,AC_MSKB2)//[18:17]
    #define DQSOSCR_DQS2DQ_UPD_MON_CNT_SEL Fld(2,15,AC_MSKW21)//[16:15]
    #define DQSOSCR_DQS2DQ_UPD_MON_OPT Fld(1,14,AC_MSKB1)//[14:14]
    #define DQSOSCR_TDQS2DQ_UPD_BLOCKING Fld(1,13,AC_MSKB1)//[13:13]
    #define DQSOSCR_DQS2DQ_UPD_BLOCK_CNT Fld(5,8,AC_MSKB1)//[12:8]
    #define DQSOSCR_ARUIDQ_SW Fld(1,7,AC_MSKB0)//[7:7]
    #define DQSOSCR_MANUTXUPD Fld(1,6,AC_MSKB0)//[6:6]
    #define DQSOSCR_TXUPDMODE Fld(1,5,AC_MSKB0)//[5:5]
    #define DQSOSCR_TXUPD_BLOCK_OPT Fld(1,4,AC_MSKB0)//[4:4]
    #define DQSOSCR_TXUPD_BLOCK_SEL Fld(2,2,AC_MSKB0)//[3:2]
    #define DQSOSCR_RK2_BYTE_MODE Fld(1,1,AC_MSKB0)//[1:1]
    #define DQSOSCR_DQSOSC_INTEN Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_DUMMY_RD (DRAMC_AO_BASE_ADDRESS + 0x00D0)
    #define DUMMY_RD_RETRY_SP_RK_DIS Fld(1,28,AC_MSKB3)//[28:28]
    #define DUMMY_RD_DMYRD_REORDER_DIS Fld(1,27,AC_MSKB3)//[27:27]
    #define DUMMY_RD_DMYRD_HPRI_DIS Fld(1,26,AC_MSKB3)//[26:26]
    #define DUMMY_RD_DMY_RD_RX_TRACK Fld(1,25,AC_MSKB3)//[25:25]
    #define DUMMY_RD_DUMMY_RD_PA_OPT Fld(1,24,AC_MSKB3)//[24:24]
    #define DUMMY_RD_DQSG_DMYWR_EN Fld(1,23,AC_MSKB2)//[23:23]
    #define DUMMY_RD_DQSG_DMYRD_EN Fld(1,22,AC_MSKB2)//[22:22]
    #define DUMMY_RD_SREF_DMYRD_EN Fld(1,21,AC_MSKB2)//[21:21]
    #define DUMMY_RD_DUMMY_RD_EN Fld(1,20,AC_MSKB2)//[20:20]
    #define DUMMY_RD_RANK_NUM Fld(2,16,AC_MSKB2)//[17:16]
    #define DUMMY_RD_DUMMY_RD_CNT7 Fld(1,15,AC_MSKB1)//[15:15]
    #define DUMMY_RD_DUMMY_RD_CNT6 Fld(1,14,AC_MSKB1)//[14:14]
    #define DUMMY_RD_DUMMY_RD_CNT5 Fld(1,13,AC_MSKB1)//[13:13]
    #define DUMMY_RD_DUMMY_RD_CNT4 Fld(1,12,AC_MSKB1)//[12:12]
    #define DUMMY_RD_DUMMY_RD_CNT3 Fld(1,11,AC_MSKB1)//[11:11]
    #define DUMMY_RD_DUMMY_RD_CNT2 Fld(1,10,AC_MSKB1)//[10:10]
    #define DUMMY_RD_DUMMY_RD_CNT1 Fld(1,9,AC_MSKB1)//[9:9]
    #define DUMMY_RD_DUMMY_RD_CNT0 Fld(1,8,AC_MSKB1)//[8:8]
    #define DUMMY_RD_DMY_RD_DBG Fld(1,7,AC_MSKB0)//[7:7]
    #define DUMMY_RD_DMY_WR_DBG Fld(1,6,AC_MSKB0)//[6:6]
    #define DUMMY_RD_DMYWR_LPRI_EN Fld(1,5,AC_MSKB0)//[5:5]
    #define DUMMY_RD_DUMMY_RD_SW Fld(1,4,AC_MSKB0)//[4:4]
    #define DUMMY_RD_DMYRDOFOEN Fld(1,1,AC_MSKB0)//[1:1]
    #define DUMMY_RD_SREF_DMYRD_MASK Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_SHUCTRL (DRAMC_AO_BASE_ADDRESS + 0x00D4)
    #define SHUCTRL_DMSHU_DRAMC Fld(1,31,AC_MSKB3)//[31:31]
    #define SHUCTRL_DMSHU_LOW Fld(1,29,AC_MSKB3)//[29:29]
    #define SHUCTRL_R_DVFS_PICG_MARGIN3 Fld(2,26,AC_MSKB3)//[27:26]
    #define SHUCTRL_R_OTHER_SHU_GP Fld(2,24,AC_MSKB3)//[25:24]
    #define SHUCTRL_R_MPDIV_SHU_GP Fld(3,20,AC_MSKB2)//[22:20]
    #define SHUCTRL_R_NEW_SHU_MUX_SPM Fld(1,19,AC_MSKB2)//[19:19]
    #define SHUCTRL_R_DRAMC_CHA Fld(1,17,AC_MSKB2)//[17:17]
    #define SHUCTRL_LPSM_BYPASS_B Fld(1,16,AC_MSKB2)//[16:16]
    #define SHUCTRL_DMSHU_CNT Fld(6,8,AC_MSKB1)//[13:8]
    #define SHUCTRL_R_DVFS_PICG_MARGIN2 Fld(2,6,AC_MSKB0)//[7:6]
    #define SHUCTRL_SHU_PHYRST_SEL Fld(1,5,AC_MSKB0)//[5:5]
    #define SHUCTRL_VRCG_EN Fld(1,4,AC_MSKB0)//[4:4]
    #define SHUCTRL_DVFS_CG_OPT Fld(1,2,AC_MSKB0)//[2:2]
    #define SHUCTRL_R_SHUFFLE_BLOCK_OPT Fld(2,0,AC_MSKB0)//[1:0]
#define DRAMC_REG_SHUCTRL1 (DRAMC_AO_BASE_ADDRESS + 0x00D8)
    #define SHUCTRL1_VRCGEN_PRDCNT Fld(8,24,AC_FULLB3)//[31:24]
    #define SHUCTRL1_CKFSPX_PRDCNT Fld(8,16,AC_FULLB2)//[23:16]
    #define SHUCTRL1_CKFSPE_PRDCNT Fld(8,8,AC_FULLB1)//[15:8]
    #define SHUCTRL1_FC_PRDCNT Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_SHUCTRL2 (DRAMC_AO_BASE_ADDRESS + 0x00DC)
    #define SHUCTRL2_SHORTQ_OPT Fld(1,31,AC_MSKB3)//[31:31]
    #define SHUCTRL2_DVFS_CKE_OPT Fld(1,30,AC_MSKB3)//[30:30]
    #define SHUCTRL2_SHU_CLK_MASK Fld(1,29,AC_MSKB3)//[29:29]
    #define SHUCTRL2_R_SHU_RESTORE Fld(1,28,AC_MSKB3)//[28:28]
    #define SHUCTRL2_R_DVFS_RG_CDC_SYNC_ENABLE Fld(1,27,AC_MSKB3)//[27:27]
    #define SHUCTRL2_R_DVFS_RG_CDC_TX_SEL Fld(1,26,AC_MSKB3)//[26:26]
    #define SHUCTRL2_MR13_SHU_EN Fld(1,25,AC_MSKB3)//[25:25]
    #define SHUCTRL2_HWSET_WLRL Fld(1,24,AC_MSKB3)//[24:24]
    #define SHUCTRL2_SHU_PERIOD_GO_ZERO_CNT Fld(8,16,AC_FULLB2)//[23:16]
    #define SHUCTRL2_R_DVFS_OPTION Fld(1,15,AC_MSKB1)//[15:15]
    #define SHUCTRL2_R_DVFS_PARK_N Fld(1,14,AC_MSKB1)//[14:14]
    #define SHUCTRL2_R_CDC_MUX_SEL_OPTION Fld(1,13,AC_MSKB1)//[13:13]
    #define SHUCTRL2_R_DVFS_DLL_CHA Fld(1,12,AC_MSKB1)//[12:12]
    #define SHUCTRL2_R_DVFS_PICG_MARGIN Fld(2,10,AC_MSKB1)//[11:10]
    #define SHUCTRL2_R_DVFS_CDC_OPTION Fld(1,9,AC_MSKB1)//[9:9]
    #define SHUCTRL2_R_DVFS_SREF_OPT Fld(1,8,AC_MSKB1)//[8:8]
    #define SHUCTRL2_R_DVFS_FSM_CLR Fld(1,7,AC_MSKB0)//[7:7]
    #define SHUCTRL2_SHUFFLE_CHANGE_FREQ_OPT Fld(1,6,AC_MSKB0)//[6:6]
    #define SHUCTRL2_R_DLL_IDLE Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_SHUCTRL3 (DRAMC_AO_BASE_ADDRESS + 0x00E0)
    #define SHUCTRL3_VRCGDIS_PRDCNT Fld(8,24,AC_FULLB3)//[31:24]
    #define SHUCTRL3_VRCGDISOP Fld(8,16,AC_FULLB2)//[23:16]
    #define SHUCTRL3_VRCGDIS_MRSMA Fld(13,0,AC_MSKW10)//[12:0]
#define DRAMC_REG_SHUSTATUS (DRAMC_AO_BASE_ADDRESS + 0x00E4)
    #define SHUSTATUS_MPDIV_SHU_GP Fld(3,4,AC_MSKB0)//[6:4]
    #define SHUSTATUS_SHUFFLE_LEVEL Fld(2,1,AC_MSKB0)//[2:1]     //Darren+
    #define SHUSTATUS_SHUFFLE_START_LOW_THREE Fld(1,2,AC_MSKB0)//[2:2]
    #define SHUSTATUS_SHUFFLE_START_LOW Fld(1,1,AC_MSKB0)//[1:1]
    #define SHUSTATUS_SHUFFLE_END Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_SEDA_LOOP_BAK_ERR_PAT_B01 (DRAMC_AO_BASE_ADDRESS + 0x00E8)
    #define SEDA_LOOP_BAK_ERR_PAT_B01_SEDA_LOOP_BAK_ERR_PAT0 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SEDA_LOOP_BAK_ERR_PAT_B23 (DRAMC_AO_BASE_ADDRESS + 0x00EC)
    #define SEDA_LOOP_BAK_ERR_PAT_B23_SEDA_LOOP_BAK_ERR_PAT1 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SEDA_LOOP_BAK_ERR_PAT_B45 (DRAMC_AO_BASE_ADDRESS + 0x00F0)
    #define SEDA_LOOP_BAK_ERR_PAT_B45_SEDA_LOOP_BAK_ERR_PAT2 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_SEDA_LOOP_BAK_ERR_PAT_B67 (DRAMC_AO_BASE_ADDRESS + 0x00F4)
    #define SEDA_LOOP_BAK_ERR_PAT_B67_SEDA_LOOP_BAK_ERR_PAT3 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_BYPASS_FSPOP (DRAMC_AO_BASE_ADDRESS + 0x0100)
    #define BYPASS_FSPOP_BPFSP_OPT Fld(1,16,AC_MSKB2)//[16:16]
    #define BYPASS_FSPOP_BPFSP_SET_SHU11 Fld(1,11,AC_MSKB1)//[11:11]
    #define BYPASS_FSPOP_BPFSP_SET_SHU10 Fld(1,10,AC_MSKB1)//[10:10]
    #define BYPASS_FSPOP_BPFSP_SET_SHU9 Fld(1,9,AC_MSKB1)//[9:9]
    #define BYPASS_FSPOP_BPFSP_SET_SHU8 Fld(1,8,AC_MSKB1)//[8:8]
    #define BYPASS_FSPOP_BPFSP_SET_SHU7 Fld(1,7,AC_MSKB0)//[7:7]
    #define BYPASS_FSPOP_BPFSP_SET_SHU6 Fld(1,6,AC_MSKB0)//[6:6]
    #define BYPASS_FSPOP_BPFSP_SET_SHU5 Fld(1,5,AC_MSKB0)//[5:5]
    #define BYPASS_FSPOP_BPFSP_SET_SHU4 Fld(1,4,AC_MSKB0)//[4:4]
    #define BYPASS_FSPOP_BPFSP_SET_SHU3 Fld(1,3,AC_MSKB0)//[3:3]
    #define BYPASS_FSPOP_BPFSP_SET_SHU2 Fld(1,2,AC_MSKB0)//[2:2]
    #define BYPASS_FSPOP_BPFSP_SET_SHU1 Fld(1,1,AC_MSKB0)//[1:1]
    #define BYPASS_FSPOP_BPFSP_SET_SHU0 Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_STBCAL (DRAMC_AO_BASE_ADDRESS + 0x0200)
    #define STBCAL_DQSIENMODE Fld(1,31,AC_MSKB3)//[31:31]
    #define STBCAL_DQSIENMODE_SELPH Fld(1,30,AC_MSKB3)//[30:30]
    #define STBCAL_DQSIENCG_NORMAL_EN Fld(1,29,AC_MSKB3)//[29:29]
    #define STBCAL_DQSIENCG_CHG_EN Fld(1,28,AC_MSKB3)//[28:28]
    #define STBCAL_STB_DQIEN_IG Fld(1,27,AC_MSKB3)//[27:27]
    #define STBCAL_PICHGBLOCK_NORD Fld(1,26,AC_MSKB3)//[26:26]
    #define STBCAL_STBDLYOUT_OPT Fld(1,25,AC_MSKB3)//[25:25]
    #define STBCAL_STBCALEN Fld(1,24,AC_MSKB3)//[24:24]
    #define STBCAL_STBCAL2R Fld(1,23,AC_MSKB2)//[23:23]
    #define STBCAL_STB_SELPHYCALEN Fld(1,22,AC_MSKB2)//[22:22]
    #define STBCAL_REFUICHG Fld(1,21,AC_MSKB2)//[21:21]
    #define STBCAL_PICGEN Fld(1,20,AC_MSKB2)//[20:20]
    #define STBCAL_RKCHGMASKDIS Fld(1,19,AC_MSKB2)//[19:19]
    #define STBCAL_STBCNTRST Fld(1,18,AC_MSKB2)//[18:18]
    #define STBCAL_SREF_DQSGUPD Fld(1,17,AC_MSKB2)//[17:17]
    #define STBCAL_PHYVALID_IG Fld(1,16,AC_MSKB2)//[16:16]
    #define STBCAL_STBSTATE_OPT Fld(1,15,AC_MSKB1)//[15:15]
    #define STBCAL_CG_RKEN Fld(1,14,AC_MSKB1)//[14:14]
    #define STBCAL_STBUPDSTOP Fld(1,13,AC_MSKB1)//[13:13]
    #define STBCAL_STBDLELAST_FILTER Fld(1,12,AC_MSKB1)//[12:12]
    #define STBCAL_STBDLELAST_PULSE Fld(4,8,AC_MSKB1)//[11:8]
    #define STBCAL_FASTDQSGUPD Fld(1,7,AC_MSKB0)//[7:7]
    #define STBCAL_FASTDQSG2X Fld(1,6,AC_MSKB0)//[6:6]
    #define STBCAL_DLLFRZIDLE4XUPD Fld(1,5,AC_MSKB0)//[5:5]
    #define STBCAL_STBDLELAST_OPT Fld(1,4,AC_MSKB0)//[4:4]
    #define STBCAL_PIMASK_RKCHG_EXT Fld(3,1,AC_MSKB0)//[3:1]
    #define STBCAL_PIMASK_RKCHG_OPT Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_STBCAL1 (DRAMC_AO_BASE_ADDRESS + 0x0204)
    #define STBCAL1_STBCAL_FILTER Fld(16,16,AC_FULLW32)//[31:16]
    #define STBCAL1_STBCNT_SW_RST Fld(1,15,AC_MSKB1)//[15:15]
    #define STBCAL1_DQSERRCNT_DIS Fld(1,14,AC_MSKB1)//[14:14]
    #define STBCAL1_DLLFRZ_BLOCKLONG Fld(1,13,AC_MSKB1)//[13:13]
    #define STBCAL1_DLLFRZ_MON_PBREF_OPT Fld(1,12,AC_MSKB1)//[12:12]
    #define STBCAL1_STBCNT_LATCH_EN Fld(1,11,AC_MSKB1)//[11:11]
    #define STBCAL1_STBENCMPEN Fld(1,10,AC_MSKB1)//[10:10]
    #define STBCAL1_STB_DLLFRZ_IG Fld(1,9,AC_MSKB1)//[9:9]
    #define STBCAL1_STB_FLAGCLR Fld(1,8,AC_MSKB1)//[8:8]
    #define STBCAL1_INPUTRXTRACK_BLOCK Fld(1,7,AC_MSKB0)//[7:7]
    #define STBCAL1_STB_SHIFT_DTCOUT_IG Fld(1,6,AC_MSKB0)//[6:6]
    #define STBCAL1_DQSIEN_7UI_EN Fld(1,5,AC_MSKB0)//[5:5]
    #define STBCAL1_STBCNT_MODESEL Fld(1,4,AC_MSKB0)//[4:4]
    #define STBCAL1_DIS_PI_TRACK_AS_NOT_RD Fld(1,2,AC_MSKB0)//[2:2]
    #define STBCAL1_RKUICHG_EN Fld(1,1,AC_MSKB0)//[1:1]
    #define STBCAL1_STBCNT_SHU_RST_EN Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_STBCAL2 (DRAMC_AO_BASE_ADDRESS + 0x0208)
    #define STBCAL2_STB_GERR_B23 Fld(1,31,AC_MSKB3)//[31:31]
    #define STBCAL2_STB_GERR_B01 Fld(1,30,AC_MSKB3)//[30:30]
    #define STBCAL2_STB_GERR_RST Fld(1,29,AC_MSKB3)//[29:29]
    #define STBCAL2_STB_GERRSTOP Fld(1,28,AC_MSKB3)//[28:28]
    #define STBCAL2_STB_DBG_STATUS Fld(4,24,AC_MSKB3)//[27:24]
    #define STBCAL2_DQSIEN_SELPH_BY_RANK_EN Fld(1,20,AC_MSKB2)//[20:20]
    #define STBCAL2_STB_RST_BY_RANK Fld(1,19,AC_MSKB2)//[19:19]
    #define STBCAL2_STB_IG_XRANK_CG_RST Fld(1,18,AC_MSKB2)//[18:18]
    #define STBCAL2_STB_STBENRST_EARLY_1T_EN Fld(1,17,AC_MSKB2)//[17:17]
    #define STBCAL2_STB_PICG_EARLY_1T_EN Fld(1,16,AC_MSKB2)//[16:16]
    #define STBCAL2_STBCAL_UI_UPD_MASK_OPT Fld(3,12,AC_MSKB1)//[14:12]
    #define STBCAL2_STBCAL_UI_UPD_MASK_EN Fld(1,11,AC_MSKB1)//[11:11]
    #define STBCAL2_DQSGCNT_BYP_REF Fld(1,10,AC_MSKB1)//[10:10]
    #define STBCAL2_STB_DBG_UIPI_UPD_OPT Fld(1,9,AC_MSKB1)//[9:9]
    #define STBCAL2_STB_DBG_CG_AO Fld(1,8,AC_MSKB1)//[8:8]
    #define STBCAL2_STB_DBG_EN Fld(4,4,AC_MSKB0)//[7:4]
    #define STBCAL2_STB_DRS_RK1_FLAG_SYNC_RK0_EN Fld(1,3,AC_MSKB0)//[3:3]
    #define STBCAL2_STB_DRS_MASK_HW_SAVE Fld(1,2,AC_MSKB0)//[2:2]
    #define STBCAL2_STB_UIDLYCG_IG Fld(1,1,AC_MSKB0)//[1:1]
    #define STBCAL2_STB_PIDLYCG_IG Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_EYESCAN (DRAMC_AO_BASE_ADDRESS + 0x020C)
    #define EYESCAN_RX_DQ_EYE_SEL_B3 Fld(4,28,AC_MSKB3)//[31:28]
    #define EYESCAN_RX_DQ_EYE_SEL_B2 Fld(4,24,AC_MSKB3)//[27:24]
    #define EYESCAN_RX_DQ_EYE_SEL_B1 Fld(4,20,AC_MSKB2)//[23:20]
    #define EYESCAN_RX_DQ_EYE_SEL Fld(4,16,AC_MSKB2)//[19:16]
    #define EYESCAN_DCBLNCINS Fld(1,13,AC_MSKB1)//[13:13]
    #define EYESCAN_DCBLNCEN Fld(1,12,AC_MSKB1)//[12:12]
    #define EYESCAN_EYESCAN_DQS_OPT Fld(1,11,AC_MSKB1)//[11:11]
    #define EYESCAN_EYESCAN_DQS_SYNC_EN Fld(1,10,AC_MSKB1)//[10:10]
    #define EYESCAN_EYESCAN_NEW_DQ_SYNC_EN Fld(1,9,AC_MSKB1)//[9:9]
    #define EYESCAN_EYESCAN_DQ_SYNC_EN Fld(1,8,AC_MSKB1)//[8:8]
    #define EYESCAN_EYESCAN_TOG_OPT Fld(1,7,AC_MSKB0)//[7:7]
    #define EYESCAN_EYESCAN_CHK_OPT Fld(1,6,AC_MSKB0)//[6:6]
    #define EYESCAN_EYESCAN_RD_SEL_OPT Fld(1,4,AC_MSKB0)//[4:4]
    #define EYESCAN_RG_RX_MIOCK_JIT_EN Fld(1,2,AC_MSKB0)//[2:2]
    #define EYESCAN_RG_RX_EYE_SCAN_EN Fld(1,1,AC_MSKB0)//[1:1]
    #define EYESCAN_REG_SW_RST Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_DVFSDLL (DRAMC_AO_BASE_ADDRESS + 0x0210)
    #define DVFSDLL_R_DVFS_SYNC_MODULE_RST_SEL Fld(1,31,AC_MSKB3)//[31:31]
    #define DVFSDLL_DLL_IDLE_SHU4 Fld(7,24,AC_MSKB3)//[30:24]
    #define DVFSDLL_DLL_IDLE_SHU3 Fld(7,16,AC_MSKB2)//[22:16]
    #define DVFSDLL_DLL_IDLE_SHU2 Fld(7,8,AC_MSKB1)//[14:8]
    #define DVFSDLL_RG_DLL_SHUFFLE Fld(1,7,AC_MSKB0)//[7:7]
    #define DVFSDLL_R_RETRY_SAV_MSK Fld(1,6,AC_MSKB0)//[6:6]
    #define DVFSDLL_R_DDRPHY_SHUFFLE_DEBUG_ENABLE Fld(1,5,AC_MSKB0)//[5:5]
    #define DVFSDLL_R_BYPASS_1ST_DLL_SHU4 Fld(1,4,AC_MSKB0)//[4:4]
    #define DVFSDLL_R_BYPASS_1ST_DLL_SHU3 Fld(1,3,AC_MSKB0)//[3:3]
    #define DVFSDLL_R_BYPASS_1ST_DLL_SHU2 Fld(1,2,AC_MSKB0)//[2:2]
    #define DVFSDLL_R_DVFS_PICG_POSTPONE Fld(1,1,AC_MSKB0)//[1:1]
    #define DVFSDLL_DLL_LOCK_SHU_EN Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_DVFSDLL2 (DRAMC_AO_BASE_ADDRESS + 0x0214)
    #define DVFSDLL2_R_DVFS_PICG_MARGIN4_NEW Fld(4,20,AC_MSKB2)//[23:20]
    #define DVFSDLL2_R_SHUFFLE_PI_RESET_ENABLE Fld(1,16,AC_MSKB2)//[16:16]
    #define DVFSDLL2_R_DVFS_MCK8X_MARGIN Fld(4,12,AC_MSKB1)//[15:12]
    #define DVFSDLL2_R_DVFS_PICG_MARGIN3_NEW Fld(4,8,AC_MSKB1)//[11:8]
    #define DVFSDLL2_R_DVFS_PICG_MARGIN2_NEW Fld(4,4,AC_MSKB0)//[7:4]
    #define DVFSDLL2_R_DVFS_PICG_MARGIN_NEW Fld(4,0,AC_MSKB0)//[3:0]
#define DRAMC_REG_PRE_TDQSCK1 (DRAMC_AO_BASE_ADDRESS + 0x0218)
    #define PRE_TDQSCK1_R_DQBUG_BYTE_SEL Fld(2,30,AC_MSKB3)//[31:30]
    #define PRE_TDQSCK1_R_DQBUG_RANK_SEL Fld(2,28,AC_MSKB3)//[29:28]
    #define PRE_TDQSCK1_TDQSCK_PRECAL_START Fld(1,27,AC_MSKB3)//[27:27]
    #define PRE_TDQSCK1_TDQSCK_PRECAL_HW Fld(1,26,AC_MSKB3)//[26:26]
    #define PRE_TDQSCK1_TDQSCK_REG_DVFS Fld(1,25,AC_MSKB3)//[25:25]
    #define PRE_TDQSCK1_TDQSCK_SW_SAVE Fld(1,24,AC_MSKB3)//[24:24]
    #define PRE_TDQSCK1_TDQSCK_SW_UP_CASE Fld(1,23,AC_MSKB2)//[23:23]
    #define PRE_TDQSCK1_TDQSCK_HW_SW_UP_SEL Fld(1,22,AC_MSKB2)//[22:22]
    #define PRE_TDQSCK1_APHY_CG_OPT1 Fld(1,20,AC_MSKB2)//[20:20]
    #define PRE_TDQSCK1_SHU_PRELOAD_TX_HW Fld(1,19,AC_MSKB2)//[19:19]
    #define PRE_TDQSCK1_SHU_PRELOAD_TX_START Fld(1,18,AC_MSKB2)//[18:18]
    #define PRE_TDQSCK1_TXUIPI_CAL_CGAR Fld(1,17,AC_MSKB2)//[17:17]
    #define PRE_TDQSCK1_SW_UP_TX_NOW_CASE Fld(1,16,AC_MSKB2)//[16:16]
    #define PRE_TDQSCK1_TX_TRACKING_OPT Fld(1,15,AC_MSKB1)//[15:15]
    #define PRE_TDQSCK1_FREQ_RATIO_TX_11 Fld(5,10,AC_MSKB1)//[14:10]
    #define PRE_TDQSCK1_FREQ_RATIO_TX_10 Fld(5,5,AC_MSKW10)//[9:5]
    #define PRE_TDQSCK1_FREQ_RATIO_TX_9 Fld(5,0,AC_MSKB0)//[4:0]
#define DRAMC_REG_PRE_TDQSCK2 (DRAMC_AO_BASE_ADDRESS + 0x021C)
    #define PRE_TDQSCK2_TDDQSCK_JUMP_RATIO0 Fld(8,24,AC_FULLB3)//[31:24]
    #define PRE_TDQSCK2_TDDQSCK_JUMP_RATIO1 Fld(8,16,AC_FULLB2)//[23:16]
    #define PRE_TDQSCK2_TDDQSCK_JUMP_RATIO2 Fld(8,8,AC_FULLB1)//[15:8]
    #define PRE_TDQSCK2_TDDQSCK_JUMP_RATIO3 Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_PRE_TDQSCK3 (DRAMC_AO_BASE_ADDRESS + 0x0220)
    #define PRE_TDQSCK3_TDDQSCK_JUMP_RATIO4 Fld(8,24,AC_FULLB3)//[31:24]
    #define PRE_TDQSCK3_TDDQSCK_JUMP_RATIO5 Fld(8,16,AC_FULLB2)//[23:16]
    #define PRE_TDQSCK3_TDDQSCK_JUMP_RATIO6 Fld(8,8,AC_FULLB1)//[15:8]
    #define PRE_TDQSCK3_TDDQSCK_JUMP_RATIO7 Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_PRE_TDQSCK4 (DRAMC_AO_BASE_ADDRESS + 0x0224)
    #define PRE_TDQSCK4_TDDQSCK_JUMP_RATIO8 Fld(8,24,AC_FULLB3)//[31:24]
    #define PRE_TDQSCK4_TDDQSCK_JUMP_RATIO9 Fld(8,16,AC_FULLB2)//[23:16]
    #define PRE_TDQSCK4_TDDQSCK_JUMP_RATIO10 Fld(8,8,AC_FULLB1)//[15:8]
    #define PRE_TDQSCK4_TDDQSCK_JUMP_RATIO11 Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_MIOCK_JIT_MTR (DRAMC_AO_BASE_ADDRESS + 0x0228)
    #define MIOCK_JIT_MTR_RX_MIOCK_JIT_LIMIT Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_IMPCAL (DRAMC_AO_BASE_ADDRESS + 0x022C)
    #define IMPCAL_IMPCAL_HW Fld(1,31,AC_MSKB3)//[31:31]
    #define IMPCAL_IMPCAL_EN Fld(1,30,AC_MSKB3)//[30:30]
    #define IMPCAL_IMPCAL_SWVALUE_EN Fld(1,29,AC_MSKB3)//[29:29]
    #define IMPCAL_IMPCAL_CMP_DIREC Fld(2,27,AC_MSKB3)//[28:27]
    #define IMPCAL_IMPCAL_NEW_OLD_SL Fld(1,26,AC_MSKB3)//[26:26]
    #define IMPCAL_IMPCAL_IMPPDP Fld(1,25,AC_MSKB3)//[25:25]
    #define IMPCAL_IMPCAL_IMPPDN Fld(1,24,AC_MSKB3)//[24:24]
    #define IMPCAL_IMPCAL_CALI_EN Fld(1,23,AC_MSKB2)//[23:23]
    #define IMPCAL_IMPCAL_CALI_ENP Fld(1,22,AC_MSKB2)//[22:22]
    #define IMPCAL_IMPCAL_CALI_ENN Fld(1,21,AC_MSKB2)//[21:21]
    #define IMPCAL_IMPCAL_HWSAVE_EN Fld(1,20,AC_MSKB2)//[20:20]
    #define IMPCAL_IMPCAL_BYPASS_UP_CA_DRV Fld(1,19,AC_MSKB2)//[19:19]
    #define IMPCAL_IMPCAL_USING_SYNC Fld(1,18,AC_MSKB2)//[18:18]
    #define IMPCAL_IMPCAL_DRVUPDOPT Fld(1,17,AC_MSKB2)//[17:17]
    #define IMPCAL_DIS_SHU_DRV Fld(1,16,AC_MSKB2)//[16:16]
    #define IMPCAL_DIS_SUS_CH0_DRV Fld(1,15,AC_MSKB1)//[15:15]
    #define IMPCAL_DIS_SUS_CH1_DRV Fld(1,14,AC_MSKB1)//[14:14]
    #define IMPCAL_IMPCAL_ECO_OPT Fld(1,13,AC_MSKB1)//[13:13]
    #define IMPCAL_IMPCAL_SM_ECO_OPT Fld(1,12,AC_MSKB1)//[12:12]
    #define IMPCAL_IMPCAL_CHGDRV_ECO_OPT Fld(1,11,AC_MSKB1)//[11:11]
    #define IMPCAL_DRV_ECO_OPT Fld(1,10,AC_MSKB1)//[10:10]
#define DRAMC_REG_IMPEDAMCE_CTRL1 (DRAMC_AO_BASE_ADDRESS + 0x0230)
    #define IMPEDAMCE_CTRL1_DQS2_OFF_SUB Fld(2,30,AC_MSKB3)//[31:30]
    #define IMPEDAMCE_CTRL1_DQS1_OFF_SUB Fld(2,28,AC_MSKB3)//[29:28]
    #define IMPEDAMCE_CTRL1_DOS2_OFF Fld(10,10,AC_MSKW21)//[19:10]
    #define IMPEDAMCE_CTRL1_DQS1_OFF Fld(10,0,AC_MSKW10)//[9:0]
#define DRAMC_REG_IMPEDAMCE_CTRL2 (DRAMC_AO_BASE_ADDRESS + 0x0234)
    #define IMPEDAMCE_CTRL2_DQ2_OFF_SUB Fld(2,30,AC_MSKB3)//[31:30]
    #define IMPEDAMCE_CTRL2_DQ1_OFF_SUB Fld(2,28,AC_MSKB3)//[29:28]
    #define IMPEDAMCE_CTRL2_DQ2_OFF Fld(10,10,AC_MSKW21)//[19:10]
    #define IMPEDAMCE_CTRL2_DQ1_OFF Fld(10,0,AC_MSKW10)//[9:0]
#define DRAMC_REG_IMPEDAMCE_CTRL3 (DRAMC_AO_BASE_ADDRESS + 0x0238)
    #define IMPEDAMCE_CTRL3_CMD2_OFF_SUB Fld(2,30,AC_MSKB3)//[31:30]
    #define IMPEDAMCE_CTRL3_CMD1_OFF_SUB Fld(2,28,AC_MSKB3)//[29:28]
    #define IMPEDAMCE_CTRL3_CMD2_OFF Fld(10,10,AC_MSKW21)//[19:10]
    #define IMPEDAMCE_CTRL3_CMD1_OFF Fld(10,0,AC_MSKW10)//[9:0]
#define DRAMC_REG_IMPEDAMCE_CTRL4 (DRAMC_AO_BASE_ADDRESS + 0x023C)
    #define IMPEDAMCE_CTRL4_DQC2_OFF_SUB Fld(2,30,AC_MSKB3)//[31:30]
    #define IMPEDAMCE_CTRL4_DQC1_OFF_SUB Fld(2,28,AC_MSKB3)//[29:28]
    #define IMPEDAMCE_CTRL4_DQC2_OFF Fld(10,10,AC_MSKW21)//[19:10]
    #define IMPEDAMCE_CTRL4_DQC1_OFF Fld(10,0,AC_MSKW10)//[9:0]
#define DRAMC_REG_DRAMC_DBG_SEL1 (DRAMC_AO_BASE_ADDRESS + 0x0240)
    #define DRAMC_DBG_SEL1_DEBUG_SEL_1 Fld(16,16,AC_FULLW32)//[31:16]
    #define DRAMC_DBG_SEL1_DEBUG_SEL_0 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_DRAMC_DBG_SEL2 (DRAMC_AO_BASE_ADDRESS + 0x0244)
    #define DRAMC_DBG_SEL2_DEBUG_SEL_3 Fld(16,16,AC_FULLW32)//[31:16]
    #define DRAMC_DBG_SEL2_DEBUG_SEL_2 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_RK0_DQSOSC (DRAMC_AO_BASE_ADDRESS + 0x0300)
    #define RK0_DQSOSC_DQSOSC_RK0INTCLR Fld(1,31,AC_MSKB3)//[31:31]
    #define RK0_DQSOSC_DQSOSCR_RK0EN Fld(1,30,AC_MSKB3)//[30:30]
    #define RK0_DQSOSC_R_DMDQS2DQ_FILT_OPT Fld(1,29,AC_MSKB3)//[29:29]
#define DRAMC_REG_RK0_DUMMY_RD_WDATA0 (DRAMC_AO_BASE_ADDRESS + 0x0318)
    #define RK0_DUMMY_RD_WDATA0_DMY_RD_RK0_WDATA0 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_RK0_DUMMY_RD_WDATA1 (DRAMC_AO_BASE_ADDRESS + 0x031C)
    #define RK0_DUMMY_RD_WDATA1_DMY_RD_RK0_WDATA1 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_RK0_DUMMY_RD_WDATA2 (DRAMC_AO_BASE_ADDRESS + 0x0320)
    #define RK0_DUMMY_RD_WDATA2_DMY_RD_RK0_WDATA2 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_RK0_DUMMY_RD_WDATA3 (DRAMC_AO_BASE_ADDRESS + 0x0324)
    #define RK0_DUMMY_RD_WDATA3_DMY_RD_RK0_WDATA3 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_RK0_DUMMY_RD_ADR (DRAMC_AO_BASE_ADDRESS + 0x0328)
    #define RK0_DUMMY_RD_ADR_DMY_RD_RK0_LEN Fld(4,28,AC_MSKB3)//[31:28]
    #define RK0_DUMMY_RD_ADR_DMY_RD_RK0_COL_ADR Fld(11,17,AC_MSKW32)//[27:17]
#define DRAMC_REG_RK0_DUMMY_RD_BK (DRAMC_AO_BASE_ADDRESS + 0x032C)
    #define RK0_DUMMY_RD_BK_DMY_RD_RK0_ROW_ADR Fld(18,12,AC_MSKDW)//[29:12]
    #define RK0_DUMMY_RD_BK_DUMMY_RD_1_CNT7 Fld(1,11,AC_MSKB1)//[11:11]
    #define RK0_DUMMY_RD_BK_DUMMY_RD_1_CNT6 Fld(1,10,AC_MSKB1)//[10:10]
    #define RK0_DUMMY_RD_BK_DUMMY_RD_1_CNT5 Fld(1,9,AC_MSKB1)//[9:9]
    #define RK0_DUMMY_RD_BK_DUMMY_RD_1_CNT4 Fld(1,8,AC_MSKB1)//[8:8]
    #define RK0_DUMMY_RD_BK_DUMMY_RD_1_CNT3 Fld(1,7,AC_MSKB0)//[7:7]
    #define RK0_DUMMY_RD_BK_DUMMY_RD_1_CNT2 Fld(1,6,AC_MSKB0)//[6:6]
    #define RK0_DUMMY_RD_BK_DUMMY_RD_1_CNT1 Fld(1,5,AC_MSKB0)//[5:5]
    #define RK0_DUMMY_RD_BK_DUMMY_RD_1_CNT0 Fld(1,4,AC_MSKB0)//[4:4]
    #define RK0_DUMMY_RD_BK_DMY_RD_RK0_BK Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_RK0_PRE_TDQSCK1 (DRAMC_AO_BASE_ADDRESS + 0x0330)
    #define RK0_PRE_TDQSCK1_TDQSCK_PIFREQ2_B0R0 Fld(7,19,AC_MSKW32)//[25:19]
    #define RK0_PRE_TDQSCK1_TDQSCK_UIFREQ2_B0R0 Fld(6,13,AC_MSKW21)//[18:13]
    #define RK0_PRE_TDQSCK1_TDQSCK_PIFREQ1_B0R0 Fld(7,6,AC_MSKW10)//[12:6]
    #define RK0_PRE_TDQSCK1_TDQSCK_UIFREQ1_B0R0 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_RK0_PRE_TDQSCK2 (DRAMC_AO_BASE_ADDRESS + 0x0334)
    #define RK0_PRE_TDQSCK2_TDQSCK_PIFREQ4_B0R0 Fld(7,19,AC_MSKW32)//[25:19]
    #define RK0_PRE_TDQSCK2_TDQSCK_UIFREQ4_B0R0 Fld(6,13,AC_MSKW21)//[18:13]
    #define RK0_PRE_TDQSCK2_TDQSCK_PIFREQ3_B0R0 Fld(7,6,AC_MSKW10)//[12:6]
    #define RK0_PRE_TDQSCK2_TDQSCK_UIFREQ3_B0R0 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_RK0_PRE_TDQSCK3 (DRAMC_AO_BASE_ADDRESS + 0x0338)
    #define RK0_PRE_TDQSCK3_TDQSCK_UIFREQ4_P1_B0R0 Fld(6,18,AC_MSKB2)//[23:18]
    #define RK0_PRE_TDQSCK3_TDQSCK_UIFREQ3_P1_B0R0 Fld(6,12,AC_MSKW21)//[17:12]
    #define RK0_PRE_TDQSCK3_TDQSCK_UIFREQ2_P1_B0R0 Fld(6,6,AC_MSKW10)//[11:6]
    #define RK0_PRE_TDQSCK3_TDQSCK_UIFREQ1_P1_B0R0 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_RK0_PRE_TDQSCK4 (DRAMC_AO_BASE_ADDRESS + 0x033C)
    #define RK0_PRE_TDQSCK4_TDQSCK_PIFREQ2_B1R0 Fld(7,19,AC_MSKW32)//[25:19]
    #define RK0_PRE_TDQSCK4_TDQSCK_UIFREQ2_B1R0 Fld(6,13,AC_MSKW21)//[18:13]
    #define RK0_PRE_TDQSCK4_TDQSCK_PIFREQ1_B1R0 Fld(7,6,AC_MSKW10)//[12:6]
    #define RK0_PRE_TDQSCK4_TDQSCK_UIFREQ1_B1R0 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_RK0_PRE_TDQSCK5 (DRAMC_AO_BASE_ADDRESS + 0x0340)
    #define RK0_PRE_TDQSCK5_TDQSCK_PIFREQ4_B1R0 Fld(7,19,AC_MSKW32)//[25:19]
    #define RK0_PRE_TDQSCK5_TDQSCK_UIFREQ4_B1R0 Fld(6,13,AC_MSKW21)//[18:13]
    #define RK0_PRE_TDQSCK5_TDQSCK_PIFREQ3_B1R0 Fld(7,6,AC_MSKW10)//[12:6]
    #define RK0_PRE_TDQSCK5_TDQSCK_UIFREQ3_B1R0 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_RK0_PRE_TDQSCK6 (DRAMC_AO_BASE_ADDRESS + 0x0344)
    #define RK0_PRE_TDQSCK6_TDQSCK_UIFREQ4_P1_B1R0 Fld(6,18,AC_MSKB2)//[23:18]
    #define RK0_PRE_TDQSCK6_TDQSCK_UIFREQ3_P1_B1R0 Fld(6,12,AC_MSKW21)//[17:12]
    #define RK0_PRE_TDQSCK6_TDQSCK_UIFREQ2_P1_B1R0 Fld(6,6,AC_MSKW10)//[11:6]
    #define RK0_PRE_TDQSCK6_TDQSCK_UIFREQ1_P1_B1R0 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_RK0_PRE_TDQSCK13 (DRAMC_AO_BASE_ADDRESS + 0x0360)
    #define RK0_PRE_TDQSCK13_TDQSCK_PIFREQ6_B0R0 Fld(7,19,AC_MSKW32)//[25:19]
    #define RK0_PRE_TDQSCK13_TDQSCK_UIFREQ6_B0R0 Fld(6,13,AC_MSKW21)//[18:13]
    #define RK0_PRE_TDQSCK13_TDQSCK_PIFREQ5_B0R0 Fld(7,6,AC_MSKW10)//[12:6]
    #define RK0_PRE_TDQSCK13_TDQSCK_UIFREQ5_B0R0 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_RK0_PRE_TDQSCK14 (DRAMC_AO_BASE_ADDRESS + 0x0364)
    #define RK0_PRE_TDQSCK14_TDQSCK_PIFREQ8_B0R0 Fld(7,19,AC_MSKW32)//[25:19]
    #define RK0_PRE_TDQSCK14_TDQSCK_UIFREQ8_B0R0 Fld(6,13,AC_MSKW21)//[18:13]
    #define RK0_PRE_TDQSCK14_TDQSCK_PIFREQ7_B0R0 Fld(7,6,AC_MSKW10)//[12:6]
    #define RK0_PRE_TDQSCK14_TDQSCK_UIFREQ7_B0R0 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_RK0_PRE_TDQSCK15 (DRAMC_AO_BASE_ADDRESS + 0x0368)
    #define RK0_PRE_TDQSCK15_SHUFFLE_LEVEL_MODE_SELECT Fld(1,24,AC_MSKB3)//[24:24]
    #define RK0_PRE_TDQSCK15_TDQSCK_UIFREQ8_P1_B0R0 Fld(6,18,AC_MSKB2)//[23:18]
    #define RK0_PRE_TDQSCK15_TDQSCK_UIFREQ7_P1_B0R0 Fld(6,12,AC_MSKW21)//[17:12]
    #define RK0_PRE_TDQSCK15_TDQSCK_UIFREQ6_P1_B0R0 Fld(6,6,AC_MSKW10)//[11:6]
    #define RK0_PRE_TDQSCK15_TDQSCK_UIFREQ5_P1_B0R0 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_RK0_PRE_TDQSCK16 (DRAMC_AO_BASE_ADDRESS + 0x036C)
    #define RK0_PRE_TDQSCK16_TDQSCK_PIFREQ6_B1R0 Fld(7,19,AC_MSKW32)//[25:19]
    #define RK0_PRE_TDQSCK16_TDQSCK_UIFREQ6_B1R0 Fld(6,13,AC_MSKW21)//[18:13]
    #define RK0_PRE_TDQSCK16_TDQSCK_PIFREQ5_B1R0 Fld(7,6,AC_MSKW10)//[12:6]
    #define RK0_PRE_TDQSCK16_TDQSCK_UIFREQ5_B1R0 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_RK0_PRE_TDQSCK17 (DRAMC_AO_BASE_ADDRESS + 0x0370)
    #define RK0_PRE_TDQSCK17_TDQSCK_PIFREQ8_B1R0 Fld(7,19,AC_MSKW32)//[25:19]
    #define RK0_PRE_TDQSCK17_TDQSCK_UIFREQ8_B1R0 Fld(6,13,AC_MSKW21)//[18:13]
    #define RK0_PRE_TDQSCK17_TDQSCK_PIFREQ7_B1R0 Fld(7,6,AC_MSKW10)//[12:6]
    #define RK0_PRE_TDQSCK17_TDQSCK_UIFREQ7_B1R0 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_RK0_PRE_TDQSCK18 (DRAMC_AO_BASE_ADDRESS + 0x0374)
    #define RK0_PRE_TDQSCK18_TDQSCK_UIFREQ8_P1_B1R0 Fld(6,18,AC_MSKB2)//[23:18]
    #define RK0_PRE_TDQSCK18_TDQSCK_UIFREQ7_P1_B1R0 Fld(6,12,AC_MSKW21)//[17:12]
    #define RK0_PRE_TDQSCK18_TDQSCK_UIFREQ6_P1_B1R0 Fld(6,6,AC_MSKW10)//[11:6]
    #define RK0_PRE_TDQSCK18_TDQSCK_UIFREQ5_P1_B1R0 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_RK1_DQSOSC (DRAMC_AO_BASE_ADDRESS + 0x0400)
    #define RK1_DQSOSC_DQSOSC_RK1INTCLR Fld(1,31,AC_MSKB3)//[31:31]
    #define RK1_DQSOSC_DQSOSCR_RK1EN Fld(1,30,AC_MSKB3)//[30:30]
#define DRAMC_REG_RK1_DUMMY_RD_WDATA0 (DRAMC_AO_BASE_ADDRESS + 0x0418)
    #define RK1_DUMMY_RD_WDATA0_DMY_RD_RK1_WDATA0 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_RK1_DUMMY_RD_WDATA1 (DRAMC_AO_BASE_ADDRESS + 0x041C)
    #define RK1_DUMMY_RD_WDATA1_DMY_RD_RK1_WDATA1 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_RK1_DUMMY_RD_WDATA2 (DRAMC_AO_BASE_ADDRESS + 0x0420)
    #define RK1_DUMMY_RD_WDATA2_DMY_RD_RK1_WDATA2 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_RK1_DUMMY_RD_WDATA3 (DRAMC_AO_BASE_ADDRESS + 0x0424)
    #define RK1_DUMMY_RD_WDATA3_DMY_RD_RK1_WDATA3 Fld(32,0,AC_FULLDW)//[31:0]
#define DRAMC_REG_RK1_DUMMY_RD_ADR (DRAMC_AO_BASE_ADDRESS + 0x0428)
    #define RK1_DUMMY_RD_ADR_DMY_RD_RK1_LEN Fld(4,28,AC_MSKB3)//[31:28]
    #define RK1_DUMMY_RD_ADR_DMY_RD_RK1_COL_ADR Fld(11,17,AC_MSKW32)//[27:17]
#define DRAMC_REG_RK1_DUMMY_RD_BK (DRAMC_AO_BASE_ADDRESS + 0x042C)
    #define RK1_DUMMY_RD_BK_DMY_RD_RK1_ROW_ADR Fld(18,12,AC_MSKDW)//[29:12]
    #define RK1_DUMMY_RD_BK_DMY_RD_RK1_BK Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_RK1_PRE_TDQSCK1 (DRAMC_AO_BASE_ADDRESS + 0x0430)
    #define RK1_PRE_TDQSCK1_TDQSCK_PIFREQ2_B0R1 Fld(7,19,AC_MSKW32)//[25:19]
    #define RK1_PRE_TDQSCK1_TDQSCK_UIFREQ2_B0R1 Fld(6,13,AC_MSKW21)//[18:13]
    #define RK1_PRE_TDQSCK1_TDQSCK_PIFREQ1_B0R1 Fld(7,6,AC_MSKW10)//[12:6]
    #define RK1_PRE_TDQSCK1_TDQSCK_UIFREQ1_B0R1 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_RK1_PRE_TDQSCK2 (DRAMC_AO_BASE_ADDRESS + 0x0434)
    #define RK1_PRE_TDQSCK2_TDQSCK_PIFREQ4_B0R1 Fld(7,19,AC_MSKW32)//[25:19]
    #define RK1_PRE_TDQSCK2_TDQSCK_UIFREQ4_B0R1 Fld(6,13,AC_MSKW21)//[18:13]
    #define RK1_PRE_TDQSCK2_TDQSCK_PIFREQ3_B0R1 Fld(7,6,AC_MSKW10)//[12:6]
    #define RK1_PRE_TDQSCK2_TDQSCK_UIFREQ3_B0R1 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_RK1_PRE_TDQSCK3 (DRAMC_AO_BASE_ADDRESS + 0x0438)
    #define RK1_PRE_TDQSCK3_TDQSCK_UIFREQ4_P1_B0R1 Fld(6,18,AC_MSKB2)//[23:18]
    #define RK1_PRE_TDQSCK3_TDQSCK_UIFREQ3_P1_B0R1 Fld(6,12,AC_MSKW21)//[17:12]
    #define RK1_PRE_TDQSCK3_TDQSCK_UIFREQ2_P1_B0R1 Fld(6,6,AC_MSKW10)//[11:6]
    #define RK1_PRE_TDQSCK3_TDQSCK_UIFREQ1_P1_B0R1 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_RK1_PRE_TDQSCK4 (DRAMC_AO_BASE_ADDRESS + 0x043C)
    #define RK1_PRE_TDQSCK4_TDQSCK_PIFREQ2_B1R1 Fld(7,19,AC_MSKW32)//[25:19]
    #define RK1_PRE_TDQSCK4_TDQSCK_UIFREQ2_B1R1 Fld(6,13,AC_MSKW21)//[18:13]
    #define RK1_PRE_TDQSCK4_TDQSCK_PIFREQ1_B1R1 Fld(7,6,AC_MSKW10)//[12:6]
    #define RK1_PRE_TDQSCK4_TDQSCK_UIFREQ1_B1R1 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_RK1_PRE_TDQSCK5 (DRAMC_AO_BASE_ADDRESS + 0x0440)
    #define RK1_PRE_TDQSCK5_TDQSCK_PIFREQ4_B1R1 Fld(7,19,AC_MSKW32)//[25:19]
    #define RK1_PRE_TDQSCK5_TDQSCK_UIFREQ4_B1R1 Fld(6,13,AC_MSKW21)//[18:13]
    #define RK1_PRE_TDQSCK5_TDQSCK_PIFREQ3_B1R1 Fld(7,6,AC_MSKW10)//[12:6]
    #define RK1_PRE_TDQSCK5_TDQSCK_UIFREQ3_B1R1 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_RK1_PRE_TDQSCK6 (DRAMC_AO_BASE_ADDRESS + 0x0444)
    #define RK1_PRE_TDQSCK6_TDQSCK_UIFREQ4_P1_B1R1 Fld(6,18,AC_MSKB2)//[23:18]
    #define RK1_PRE_TDQSCK6_TDQSCK_UIFREQ3_P1_B1R1 Fld(6,12,AC_MSKW21)//[17:12]
    #define RK1_PRE_TDQSCK6_TDQSCK_UIFREQ2_P1_B1R1 Fld(6,6,AC_MSKW10)//[11:6]
    #define RK1_PRE_TDQSCK6_TDQSCK_UIFREQ1_P1_B1R1 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_RK1_PRE_TDQSCK13 (DRAMC_AO_BASE_ADDRESS + 0x0460)
    #define RK1_PRE_TDQSCK13_TDQSCK_PIFREQ6_B0R1 Fld(7,19,AC_MSKW32)//[25:19]
    #define RK1_PRE_TDQSCK13_TDQSCK_UIFREQ6_B0R1 Fld(6,13,AC_MSKW21)//[18:13]
    #define RK1_PRE_TDQSCK13_TDQSCK_PIFREQ5_B0R1 Fld(7,6,AC_MSKW10)//[12:6]
    #define RK1_PRE_TDQSCK13_TDQSCK_UIFREQ5_B0R1 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_RK1_PRE_TDQSCK14 (DRAMC_AO_BASE_ADDRESS + 0x0464)
    #define RK1_PRE_TDQSCK14_TDQSCK_PIFREQ8_B0R1 Fld(7,19,AC_MSKW32)//[25:19]
    #define RK1_PRE_TDQSCK14_TDQSCK_UIFREQ8_B0R1 Fld(6,13,AC_MSKW21)//[18:13]
    #define RK1_PRE_TDQSCK14_TDQSCK_PIFREQ7_B0R1 Fld(7,6,AC_MSKW10)//[12:6]
    #define RK1_PRE_TDQSCK14_TDQSCK_UIFREQ7_B0R1 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_RK1_PRE_TDQSCK15 (DRAMC_AO_BASE_ADDRESS + 0x0468)
    #define RK1_PRE_TDQSCK15_TDQSCK_UIFREQ8_P1_B0R1 Fld(6,18,AC_MSKB2)//[23:18]
    #define RK1_PRE_TDQSCK15_TDQSCK_UIFREQ7_P1_B0R1 Fld(6,12,AC_MSKW21)//[17:12]
    #define RK1_PRE_TDQSCK15_TDQSCK_UIFREQ6_P1_B0R1 Fld(6,6,AC_MSKW10)//[11:6]
    #define RK1_PRE_TDQSCK15_TDQSCK_UIFREQ5_P1_B0R1 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_RK1_PRE_TDQSCK16 (DRAMC_AO_BASE_ADDRESS + 0x046C)
    #define RK1_PRE_TDQSCK16_TDQSCK_PIFREQ6_B1R1 Fld(7,19,AC_MSKW32)//[25:19]
    #define RK1_PRE_TDQSCK16_TDQSCK_UIFREQ6_B1R1 Fld(6,13,AC_MSKW21)//[18:13]
    #define RK1_PRE_TDQSCK16_TDQSCK_PIFREQ5_B1R1 Fld(7,6,AC_MSKW10)//[12:6]
    #define RK1_PRE_TDQSCK16_TDQSCK_UIFREQ5_B1R1 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_RK1_PRE_TDQSCK17 (DRAMC_AO_BASE_ADDRESS + 0x0470)
    #define RK1_PRE_TDQSCK17_TDQSCK_PIFREQ8_B1R1 Fld(7,19,AC_MSKW32)//[25:19]
    #define RK1_PRE_TDQSCK17_TDQSCK_UIFREQ8_B1R1 Fld(6,13,AC_MSKW21)//[18:13]
    #define RK1_PRE_TDQSCK17_TDQSCK_PIFREQ7_B1R1 Fld(7,6,AC_MSKW10)//[12:6]
    #define RK1_PRE_TDQSCK17_TDQSCK_UIFREQ7_B1R1 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_RK1_PRE_TDQSCK18 (DRAMC_AO_BASE_ADDRESS + 0x0474)
    #define RK1_PRE_TDQSCK18_TDQSCK_UIFREQ8_P1_B1R1 Fld(6,18,AC_MSKB2)//[23:18]
    #define RK1_PRE_TDQSCK18_TDQSCK_UIFREQ7_P1_B1R1 Fld(6,12,AC_MSKW21)//[17:12]
    #define RK1_PRE_TDQSCK18_TDQSCK_UIFREQ6_P1_B1R1 Fld(6,6,AC_MSKW10)//[11:6]
    #define RK1_PRE_TDQSCK18_TDQSCK_UIFREQ5_P1_B1R1 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_RK2_DQSOSC (DRAMC_AO_BASE_ADDRESS + 0x0500)
    #define RK2_DQSOSC_DQSOSC_RK2INTCLR Fld(1,31,AC_MSKB3)//[31:31]
    #define RK2_DQSOSC_DQSOSCR_RK2EN Fld(1,30,AC_MSKB3)//[30:30]
    #define RK2_DQSOSC_FREQ_RATIO_TX_5 Fld(5,25,AC_MSKB3)//[29:25]
    #define RK2_DQSOSC_FREQ_RATIO_TX_4 Fld(5,20,AC_MSKW32)//[24:20]
    #define RK2_DQSOSC_FREQ_RATIO_TX_3 Fld(5,15,AC_MSKW21)//[19:15]
    #define RK2_DQSOSC_FREQ_RATIO_TX_2 Fld(5,10,AC_MSKB1)//[14:10]
    #define RK2_DQSOSC_FREQ_RATIO_TX_1 Fld(5,5,AC_MSKW10)//[9:5]
    #define RK2_DQSOSC_FREQ_RATIO_TX_0 Fld(5,0,AC_MSKB0)//[4:0]
#define DRAMC_REG_RK2_DUMMY_RD_BK (DRAMC_AO_BASE_ADDRESS + 0x052C)
    #define RK2_DUMMY_RD_BK_FREQ_RATIO_TX_8 Fld(5,13,AC_MSKW21)//[17:13]
    #define RK2_DUMMY_RD_BK_FREQ_RATIO_TX_7 Fld(5,8,AC_MSKB1)//[12:8]
    #define RK2_DUMMY_RD_BK_FREQ_RATIO_TX_6 Fld(5,3,AC_MSKB0)//[7:3]
    #define RK2_DUMMY_RD_BK_DMY_RD_RK2_BK Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_RK0_PRE_TDQSCK25 (DRAMC_AO_BASE_ADDRESS + 0x0590)
    #define RK0_PRE_TDQSCK25_TDQSCK_PIFREQ10_B0R0 Fld(7,19,AC_MSKW32)//[25:19]
    #define RK0_PRE_TDQSCK25_TDQSCK_UIFREQ10_B0R0 Fld(6,13,AC_MSKW21)//[18:13]
    #define RK0_PRE_TDQSCK25_TDQSCK_PIFREQ9_B0R0 Fld(7,6,AC_MSKW10)//[12:6]
    #define RK0_PRE_TDQSCK25_TDQSCK_UIFREQ9_B0R0 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_RK0_PRE_TDQSCK26 (DRAMC_AO_BASE_ADDRESS + 0x0594)
    #define RK0_PRE_TDQSCK26_TDQSCK_PIFREQ10_B1R0 Fld(7,19,AC_MSKW32)//[25:19]
    #define RK0_PRE_TDQSCK26_TDQSCK_UIFREQ10_B1R0 Fld(6,13,AC_MSKW21)//[18:13]
    #define RK0_PRE_TDQSCK26_TDQSCK_PIFREQ9_B1R0 Fld(7,6,AC_MSKW10)//[12:6]
    #define RK0_PRE_TDQSCK26_TDQSCK_UIFREQ9_B1R0 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_RK0_PRE_TDQSCK27 (DRAMC_AO_BASE_ADDRESS + 0x0598)
    #define RK0_PRE_TDQSCK27_TDQSCK_UIFREQ10_P1_B0R0 Fld(6,18,AC_MSKB2)//[23:18]
    #define RK0_PRE_TDQSCK27_TDQSCK_UIFREQ9_P1_B0R0 Fld(6,12,AC_MSKW21)//[17:12]
    #define RK0_PRE_TDQSCK27_TDQSCK_UIFREQ10_P1_B1R0 Fld(6,6,AC_MSKW10)//[11:6]
    #define RK0_PRE_TDQSCK27_TDQSCK_UIFREQ9_P1_B1R0 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_RK1_PRE_TDQSCK25 (DRAMC_AO_BASE_ADDRESS + 0x05A8)
    #define RK1_PRE_TDQSCK25_TDQSCK_PIFREQ10_B0R1 Fld(7,19,AC_MSKW32)//[25:19]
    #define RK1_PRE_TDQSCK25_TDQSCK_UIFREQ10_B0R1 Fld(6,13,AC_MSKW21)//[18:13]
    #define RK1_PRE_TDQSCK25_TDQSCK_PIFREQ9_B0R1 Fld(7,6,AC_MSKW10)//[12:6]
    #define RK1_PRE_TDQSCK25_TDQSCK_UIFREQ9_B0R1 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_RK1_PRE_TDQSCK26 (DRAMC_AO_BASE_ADDRESS + 0x05AC)
    #define RK1_PRE_TDQSCK26_TDQSCK_PIFREQ10_B1R1 Fld(7,19,AC_MSKW32)//[25:19]
    #define RK1_PRE_TDQSCK26_TDQSCK_UIFREQ10_B1R1 Fld(6,13,AC_MSKW21)//[18:13]
    #define RK1_PRE_TDQSCK26_TDQSCK_PIFREQ9_B1R1 Fld(7,6,AC_MSKW10)//[12:6]
    #define RK1_PRE_TDQSCK26_TDQSCK_UIFREQ9_B1R1 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_RK1_PRE_TDQSCK27 (DRAMC_AO_BASE_ADDRESS + 0x05B0)
    #define RK1_PRE_TDQSCK27_TDQSCK_UIFREQ10_P1_B0R1 Fld(6,18,AC_MSKB2)//[23:18]
    #define RK1_PRE_TDQSCK27_TDQSCK_UIFREQ9_P1_B0R1 Fld(6,12,AC_MSKW21)//[17:12]
    #define RK1_PRE_TDQSCK27_TDQSCK_UIFREQ10_P1_B1R1 Fld(6,6,AC_MSKW10)//[11:6]
    #define RK1_PRE_TDQSCK27_TDQSCK_UIFREQ9_P1_B1R1 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_SHU_ACTIM0 (DRAMC_AO_BASE_ADDRESS + 0x0600)
    #define SHU_ACTIM0_TRCD Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU_ACTIM0_TRRD Fld(3,16,AC_MSKB2)//[18:16]
    #define SHU_ACTIM0_TWR Fld(5,8,AC_MSKB1)//[12:8]
    #define SHU_ACTIM0_TWTR Fld(4,0,AC_MSKB0)//[3:0]
#define DRAMC_REG_SHU_ACTIM1 (DRAMC_AO_BASE_ADDRESS + 0x0604)
    #define SHU_ACTIM1_TRC Fld(5,24,AC_MSKB3)//[28:24]
    #define SHU_ACTIM1_TRAS Fld(4,16,AC_MSKB2)//[19:16]
    #define SHU_ACTIM1_TRP Fld(4,8,AC_MSKB1)//[11:8]
    #define SHU_ACTIM1_TRPAB Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_SHU_ACTIM2 (DRAMC_AO_BASE_ADDRESS + 0x0608)
    #define SHU_ACTIM2_TFAW Fld(5,24,AC_MSKB3)//[28:24]
    #define SHU_ACTIM2_TR2W Fld(4,16,AC_MSKB2)//[19:16]
    #define SHU_ACTIM2_TRTP Fld(3,8,AC_MSKB1)//[10:8]
    #define SHU_ACTIM2_EARLYCKECNT Fld(3,4,AC_MSKB0)//[6:4]
    #define SHU_ACTIM2_TXP Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_SHU_ACTIM3 (DRAMC_AO_BASE_ADDRESS + 0x060C)
    #define SHU_ACTIM3_REFCNT Fld(8,24,AC_FULLB3)//[31:24]
    #define SHU_ACTIM3_TRFC Fld(8,16,AC_FULLB2)//[23:16]
    #define SHU_ACTIM3_TR2MRR Fld(4,12,AC_MSKB1)//[15:12]
    #define SHU_ACTIM3_MANTMRR Fld(4,8,AC_MSKB1)//[11:8]
    #define SHU_ACTIM3_TRFCPB Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_SHU_ACTIM4 (DRAMC_AO_BASE_ADDRESS + 0x0610)
    #define SHU_ACTIM4_TZQCS Fld(8,24,AC_FULLB3)//[31:24]
    #define SHU_ACTIM4_REFCNT_FR_CLK Fld(8,16,AC_FULLB2)//[23:16]
    #define SHU_ACTIM4_TXREFCNT Fld(10,0,AC_MSKW10)//[9:0]
#define DRAMC_REG_SHU_ACTIM5 (DRAMC_AO_BASE_ADDRESS + 0x0614)
    #define SHU_ACTIM5_TMRR2W Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU_ACTIM5_TPBR2PBR Fld(8,16,AC_FULLB2)//[23:16]
    #define SHU_ACTIM5_TPBR2PBR_05T Fld(1,14,AC_MSKB1)//[14:14]
    #define SHU_ACTIM5_PBR2PBR_OPT Fld(1,13,AC_MSKB1)//[13:13]
    #define SHU_ACTIM5_TWTPD Fld(5,8,AC_MSKB1)//[12:8]
    #define SHU_ACTIM5_TR2PD Fld(5,0,AC_MSKB0)//[4:0]
#define DRAMC_REG_SHU_ACTIM_XRT (DRAMC_AO_BASE_ADDRESS + 0x061C)
    #define SHU_ACTIM_XRT_XRTW2W Fld(5,24,AC_MSKB3)//[28:24]
    #define SHU_ACTIM_XRT_XRTW2R Fld(4,16,AC_MSKB2)//[19:16]
    #define SHU_ACTIM_XRT_XRTR2W Fld(4,8,AC_MSKB1)//[11:8]
    #define SHU_ACTIM_XRT_XRTR2R Fld(5,0,AC_MSKB0)//[4:0]
#define DRAMC_REG_SHU_AC_TIME_05T (DRAMC_AO_BASE_ADDRESS + 0x0620)
    #define SHU_AC_TIME_05T_XRTW2R_M05T Fld(1,27,AC_MSKB3)//[27:27]
    #define SHU_AC_TIME_05T_XRTR2W_05T Fld(1,26,AC_MSKB3)//[26:26]
    #define SHU_AC_TIME_05T_TWTR_M05T Fld(1,25,AC_MSKB3)//[25:25]
    #define SHU_AC_TIME_05T_TR2W_05T Fld(1,24,AC_MSKB3)//[24:24]
    #define SHU_AC_TIME_05T_BGTWTR_05T Fld(1,23,AC_MSKB2)//[23:23]
    #define SHU_AC_TIME_05T_BGTCCD_05T Fld(1,22,AC_MSKB2)//[22:22]
    #define SHU_AC_TIME_05T_BGTRRD_05T Fld(1,21,AC_MSKB2)//[21:21]
    #define SHU_AC_TIME_05T_TWTPD_M05T Fld(1,16,AC_MSKB2)//[16:16]
    #define SHU_AC_TIME_05T_TR2PD_05T Fld(1,15,AC_MSKB1)//[15:15]
    #define SHU_AC_TIME_05T_TFAW_05T Fld(1,13,AC_MSKB1)//[13:13]
    #define SHU_AC_TIME_05T_TRRD_05T Fld(1,12,AC_MSKB1)//[12:12]
    #define SHU_AC_TIME_05T_TWR_M05T Fld(1,10,AC_MSKB1)//[10:10]
    #define SHU_AC_TIME_05T_TRAS_05T Fld(1,9,AC_MSKB1)//[9:9]
    #define SHU_AC_TIME_05T_TRPAB_05T Fld(1,8,AC_MSKB1)//[8:8]
    #define SHU_AC_TIME_05T_TRP_05T Fld(1,7,AC_MSKB0)//[7:7]
    #define SHU_AC_TIME_05T_TRCD_05T Fld(1,6,AC_MSKB0)//[6:6]
    #define SHU_AC_TIME_05T_TRTP_05T Fld(1,5,AC_MSKB0)//[5:5]
    #define SHU_AC_TIME_05T_TXP_05T Fld(1,4,AC_MSKB0)//[4:4]
    #define SHU_AC_TIME_05T_TRFC_05T Fld(1,2,AC_MSKB0)//[2:2]
    #define SHU_AC_TIME_05T_TRFCPB_05T Fld(1,1,AC_MSKB0)//[1:1]
    #define SHU_AC_TIME_05T_TRC_05T Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_SHU_AC_DERATING0 (DRAMC_AO_BASE_ADDRESS + 0x0624)
    #define SHU_AC_DERATING0_TRCD_DERATE Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU_AC_DERATING0_TRRD_DERATE Fld(3,16,AC_MSKB2)//[18:16]
    #define SHU_AC_DERATING0_ACDERATEEN Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_SHU_AC_DERATING1 (DRAMC_AO_BASE_ADDRESS + 0x0628)
    #define SHU_AC_DERATING1_TRC_DERATE Fld(5,24,AC_MSKB3)//[28:24]
    #define SHU_AC_DERATING1_TRAS_DERATE Fld(4,16,AC_MSKB2)//[19:16]
    #define SHU_AC_DERATING1_TRP_DERATE Fld(4,8,AC_MSKB1)//[11:8]
    #define SHU_AC_DERATING1_TRPAB_DERATE Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_SHU_AC_DERATING_05T (DRAMC_AO_BASE_ADDRESS + 0x0630)
    #define SHU_AC_DERATING_05T_TRRD_05T_DERATE Fld(1,12,AC_MSKB1)//[12:12]
    #define SHU_AC_DERATING_05T_TRAS_05T_DERATE Fld(1,9,AC_MSKB1)//[9:9]
    #define SHU_AC_DERATING_05T_TRPAB_05T_DERATE Fld(1,8,AC_MSKB1)//[8:8]
    #define SHU_AC_DERATING_05T_TRP_05T_DERATE Fld(1,7,AC_MSKB0)//[7:7]
    #define SHU_AC_DERATING_05T_TRCD_05T_DERATE Fld(1,6,AC_MSKB0)//[6:6]
    #define SHU_AC_DERATING_05T_TRC_05T_DERATE Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_SHU_PRE_TDQSCK1 (DRAMC_AO_BASE_ADDRESS + 0x0634)
    #define SHU_PRE_TDQSCK1_TDQSCK_JUMP_RATIO0 Fld(8,24,AC_FULLB3)//[31:24]
    #define SHU_PRE_TDQSCK1_TDQSCK_JUMP_RATIO1 Fld(8,16,AC_FULLB2)//[23:16]
    #define SHU_PRE_TDQSCK1_TDQSCK_JUMP_RATIO2 Fld(8,8,AC_FULLB1)//[15:8]
    #define SHU_PRE_TDQSCK1_TDQSCK_JUMP_RATIO3 Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_SHU_PRE_TDQSCK2 (DRAMC_AO_BASE_ADDRESS + 0x0638)
    #define SHU_PRE_TDQSCK2_TDQSCK_JUMP_RATIO4 Fld(8,24,AC_FULLB3)//[31:24]
    #define SHU_PRE_TDQSCK2_TDQSCK_JUMP_RATIO5 Fld(8,16,AC_FULLB2)//[23:16]
    #define SHU_PRE_TDQSCK2_TDQSCK_JUMP_RATIO6 Fld(8,8,AC_FULLB1)//[15:8]
    #define SHU_PRE_TDQSCK2_TDQSCK_JUMP_RATIO7 Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_SHU_DVFSCTL (DRAMC_AO_BASE_ADDRESS + 0x063C)
    #define SHU_DVFSCTL_TDQSCK_JUMP_RATIO8 Fld(8,24,AC_FULLB3)//[31:24]
    #define SHU_DVFSCTL_TDQSCK_JUMP_RATIO9 Fld(8,16,AC_FULLB2)//[23:16]
    #define SHU_DVFSCTL_R_DLL_IDLE Fld(7,4,AC_MSKW10)//[10:4]
    #define SHU_DVFSCTL_R_BYPASS_1ST_DLL Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_SHU_CONF0 (DRAMC_AO_BASE_ADDRESS + 0x0640)
    #define SHU_CONF0_MATYPE Fld(2,30,AC_MSKB3)//[31:30]
    #define SHU_CONF0_BL4 Fld(1,29,AC_MSKB3)//[29:29]
    #define SHU_CONF0_BL2 Fld(1,28,AC_MSKB3)//[28:28]
    #define SHU_CONF0_CL2 Fld(1,27,AC_MSKB3)//[27:27]
    #define SHU_CONF0_DM64BITEN Fld(1,26,AC_MSKB3)//[26:26]
    #define SHU_CONF0_FDIV2 Fld(1,25,AC_MSKB3)//[25:25]
    #define SHU_CONF0_FREQDIV4 Fld(1,24,AC_MSKB3)//[24:24]
    #define SHU_CONF0_DUALSCHEN Fld(1,23,AC_MSKB2)//[23:23]
    #define SHU_CONF0_WDATRGO Fld(1,22,AC_MSKB2)//[22:22]
    #define SHU_CONF0_REQQUE_DEPTH Fld(4,16,AC_MSKB2)//[19:16]
    #define SHU_CONF0_REFTHD Fld(4,12,AC_MSKB1)//[15:12]
    #define SHU_CONF0_RDATDIV4 Fld(1,11,AC_MSKB1)//[11:11]
    #define SHU_CONF0_RDATDIV2 Fld(1,10,AC_MSKB1)//[10:10]
    #define SHU_CONF0_TRFCPBIG Fld(1,9,AC_MSKB1)//[9:9]
    #define SHU_CONF0_SREF_PD_SEL Fld(1,8,AC_MSKB1)//[8:8]
    #define SHU_CONF0_ADVPREEN Fld(1,7,AC_MSKB0)//[7:7]
    #define SHU_CONF0_ADVREFEN Fld(1,6,AC_MSKB0)//[6:6]
    #define SHU_CONF0_DMPGTIM Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_SHU_CONF1 (DRAMC_AO_BASE_ADDRESS + 0x0644)
    #define SHU_CONF1_TREFBWIG Fld(1,31,AC_MSKB3)//[31:31]
    #define SHU_CONF1_DATLAT_DSEL_PHY Fld(5,26,AC_MSKB3)//[30:26]
    #define SHU_CONF1_REFBW_FR Fld(10,16,AC_MSKW32)//[25:16]
    #define SHU_CONF1_DATLAT_DSEL Fld(5,8,AC_MSKB1)//[12:8]
    #define SHU_CONF1_DATLAT Fld(5,0,AC_MSKB0)//[4:0]
#define DRAMC_REG_SHU_CONF2 (DRAMC_AO_BASE_ADDRESS + 0x0648)
    #define SHU_CONF2_FASTWAKE Fld(1,31,AC_MSKB3)//[31:31]
    #define SHU_CONF2_DAREFEN Fld(1,30,AC_MSKB3)//[30:30]
    #define SHU_CONF2_FASTWAKE2 Fld(1,29,AC_MSKB3)//[29:29]
    #define SHU_CONF2_WPRE2T Fld(1,28,AC_MSKB3)//[28:28]
    #define SHU_CONF2_RA15TOCS1 Fld(1,27,AC_MSKB3)//[27:27]
    #define SHU_CONF2_DQ16COM1 Fld(1,26,AC_MSKB3)//[26:26]
    #define SHU_CONF2_DQCMD Fld(1,25,AC_MSKB3)//[25:25]
    #define SHU_CONF2_DCMDLYREF Fld(3,16,AC_MSKB2)//[18:16]
    #define SHU_CONF2_FSPCHG_PRDCNT Fld(8,8,AC_FULLB1)//[15:8]
    #define SHU_CONF2_TCMDO1LAT Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_SHU_CONF3 (DRAMC_AO_BASE_ADDRESS + 0x064C)
    #define SHU_CONF3_REFRCNT Fld(9,16,AC_MSKW32)//[24:16]
    #define SHU_CONF3_ZQCSCNT Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_SHU_STBCAL (DRAMC_AO_BASE_ADDRESS + 0x0650)
    #define SHU_STBCAL_R1_DQSIEN_PICG_TAIL_EXT_LAT Fld(3,28,AC_MSKB3)//[30:28]
    #define SHU_STBCAL_R1_DQSIEN_PICG_HEAD_EXT_LAT Fld(3,24,AC_MSKB3)//[26:24]
    #define SHU_STBCAL_R0_DQSIEN_PICG_TAIL_EXT_LAT Fld(3,20,AC_MSKB2)//[22:20]
    #define SHU_STBCAL_R0_DQSIEN_PICG_HEAD_EXT_LAT Fld(3,16,AC_MSKB2)//[18:16]
    #define SHU_STBCAL_RANK_RXDLY_OPT Fld(1,15,AC_MSKB1)//[15:15]
    #define SHU_STBCAL_RX_IN_BUFF_EN_OPT Fld(1,14,AC_MSKB1)//[14:14]
    #define SHU_STBCAL_RX_IN_GATE_EN_OPT Fld(1,13,AC_MSKB1)//[13:13]
    #define SHU_STBCAL_DQSIEN_RX_SELPH_OPT Fld(1,12,AC_MSKB1)//[12:12]
    #define SHU_STBCAL_DQSIEN_PICG_MODE Fld(1,9,AC_MSKB1)//[9:9]
    #define SHU_STBCAL_DQSG_MODE Fld(1,8,AC_MSKB1)//[8:8]
    #define SHU_STBCAL_PICGLAT Fld(3,4,AC_MSKB0)//[6:4]
    #define SHU_STBCAL_DMSTBLAT Fld(4,0,AC_MSKB0)//[3:0]
#define DRAMC_REG_SHU_DQSOSCTHRD (DRAMC_AO_BASE_ADDRESS + 0x0654)
    #define SHU_DQSOSCTHRD_DQSOSCTHRD_INC_RK1_7TO0 Fld(8,24,AC_FULLB3)//[31:24]
    #define SHU_DQSOSCTHRD_DQSOSCTHRD_DEC_RK0 Fld(12,12,AC_MSKW21)//[23:12]
    #define SHU_DQSOSCTHRD_DQSOSCTHRD_INC_RK0 Fld(12,0,AC_MSKW10)//[11:0]
#define DRAMC_REG_SHU_RANKCTL (DRAMC_AO_BASE_ADDRESS + 0x0658)
    #define SHU_RANKCTL_RANKINCTL_PHY Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU_RANKCTL_RANKINCTL_ROOT1 Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU_RANKCTL_RANKINCTL Fld(4,20,AC_MSKB2)//[23:20]
    #define SHU_RANKCTL_TXRANKINCTL_ROOT Fld(4,16,AC_MSKB2)//[19:16]
    #define SHU_RANKCTL_TXRANKINCTL Fld(4,12,AC_MSKB1)//[15:12]
    #define SHU_RANKCTL_TXRANKINCTL_TXDLY Fld(4,8,AC_MSKB1)//[11:8]
    #define SHU_RANKCTL_RANKINCTL_STB Fld(4,4,AC_MSKB0)//[7:4]
    #define SHU_RANKCTL_RANKINCTL_RXDLY Fld(4,0,AC_MSKB0)//[3:0]
#define DRAMC_REG_SHU_CKECTRL (DRAMC_AO_BASE_ADDRESS + 0x065C)
    #define SHU_CKECTRL_SREF_CK_DLY Fld(2,28,AC_MSKB3)//[29:28]
    #define SHU_CKECTRL_TCKESRX Fld(2,24,AC_MSKB3)//[25:24]
    #define SHU_CKECTRL_CKEPRD Fld(3,20,AC_MSKB2)//[22:20]
    #define SHU_CKECTRL_CMDCKE Fld(3,16,AC_MSKB2)//[18:16]
#define DRAMC_REG_SHU_ODTCTRL (DRAMC_AO_BASE_ADDRESS + 0x0660)
    #define SHU_ODTCTRL_RODTE Fld(1,31,AC_MSKB3)//[31:31]
    #define SHU_ODTCTRL_RODTE2 Fld(1,30,AC_MSKB3)//[30:30]
    #define SHU_ODTCTRL_RODTEN_OPT Fld(1,29,AC_MSKB3)//[29:29]
    #define SHU_ODTCTRL_FIXRODT Fld(1,27,AC_MSKB3)//[27:27]
    #define SHU_ODTCTRL_RODTDLY_LAT_OPT Fld(2,24,AC_MSKB3)//[25:24]
    #define SHU_ODTCTRL_TWODT Fld(7,16,AC_MSKB2)//[22:16]
    #define SHU_ODTCTRL_RODT Fld(4,4,AC_MSKB0)//[7:4]
    #define SHU_ODTCTRL_RODTENSTB_SELPH_CG_IG Fld(1,3,AC_MSKB0)//[3:3]
    #define SHU_ODTCTRL_RODTEN_SELPH_CG_IG Fld(1,2,AC_MSKB0)//[2:2]
    #define SHU_ODTCTRL_WOEN Fld(1,1,AC_MSKB0)//[1:1]
    #define SHU_ODTCTRL_ROEN Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_SHU_IMPCAL1 (DRAMC_AO_BASE_ADDRESS + 0x0664)
    #define SHU_IMPCAL1_IMPCAL_CALICNT Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU_IMPCAL1_IMPCALCNT Fld(8,20,AC_MSKW32)//[27:20]
    #define SHU_IMPCAL1_IMPCAL_CALEN_CYCLE Fld(3,17,AC_MSKB2)//[19:17]
    #define SHU_IMPCAL1_IMPCALCNT_OPT Fld(1,16,AC_MSKB2)//[16:16]
    #define SHU_IMPCAL1_IMPDRVN Fld(5,11,AC_MSKB1)//[15:11]
    #define SHU_IMPCAL1_IMPDRVP Fld(5,4,AC_MSKW10)//[8:4]
    #define SHU_IMPCAL1_IMPCAL_CHKCYCLE Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_SHU_DQSOSC_PRD (DRAMC_AO_BASE_ADDRESS + 0x0668)
    #define SHU_DQSOSC_PRD_DQSOSCTHRD_DEC_RK1 Fld(12,20,AC_MSKW32)//[31:20]
    #define SHU_DQSOSC_PRD_DQSOSCTHRD_INC_RK1_11TO8 Fld(4,16,AC_MSKB2)//[19:16]
    #define SHU_DQSOSC_PRD_DQSOSC_PRDCNT Fld(10,0,AC_MSKW10)//[9:0]
#define DRAMC_REG_SHU_DQSOSCR (DRAMC_AO_BASE_ADDRESS + 0x066C)
    #define SHU_DQSOSCR_DQSOSC_DELTA Fld(16,16,AC_FULLW32)//[31:16]
    #define SHU_DQSOSCR_TXPI_UPD_MODE Fld(1,15,AC_MSKB1)//[15:15]
    #define SHU_DQSOSCR_TX_PI_UPDCTL_B1 Fld(3,12,AC_MSKB1)//[14:12]
    #define SHU_DQSOSCR_TX_PI_UPDCTL_B0 Fld(3,8,AC_MSKB1)//[10:8]
    #define SHU_DQSOSCR_DQSOSCRCNT Fld(8,0,AC_FULLB0)//[7:0]
#define DRAMC_REG_SHU_DQSOSCR2 (DRAMC_AO_BASE_ADDRESS + 0x0670)
    #define SHU_DQSOSCR2_DQSOSC_DRS_ADV_SEL Fld(2,18,AC_MSKB2)//[19:18]
    #define SHU_DQSOSCR2_DQSOSC_ADV_SEL Fld(2,16,AC_MSKB2)//[17:16]
    #define SHU_DQSOSCR2_DQSOSCENCNT Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_SHU_RODTENSTB (DRAMC_AO_BASE_ADDRESS + 0x0674)
    #define SHU_RODTENSTB_RODTENSTB_EXT Fld(16,16,AC_FULLW32)//[31:16]
    #define SHU_RODTENSTB_RODTENSTB_OFFSET Fld(8,8,AC_FULLB1)//[15:8]
    #define SHU_RODTENSTB_RODTENSTB_TRACK_UDFLWCTRL Fld(1,4,AC_MSKB0)//[4:4]
    #define SHU_RODTENSTB_RODTENSTB_SELPH_MODE Fld(1,3,AC_MSKB0)//[3:3]
    #define SHU_RODTENSTB_RODTENSTB_4BYTE_EN Fld(1,2,AC_MSKB0)//[2:2]
    #define SHU_RODTENSTB_RODTEN_P1_ENABLE Fld(1,1,AC_MSKB0)//[1:1]
    #define SHU_RODTENSTB_RODTENSTB_TRACK_EN Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_SHU_PIPE (DRAMC_AO_BASE_ADDRESS + 0x0678)
    #define SHU_PIPE_READ_START_EXTEND1 Fld(1,31,AC_MSKB3)//[31:31]
    #define SHU_PIPE_DLE_LAST_EXTEND1 Fld(1,30,AC_MSKB3)//[30:30]
    #define SHU_PIPE_READ_START_EXTEND2 Fld(1,29,AC_MSKB3)//[29:29]
    #define SHU_PIPE_DLE_LAST_EXTEND2 Fld(1,28,AC_MSKB3)//[28:28]
    #define SHU_PIPE_READ_START_EXTEND3 Fld(1,27,AC_MSKB3)//[27:27]
    #define SHU_PIPE_DLE_LAST_EXTEND3 Fld(1,26,AC_MSKB3)//[26:26]
    #define SHU_PIPE_PHYPIPE3EN Fld(1,10,AC_MSKB1)//[10:10]
    #define SHU_PIPE_PHYPIPE2EN Fld(1,9,AC_MSKB1)//[9:9]
    #define SHU_PIPE_PHYPIPE1EN Fld(1,8,AC_MSKB1)//[8:8]
    #define SHU_PIPE_PHYRXRDSLPIPE3 Fld(1,6,AC_MSKB0)//[6:6]
    #define SHU_PIPE_PHYRXRDSLPIPE2 Fld(1,5,AC_MSKB0)//[5:5]
    #define SHU_PIPE_PHYRXRDSLPIPE1 Fld(1,4,AC_MSKB0)//[4:4]
    #define SHU_PIPE_PHYRXPIPE3 Fld(1,2,AC_MSKB0)//[2:2]
    #define SHU_PIPE_PHYRXPIPE2 Fld(1,1,AC_MSKB0)//[1:1]
    #define SHU_PIPE_PHYRXPIPE1 Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_SHU_TEST1 (DRAMC_AO_BASE_ADDRESS + 0x067C)
    #define SHU_TEST1_DQSICALI_NEW Fld(1,23,AC_MSKB2)//[23:23]
    #define SHU_TEST1_DQSICALBLCOK_CNT Fld(3,20,AC_MSKB2)//[22:20]
    #define SHU_TEST1_LATNORMPOP Fld(5,8,AC_MSKB1)//[12:8]
#define DRAMC_REG_SHU_SELPH_CA1 (DRAMC_AO_BASE_ADDRESS + 0x0680)
    #define SHU_SELPH_CA1_TXDLY_CS1 Fld(3,28,AC_MSKB3)//[30:28]
    #define SHU_SELPH_CA1_TXDLY_RAS Fld(3,24,AC_MSKB3)//[26:24]
    #define SHU_SELPH_CA1_TXDLY_CAS Fld(3,20,AC_MSKB2)//[22:20]
    #define SHU_SELPH_CA1_TXDLY_WE Fld(3,16,AC_MSKB2)//[18:16]
    #define SHU_SELPH_CA1_TXDLY_RESET Fld(3,12,AC_MSKB1)//[14:12]
    #define SHU_SELPH_CA1_TXDLY_ODT Fld(3,8,AC_MSKB1)//[10:8]
    #define SHU_SELPH_CA1_TXDLY_CKE Fld(3,4,AC_MSKB0)//[6:4]
    #define SHU_SELPH_CA1_TXDLY_CS Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_SHU_SELPH_CA2 (DRAMC_AO_BASE_ADDRESS + 0x0684)
    #define SHU_SELPH_CA2_TXDLY_CKE1 Fld(3,24,AC_MSKB3)//[26:24]
    #define SHU_SELPH_CA2_TXDLY_CMD Fld(5,16,AC_MSKB2)//[20:16]
    #define SHU_SELPH_CA2_TXDLY_BA2 Fld(3,8,AC_MSKB1)//[10:8]
    #define SHU_SELPH_CA2_TXDLY_BA1 Fld(3,4,AC_MSKB0)//[6:4]
    #define SHU_SELPH_CA2_TXDLY_BA0 Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_SHU_SELPH_CA3 (DRAMC_AO_BASE_ADDRESS + 0x0688)
    #define SHU_SELPH_CA3_TXDLY_RA7 Fld(3,28,AC_MSKB3)//[30:28]
    #define SHU_SELPH_CA3_TXDLY_RA6 Fld(3,24,AC_MSKB3)//[26:24]
    #define SHU_SELPH_CA3_TXDLY_RA5 Fld(3,20,AC_MSKB2)//[22:20]
    #define SHU_SELPH_CA3_TXDLY_RA4 Fld(3,16,AC_MSKB2)//[18:16]
    #define SHU_SELPH_CA3_TXDLY_RA3 Fld(3,12,AC_MSKB1)//[14:12]
    #define SHU_SELPH_CA3_TXDLY_RA2 Fld(3,8,AC_MSKB1)//[10:8]
    #define SHU_SELPH_CA3_TXDLY_RA1 Fld(3,4,AC_MSKB0)//[6:4]
    #define SHU_SELPH_CA3_TXDLY_RA0 Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_SHU_SELPH_CA4 (DRAMC_AO_BASE_ADDRESS + 0x068C)
    #define SHU_SELPH_CA4_TXDLY_RA15 Fld(3,28,AC_MSKB3)//[30:28]
    #define SHU_SELPH_CA4_TXDLY_RA14 Fld(3,24,AC_MSKB3)//[26:24]
    #define SHU_SELPH_CA4_TXDLY_RA13 Fld(3,20,AC_MSKB2)//[22:20]
    #define SHU_SELPH_CA4_TXDLY_RA12 Fld(3,16,AC_MSKB2)//[18:16]
    #define SHU_SELPH_CA4_TXDLY_RA11 Fld(3,12,AC_MSKB1)//[14:12]
    #define SHU_SELPH_CA4_TXDLY_RA10 Fld(3,8,AC_MSKB1)//[10:8]
    #define SHU_SELPH_CA4_TXDLY_RA9 Fld(3,4,AC_MSKB0)//[6:4]
    #define SHU_SELPH_CA4_TXDLY_RA8 Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_SHU_SELPH_CA5 (DRAMC_AO_BASE_ADDRESS + 0x0690)
    #define SHU_SELPH_CA5_DLY_CS1 Fld(3,28,AC_MSKB3)//[30:28]
    #define SHU_SELPH_CA5_DLY_RAS Fld(3,24,AC_MSKB3)//[26:24]
    #define SHU_SELPH_CA5_DLY_CAS Fld(3,20,AC_MSKB2)//[22:20]
    #define SHU_SELPH_CA5_DLY_WE Fld(3,16,AC_MSKB2)//[18:16]
    #define SHU_SELPH_CA5_DLY_RESET Fld(3,12,AC_MSKB1)//[14:12]
    #define SHU_SELPH_CA5_DLY_ODT Fld(3,8,AC_MSKB1)//[10:8]
    #define SHU_SELPH_CA5_DLY_CKE Fld(3,4,AC_MSKB0)//[6:4]
    #define SHU_SELPH_CA5_DLY_CS Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_SHU_SELPH_CA6 (DRAMC_AO_BASE_ADDRESS + 0x0694)
    #define SHU_SELPH_CA6_DLY_CKE1 Fld(3,24,AC_MSKB3)//[26:24]
    #define SHU_SELPH_CA6_DLY_BA2 Fld(3,8,AC_MSKB1)//[10:8]
    #define SHU_SELPH_CA6_DLY_BA1 Fld(3,4,AC_MSKB0)//[6:4]
    #define SHU_SELPH_CA6_DLY_BA0 Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_SHU_SELPH_CA7 (DRAMC_AO_BASE_ADDRESS + 0x0698)
    #define SHU_SELPH_CA7_DLY_RA7 Fld(3,28,AC_MSKB3)//[30:28]
    #define SHU_SELPH_CA7_DLY_RA6 Fld(3,24,AC_MSKB3)//[26:24]
    #define SHU_SELPH_CA7_DLY_RA5 Fld(3,20,AC_MSKB2)//[22:20]
    #define SHU_SELPH_CA7_DLY_RA4 Fld(3,16,AC_MSKB2)//[18:16]
    #define SHU_SELPH_CA7_DLY_RA3 Fld(3,12,AC_MSKB1)//[14:12]
    #define SHU_SELPH_CA7_DLY_RA2 Fld(3,8,AC_MSKB1)//[10:8]
    #define SHU_SELPH_CA7_DLY_RA1 Fld(3,4,AC_MSKB0)//[6:4]
    #define SHU_SELPH_CA7_DLY_RA0 Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_SHU_SELPH_CA8 (DRAMC_AO_BASE_ADDRESS + 0x069C)
    #define SHU_SELPH_CA8_DLY_RA15 Fld(3,28,AC_MSKB3)//[30:28]
    #define SHU_SELPH_CA8_DLY_RA14 Fld(3,24,AC_MSKB3)//[26:24]
    #define SHU_SELPH_CA8_DLY_RA13 Fld(3,20,AC_MSKB2)//[22:20]
    #define SHU_SELPH_CA8_DLY_RA12 Fld(3,16,AC_MSKB2)//[18:16]
    #define SHU_SELPH_CA8_DLY_RA11 Fld(3,12,AC_MSKB1)//[14:12]
    #define SHU_SELPH_CA8_DLY_RA10 Fld(3,8,AC_MSKB1)//[10:8]
    #define SHU_SELPH_CA8_DLY_RA9 Fld(3,4,AC_MSKB0)//[6:4]
    #define SHU_SELPH_CA8_DLY_RA8 Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_SHU_SELPH_DQS0 (DRAMC_AO_BASE_ADDRESS + 0x06A0)
    #define SHU_SELPH_DQS0_TXDLY_OEN_DQS3 Fld(3,28,AC_MSKB3)//[30:28]
    #define SHU_SELPH_DQS0_TXDLY_OEN_DQS2 Fld(3,24,AC_MSKB3)//[26:24]
    #define SHU_SELPH_DQS0_TXDLY_OEN_DQS1 Fld(3,20,AC_MSKB2)//[22:20]
    #define SHU_SELPH_DQS0_TXDLY_OEN_DQS0 Fld(3,16,AC_MSKB2)//[18:16]
    #define SHU_SELPH_DQS0_TXDLY_DQS3 Fld(3,12,AC_MSKB1)//[14:12]
    #define SHU_SELPH_DQS0_TXDLY_DQS2 Fld(3,8,AC_MSKB1)//[10:8]
    #define SHU_SELPH_DQS0_TXDLY_DQS1 Fld(3,4,AC_MSKB0)//[6:4]
    #define SHU_SELPH_DQS0_TXDLY_DQS0 Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_SHU_SELPH_DQS1 (DRAMC_AO_BASE_ADDRESS + 0x06A4)
    #define SHU_SELPH_DQS1_DLY_OEN_DQS3 Fld(3,28,AC_MSKB3)//[30:28]
    #define SHU_SELPH_DQS1_DLY_OEN_DQS2 Fld(3,24,AC_MSKB3)//[26:24]
    #define SHU_SELPH_DQS1_DLY_OEN_DQS1 Fld(3,20,AC_MSKB2)//[22:20]
    #define SHU_SELPH_DQS1_DLY_OEN_DQS0 Fld(3,16,AC_MSKB2)//[18:16]
    #define SHU_SELPH_DQS1_DLY_DQS3 Fld(3,12,AC_MSKB1)//[14:12]
    #define SHU_SELPH_DQS1_DLY_DQS2 Fld(3,8,AC_MSKB1)//[10:8]
    #define SHU_SELPH_DQS1_DLY_DQS1 Fld(3,4,AC_MSKB0)//[6:4]
    #define SHU_SELPH_DQS1_DLY_DQS0 Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_SHU_DRVING1 (DRAMC_AO_BASE_ADDRESS + 0x06A8)
    #define SHU_DRVING1_DIS_IMPCAL_HW Fld(1,31,AC_MSKB3)//[31:31]
    #define SHU_DRVING1_DIS_IMP_ODTN_TRACK Fld(1,30,AC_MSKB3)//[30:30]
    #define SHU_DRVING1_DQSDRVP2 Fld(5,25,AC_MSKB3)//[29:25]
    #define SHU_DRVING1_DQSDRVN2 Fld(5,20,AC_MSKW32)//[24:20]
    #define SHU_DRVING1_DQSDRVP1 Fld(5,15,AC_MSKW21)//[19:15]
    #define SHU_DRVING1_DQSDRVN1 Fld(5,10,AC_MSKB1)//[14:10]
    #define SHU_DRVING1_DQDRVP2 Fld(5,5,AC_MSKW10)//[9:5]
    #define SHU_DRVING1_DQDRVN2 Fld(5,0,AC_MSKB0)//[4:0]
#define DRAMC_REG_SHU_DRVING2 (DRAMC_AO_BASE_ADDRESS + 0x06AC)
    #define SHU_DRVING2_DIS_IMPCAL_ODT_EN Fld(1,31,AC_MSKB3)//[31:31]
    #define SHU_DRVING2_DQDRVP1 Fld(5,25,AC_MSKB3)//[29:25]
    #define SHU_DRVING2_DQDRVN1 Fld(5,20,AC_MSKW32)//[24:20]
    #define SHU_DRVING2_CMDDRVP2 Fld(5,15,AC_MSKW21)//[19:15]
    #define SHU_DRVING2_CMDDRVN2 Fld(5,10,AC_MSKB1)//[14:10]
    #define SHU_DRVING2_CMDDRVP1 Fld(5,5,AC_MSKW10)//[9:5]
    #define SHU_DRVING2_CMDDRVN1 Fld(5,0,AC_MSKB0)//[4:0]
#define DRAMC_REG_SHU_DRVING3 (DRAMC_AO_BASE_ADDRESS + 0x06B0)
    #define SHU_DRVING3_DQSODTP2 Fld(5,25,AC_MSKB3)//[29:25]
    #define SHU_DRVING3_DQSODTN2 Fld(5,20,AC_MSKW32)//[24:20]
    #define SHU_DRVING3_DQSODTP Fld(5,15,AC_MSKW21)//[19:15]
    #define SHU_DRVING3_DQSODTN Fld(5,10,AC_MSKB1)//[14:10]
    #define SHU_DRVING3_DQODTP2 Fld(5,5,AC_MSKW10)//[9:5]
    #define SHU_DRVING3_DQODTN2 Fld(5,0,AC_MSKB0)//[4:0]
#define DRAMC_REG_SHU_DRVING4 (DRAMC_AO_BASE_ADDRESS + 0x06B4)
    #define SHU_DRVING4_DQODTP1 Fld(5,25,AC_MSKB3)//[29:25]
    #define SHU_DRVING4_DQODTN1 Fld(5,20,AC_MSKW32)//[24:20]
    #define SHU_DRVING4_CMDODTP2 Fld(5,15,AC_MSKW21)//[19:15]
    #define SHU_DRVING4_CMDODTN2 Fld(5,10,AC_MSKB1)//[14:10]
    #define SHU_DRVING4_CMDODTP1 Fld(5,5,AC_MSKW10)//[9:5]
    #define SHU_DRVING4_CMDODTN1 Fld(5,0,AC_MSKB0)//[4:0]
#define DRAMC_REG_SHU_DRVING5 (DRAMC_AO_BASE_ADDRESS + 0x06B8)
    #define SHU_DRVING5_DQCDRVP2 Fld(5,25,AC_MSKB3)//[29:25]
    #define SHU_DRVING5_DQCDRVN2 Fld(5,20,AC_MSKW32)//[24:20]
    #define SHU_DRVING5_DQCDRVP1 Fld(5,15,AC_MSKW21)//[19:15]
    #define SHU_DRVING5_DQCDRVN1 Fld(5,10,AC_MSKB1)//[14:10]
    #define SHU_DRVING5_DQCODTP2 Fld(5,5,AC_MSKW10)//[9:5]
    #define SHU_DRVING5_DQCODTN2 Fld(5,0,AC_MSKB0)//[4:0]
#define DRAMC_REG_SHU_DRVING6 (DRAMC_AO_BASE_ADDRESS + 0x06BC)
    #define SHU_DRVING6_DQCODTP1 Fld(5,25,AC_MSKB3)//[29:25]
#define DRAMC_REG_SHU_WODT (DRAMC_AO_BASE_ADDRESS + 0x06C0)
    #define SHU_WODT_WPST1P5T Fld(1,31,AC_MSKB3)//[31:31]
    #define SHU_WODT_TWPSTEXT Fld(1,30,AC_MSKB3)//[30:30]
    #define SHU_WODT_DBIWR Fld(1,29,AC_MSKB3)//[29:29]
    #define SHU_WODT_DDRPHY_CLK_EN_COMB_TX_DQ_RK1_SEL_P0 Fld(3,24,AC_MSKB3)//[26:24]
    #define SHU_WODT_DDRPHY_CLK_EN_COMB_TX_DQ_RK1_SEL_P1 Fld(3,20,AC_MSKB2)//[22:20]
    #define SHU_WODT_TXUPD_W2R_SEL Fld(3,14,AC_MSKW21)//[16:14]
    #define SHU_WODT_TXUPD_SEL Fld(2,12,AC_MSKB1)//[13:12]
    #define SHU_WODT_DQOE_OPT Fld(1,11,AC_MSKB1)//[11:11]
    #define SHU_WODT_DQOE_CNT Fld(3,8,AC_MSKB1)//[10:8]
    #define SHU_WODT_WODTPDEN Fld(1,7,AC_MSKB0)//[7:7]
    #define SHU_WODT_DISWODTE2 Fld(1,6,AC_MSKB0)//[6:6]
    #define SHU_WODT_DISWODTE Fld(1,5,AC_MSKB0)//[5:5]
    #define SHU_WODT_WODTFIXOFF Fld(1,4,AC_MSKB0)//[4:4]
    #define SHU_WODT_WODTFIX Fld(1,3,AC_MSKB0)//[3:3]
    #define SHU_WODT_DISWODT Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_SHU_DQSG (DRAMC_AO_BASE_ADDRESS + 0x06C4)
    #define SHU_DQSG_SCINTV Fld(6,20,AC_MSKW32)//[25:20]
    #define SHU_DQSG_DQSINCTL_PRE_SEL Fld(1,16,AC_MSKB2)//[16:16]
    #define SHU_DQSG_STB_UPDMASKCYC Fld(4,12,AC_MSKB1)//[15:12]
    #define SHU_DQSG_STB_UPDMASK_EN Fld(1,11,AC_MSKB1)//[11:11]
    #define SHU_DQSG_R_RSTBCNT_LATCH_OPT Fld(3,8,AC_MSKB1)//[10:8]
    #define SHU_DQSG_DLLFRZWROPT Fld(2,4,AC_MSKB0)//[5:4]
    #define SHU_DQSG_DLLFRZRFCOPT Fld(2,0,AC_MSKB0)//[1:0]
#define DRAMC_REG_SHU_SCINTV (DRAMC_AO_BASE_ADDRESS + 0x06C8)
    #define SHU_SCINTV_DQSOSCENDIS Fld(1,30,AC_MSKB3)//[30:30]
    #define SHU_SCINTV_DQS2DQ_FILT_PITHRD Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU_SCINTV_DQS2DQ_SHU_PITHRD Fld(6,18,AC_MSKB2)//[23:18]
    #define SHU_SCINTV_MRW_INTV Fld(5,13,AC_MSKW21)//[17:13]
    #define SHU_SCINTV_RDDQC_INTV Fld(2,11,AC_MSKB1)//[12:11]
    #define SHU_SCINTV_TZQLAT2 Fld(5,6,AC_MSKW10)//[10:6]
    #define SHU_SCINTV_TZQLAT Fld(5,1,AC_MSKB0)//[5:1]
    #define SHU_SCINTV_ODTREN Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_SHU_MISC (DRAMC_AO_BASE_ADDRESS + 0x06CC)
    #define SHU_MISC_PREA_INTV Fld(5,12,AC_MSKW21)//[16:12]
    #define SHU_MISC_NORMPOP_LEN Fld(3,8,AC_MSKB1)//[10:8]
    #define SHU_MISC_CKEHCMD Fld(2,4,AC_MSKB0)//[5:4]
    #define SHU_MISC_REQQUE_MAXCNT Fld(4,0,AC_MSKB0)//[3:0]
#define DRAMC_REG_SHU_DQS2DQ_TX (DRAMC_AO_BASE_ADDRESS + 0x06D0)
    #define SHU_DQS2DQ_TX_OE2DQ_OFFSET Fld(5,0,AC_MSKB0)//[4:0]
#define DRAMC_REG_SHU_HWSET_MR2 (DRAMC_AO_BASE_ADDRESS + 0x06D4)
    #define SHU_HWSET_MR2_HWSET_MR2_OP Fld(8,16,AC_FULLB2)//[23:16]
    #define SHU_HWSET_MR2_HWSET_MR2_MRSMA Fld(13,0,AC_MSKW10)//[12:0]
#define DRAMC_REG_SHU_HWSET_MR13 (DRAMC_AO_BASE_ADDRESS + 0x06D8)
    #define SHU_HWSET_MR13_HWSET_MR13_OP Fld(8,16,AC_FULLB2)//[23:16]
    #define SHU_HWSET_MR13_HWSET_MR13_MRSMA Fld(13,0,AC_MSKW10)//[12:0]
#define DRAMC_REG_SHU_HWSET_VRCG (DRAMC_AO_BASE_ADDRESS + 0x06DC)
    #define SHU_HWSET_VRCG_HWSET_VRCG_OP Fld(8,16,AC_FULLB2)//[23:16]
    #define SHU_HWSET_VRCG_HWSET_VRCG_MRSMA Fld(13,0,AC_MSKW10)//[12:0]
#define DRAMC_REG_SHU_PHY_RX_CTRL (DRAMC_AO_BASE_ADDRESS + 0x06E0)
    #define SHU_PHY_RX_CTRL_RX_IN_BUFF_EN_TAIL Fld(3,28,AC_MSKB3)//[30:28]
    #define SHU_PHY_RX_CTRL_RX_IN_BUFF_EN_HEAD Fld(3,24,AC_MSKB3)//[26:24]
    #define SHU_PHY_RX_CTRL_RX_IN_GATE_EN_TAIL Fld(3,20,AC_MSKB2)//[22:20]
    #define SHU_PHY_RX_CTRL_RX_IN_GATE_EN_HEAD Fld(3,16,AC_MSKB2)//[18:16]
    #define SHU_PHY_RX_CTRL_RX_IN_GATE_EN_PRE_OFFSET Fld(2,14,AC_MSKB1)//[15:14]
    #define SHU_PHY_RX_CTRL_RANK_RXDLY_UPD_OFFSET Fld(3,9,AC_MSKB1)//[11:9]
    #define SHU_PHY_RX_CTRL_RANK_RXDLY_UPDLAT_EN Fld(1,8,AC_MSKB1)//[8:8]
    #define SHU_PHY_RX_CTRL_RODTENCGEN_TAIL Fld(2,6,AC_MSKB0)//[7:6]
    #define SHU_PHY_RX_CTRL_RODTENCGEN_HEAD Fld(2,4,AC_MSKB0)//[5:4]
#define DRAMC_REG_SHU_APHY_TX_PICG_CTRL (DRAMC_AO_BASE_ADDRESS + 0x06E4)
    #define SHU_APHY_TX_PICG_CTRL_DDRPHY_CLK_EN_OPT Fld(1,31,AC_MSKB3)//[31:31]
    #define SHU_APHY_TX_PICG_CTRL_DDRPHY_CLK_DYN_GATING_SEL Fld(4,27,AC_MSKB3)//[30:27]
    #define SHU_APHY_TX_PICG_CTRL_APHYPI_CG_CK_OPT Fld(1,24,AC_MSKB3)//[24:24]
    #define SHU_APHY_TX_PICG_CTRL_APHYPI_CG_CK_SEL Fld(4,20,AC_MSKB2)//[23:20]
    #define SHU_APHY_TX_PICG_CTRL_DDRPHY_CLK_EN_COMB_TX_OPT Fld(1,19,AC_MSKB2)//[19:19]
    #define SHU_APHY_TX_PICG_CTRL_DDRPHY_CLK_EN_COMB_TX_DQS_SEL_P0 Fld(3,16,AC_MSKB2)//[18:16]
    #define SHU_APHY_TX_PICG_CTRL_DDRPHY_CLK_EN_COMB_TX_DQS_SEL_P1 Fld(3,12,AC_MSKB1)//[14:12]
    #define SHU_APHY_TX_PICG_CTRL_DDRPHY_CLK_EN_COMB_TX_DQ_RK0_SEL_P0 Fld(3,8,AC_MSKB1)//[10:8]
    #define SHU_APHY_TX_PICG_CTRL_DDRPHY_CLK_EN_COMB_TX_DQ_RK0_SEL_P1 Fld(3,4,AC_MSKB0)//[6:4]
    #define SHU_APHY_TX_PICG_CTRL_DDRPHY_CLK_EN_COMB_TX_PICG_CNT Fld(4,0,AC_MSKB0)//[3:0]
#define DRAMC_REG_SHU_DQSG_RETRY (DRAMC_AO_BASE_ADDRESS + 0x06E8)
    #define SHU_DQSG_RETRY_R_RETRY_USE_BURST_MDOE Fld(1,31,AC_MSKB3)//[31:31]
    #define SHU_DQSG_RETRY_R_RETRY_STBEN_RESET_MSK Fld(1,30,AC_MSKB3)//[30:30]
    #define SHU_DQSG_RETRY_R_RETRY_PA_DSIABLE Fld(1,29,AC_MSKB3)//[29:29]
    #define SHU_DQSG_RETRY_R_RETRY_RANKSEL_FROM_PHY Fld(1,28,AC_MSKB3)//[28:28]
    #define SHU_DQSG_RETRY_R_RETRY_ROUND_NUM Fld(2,24,AC_MSKB3)//[25:24]
    #define SHU_DQSG_RETRY_R_RETRY_USE_CG_GATING Fld(1,23,AC_MSKB2)//[23:23]
    #define SHU_DQSG_RETRY_R_RETRY_USE_NON_EXTEND Fld(1,22,AC_MSKB2)//[22:22]
    #define SHU_DQSG_RETRY_R_RDY_SEL_DLE Fld(1,21,AC_MSKB2)//[21:21]
    #define SHU_DQSG_RETRY_R_RETRY_ALE_BLOCK_MASK Fld(1,20,AC_MSKB2)//[20:20]
    #define SHU_DQSG_RETRY_R_RETRY_CMP_DATA Fld(1,15,AC_MSKB1)//[15:15]
    #define SHU_DQSG_RETRY_R_XSR_RETRY_SPM_MODE Fld(1,14,AC_MSKB1)//[14:14]
    #define SHU_DQSG_RETRY_R_XSR_DQSG_RETRY_EN Fld(1,13,AC_MSKB1)//[13:13]
    #define SHU_DQSG_RETRY_R_STBENCMP_ALLBYTE Fld(1,12,AC_MSKB1)//[12:12]
    #define SHU_DQSG_RETRY_R_DQSIENLAT Fld(4,8,AC_MSKB1)//[11:8]
    #define SHU_DQSG_RETRY_R_DM4BYTE Fld(1,7,AC_MSKB0)//[7:7]
    #define SHU_DQSG_RETRY_R_RETRY_BY_RANK Fld(1,6,AC_MSKB0)//[6:6]
    #define SHU_DQSG_RETRY_R_RETRY_1RANK Fld(1,5,AC_MSKB0)//[5:5]
    #define SHU_DQSG_RETRY_R_RETRY_3TIMES Fld(1,4,AC_MSKB0)//[4:4]
    #define SHU_DQSG_RETRY_R_RETRY_ONCE Fld(1,3,AC_MSKB0)//[3:3]
    #define SHU_DQSG_RETRY_R_DDR1866_PLUS Fld(1,2,AC_MSKB0)//[2:2]
    #define SHU_DQSG_RETRY_R_DQSG_RETRY_SW_EN Fld(1,1,AC_MSKB0)//[1:1]
    #define SHU_DQSG_RETRY_R_DQSGRETRY_SW_RESET Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_SHU_RANK_SEL_STB (DRAMC_AO_BASE_ADDRESS + 0x0700)
    #define SHU_RANK_SEL_STB_RANK_SEL_STB_MCK_MINUS Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU_RANK_SEL_STB_RANK_SEL_STB_UI_MINUS Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU_RANK_SEL_STB_RANK_SEL_STB_MCK_PLUS Fld(4,20,AC_MSKB2)//[23:20]
    #define SHU_RANK_SEL_STB_RANK_SEL_STB_UI_PLUS Fld(4,16,AC_MSKB2)//[19:16]
    #define SHU_RANK_SEL_STB_RANK_SEL_PHSINCTL Fld(4,8,AC_MSKB1)//[11:8]
    #define SHU_RANK_SEL_STB_RANK_SEL_STB_PHASE_EN Fld(1,7,AC_MSKB0)//[7:7]
    #define SHU_RANK_SEL_STB_RANK_SEL_RXDLY_TRACK Fld(1,5,AC_MSKB0)//[5:5]
    #define SHU_RANK_SEL_STB_RANK_SEL_STB_TRACK Fld(1,4,AC_MSKB0)//[4:4]
    #define SHU_RANK_SEL_STB_RANK_SEL_STB_SERMODE Fld(2,2,AC_MSKB0)//[3:2]
    #define SHU_RANK_SEL_STB_RANK_SEL_STB_EN_B23 Fld(1,1,AC_MSKB0)//[1:1]
    #define SHU_RANK_SEL_STB_RANK_SEL_STB_EN Fld(1,0,AC_MSKB0)//[0:0]
#define DRAMC_REG_SHU_SELPH_RANKSEL_MCK (DRAMC_AO_BASE_ADDRESS + 0x0704)
    #define SHU_SELPH_RANKSEL_MCK_TX_DLY_B3_RANKSEL_P1 Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU_SELPH_RANKSEL_MCK_TX_DLY_B3_RANKSEL_P0 Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU_SELPH_RANKSEL_MCK_TX_DLY_B2_RANKSEL_P1 Fld(4,20,AC_MSKB2)//[23:20]
    #define SHU_SELPH_RANKSEL_MCK_TX_DLY_B2_RANKSEL_P0 Fld(4,16,AC_MSKB2)//[19:16]
    #define SHU_SELPH_RANKSEL_MCK_TX_DLY_B1_RANKSEL_P1 Fld(4,12,AC_MSKB1)//[15:12]
    #define SHU_SELPH_RANKSEL_MCK_TX_DLY_B1_RANKSEL_P0 Fld(4,8,AC_MSKB1)//[11:8]
    #define SHU_SELPH_RANKSEL_MCK_TX_DLY_B0_RANKSEL_P1 Fld(4,4,AC_MSKB0)//[7:4]
    #define SHU_SELPH_RANKSEL_MCK_TX_DLY_B0_RANKSEL_P0 Fld(4,0,AC_MSKB0)//[3:0]
#define DRAMC_REG_SHU_SELPH_RANKSEL_UI (DRAMC_AO_BASE_ADDRESS + 0x0708)
    #define SHU_SELPH_RANKSEL_UI_DLY_B3_RANKSEL_P1 Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU_SELPH_RANKSEL_UI_DLY_B3_RANKSEL_P0 Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU_SELPH_RANKSEL_UI_DLY_B2_RANKSEL_P1 Fld(4,20,AC_MSKB2)//[23:20]
    #define SHU_SELPH_RANKSEL_UI_DLY_B2_RANKSEL_P0 Fld(4,16,AC_MSKB2)//[19:16]
    #define SHU_SELPH_RANKSEL_UI_DLY_B1_RANKSEL_P1 Fld(4,12,AC_MSKB1)//[15:12]
    #define SHU_SELPH_RANKSEL_UI_DLY_B1_RANKSEL_P0 Fld(4,8,AC_MSKB1)//[11:8]
    #define SHU_SELPH_RANKSEL_UI_DLY_B0_RANKSEL_P1 Fld(4,4,AC_MSKB0)//[7:4]
    #define SHU_SELPH_RANKSEL_UI_DLY_B0_RANKSEL_P0 Fld(4,0,AC_MSKB0)//[3:0]
#define DRAMC_REG_SHU_RDSEL_TRACK (DRAMC_AO_BASE_ADDRESS + 0x070C)
    #define SHU_RDSEL_TRACK_RG_SHU_GW_THRD_POS Fld(12,20,AC_MSKW32)//[31:20]
    #define SHU_RDSEL_TRACK_RG_SHU_GW_THRD_NEG Fld(12,8,AC_MSKW21)//[19:8]
    #define SHU_RDSEL_TRACK_R_RDSEL_TRACK_EN Fld(1,7,AC_MSKB0)//[7:7]
    #define SHU_RDSEL_TRACK_R_RDSEL_HWSAVE_MSK Fld(1,6,AC_MSKB0)//[6:6]
    #define SHU_RDSEL_TRACK_R_DMDATLAT_I Fld(5,0,AC_MSKB0)//[4:0]
#define DRAMC_REG_SHURK0_DQSCTL (DRAMC_AO_BASE_ADDRESS + 0x0800)
    #define SHURK0_DQSCTL_DQSINCTL Fld(4,0,AC_MSKB0)//[3:0]
#define DRAMC_REG_SHURK0_DQSIEN (DRAMC_AO_BASE_ADDRESS + 0x0804)
    #define SHURK0_DQSIEN_R0DQS3IEN Fld(7,24,AC_MSKB3)//[30:24]
    #define SHURK0_DQSIEN_R0DQS2IEN Fld(7,16,AC_MSKB2)//[22:16]
    #define SHURK0_DQSIEN_R0DQS1IEN Fld(7,8,AC_MSKB1)//[14:8]
    #define SHURK0_DQSIEN_R0DQS0IEN Fld(7,0,AC_MSKB0)//[6:0]
#define DRAMC_REG_SHURK0_DQSCAL (DRAMC_AO_BASE_ADDRESS + 0x0808)
    #define SHURK0_DQSCAL_R0DQSIENHLMTEN Fld(1,15,AC_MSKB1)//[15:15]
    #define SHURK0_DQSCAL_R0DQSIENHLMT Fld(7,8,AC_MSKB1)//[14:8]
    #define SHURK0_DQSCAL_R0DQSIENLLMTEN Fld(1,7,AC_MSKB0)//[7:7]
    #define SHURK0_DQSCAL_R0DQSIENLLMT Fld(7,0,AC_MSKB0)//[6:0]
#define DRAMC_REG_SHURK0_PI (DRAMC_AO_BASE_ADDRESS + 0x080C)
    #define SHURK0_PI_RK0_ARPI_DQM_B0 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHURK0_PI_RK0_ARPI_DQM_B1 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHURK0_PI_RK0_ARPI_DQ_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHURK0_PI_RK0_ARPI_DQ_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_SHURK0_DQSOSC (DRAMC_AO_BASE_ADDRESS + 0x0810)
    #define SHURK0_DQSOSC_DQSOSC_BASE_RK0_B1 Fld(16,16,AC_FULLW32)//[31:16]
    #define SHURK0_DQSOSC_DQSOSC_BASE_RK0 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_SHURK0_INI_UIPI (DRAMC_AO_BASE_ADDRESS + 0x0814)
    #define SHURK0_INI_UIPI_RG_INI_UI_B0R0 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHURK0_INI_UIPI_RG_INI_PI_B0R0 Fld(7,16,AC_MSKB2)//[22:16]
    #define SHURK0_INI_UIPI_RG_INI_UI_B1R0 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHURK0_INI_UIPI_RG_INI_PI_B1R0 Fld(7,0,AC_MSKB0)//[6:0]
#define DRAMC_REG_SHURK0_SELPH_ODTEN0 (DRAMC_AO_BASE_ADDRESS + 0x081C)
    #define SHURK0_SELPH_ODTEN0_TXDLY_B3_RODTEN_P1 Fld(3,28,AC_MSKB3)//[30:28]
    #define SHURK0_SELPH_ODTEN0_TXDLY_B3_RODTEN Fld(3,24,AC_MSKB3)//[26:24]
    #define SHURK0_SELPH_ODTEN0_TXDLY_B2_RODTEN_P1 Fld(3,20,AC_MSKB2)//[22:20]
    #define SHURK0_SELPH_ODTEN0_TXDLY_B2_RODTEN Fld(3,16,AC_MSKB2)//[18:16]
    #define SHURK0_SELPH_ODTEN0_TXDLY_B1_RODTEN_P1 Fld(3,12,AC_MSKB1)//[14:12]
    #define SHURK0_SELPH_ODTEN0_TXDLY_B1_RODTEN Fld(3,8,AC_MSKB1)//[10:8]
    #define SHURK0_SELPH_ODTEN0_TXDLY_B0_RODTEN_P1 Fld(3,4,AC_MSKB0)//[6:4]
    #define SHURK0_SELPH_ODTEN0_TXDLY_B0_RODTEN Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_SHURK0_SELPH_ODTEN1 (DRAMC_AO_BASE_ADDRESS + 0x0820)
    #define SHURK0_SELPH_ODTEN1_DLY_B3_RODTEN_P1 Fld(3,28,AC_MSKB3)//[30:28]
    #define SHURK0_SELPH_ODTEN1_DLY_B3_RODTEN Fld(3,24,AC_MSKB3)//[26:24]
    #define SHURK0_SELPH_ODTEN1_DLY_B2_RODTEN_P1 Fld(3,20,AC_MSKB2)//[22:20]
    #define SHURK0_SELPH_ODTEN1_DLY_B2_RODTEN Fld(3,16,AC_MSKB2)//[18:16]
    #define SHURK0_SELPH_ODTEN1_DLY_B1_RODTEN_P1 Fld(3,12,AC_MSKB1)//[14:12]
    #define SHURK0_SELPH_ODTEN1_DLY_B1_RODTEN Fld(3,8,AC_MSKB1)//[10:8]
    #define SHURK0_SELPH_ODTEN1_DLY_B0_RODTEN_P1 Fld(3,4,AC_MSKB0)//[6:4]
    #define SHURK0_SELPH_ODTEN1_DLY_B0_RODTEN Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_SHURK0_SELPH_DQSG0 (DRAMC_AO_BASE_ADDRESS + 0x0824)
    #define SHURK0_SELPH_DQSG0_TX_DLY_DQS3_GATED_P1 Fld(3,28,AC_MSKB3)//[30:28]
    #define SHURK0_SELPH_DQSG0_TX_DLY_DQS3_GATED Fld(3,24,AC_MSKB3)//[26:24]
    #define SHURK0_SELPH_DQSG0_TX_DLY_DQS2_GATED_P1 Fld(3,20,AC_MSKB2)//[22:20]
    #define SHURK0_SELPH_DQSG0_TX_DLY_DQS2_GATED Fld(3,16,AC_MSKB2)//[18:16]
    #define SHURK0_SELPH_DQSG0_TX_DLY_DQS1_GATED_P1 Fld(3,12,AC_MSKB1)//[14:12]
    #define SHURK0_SELPH_DQSG0_TX_DLY_DQS1_GATED Fld(3,8,AC_MSKB1)//[10:8]
    #define SHURK0_SELPH_DQSG0_TX_DLY_DQS0_GATED_P1 Fld(3,4,AC_MSKB0)//[6:4]
    #define SHURK0_SELPH_DQSG0_TX_DLY_DQS0_GATED Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_SHURK0_SELPH_DQSG1 (DRAMC_AO_BASE_ADDRESS + 0x0828)
    #define SHURK0_SELPH_DQSG1_REG_DLY_DQS3_GATED_P1 Fld(3,28,AC_MSKB3)//[30:28]
    #define SHURK0_SELPH_DQSG1_REG_DLY_DQS3_GATED Fld(3,24,AC_MSKB3)//[26:24]
    #define SHURK0_SELPH_DQSG1_REG_DLY_DQS2_GATED_P1 Fld(3,20,AC_MSKB2)//[22:20]
    #define SHURK0_SELPH_DQSG1_REG_DLY_DQS2_GATED Fld(3,16,AC_MSKB2)//[18:16]
    #define SHURK0_SELPH_DQSG1_REG_DLY_DQS1_GATED_P1 Fld(3,12,AC_MSKB1)//[14:12]
    #define SHURK0_SELPH_DQSG1_REG_DLY_DQS1_GATED Fld(3,8,AC_MSKB1)//[10:8]
    #define SHURK0_SELPH_DQSG1_REG_DLY_DQS0_GATED_P1 Fld(3,4,AC_MSKB0)//[6:4]
    #define SHURK0_SELPH_DQSG1_REG_DLY_DQS0_GATED Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_SHURK0_SELPH_DQ0 (DRAMC_AO_BASE_ADDRESS + 0x082C)
    #define SHURK0_SELPH_DQ0_TXDLY_OEN_DQ3 Fld(3,28,AC_MSKB3)//[30:28]
    #define SHURK0_SELPH_DQ0_TXDLY_OEN_DQ2 Fld(3,24,AC_MSKB3)//[26:24]
    #define SHURK0_SELPH_DQ0_TXDLY_OEN_DQ1 Fld(3,20,AC_MSKB2)//[22:20]
    #define SHURK0_SELPH_DQ0_TXDLY_OEN_DQ0 Fld(3,16,AC_MSKB2)//[18:16]
    #define SHURK0_SELPH_DQ0_TXDLY_DQ3 Fld(3,12,AC_MSKB1)//[14:12]
    #define SHURK0_SELPH_DQ0_TXDLY_DQ2 Fld(3,8,AC_MSKB1)//[10:8]
    #define SHURK0_SELPH_DQ0_TXDLY_DQ1 Fld(3,4,AC_MSKB0)//[6:4]
    #define SHURK0_SELPH_DQ0_TXDLY_DQ0 Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_SHURK0_SELPH_DQ1 (DRAMC_AO_BASE_ADDRESS + 0x0830)
    #define SHURK0_SELPH_DQ1_TXDLY_OEN_DQM3 Fld(3,28,AC_MSKB3)//[30:28]
    #define SHURK0_SELPH_DQ1_TXDLY_OEN_DQM2 Fld(3,24,AC_MSKB3)//[26:24]
    #define SHURK0_SELPH_DQ1_TXDLY_OEN_DQM1 Fld(3,20,AC_MSKB2)//[22:20]
    #define SHURK0_SELPH_DQ1_TXDLY_OEN_DQM0 Fld(3,16,AC_MSKB2)//[18:16]
    #define SHURK0_SELPH_DQ1_TXDLY_DQM3 Fld(3,12,AC_MSKB1)//[14:12]
    #define SHURK0_SELPH_DQ1_TXDLY_DQM2 Fld(3,8,AC_MSKB1)//[10:8]
    #define SHURK0_SELPH_DQ1_TXDLY_DQM1 Fld(3,4,AC_MSKB0)//[6:4]
    #define SHURK0_SELPH_DQ1_TXDLY_DQM0 Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_SHURK0_SELPH_DQ2 (DRAMC_AO_BASE_ADDRESS + 0x0834)
    #define SHURK0_SELPH_DQ2_DLY_OEN_DQ3 Fld(3,28,AC_MSKB3)//[30:28]
    #define SHURK0_SELPH_DQ2_DLY_OEN_DQ2 Fld(3,24,AC_MSKB3)//[26:24]
    #define SHURK0_SELPH_DQ2_DLY_OEN_DQ1 Fld(3,20,AC_MSKB2)//[22:20]
    #define SHURK0_SELPH_DQ2_DLY_OEN_DQ0 Fld(3,16,AC_MSKB2)//[18:16]
    #define SHURK0_SELPH_DQ2_DLY_DQ3 Fld(3,12,AC_MSKB1)//[14:12]
    #define SHURK0_SELPH_DQ2_DLY_DQ2 Fld(3,8,AC_MSKB1)//[10:8]
    #define SHURK0_SELPH_DQ2_DLY_DQ1 Fld(3,4,AC_MSKB0)//[6:4]
    #define SHURK0_SELPH_DQ2_DLY_DQ0 Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_SHURK0_SELPH_DQ3 (DRAMC_AO_BASE_ADDRESS + 0x0838)
    #define SHURK0_SELPH_DQ3_DLY_OEN_DQM3 Fld(3,28,AC_MSKB3)//[30:28]
    #define SHURK0_SELPH_DQ3_DLY_OEN_DQM2 Fld(3,24,AC_MSKB3)//[26:24]
    #define SHURK0_SELPH_DQ3_DLY_OEN_DQM1 Fld(3,20,AC_MSKB2)//[22:20]
    #define SHURK0_SELPH_DQ3_DLY_OEN_DQM0 Fld(3,16,AC_MSKB2)//[18:16]
    #define SHURK0_SELPH_DQ3_DLY_DQM3 Fld(3,12,AC_MSKB1)//[14:12]
    #define SHURK0_SELPH_DQ3_DLY_DQM2 Fld(3,8,AC_MSKB1)//[10:8]
    #define SHURK0_SELPH_DQ3_DLY_DQM1 Fld(3,4,AC_MSKB0)//[6:4]
    #define SHURK0_SELPH_DQ3_DLY_DQM0 Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_SHURK0_DQS2DQ_CAL1 (DRAMC_AO_BASE_ADDRESS + 0x0840)
    #define SHURK0_DQS2DQ_CAL1_BOOT_ORIG_UI_RK0_DQ1 Fld(11,16,AC_MSKW32)//[26:16]
    #define SHURK0_DQS2DQ_CAL1_BOOT_ORIG_UI_RK0_DQ0 Fld(11,0,AC_MSKW10)//[10:0]
#define DRAMC_REG_SHURK0_DQS2DQ_CAL2 (DRAMC_AO_BASE_ADDRESS + 0x0844)
    #define SHURK0_DQS2DQ_CAL2_BOOT_TARG_UI_RK0_DQ1 Fld(11,16,AC_MSKW32)//[26:16]
    #define SHURK0_DQS2DQ_CAL2_BOOT_TARG_UI_RK0_DQ0 Fld(11,0,AC_MSKW10)//[10:0]
#define DRAMC_REG_SHURK0_DQS2DQ_CAL3 (DRAMC_AO_BASE_ADDRESS + 0x0848)
    #define SHURK0_DQS2DQ_CAL3_BOOT_TARG_UI_RK0_OEN_DQ1_B4TO0 Fld(5,17,AC_MSKB2)//[21:17]
    #define SHURK0_DQS2DQ_CAL3_BOOT_TARG_UI_RK0_OEN_DQ0_B4TO0 Fld(5,12,AC_MSKW21)//[16:12]
    #define SHURK0_DQS2DQ_CAL3_BOOT_TARG_UI_RK0_OEN_DQ1 Fld(6,6,AC_MSKW10)//[11:6]
    #define SHURK0_DQS2DQ_CAL3_BOOT_TARG_UI_RK0_OEN_DQ0 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_SHURK0_DQS2DQ_CAL4 (DRAMC_AO_BASE_ADDRESS + 0x084C)
    #define SHURK0_DQS2DQ_CAL4_BOOT_TARG_UI_RK0_OEN_DQM1_B4TO0 Fld(5,17,AC_MSKB2)//[21:17]
    #define SHURK0_DQS2DQ_CAL4_BOOT_TARG_UI_RK0_OEN_DQM0_B4TO0 Fld(5,12,AC_MSKW21)//[16:12]
    #define SHURK0_DQS2DQ_CAL4_BOOT_TARG_UI_RK0_OEN_DQM1 Fld(6,6,AC_MSKW10)//[11:6]
    #define SHURK0_DQS2DQ_CAL4_BOOT_TARG_UI_RK0_OEN_DQM0 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_SHURK0_DQS2DQ_CAL5 (DRAMC_AO_BASE_ADDRESS + 0x0850)
    #define SHURK0_DQS2DQ_CAL5_BOOT_TARG_UI_RK0_DQM1 Fld(11,16,AC_MSKW32)//[26:16]
    #define SHURK0_DQS2DQ_CAL5_BOOT_TARG_UI_RK0_DQM0 Fld(11,0,AC_MSKW10)//[10:0]
#define DRAMC_REG_SHURK1_DQSCTL (DRAMC_AO_BASE_ADDRESS + 0x0900)
    #define SHURK1_DQSCTL_R1DQSINCTL Fld(4,0,AC_MSKB0)//[3:0]
#define DRAMC_REG_SHURK1_DQSIEN (DRAMC_AO_BASE_ADDRESS + 0x0904)
    #define SHURK1_DQSIEN_R1DQS3IEN Fld(7,24,AC_MSKB3)//[30:24]
    #define SHURK1_DQSIEN_R1DQS2IEN Fld(7,16,AC_MSKB2)//[22:16]
    #define SHURK1_DQSIEN_R1DQS1IEN Fld(7,8,AC_MSKB1)//[14:8]
    #define SHURK1_DQSIEN_R1DQS0IEN Fld(7,0,AC_MSKB0)//[6:0]
#define DRAMC_REG_SHURK1_DQSCAL (DRAMC_AO_BASE_ADDRESS + 0x0908)
    #define SHURK1_DQSCAL_R1DQSIENHLMTEN Fld(1,15,AC_MSKB1)//[15:15]
    #define SHURK1_DQSCAL_R1DQSIENHLMT Fld(7,8,AC_MSKB1)//[14:8]
    #define SHURK1_DQSCAL_R1DQSIENLLMTEN Fld(1,7,AC_MSKB0)//[7:7]
    #define SHURK1_DQSCAL_R1DQSIENLLMT Fld(7,0,AC_MSKB0)//[6:0]
#define DRAMC_REG_SHURK1_PI (DRAMC_AO_BASE_ADDRESS + 0x090C)
    #define SHURK1_PI_RK1_ARPI_DQM_B0 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHURK1_PI_RK1_ARPI_DQM_B1 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHURK1_PI_RK1_ARPI_DQ_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHURK1_PI_RK1_ARPI_DQ_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_SHURK1_DQSOSC (DRAMC_AO_BASE_ADDRESS + 0x0910)
    #define SHURK1_DQSOSC_DQSOSC_BASE_RK1_B1 Fld(16,16,AC_FULLW32)//[31:16]
    #define SHURK1_DQSOSC_DQSOSC_BASE_RK1 Fld(16,0,AC_FULLW10)//[15:0]
#define DRAMC_REG_SHURK1_INI_UIPI (DRAMC_AO_BASE_ADDRESS + 0x0914)
    #define SHURK1_INI_UIPI_RG_INI_UI_B0R1 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHURK1_INI_UIPI_RG_INI_PI_B0R1 Fld(7,16,AC_MSKB2)//[22:16]
    #define SHURK1_INI_UIPI_RG_INI_UI_B1R1 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHURK1_INI_UIPI_RG_INI_PI_B1R1 Fld(7,0,AC_MSKB0)//[6:0]
#define DRAMC_REG_SHURK1_SELPH_ODTEN0 (DRAMC_AO_BASE_ADDRESS + 0x091C)
    #define SHURK1_SELPH_ODTEN0_TXDLY_B3_R1RODTEN_P1 Fld(3,28,AC_MSKB3)//[30:28]
    #define SHURK1_SELPH_ODTEN0_TXDLY_B3_R1RODTEN Fld(3,24,AC_MSKB3)//[26:24]
    #define SHURK1_SELPH_ODTEN0_TXDLY_B2_R1RODTEN_P1 Fld(3,20,AC_MSKB2)//[22:20]
    #define SHURK1_SELPH_ODTEN0_TXDLY_B2_R1RODTEN Fld(3,16,AC_MSKB2)//[18:16]
    #define SHURK1_SELPH_ODTEN0_TXDLY_B1_R1RODTEN_P1 Fld(3,12,AC_MSKB1)//[14:12]
    #define SHURK1_SELPH_ODTEN0_TXDLY_B1_R1RODTEN Fld(3,8,AC_MSKB1)//[10:8]
    #define SHURK1_SELPH_ODTEN0_TXDLY_B0_R1RODTEN_P1 Fld(3,4,AC_MSKB0)//[6:4]
    #define SHURK1_SELPH_ODTEN0_TXDLY_B0_R1RODTEN Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_SHURK1_SELPH_ODTEN1 (DRAMC_AO_BASE_ADDRESS + 0x0920)
    #define SHURK1_SELPH_ODTEN1_DLY_B3_R1RODTEN_P1 Fld(3,28,AC_MSKB3)//[30:28]
    #define SHURK1_SELPH_ODTEN1_DLY_B3_R1RODTEN Fld(3,24,AC_MSKB3)//[26:24]
    #define SHURK1_SELPH_ODTEN1_DLY_B2_R1RODTEN_P1 Fld(3,20,AC_MSKB2)//[22:20]
    #define SHURK1_SELPH_ODTEN1_DLY_B2_R1RODTEN Fld(3,16,AC_MSKB2)//[18:16]
    #define SHURK1_SELPH_ODTEN1_DLY_B1_R1RODTEN_P1 Fld(3,12,AC_MSKB1)//[14:12]
    #define SHURK1_SELPH_ODTEN1_DLY_B1_R1RODTEN Fld(3,8,AC_MSKB1)//[10:8]
    #define SHURK1_SELPH_ODTEN1_DLY_B0_R1RODTEN_P1 Fld(3,4,AC_MSKB0)//[6:4]
    #define SHURK1_SELPH_ODTEN1_DLY_B0_R1RODTEN Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_SHURK1_SELPH_DQSG0 (DRAMC_AO_BASE_ADDRESS + 0x0924)
    #define SHURK1_SELPH_DQSG0_TX_DLY_R1DQS3_GATED_P1 Fld(3,28,AC_MSKB3)//[30:28]
    #define SHURK1_SELPH_DQSG0_TX_DLY_R1DQS3_GATED Fld(3,24,AC_MSKB3)//[26:24]
    #define SHURK1_SELPH_DQSG0_TX_DLY_R1DQS2_GATED_P1 Fld(3,20,AC_MSKB2)//[22:20]
    #define SHURK1_SELPH_DQSG0_TX_DLY_R1DQS2_GATED Fld(3,16,AC_MSKB2)//[18:16]
    #define SHURK1_SELPH_DQSG0_TX_DLY_R1DQS1_GATED_P1 Fld(3,12,AC_MSKB1)//[14:12]
    #define SHURK1_SELPH_DQSG0_TX_DLY_R1DQS1_GATED Fld(3,8,AC_MSKB1)//[10:8]
    #define SHURK1_SELPH_DQSG0_TX_DLY_R1DQS0_GATED_P1 Fld(3,4,AC_MSKB0)//[6:4]
    #define SHURK1_SELPH_DQSG0_TX_DLY_R1DQS0_GATED Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_SHURK1_SELPH_DQSG1 (DRAMC_AO_BASE_ADDRESS + 0x0928)
    #define SHURK1_SELPH_DQSG1_REG_DLY_R1DQS3_GATED_P1 Fld(3,28,AC_MSKB3)//[30:28]
    #define SHURK1_SELPH_DQSG1_REG_DLY_R1DQS3_GATED Fld(3,24,AC_MSKB3)//[26:24]
    #define SHURK1_SELPH_DQSG1_REG_DLY_R1DQS2_GATED_P1 Fld(3,20,AC_MSKB2)//[22:20]
    #define SHURK1_SELPH_DQSG1_REG_DLY_R1DQS2_GATED Fld(3,16,AC_MSKB2)//[18:16]
    #define SHURK1_SELPH_DQSG1_REG_DLY_R1DQS1_GATED_P1 Fld(3,12,AC_MSKB1)//[14:12]
    #define SHURK1_SELPH_DQSG1_REG_DLY_R1DQS1_GATED Fld(3,8,AC_MSKB1)//[10:8]
    #define SHURK1_SELPH_DQSG1_REG_DLY_R1DQS0_GATED_P1 Fld(3,4,AC_MSKB0)//[6:4]
    #define SHURK1_SELPH_DQSG1_REG_DLY_R1DQS0_GATED Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_SHURK1_SELPH_DQ0 (DRAMC_AO_BASE_ADDRESS + 0x092C)
    #define SHURK1_SELPH_DQ0_TX_DLY_R1OEN_DQ3 Fld(3,28,AC_MSKB3)//[30:28]
    #define SHURK1_SELPH_DQ0_TX_DLY_R1OEN_DQ2 Fld(3,24,AC_MSKB3)//[26:24]
    #define SHURK1_SELPH_DQ0_TX_DLY_R1OEN_DQ1 Fld(3,20,AC_MSKB2)//[22:20]
    #define SHURK1_SELPH_DQ0_TX_DLY_R1OEN_DQ0 Fld(3,16,AC_MSKB2)//[18:16]
    #define SHURK1_SELPH_DQ0_TX_DLY_R1DQ3 Fld(3,12,AC_MSKB1)//[14:12]
    #define SHURK1_SELPH_DQ0_TX_DLY_R1DQ2 Fld(3,8,AC_MSKB1)//[10:8]
    #define SHURK1_SELPH_DQ0_TX_DLY_R1DQ1 Fld(3,4,AC_MSKB0)//[6:4]
    #define SHURK1_SELPH_DQ0_TX_DLY_R1DQ0 Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_SHURK1_SELPH_DQ1 (DRAMC_AO_BASE_ADDRESS + 0x0930)
    #define SHURK1_SELPH_DQ1_TX_DLY_R1OEN_DQM3 Fld(3,28,AC_MSKB3)//[30:28]
    #define SHURK1_SELPH_DQ1_TX_DLY_R1OEN_DQM2 Fld(3,24,AC_MSKB3)//[26:24]
    #define SHURK1_SELPH_DQ1_TX_DLY_R1OEN_DQM1 Fld(3,20,AC_MSKB2)//[22:20]
    #define SHURK1_SELPH_DQ1_TX_DLY_R1OEN_DQM0 Fld(3,16,AC_MSKB2)//[18:16]
    #define SHURK1_SELPH_DQ1_TX_DLY_R1DQM3 Fld(3,12,AC_MSKB1)//[14:12]
    #define SHURK1_SELPH_DQ1_TX_DLY_R1DQM2 Fld(3,8,AC_MSKB1)//[10:8]
    #define SHURK1_SELPH_DQ1_TX_DLY_R1DQM1 Fld(3,4,AC_MSKB0)//[6:4]
    #define SHURK1_SELPH_DQ1_TX_DLY_R1DQM0 Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_SHURK1_SELPH_DQ2 (DRAMC_AO_BASE_ADDRESS + 0x0934)
    #define SHURK1_SELPH_DQ2_DLY_R1OEN_DQ3 Fld(3,28,AC_MSKB3)//[30:28]
    #define SHURK1_SELPH_DQ2_DLY_R1OEN_DQ2 Fld(3,24,AC_MSKB3)//[26:24]
    #define SHURK1_SELPH_DQ2_DLY_R1OEN_DQ1 Fld(3,20,AC_MSKB2)//[22:20]
    #define SHURK1_SELPH_DQ2_DLY_R1OEN_DQ0 Fld(3,16,AC_MSKB2)//[18:16]
    #define SHURK1_SELPH_DQ2_DLY_R1DQ3 Fld(3,12,AC_MSKB1)//[14:12]
    #define SHURK1_SELPH_DQ2_DLY_R1DQ2 Fld(3,8,AC_MSKB1)//[10:8]
    #define SHURK1_SELPH_DQ2_DLY_R1DQ1 Fld(3,4,AC_MSKB0)//[6:4]
    #define SHURK1_SELPH_DQ2_DLY_R1DQ0 Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_SHURK1_SELPH_DQ3 (DRAMC_AO_BASE_ADDRESS + 0x0938)
    #define SHURK1_SELPH_DQ3_DLY_R1OEN_DQM3 Fld(3,28,AC_MSKB3)//[30:28]
    #define SHURK1_SELPH_DQ3_DLY_R1OEN_DQM2 Fld(3,24,AC_MSKB3)//[26:24]
    #define SHURK1_SELPH_DQ3_DLY_R1OEN_DQM1 Fld(3,20,AC_MSKB2)//[22:20]
    #define SHURK1_SELPH_DQ3_DLY_R1OEN_DQM0 Fld(3,16,AC_MSKB2)//[18:16]
    #define SHURK1_SELPH_DQ3_DLY_R1DQM3 Fld(3,12,AC_MSKB1)//[14:12]
    #define SHURK1_SELPH_DQ3_DLY_R1DQM2 Fld(3,8,AC_MSKB1)//[10:8]
    #define SHURK1_SELPH_DQ3_DLY_R1DQM1 Fld(3,4,AC_MSKB0)//[6:4]
    #define SHURK1_SELPH_DQ3_DLY_R1DQM0 Fld(3,0,AC_MSKB0)//[2:0]
#define DRAMC_REG_SHURK1_DQS2DQ_CAL1 (DRAMC_AO_BASE_ADDRESS + 0x0940)
    #define SHURK1_DQS2DQ_CAL1_BOOT_ORIG_UI_RK1_DQ1 Fld(11,16,AC_MSKW32)//[26:16]
    #define SHURK1_DQS2DQ_CAL1_BOOT_ORIG_UI_RK1_DQ0 Fld(11,0,AC_MSKW10)//[10:0]
#define DRAMC_REG_SHURK1_DQS2DQ_CAL2 (DRAMC_AO_BASE_ADDRESS + 0x0944)
    #define SHURK1_DQS2DQ_CAL2_BOOT_TARG_UI_RK1_DQ1 Fld(11,16,AC_MSKW32)//[26:16]
    #define SHURK1_DQS2DQ_CAL2_BOOT_TARG_UI_RK1_DQ0 Fld(11,0,AC_MSKW10)//[10:0]
#define DRAMC_REG_SHURK1_DQS2DQ_CAL3 (DRAMC_AO_BASE_ADDRESS + 0x0948)
    #define SHURK1_DQS2DQ_CAL3_BOOT_TARG_UI_RK1_OEN_DQ1_B4TO0 Fld(5,17,AC_MSKB2)//[21:17]
    #define SHURK1_DQS2DQ_CAL3_BOOT_TARG_UI_RK1_OEN_DQ0_B4TO0 Fld(5,12,AC_MSKW21)//[16:12]
    #define SHURK1_DQS2DQ_CAL3_BOOT_TARG_UI_RK1_OEN_DQ1 Fld(6,6,AC_MSKW10)//[11:6]
    #define SHURK1_DQS2DQ_CAL3_BOOT_TARG_UI_RK1_OEN_DQ0 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_SHURK1_DQS2DQ_CAL4 (DRAMC_AO_BASE_ADDRESS + 0x094C)
    #define SHURK1_DQS2DQ_CAL4_BOOT_TARG_UI_RK1_OEN_DQM1_B4TO0 Fld(5,17,AC_MSKB2)//[21:17]
    #define SHURK1_DQS2DQ_CAL4_BOOT_TARG_UI_RK1_OEN_DQM0_B4TO0 Fld(5,12,AC_MSKW21)//[16:12]
    #define SHURK1_DQS2DQ_CAL4_BOOT_TARG_UI_RK1_OEN_DQM1 Fld(6,6,AC_MSKW10)//[11:6]
    #define SHURK1_DQS2DQ_CAL4_BOOT_TARG_UI_RK1_OEN_DQM0 Fld(6,0,AC_MSKB0)//[5:0]
#define DRAMC_REG_SHURK1_DQS2DQ_CAL5 (DRAMC_AO_BASE_ADDRESS + 0x0950)
    #define SHURK1_DQS2DQ_CAL5_BOOT_TARG_UI_RK1_DQM1 Fld(11,16,AC_MSKW32)//[26:16]
    #define SHURK1_DQS2DQ_CAL5_BOOT_TARG_UI_RK1_DQM0 Fld(11,0,AC_MSKW10)//[10:0]


///////////////////////// DDRPHY AO Registers ////////////////////////////////
#define DDRPHY_AO_BASE_ADDR Channel_A_PHY_AO_BASE_VIRTUAL

#define DDRPHY_AO_RANK_OFFSET_0x100 0x100   //Francis added
#define DDRPHY_AO_B0_B1_OFFSET_0X50 0x50    //Francis added
#define DDRPHY_AO_B0_B1_OFFSET_0X80 0x80    //Francis added

//Page AO
#define DDRPHY_PLL1 (DDRPHY_AO_BASE_ADDR + 0x0000)
    #define PLL1_RG_RPHYPLL_EN Fld(1,31,AC_MSKB3)//[31:31]
    #define PLL1_RG_RPHYPLL_SDM_SSC_EN Fld(1,2,AC_MSKB0)//[2:2]
#define DDRPHY_PLL2 (DDRPHY_AO_BASE_ADDR + 0x0004)
    #define PLL2_RG_RCLRPLL_EN Fld(1,31,AC_MSKB3)//[31:31]
    #define PLL2_RG_RCLRPLL_SDM_SSC_EN Fld(1,2,AC_MSKB0)//[2:2]
#define DDRPHY_PLL3 (DDRPHY_AO_BASE_ADDR + 0x0008)
    #define PLL3_RG_RPHYPLL_TST_SEL Fld(4,8,AC_MSKB1)//[11:8]
    #define PLL3_RG_RPHYPLL_TSTLVROD_EN Fld(1,5,AC_MSKB0)//[5:5]
    #define PLL3_RG_RPHYPLL_TST_EN Fld(1,4,AC_MSKB0)//[4:4]
    #define PLL3_RG_RPHYPLL_TSTCK_EN Fld(1,3,AC_MSKB0)//[3:3]
    #define PLL3_RG_RPHYPLL_TSTFM_EN Fld(1,2,AC_MSKB0)//[2:2]
    #define PLL3_RG_RPHYPLL_TSTOD_EN Fld(1,1,AC_MSKB0)//[1:1]
    #define PLL3_RG_RPHYPLL_TSTOP_EN Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_PLL4 (DDRPHY_AO_BASE_ADDR + 0x000C)
    #define PLL4_RESERVED_0X0C Fld(1,24,AC_MSKB3)//[24:24]
    #define PLL4_RG_RPHYPLL_ADA_MCK8X_EN Fld(1,22,AC_MSKB2)//[22:22]
    #define PLL4_RG_RPHYPLL_AD_MCK8X_EN Fld(1,21,AC_MSKB2)//[21:21]
    #define PLL4_RG_RPHYPLL_SER_MODE Fld(1,20,AC_MSKB2)//[20:20]
    #define PLL4_PLL4_RFU Fld(1,19,AC_MSKB2)//[19:19]
    #define PLL4_RG_RPHYPLL_MCK8X_SEL Fld(1,18,AC_MSKB2)//[18:18]
    #define PLL4_RG_RPHYPLL_ATPG_EN Fld(1,17,AC_MSKB2)//[17:17]
    #define PLL4_RG_RPHYPLL_RESETB Fld(1,16,AC_MSKB2)//[16:16]
#define DDRPHY_PLL5 (DDRPHY_AO_BASE_ADDR + 0x0010)
    #define PLL5_RESERVED_0X010 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_PLL6 (DDRPHY_AO_BASE_ADDR + 0x0014)
    #define PLL6_RESERVED_0X014 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_PLL7 (DDRPHY_AO_BASE_ADDR + 0x0018)
    #define PLL7_RESERVED_0X018 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_PLL8 (DDRPHY_AO_BASE_ADDR + 0x001C)
    #define PLL8_RESERVED_0X01C Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_PLL9 (DDRPHY_AO_BASE_ADDR + 0x0020)
    #define PLL9_RESERVED_0X020 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_PLL10 (DDRPHY_AO_BASE_ADDR + 0x0024)
    #define PLL10_RESERVED_0X024 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_PLL11 (DDRPHY_AO_BASE_ADDR + 0x0028)
    #define PLL11_RESERVED_0X028 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_PLL12 (DDRPHY_AO_BASE_ADDR + 0x002C)
    #define PLL12_RESERVED_0X02C Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_PLL13 (DDRPHY_AO_BASE_ADDR + 0x0030)
    #define PLL13_RESERVED_0X030 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_PLL14 (DDRPHY_AO_BASE_ADDR + 0x0034)
    #define PLL14_RESERVED_0X034 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_PLL15 (DDRPHY_AO_BASE_ADDR + 0x0038)
    #define PLL15_RESERVED_0X038 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_PLL16 (DDRPHY_AO_BASE_ADDR + 0x003C)
    #define PLL16_RESERVED_0X03C Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_B0_DLL_ARPI0 (DDRPHY_AO_BASE_ADDR + 0x0080)
    #define B0_DLL_ARPI0_RG_ARPI_MCK8X_SEL_B0 Fld(1,6,AC_MSKB0)//[6:6]
    #define B0_DLL_ARPI0_RG_ARPI_LS_SEL_B0 Fld(1,5,AC_MSKB0)//[5:5]
    #define B0_DLL_ARPI0_RG_ARPI_LS_EN_B0 Fld(1,4,AC_MSKB0)//[4:4]
    #define B0_DLL_ARPI0_RG_ARPI_RESETB_B0 Fld(1,3,AC_MSKB0)//[3:3]
    #define B0_DLL_ARPI0_RG_ARMCTLPLL_CK_SEL_B0 Fld(1,1,AC_MSKB0)//[1:1]
#define DDRPHY_B0_DLL_ARPI1 (DDRPHY_AO_BASE_ADDR + 0x0084)
    #define B0_DLL_ARPI1_RG_ARPI_SET_UPDN_B0 Fld(3,28,AC_MSKB3)//[30:28]
    #define B0_DLL_ARPI1_RG_ARPISM_MCK_SEL_B0 Fld(1,21,AC_MSKB2)//[21:21]
    #define B0_DLL_ARPI1_RG_ARPISM_MCK_SEL_B0_REG_OPT Fld(1,20,AC_MSKB2)//[20:20]
    #define B0_DLL_ARPI1_RG_ARPI_MCTL_JUMP_EN_B0 Fld(1,19,AC_MSKB2)//[19:19]
    #define B0_DLL_ARPI1_RG_ARPI_FB_JUMP_EN_B0 Fld(1,17,AC_MSKB2)//[17:17]
    #define B0_DLL_ARPI1_RG_ARPI_DQS_JUMP_EN_B0 Fld(1,15,AC_MSKB1)//[15:15]
    #define B0_DLL_ARPI1_RG_ARPI_DQM_JUMP_EN_B0 Fld(1,14,AC_MSKB1)//[14:14]
    #define B0_DLL_ARPI1_RG_ARPI_DQ_JUMP_EN_B0 Fld(1,13,AC_MSKB1)//[13:13]
    #define B0_DLL_ARPI1_RG_ARPI_DQSIEN_JUMP_EN_B0 Fld(1,11,AC_MSKB1)//[11:11]
#define DDRPHY_B0_DLL_ARPI2 (DDRPHY_AO_BASE_ADDR + 0x0088)
    #define B0_DLL_ARPI2_BIT_31_10 Fld(22,10,AC_MSKB3)//[31:10] //Lewis add 
    #define B0_DLL_ARPI2_RG_ARPI_CG_MCK_B0 Fld(1,31,AC_MSKB3)//[31:31]
    #define B0_DLL_ARPI2_RG_ARPI_CG_MCK_FB2DLL_B0 Fld(1,27,AC_MSKB3)//[27:27]
    #define B0_DLL_ARPI2_RG_ARPI_CG_MCTL_B0 Fld(1,19,AC_MSKB2)//[19:19]
    #define B0_DLL_ARPI2_RG_ARPI_CG_FB_B0 Fld(1,17,AC_MSKB2)//[17:17]
    #define B0_DLL_ARPI2_RG_ARPI_CG_DQS_B0 Fld(1,15,AC_MSKB1)//[15:15]
    #define B0_DLL_ARPI2_RG_ARPI_CG_DQM_B0 Fld(1,14,AC_MSKB1)//[14:14]
    #define B0_DLL_ARPI2_RG_ARPI_CG_DQ_B0 Fld(1,13,AC_MSKB1)//[13:13]
    #define B0_DLL_ARPI2_RG_ARPI_CG_DQSIEN_B0 Fld(1,11,AC_MSKB1)//[11:11]
    #define B0_DLL_ARPI2_RG_ARPI_MPDIV_CG_B0 Fld(1,10,AC_MSKB1)//[10:10]
    #define B0_DLL_ARPI2_RG_ARDLL_PHDET_EN_B0 Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_B0_DLL_ARPI3 (DDRPHY_AO_BASE_ADDR + 0x008C)
    #define B0_DLL_ARPI3_RG_ARPI_MCTL_EN_B0 Fld(1,19,AC_MSKB2)//[19:19]
    #define B0_DLL_ARPI3_RG_ARPI_FB_EN_B0 Fld(1,17,AC_MSKB2)//[17:17]
    #define B0_DLL_ARPI3_RG_ARPI_DQS_EN_B0 Fld(1,15,AC_MSKB1)//[15:15]
    #define B0_DLL_ARPI3_RG_ARPI_DQM_EN_B0 Fld(1,14,AC_MSKB1)//[14:14]
    #define B0_DLL_ARPI3_RG_ARPI_DQ_EN_B0 Fld(1,13,AC_MSKB1)//[13:13]
    #define B0_DLL_ARPI3_RG_ARPI_DQSIEN_EN_B0 Fld(1,11,AC_MSKB1)//[11:11]
#define DDRPHY_B0_DLL_ARPI4 (DDRPHY_AO_BASE_ADDR + 0x0090)
    #define B0_DLL_ARPI4_RG_ARPI_BYPASS_MCTL_B0 Fld(1,19,AC_MSKB2)//[19:19]
    #define B0_DLL_ARPI4_RG_ARPI_BYPASS_FB_B0 Fld(1,17,AC_MSKB2)//[17:17]
    #define B0_DLL_ARPI4_RG_ARPI_BYPASS_DQS_B0 Fld(1,15,AC_MSKB1)//[15:15]
    #define B0_DLL_ARPI4_RG_ARPI_BYPASS_DQM_B0 Fld(1,14,AC_MSKB1)//[14:14]
    #define B0_DLL_ARPI4_RG_ARPI_BYPASS_DQ_B0 Fld(1,13,AC_MSKB1)//[13:13]
    #define B0_DLL_ARPI4_RG_ARPI_BYPASS_DQSIEN_B0 Fld(1,11,AC_MSKB1)//[11:11]
#define DDRPHY_B0_DLL_ARPI5 (DDRPHY_AO_BASE_ADDR + 0x0094)
    #define B0_DLL_ARPI5_RG_ARDLL_PD_ZONE_B0 Fld(3,29,AC_MSKB3)//[31:29]
    #define B0_DLL_ARPI5_RG_ARDLL_IDLE_EN_B0 Fld(1,28,AC_MSKB3)//[28:28]
    #define B0_DLL_ARPI5_RG_ARDLL_FJ_OUT_MODE_B0 Fld(1,26,AC_MSKB3)//[26:26]
    #define B0_DLL_ARPI5_RG_ARDLL_FJ_OUT_MODE_SEL_B0 Fld(1,25,AC_MSKB3)//[25:25]
    #define B0_DLL_ARPI5_B0_DLL_ARPI5_RFU Fld(12,12,AC_MSKW21)//[23:12]
    #define B0_DLL_ARPI5_RG_ARDLL_DIV_DEC_B0 Fld(1,8,AC_MSKB1)//[8:8]
    #define B0_DLL_ARPI5_RG_ARDLL_MON_SEL_B0 Fld(4,4,AC_MSKB0)//[7:4]
    #define B0_DLL_ARPI5_NA_B0_DLL_ARPI5 Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_B0_DQ0 (DDRPHY_AO_BASE_ADDR + 0x0098)
    #define B0_DQ0_RG_RX_ARDQ7_OFFC_B0 Fld(4,28,AC_MSKB3)//[31:28]
    #define B0_DQ0_RG_RX_ARDQ6_OFFC_B0 Fld(4,24,AC_MSKB3)//[27:24]
    #define B0_DQ0_RG_RX_ARDQ5_OFFC_B0 Fld(4,20,AC_MSKB2)//[23:20]
    #define B0_DQ0_RG_RX_ARDQ4_OFFC_B0 Fld(4,16,AC_MSKB2)//[19:16]
    #define B0_DQ0_RG_RX_ARDQ3_OFFC_B0 Fld(4,12,AC_MSKB1)//[15:12]
    #define B0_DQ0_RG_RX_ARDQ2_OFFC_B0 Fld(4,8,AC_MSKB1)//[11:8]
    #define B0_DQ0_RG_RX_ARDQ1_OFFC_B0 Fld(4,4,AC_MSKB0)//[7:4]
    #define B0_DQ0_RG_RX_ARDQ0_OFFC_B0 Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_B0_DQ1 (DDRPHY_AO_BASE_ADDR + 0x009C)
    #define B0_DQ1_RG_RX_ARDQM0_OFFC_B0 Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_B0_DQ2 (DDRPHY_AO_BASE_ADDR + 0x00A0)
    #define B0_DQ2_RG_TX_ARDQ_OE_DIS_B0 Fld(1,21,AC_MSKB2)//[21:21]
    #define B0_DQ2_RG_TX_ARDQ_ODTEN_DIS_B0 Fld(1,20,AC_MSKB2)//[20:20]
    #define B0_DQ2_RG_TX_ARDQM0_OE_DIS_B0 Fld(1,19,AC_MSKB2)//[19:19]
    #define B0_DQ2_RG_TX_ARDQM0_ODTEN_DIS_B0 Fld(1,18,AC_MSKB2)//[18:18]
    #define B0_DQ2_RG_TX_ARDQS0_OE_DIS_B0 Fld(1,17,AC_MSKB2)//[17:17]
    #define B0_DQ2_RG_TX_ARDQS0_ODTEN_DIS_B0 Fld(1,16,AC_MSKB2)//[16:16]
#define DDRPHY_B0_DQ3 (DDRPHY_AO_BASE_ADDR + 0x00A4)
    #define B0_DQ3_RG_ARPI_MCK_FB_SEL_B0 Fld(2,26,AC_MSKB3)//[27:26]
    #define B0_DQ3_RG_ARPI_PD_MCTL_SEL_B0 Fld(1,25,AC_MSKB3)//[25:25]
    #define B0_DQ3_RG_ARPI_LAT_EN_B0 Fld(1,24,AC_MSKB3)//[24:24]
    #define B0_DQ3_RG_ARPI_ASYNC_EN_B0 Fld(1,23,AC_MSKB2)//[23:23]
    #define B0_DQ3_RG_ARPI_OFFSET_LAT_EN_B0 Fld(1,22,AC_MSKB2)//[22:22]
    #define B0_DQ3_RG_ARPI_OFFSET_ASYNC_EN_B0 Fld(1,21,AC_MSKB2)//[21:21]
    #define B0_DQ3_RG_RX_ARDQSIEN_RANK_SEL_LAT_EN_B0 Fld(1,20,AC_MSKB2)//[20:20]
    #define B0_DQ3_RG_RX_ARDQS0_RANK_SEL_LAT_EN_B0 Fld(1,19,AC_MSKB2)//[19:19]
    #define B0_DQ3_RG_RX_ARDQ_RANK_SEL_SER_EN_B0 Fld(1,18,AC_MSKB2)//[18:18]
    #define B0_DQ3_RG_RX_ARDQ_RANK_SEL_LAT_EN_B0 Fld(1,17,AC_MSKB2)//[17:17]
    #define B0_DQ3_RG_TX_ARDQ_DLY_LAT_EN_B0 Fld(1,16,AC_MSKB2)//[16:16]
    #define B0_DQ3_RG_RX_ARDQS0_SWAP_EN_B0 Fld(1,15,AC_MSKB1)//[15:15]
    #define B0_DQ3_RG_RX_ARDQ_OFFC_EN_B0 Fld(1,11,AC_MSKB1)//[11:11]
    #define B0_DQ3_RG_RX_ARDQ_STBENCMP_EN_B0 Fld(1,10,AC_MSKB1)//[10:10]
    #define B0_DQ3_RG_RX_ARDQ_IN_BUFF_EN_B0 Fld(1,7,AC_MSKB0)//[7:7]
    #define B0_DQ3_RG_RX_ARDQM0_IN_BUFF_EN_B0 Fld(1,6,AC_MSKB0)//[6:6]
    #define B0_DQ3_RG_RX_ARDQS0_IN_BUFF_EN_B0 Fld(1,5,AC_MSKB0)//[5:5]
    #define B0_DQ3_RG_ARDQ_RESETB_B0 Fld(1,3,AC_MSKB0)//[3:3]
    #define B0_DQ3_RG_TX_ARDQ_EN_B0 Fld(1,2,AC_MSKB0)//[2:2]
    #define B0_DQ3_RG_RX_ARDQ_SMT_EN_B0 Fld(1,1,AC_MSKB0)//[1:1]
    #define B0_DQ3_RG_ARDQ_ATPG_EN_B0 Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_B0_DQ4 (DDRPHY_AO_BASE_ADDR + 0x00A8)
    #define B0_DQ4_RG_RX_ARDQ_EYE_F_DLY_B0 Fld(6,24,AC_MSKB3)//[29:24]
    #define B0_DQ4_RG_RX_ARDQ_EYE_R_DLY_B0 Fld(6,16,AC_MSKB2)//[21:16]
    #define B0_DQ4_RG_RX_ARDQS_EYE_F_DLY_B0 Fld(7,8,AC_MSKB1)//[14:8]
    #define B0_DQ4_RG_RX_ARDQS_EYE_R_DLY_B0 Fld(7,0,AC_MSKB0)//[6:0]
#define DDRPHY_B0_DQ5 (DDRPHY_AO_BASE_ADDR + 0x00AC)
    #define B0_DQ5_RG_RX_ARDQS0_DVS_EN_B0 Fld(1,31,AC_MSKB3)//[31:31]
    #define B0_DQ5_RG_RX_ARDQ_EYE_STBEN_RESETB_B0 Fld(1,25,AC_MSKB3)//[25:25]
    #define B0_DQ5_RG_RX_ARDQ_EYE_EN_B0 Fld(1,24,AC_MSKB3)//[24:24]
    #define B0_DQ5_RG_RX_ARDQ_EYE_SEL_B0 Fld(4,20,AC_MSKB2)//[23:20]
    #define B0_DQ5_RG_RX_ARDQ_EYE_VREF_EN_B0 Fld(1,17,AC_MSKB2)//[17:17]
    #define B0_DQ5_RG_RX_ARDQ_VREF_EN_B0 Fld(1,16,AC_MSKB2)//[16:16]
    #define B0_DQ5_RG_RX_ARDQ_EYE_VREF_SEL_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define B0_DQ5_B0_DQ5_RFU Fld(8,0,AC_FULLB0)//[7:0]
#define DDRPHY_B0_DQ6 (DDRPHY_AO_BASE_ADDR + 0x00B0)
    #define B0_DQ6_RG_RX_ARDQ_DMRANK_OUTSEL_B0 Fld(1,31,AC_MSKB3)//[31:31]
    #define B0_DQ6_RG_RX_ARDQ_EYE_OE_GATE_EN_B0 Fld(1,28,AC_MSKB3)//[28:28]
    #define B0_DQ6_RG_RX_ARDQ_EYE_DLY_DQS_BYPASS_B0 Fld(1,24,AC_MSKB3)//[24:24]
    #define B0_DQ6_RG_TX_ARDQ_DDR3_SEL_B0 Fld(1,19,AC_MSKB2)//[19:19]
    #define B0_DQ6_RG_RX_ARDQ_DDR3_SEL_B0 Fld(1,18,AC_MSKB2)//[18:18]
    #define B0_DQ6_RG_TX_ARDQ_DDR4_SEL_B0 Fld(1,17,AC_MSKB2)//[17:17]
    #define B0_DQ6_RG_RX_ARDQ_DDR4_SEL_B0 Fld(1,16,AC_MSKB2)//[16:16]
    #define B0_DQ6_RG_RX_ARDQ_BIAS_VREF_SEL_B0 Fld(2,14,AC_MSKB1)//[15:14]
    #define B0_DQ6_RG_RX_ARDQ_BIAS_EN_B0 Fld(1,12,AC_MSKB1)//[12:12]
    #define B0_DQ6_RG_RX_ARDQ_JM_SEL_B0 Fld(1,11,AC_MSKB1)//[11:11]
    #define B0_DQ6_RG_RX_ARDQ_O1_SEL_B0 Fld(1,9,AC_MSKB1)//[9:9]
    #define B0_DQ6_RG_RX_ARDQ_LPBK_EN_B0 Fld(1,8,AC_MSKB1)//[8:8]
    #define B0_DQ6_RG_RX_ARDQ_OP_BIAS_SW_EN_B0 Fld(1,7,AC_MSKB0)//[7:7]
    #define B0_DQ6_RG_RX_ARDQ_RES_BIAS_EN_B0 Fld(1,6,AC_MSKB0)//[6:6]
    #define B0_DQ6_RG_RX_ARDQ_RPRE_TOG_EN_B0 Fld(1,5,AC_MSKB0)//[5:5]
    #define B0_DQ6_NA_B0_DQ6 Fld(1,4,AC_MSKB0)//[4:4]
    #define B0_DQ6_RG_TX_ARDQ_ODTEN_EXT_DIS_B0 Fld(1,3,AC_MSKB0)//[3:3]
    #define B0_DQ6_RG_TX_ARDQ_OE_EXT_DIS_B0 Fld(1,2,AC_MSKB0)//[2:2]
    #define B0_DQ6_RG_RX_ARDQ_BIAS_PS_B0 Fld(2,0,AC_MSKB0)//[1:0]
#define DDRPHY_B0_DQ7 (DDRPHY_AO_BASE_ADDR + 0x00B4)
    #define B0_DQ7_RG_TX_ARDQS0B_PULL_DN_B0_LP4Y Fld(1,16,AC_MSKB2)//[16:16]
    #define B0_DQ7_RG_TX_ARDQ_PULL_UP_B0 Fld(1,7,AC_MSKB0)//[7:7]
    #define B0_DQ7_RG_TX_ARDQ_PULL_DN_B0 Fld(1,6,AC_MSKB0)//[6:6]
    #define B0_DQ7_RG_TX_ARDQM0_PULL_UP_B0 Fld(1,5,AC_MSKB0)//[5:5]
    #define B0_DQ7_RG_TX_ARDQM0_PULL_DN_B0 Fld(1,4,AC_MSKB0)//[4:4]
    #define B0_DQ7_RG_TX_ARDQS0_PULL_UP_B0 Fld(1,3,AC_MSKB0)//[3:3]
    #define B0_DQ7_RG_TX_ARDQS0_PULL_DN_B0 Fld(1,2,AC_MSKB0)//[2:2]
    #define B0_DQ7_RG_TX_ARDQS0B_PULL_UP_B0 Fld(1,1,AC_MSKB0)//[1:1]
    #define B0_DQ7_RG_TX_ARDQS0B_PULL_DN_B0 Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_B0_DQ8 (DDRPHY_AO_BASE_ADDR + 0x00B8)
    #define B0_DQ8_RG_ARDLL_RESETB_B0 Fld(1,15,AC_MSKB1)//[15:15]
    #define B0_DQ8_RG_RX_ARDQS_SER_RST_MODE_B0 Fld(1,13,AC_MSKB1)//[13:13]
    #define B0_DQ8_RG_RX_ARDQS_GATE_EN_MODE_B0 Fld(1,12,AC_MSKB1)//[12:12]
    #define B0_DQ8_RG_RX_ARDQS_DQSSTB_CG_EN_B0 Fld(1,10,AC_MSKB1)//[10:10]
    #define B0_DQ8_RG_RX_ARDQS_BURST_E2_EN_B0 Fld(1,9,AC_MSKB1)//[9:9]
    #define B0_DQ8_RG_RX_ARDQS_BURST_E1_EN_B0 Fld(1,8,AC_MSKB1)//[8:8]
    #define B0_DQ8_RG_ARPI_TX_CG_DQS_EN_B0 Fld(1,7,AC_MSKB0)//[7:7]
    #define B0_DQ8_RG_ARPI_TX_CG_DQM_EN_B0 Fld(1,6,AC_MSKB0)//[6:6]
    #define B0_DQ8_RG_ARPI_TX_CG_DQ_EN_B0 Fld(1,5,AC_MSKB0)//[5:5]
    #define B0_DQ8_RG_TX_ARDQ_CKE_MCK4X_SEL_B0 Fld(2,3,AC_MSKB0)//[4:3]
    #define B0_DQ8_RG_TX_ARDQ_CAP_DET_B0 Fld(1,2,AC_MSKB0)//[2:2]
    #define B0_DQ8_RG_TX_ARDQ_EN_CAP_LP4P_B0 Fld(1,1,AC_MSKB0)//[1:1]
    #define B0_DQ8_RG_TX_ARDQ_EN_LP4P_B0 Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_B0_DQ9 (DDRPHY_AO_BASE_ADDR + 0x00BC)
    #define B0_DQ9_R_DMRXDVS_RDSEL_LAT_B0 Fld(3,28,AC_MSKB3)//[30:28]
    #define B0_DQ9_R_DMRXDVS_VALID_LAT_B0 Fld(3,24,AC_MSKB3)//[26:24]
    #define B0_DQ9_R_DMDQSIEN_RDSEL_LAT_B0 Fld(3,20,AC_MSKB2)//[22:20]
    #define B0_DQ9_R_DMDQSIEN_VALID_LAT_B0 Fld(3,16,AC_MSKB2)//[18:16]
    #define B0_DQ9_R_IN_GATE_EN_LOW_OPT_B0 Fld(8,8,AC_FULLB1)//[15:8]
    #define B0_DQ9_R_DMRXFIFO_STBENCMP_EN_B0 Fld(1,7,AC_MSKB0)//[7:7]
    #define B0_DQ9_R_DMRXDVS_R_F_DLY_RK_OPT_B0 Fld(1,6,AC_MSKB0)//[6:6]
    #define B0_DQ9_RG_RX_ARDQS0_DQSIENMODE_B0 Fld(1,5,AC_MSKB0)//[5:5]
    #define B0_DQ9_RG_RX_ARDQS0_STBEN_RESETB_B0 Fld(1,4,AC_MSKB0)//[4:4]
    #define B0_DQ9_RG_RX_ARDQ_STBEN_RESETB_B0 Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_RFU_0X0C0 (DDRPHY_AO_BASE_ADDR + 0x00C0)
    #define RFU_0X0C0_RESERVED_0X0C0 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_RFU_0X0C4 (DDRPHY_AO_BASE_ADDR + 0x00C4)
    #define RFU_0X0C4_RESERVED_0X0C4 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_RFU_0X0C8 (DDRPHY_AO_BASE_ADDR + 0x00C8)
    #define RFU_0X0C8_RESERVED_0X0C8 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_RFU_0X0CC (DDRPHY_AO_BASE_ADDR + 0x00CC)
    #define RFU_0X0CC_RESERVED_0X0CC Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_B0_TX_MCK (DDRPHY_AO_BASE_ADDR + 0x00D0)
    #define B0_TX_MCK_R_DM_TX_MCK_FRUN_B0 Fld(10,0,AC_MSKW10)//[9:0]
#define DDRPHY_RFU_0X0D4 (DDRPHY_AO_BASE_ADDR + 0x00D4)
    #define RFU_0X0D4_RESERVED_0X0D4 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_RFU_0X0D8 (DDRPHY_AO_BASE_ADDR + 0x00D8)
    #define RFU_0X0D8_RESERVED_0X0D8 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_RFU_0X0DC (DDRPHY_AO_BASE_ADDR + 0x00DC)
    #define RFU_0X0DC_RESERVED_0X0DC Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_B1_DLL_ARPI0 (DDRPHY_AO_BASE_ADDR + 0x0100)
    #define B1_DLL_ARPI0_RG_ARPI_MCK8X_SEL_B1 Fld(1,6,AC_MSKB0)//[6:6]
    #define B1_DLL_ARPI0_RG_ARPI_LS_SEL_B1 Fld(1,5,AC_MSKB0)//[5:5]
    #define B1_DLL_ARPI0_RG_ARPI_LS_EN_B1 Fld(1,4,AC_MSKB0)//[4:4]
    #define B1_DLL_ARPI0_RG_ARPI_RESETB_B1 Fld(1,3,AC_MSKB0)//[3:3]
    #define B1_DLL_ARPI0_RG_ARMCTLPLL_CK_SEL_B1 Fld(1,1,AC_MSKB0)//[1:1]
#define DDRPHY_B1_DLL_ARPI1 (DDRPHY_AO_BASE_ADDR + 0x0104)
    #define B1_DLL_ARPI1_RG_ARPI_SET_UPDN_B1 Fld(3,28,AC_MSKB3)//[30:28]
    #define B1_DLL_ARPI1_RG_ARPISM_MCK_SEL_B1 Fld(1,21,AC_MSKB2)//[21:21]
    #define B1_DLL_ARPI1_RG_ARPISM_MCK_SEL_B1_REG_OPT Fld(1,20,AC_MSKB2)//[20:20]
    #define B1_DLL_ARPI1_RG_ARPI_MCTL_JUMP_EN_B1 Fld(1,19,AC_MSKB2)//[19:19]
    #define B1_DLL_ARPI1_RG_ARPI_FB_JUMP_EN_B1 Fld(1,17,AC_MSKB2)//[17:17]
    #define B1_DLL_ARPI1_RG_ARPI_DQS_JUMP_EN_B1 Fld(1,15,AC_MSKB1)//[15:15]
    #define B1_DLL_ARPI1_RG_ARPI_DQM_JUMP_EN_B1 Fld(1,14,AC_MSKB1)//[14:14]
    #define B1_DLL_ARPI1_RG_ARPI_DQ_JUMP_EN_B1 Fld(1,13,AC_MSKB1)//[13:13]
    #define B1_DLL_ARPI1_RG_ARPI_DQSIEN_JUMP_EN_B1 Fld(1,11,AC_MSKB1)//[11:11]
#define DDRPHY_B1_DLL_ARPI2 (DDRPHY_AO_BASE_ADDR + 0x0108)
    #define B1_DLL_ARPI2_BIT_31_10 Fld(22,10,AC_MSKB3)//[31:10] //Lewis add
    #define B1_DLL_ARPI2_RG_ARPI_CG_MCK_B1 Fld(1,31,AC_MSKB3)//[31:31]
    #define B1_DLL_ARPI2_RG_ARPI_CG_MCK_FB2DLL_B1 Fld(1,27,AC_MSKB3)//[27:27]
    #define B1_DLL_ARPI2_RG_ARPI_CG_MCTL_B1 Fld(1,19,AC_MSKB2)//[19:19]
    #define B1_DLL_ARPI2_RG_ARPI_CG_FB_B1 Fld(1,17,AC_MSKB2)//[17:17]
    #define B1_DLL_ARPI2_RG_ARPI_CG_DQS_B1 Fld(1,15,AC_MSKB1)//[15:15]
    #define B1_DLL_ARPI2_RG_ARPI_CG_DQM_B1 Fld(1,14,AC_MSKB1)//[14:14]
    #define B1_DLL_ARPI2_RG_ARPI_CG_DQ_B1 Fld(1,13,AC_MSKB1)//[13:13]
    #define B1_DLL_ARPI2_RG_ARPI_CG_DQSIEN_B1 Fld(1,11,AC_MSKB1)//[11:11]
    #define B1_DLL_ARPI2_RG_ARPI_MPDIV_CG_B1 Fld(1,10,AC_MSKB1)//[10:10]
    #define B1_DLL_ARPI2_RG_ARDLL_PHDET_EN_B1 Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_B1_DLL_ARPI3 (DDRPHY_AO_BASE_ADDR + 0x010C)
    #define B1_DLL_ARPI3_RG_ARPI_MCTL_EN_B1 Fld(1,19,AC_MSKB2)//[19:19]
    #define B1_DLL_ARPI3_RG_ARPI_FB_EN_B1 Fld(1,17,AC_MSKB2)//[17:17]
    #define B1_DLL_ARPI3_RG_ARPI_DQS_EN_B1 Fld(1,15,AC_MSKB1)//[15:15]
    #define B1_DLL_ARPI3_RG_ARPI_DQM_EN_B1 Fld(1,14,AC_MSKB1)//[14:14]
    #define B1_DLL_ARPI3_RG_ARPI_DQ_EN_B1 Fld(1,13,AC_MSKB1)//[13:13]
    #define B1_DLL_ARPI3_RG_ARPI_DQSIEN_EN_B1 Fld(1,11,AC_MSKB1)//[11:11]
#define DDRPHY_B1_DLL_ARPI4 (DDRPHY_AO_BASE_ADDR + 0x0110)
    #define B1_DLL_ARPI4_RG_ARPI_BYPASS_MCTL_B1 Fld(1,19,AC_MSKB2)//[19:19]
    #define B1_DLL_ARPI4_RG_ARPI_BYPASS_FB_B1 Fld(1,17,AC_MSKB2)//[17:17]
    #define B1_DLL_ARPI4_RG_ARPI_BYPASS_DQS_B1 Fld(1,15,AC_MSKB1)//[15:15]
    #define B1_DLL_ARPI4_RG_ARPI_BYPASS_DQM_B1 Fld(1,14,AC_MSKB1)//[14:14]
    #define B1_DLL_ARPI4_RG_ARPI_BYPASS_DQ_B1 Fld(1,13,AC_MSKB1)//[13:13]
    #define B1_DLL_ARPI4_RG_ARPI_BYPASS_DQSIEN_B1 Fld(1,11,AC_MSKB1)//[11:11]
#define DDRPHY_B1_DLL_ARPI5 (DDRPHY_AO_BASE_ADDR + 0x0114)
    #define B1_DLL_ARPI5_RG_ARDLL_PD_ZONE_B1 Fld(3,29,AC_MSKB3)//[31:29]
    #define B1_DLL_ARPI5_RG_ARDLL_IDLE_EN_B1 Fld(1,28,AC_MSKB3)//[28:28]
    #define B1_DLL_ARPI5_RG_ARDLL_FJ_OUT_MODE_B1 Fld(1,26,AC_MSKB3)//[26:26]
    #define B1_DLL_ARPI5_RG_ARDLL_FJ_OUT_MODE_SEL_B1 Fld(1,25,AC_MSKB3)//[25:25]
    #define B1_DLL_ARPI5_B1_DLL_ARPI5_RFU Fld(12,12,AC_MSKW21)//[23:12]
    #define B1_DLL_ARPI5_RG_ARDLL_DIV_DEC_B1 Fld(1,8,AC_MSKB1)//[8:8]
    #define B1_DLL_ARPI5_RG_ARDLL_MON_SEL_B1 Fld(4,4,AC_MSKB0)//[7:4]
    #define B1_DLL_ARPI5_NA_B1_DLL_ARPI5 Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_B1_DQ0 (DDRPHY_AO_BASE_ADDR + 0x0118)
    #define B1_DQ0_RG_RX_ARDQ7_OFFC_B1 Fld(4,28,AC_MSKB3)//[31:28]
    #define B1_DQ0_RG_RX_ARDQ6_OFFC_B1 Fld(4,24,AC_MSKB3)//[27:24]
    #define B1_DQ0_RG_RX_ARDQ5_OFFC_B1 Fld(4,20,AC_MSKB2)//[23:20]
    #define B1_DQ0_RG_RX_ARDQ4_OFFC_B1 Fld(4,16,AC_MSKB2)//[19:16]
    #define B1_DQ0_RG_RX_ARDQ3_OFFC_B1 Fld(4,12,AC_MSKB1)//[15:12]
    #define B1_DQ0_RG_RX_ARDQ2_OFFC_B1 Fld(4,8,AC_MSKB1)//[11:8]
    #define B1_DQ0_RG_RX_ARDQ1_OFFC_B1 Fld(4,4,AC_MSKB0)//[7:4]
    #define B1_DQ0_RG_RX_ARDQ0_OFFC_B1 Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_B1_DQ1 (DDRPHY_AO_BASE_ADDR + 0x011C)
    #define B1_DQ1_RG_RX_ARDQM0_OFFC_B1 Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_B1_DQ2 (DDRPHY_AO_BASE_ADDR + 0x0120)
    #define B1_DQ2_RG_TX_ARDQ_OE_DIS_B1 Fld(1,21,AC_MSKB2)//[21:21]
    #define B1_DQ2_RG_TX_ARDQ_ODTEN_DIS_B1 Fld(1,20,AC_MSKB2)//[20:20]
    #define B1_DQ2_RG_TX_ARDQM0_OE_DIS_B1 Fld(1,19,AC_MSKB2)//[19:19]
    #define B1_DQ2_RG_TX_ARDQM0_ODTEN_DIS_B1 Fld(1,18,AC_MSKB2)//[18:18]
    #define B1_DQ2_RG_TX_ARDQS0_OE_DIS_B1 Fld(1,17,AC_MSKB2)//[17:17]
    #define B1_DQ2_RG_TX_ARDQS0_ODTEN_DIS_B1 Fld(1,16,AC_MSKB2)//[16:16]
#define DDRPHY_B1_DQ3 (DDRPHY_AO_BASE_ADDR + 0x0124)
    #define B1_DQ3_RG_ARPI_MCK_FB_SEL_B1 Fld(2,26,AC_MSKB3)//[27:26]
    #define B1_DQ3_RG_ARPI_PD_MCTL_SEL_B1 Fld(1,25,AC_MSKB3)//[25:25]
    #define B1_DQ3_RG_ARPI_LAT_EN_B1 Fld(1,24,AC_MSKB3)//[24:24]
    #define B1_DQ3_RG_ARPI_ASYNC_EN_B1 Fld(1,23,AC_MSKB2)//[23:23]
    #define B1_DQ3_RG_ARPI_OFFSET_LAT_EN_B1 Fld(1,22,AC_MSKB2)//[22:22]
    #define B1_DQ3_RG_ARPI_OFFSET_ASYNC_EN_B1 Fld(1,21,AC_MSKB2)//[21:21]
    #define B1_DQ3_RG_RX_ARDQSIEN_RANK_SEL_LAT_EN_B1 Fld(1,20,AC_MSKB2)//[20:20]
    #define B1_DQ3_RG_RX_ARDQS0_RANK_SEL_LAT_EN_B1 Fld(1,19,AC_MSKB2)//[19:19]
    #define B1_DQ3_RG_RX_ARDQ_RANK_SEL_SER_EN_B1 Fld(1,18,AC_MSKB2)//[18:18]
    #define B1_DQ3_RG_RX_ARDQ_RANK_SEL_LAT_EN_B1 Fld(1,17,AC_MSKB2)//[17:17]
    #define B1_DQ3_RG_TX_ARDQ_DLY_LAT_EN_B1 Fld(1,16,AC_MSKB2)//[16:16]
    #define B1_DQ3_RG_RX_ARDQS0_SWAP_EN_B1 Fld(1,15,AC_MSKB1)//[15:15]
    #define B1_DQ3_RG_RX_ARDQ_OFFC_EN_B1 Fld(1,11,AC_MSKB1)//[11:11]
    #define B1_DQ3_RG_RX_ARDQ_STBENCMP_EN_B1 Fld(1,10,AC_MSKB1)//[10:10]
    #define B1_DQ3_RG_RX_ARDQ_IN_BUFF_EN_B1 Fld(1,7,AC_MSKB0)//[7:7]
    #define B1_DQ3_RG_RX_ARDQM0_IN_BUFF_EN_B1 Fld(1,6,AC_MSKB0)//[6:6]
    #define B1_DQ3_RG_RX_ARDQS0_IN_BUFF_EN_B1 Fld(1,5,AC_MSKB0)//[5:5]
    #define B1_DQ3_RG_ARDQ_RESETB_B1 Fld(1,3,AC_MSKB0)//[3:3]
    #define B1_DQ3_RG_TX_ARDQ_EN_B1 Fld(1,2,AC_MSKB0)//[2:2]
    #define B1_DQ3_RG_RX_ARDQ_SMT_EN_B1 Fld(1,1,AC_MSKB0)//[1:1]
    #define B1_DQ3_RG_ARDQ_ATPG_EN_B1 Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_B1_DQ4 (DDRPHY_AO_BASE_ADDR + 0x0128)
    #define B1_DQ4_RG_RX_ARDQ_EYE_F_DLY_B1 Fld(6,24,AC_MSKB3)//[29:24]
    #define B1_DQ4_RG_RX_ARDQ_EYE_R_DLY_B1 Fld(6,16,AC_MSKB2)//[21:16]
    #define B1_DQ4_RG_RX_ARDQS_EYE_F_DLY_B1 Fld(7,8,AC_MSKB1)//[14:8]
    #define B1_DQ4_RG_RX_ARDQS_EYE_R_DLY_B1 Fld(7,0,AC_MSKB0)//[6:0]
#define DDRPHY_B1_DQ5 (DDRPHY_AO_BASE_ADDR + 0x012C)
    #define B1_DQ5_RG_RX_ARDQS0_DVS_EN_B1 Fld(1,31,AC_MSKB3)//[31:31]
    #define B1_DQ5_RG_RX_ARDQ_EYE_STBEN_RESETB_B1 Fld(1,25,AC_MSKB3)//[25:25]
    #define B1_DQ5_RG_RX_ARDQ_EYE_EN_B1 Fld(1,24,AC_MSKB3)//[24:24]
    #define B1_DQ5_RG_RX_ARDQ_EYE_SEL_B1 Fld(4,20,AC_MSKB2)//[23:20]
    #define B1_DQ5_RG_RX_ARDQ_EYE_VREF_EN_B1 Fld(1,17,AC_MSKB2)//[17:17]
    #define B1_DQ5_RG_RX_ARDQ_VREF_EN_B1 Fld(1,16,AC_MSKB2)//[16:16]
    #define B1_DQ5_RG_RX_ARDQ_EYE_VREF_SEL_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define B1_DQ5_B1_DQ5_RFU Fld(8,0,AC_FULLB0)//[7:0]
#define DDRPHY_B1_DQ6 (DDRPHY_AO_BASE_ADDR + 0x0130)
    #define B1_DQ6_RG_RX_ARDQ_DMRANK_OUTSEL_B1 Fld(1,31,AC_MSKB3)//[31:31]
    #define B1_DQ6_RG_RX_ARDQ_EYE_OE_GATE_EN_B1 Fld(1,28,AC_MSKB3)//[28:28]
    #define B1_DQ6_RG_RX_ARDQ_EYE_DLY_DQS_BYPASS_B1 Fld(1,24,AC_MSKB3)//[24:24]
    #define B1_DQ6_RG_TX_ARDQ_DDR3_SEL_B1 Fld(1,19,AC_MSKB2)//[19:19]
    #define B1_DQ6_RG_RX_ARDQ_DDR3_SEL_B1 Fld(1,18,AC_MSKB2)//[18:18]
    #define B1_DQ6_RG_TX_ARDQ_DDR4_SEL_B1 Fld(1,17,AC_MSKB2)//[17:17]
    #define B1_DQ6_RG_RX_ARDQ_DDR4_SEL_B1 Fld(1,16,AC_MSKB2)//[16:16]
    #define B1_DQ6_RG_RX_ARDQ_BIAS_VREF_SEL_B1 Fld(2,14,AC_MSKB1)//[15:14]
    #define B1_DQ6_RG_RX_ARDQ_BIAS_EN_B1 Fld(1,12,AC_MSKB1)//[12:12]
    #define B1_DQ6_RG_RX_ARDQ_JM_SEL_B1 Fld(1,11,AC_MSKB1)//[11:11]
    #define B1_DQ6_RG_RX_ARDQ_O1_SEL_B1 Fld(1,9,AC_MSKB1)//[9:9]
    #define B1_DQ6_RG_RX_ARDQ_LPBK_EN_B1 Fld(1,8,AC_MSKB1)//[8:8]
    #define B1_DQ6_RG_RX_ARDQ_OP_BIAS_SW_EN_B1 Fld(1,7,AC_MSKB0)//[7:7]
    #define B1_DQ6_RG_RX_ARDQ_RES_BIAS_EN_B1 Fld(1,6,AC_MSKB0)//[6:6]
    #define B1_DQ6_RG_RX_ARDQ_RPRE_TOG_EN_B1 Fld(1,5,AC_MSKB0)//[5:5]
    #define B1_DQ6_NA_B1_DQ6 Fld(1,4,AC_MSKB0)//[4:4]
    #define B1_DQ6_RG_TX_ARDQ_ODTEN_EXT_DIS_B1 Fld(1,3,AC_MSKB0)//[3:3]
    #define B1_DQ6_RG_TX_ARDQ_OE_EXT_DIS_B1 Fld(1,2,AC_MSKB0)//[2:2]
    #define B1_DQ6_RG_RX_ARDQ_BIAS_PS_B1 Fld(2,0,AC_MSKB0)//[1:0]
#define DDRPHY_B1_DQ7 (DDRPHY_AO_BASE_ADDR + 0x0134)
    #define B1_DQ7_RG_TX_ARDQS0B_PULL_DN_B1_LP4Y Fld(1,16,AC_MSKB2)//[16:16]
    #define B1_DQ7_RG_TX_ARDQ_PULL_UP_B1 Fld(1,7,AC_MSKB0)//[7:7]
    #define B1_DQ7_RG_TX_ARDQ_PULL_DN_B1 Fld(1,6,AC_MSKB0)//[6:6]
    #define B1_DQ7_RG_TX_ARDQM0_PULL_UP_B1 Fld(1,5,AC_MSKB0)//[5:5]
    #define B1_DQ7_RG_TX_ARDQM0_PULL_DN_B1 Fld(1,4,AC_MSKB0)//[4:4]
    #define B1_DQ7_RG_TX_ARDQS0_PULL_UP_B1 Fld(1,3,AC_MSKB0)//[3:3]
    #define B1_DQ7_RG_TX_ARDQS0_PULL_DN_B1 Fld(1,2,AC_MSKB0)//[2:2]
    #define B1_DQ7_RG_TX_ARDQS0B_PULL_UP_B1 Fld(1,1,AC_MSKB0)//[1:1]
    #define B1_DQ7_RG_TX_ARDQS0B_PULL_DN_B1 Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_B1_DQ8 (DDRPHY_AO_BASE_ADDR + 0x0138)
    #define B1_DQ8_RG_ARDLL_RESETB_B1 Fld(1,15,AC_MSKB1)//[15:15]
    #define B1_DQ8_RG_RX_ARDQS_SER_RST_MODE_B1 Fld(1,13,AC_MSKB1)//[13:13]
    #define B1_DQ8_RG_RX_ARDQS_GATE_EN_MODE_B1 Fld(1,12,AC_MSKB1)//[12:12]
    #define B1_DQ8_RG_RX_ARDQS_DQSSTB_CG_EN_B1 Fld(1,10,AC_MSKB1)//[10:10]
    #define B1_DQ8_RG_RX_ARDQS_BURST_E2_EN_B1 Fld(1,9,AC_MSKB1)//[9:9]
    #define B1_DQ8_RG_RX_ARDQS_BURST_E1_EN_B1 Fld(1,8,AC_MSKB1)//[8:8]
    #define B1_DQ8_RG_ARPI_TX_CG_DQS_EN_B1 Fld(1,7,AC_MSKB0)//[7:7]
    #define B1_DQ8_RG_ARPI_TX_CG_DQM_EN_B1 Fld(1,6,AC_MSKB0)//[6:6]
    #define B1_DQ8_RG_ARPI_TX_CG_DQ_EN_B1 Fld(1,5,AC_MSKB0)//[5:5]
    #define B1_DQ8_RG_TX_ARDQ_CKE_MCK4X_SEL_B1 Fld(2,3,AC_MSKB0)//[4:3]
    #define B1_DQ8_RG_TX_ARDQ_CAP_DET_B1 Fld(1,2,AC_MSKB0)//[2:2]
    #define B1_DQ8_RG_TX_ARDQ_EN_CAP_LP4P_B1 Fld(1,1,AC_MSKB0)//[1:1]
    #define B1_DQ8_RG_TX_ARDQ_EN_LP4P_B1 Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_B1_DQ9 (DDRPHY_AO_BASE_ADDR + 0x013C)
    #define B1_DQ9_R_DMRXDVS_RDSEL_LAT_B1 Fld(3,28,AC_MSKB3)//[30:28]
    #define B1_DQ9_R_DMRXDVS_VALID_LAT_B1 Fld(3,24,AC_MSKB3)//[26:24]
    #define B1_DQ9_R_DMDQSIEN_RDSEL_LAT_B1 Fld(3,20,AC_MSKB2)//[22:20]
    #define B1_DQ9_R_DMDQSIEN_VALID_LAT_B1 Fld(3,16,AC_MSKB2)//[18:16]
    #define B1_DQ9_R_IN_GATE_EN_LOW_OPT_B1 Fld(8,8,AC_FULLB1)//[15:8]
    #define B1_DQ9_R_DMRXFIFO_STBENCMP_EN_B1 Fld(1,7,AC_MSKB0)//[7:7]
    #define B1_DQ9_R_DMRXDVS_R_F_DLY_RK_OPT_B1 Fld(1,6,AC_MSKB0)//[6:6]
    #define B1_DQ9_RG_RX_ARDQS0_DQSIENMODE_B1 Fld(1,5,AC_MSKB0)//[5:5]
    #define B1_DQ9_RG_RX_ARDQS0_STBEN_RESETB_B1 Fld(1,4,AC_MSKB0)//[4:4]
    #define B1_DQ9_RG_RX_ARDQ_STBEN_RESETB_B1 Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_RFU_0X140 (DDRPHY_AO_BASE_ADDR + 0x0140)
    #define RFU_0X140_RESERVED_0X140 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_RFU_0X144 (DDRPHY_AO_BASE_ADDR + 0x0144)
    #define RFU_0X144_RESERVED_0X144 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_RFU_0X148 (DDRPHY_AO_BASE_ADDR + 0x0148)
    #define RFU_0X148_RESERVED_0X148 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_RFU_0X14C (DDRPHY_AO_BASE_ADDR + 0x014C)
    #define RFU_0X14C_RESERVED_0X14C Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_B1_TX_MCK (DDRPHY_AO_BASE_ADDR + 0x0150)
    #define B1_TX_MCK_R_DM_TX_MCK_FRUN_B1 Fld(10,0,AC_MSKW10)//[9:0]
#define DDRPHY_RFU_0X154 (DDRPHY_AO_BASE_ADDR + 0x0154)
    #define RFU_0X154_RESERVED_0X154 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_RFU_0X158 (DDRPHY_AO_BASE_ADDR + 0x0158)
    #define RFU_0X158_RESERVED_0X158 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_RFU_0X15C (DDRPHY_AO_BASE_ADDR + 0x015C)
    #define RFU_0X15C_RESERVED_0X15C Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_CA_DLL_ARPI0 (DDRPHY_AO_BASE_ADDR + 0x0180)
    #define CA_DLL_ARPI0_RG_ARPI_MCK8X_SEL_CA Fld(1,6,AC_MSKB0)//[6:6]
    #define CA_DLL_ARPI0_RG_ARPI_LS_SEL_CA Fld(1,5,AC_MSKB0)//[5:5]
    #define CA_DLL_ARPI0_RG_ARPI_LS_EN_CA Fld(1,4,AC_MSKB0)//[4:4]
    #define CA_DLL_ARPI0_RG_ARPI_RESETB_CA Fld(1,3,AC_MSKB0)//[3:3]
    #define CA_DLL_ARPI0_RG_ARMCTLPLL_CK_SEL_CA Fld(1,1,AC_MSKB0)//[1:1]
#define DDRPHY_CA_DLL_ARPI1 (DDRPHY_AO_BASE_ADDR + 0x0184)
    #define CA_DLL_ARPI1_RG_ARPI_SET_UPDN_CA Fld(3,28,AC_MSKB3)//[30:28]
    #define CA_DLL_ARPI1_RG_ARPISM_MCK_SEL_CA Fld(1,21,AC_MSKB2)//[21:21]
    #define CA_DLL_ARPI1_RG_ARPISM_MCK_SEL_CA_REG_OPT Fld(1,20,AC_MSKB2)//[20:20]
    #define CA_DLL_ARPI1_RG_ARPI_MCTL_JUMP_EN_CA Fld(1,19,AC_MSKB2)//[19:19]
    #define CA_DLL_ARPI1_RG_ARPI_FB_JUMP_EN_CA Fld(1,17,AC_MSKB2)//[17:17]
    #define CA_DLL_ARPI1_RG_ARPI_CS_JUMP_EN Fld(1,16,AC_MSKB2)//[16:16]
    #define CA_DLL_ARPI1_RG_ARPI_CLK_JUMP_EN Fld(1,15,AC_MSKB1)//[15:15]
    #define CA_DLL_ARPI1_RG_ARPI_CMD_JUMP_EN Fld(1,13,AC_MSKB1)//[13:13]
    #define CA_DLL_ARPI1_RG_ARPI_CLKIEN_JUMP_EN Fld(1,11,AC_MSKB1)//[11:11]
#define DDRPHY_CA_DLL_ARPI2 (DDRPHY_AO_BASE_ADDR + 0x0188)
    #define CA_DLL_ARPI2_BIT_31_10 Fld(22,10,AC_MSKB3)//[31:10] //Lewis add
    #define CA_DLL_ARPI2_RG_ARPI_CG_MCK_CA Fld(1,31,AC_MSKB3)//[31:31]
    #define CA_DLL_ARPI2_RG_ARPI_CG_MCK_FB2DLL_CA Fld(1,27,AC_MSKB3)//[27:27]
    #define CA_DLL_ARPI2_RG_ARPI_CG_MCTL_CA Fld(1,19,AC_MSKB2)//[19:19]
    #define CA_DLL_ARPI2_RG_ARPI_CG_FB_CA Fld(1,17,AC_MSKB2)//[17:17]
    #define CA_DLL_ARPI2_RG_ARPI_CG_CS Fld(1,16,AC_MSKB2)//[16:16]
    #define CA_DLL_ARPI2_RG_ARPI_CG_CLK Fld(1,15,AC_MSKB1)//[15:15]
    #define CA_DLL_ARPI2_RG_ARPI_CG_CMD Fld(1,13,AC_MSKB1)//[13:13]
    #define CA_DLL_ARPI2_RG_ARPI_CG_CLKIEN Fld(1,11,AC_MSKB1)//[11:11]
    #define CA_DLL_ARPI2_RG_ARPI_MPDIV_CG_CA Fld(1,10,AC_MSKB1)//[10:10]
    #define CA_DLL_ARPI2_RG_ARDLL_PHDET_EN_CA Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_CA_DLL_ARPI3 (DDRPHY_AO_BASE_ADDR + 0x018C)
    #define CA_DLL_ARPI3_RG_ARPI_MCTL_EN_CA Fld(1,19,AC_MSKB2)//[19:19]
    #define CA_DLL_ARPI3_RG_ARPI_FB_EN_CA Fld(1,17,AC_MSKB2)//[17:17]
    #define CA_DLL_ARPI3_RG_ARPI_CS_EN Fld(1,16,AC_MSKB2)//[16:16]
    #define CA_DLL_ARPI3_RG_ARPI_CLK_EN Fld(1,15,AC_MSKB1)//[15:15]
    #define CA_DLL_ARPI3_RG_ARPI_CMD_EN Fld(1,13,AC_MSKB1)//[13:13]
    #define CA_DLL_ARPI3_RG_ARPI_CLKIEN_EN Fld(1,11,AC_MSKB1)//[11:11]
#define DDRPHY_CA_DLL_ARPI4 (DDRPHY_AO_BASE_ADDR + 0x0190)
    #define CA_DLL_ARPI4_RG_ARPI_BYPASS_MCTL_CA Fld(1,19,AC_MSKB2)//[19:19]
    #define CA_DLL_ARPI4_RG_ARPI_BYPASS_FB_CA Fld(1,17,AC_MSKB2)//[17:17]
    #define CA_DLL_ARPI4_RG_ARPI_BYPASS_CS Fld(1,16,AC_MSKB2)//[16:16]
    #define CA_DLL_ARPI4_RG_ARPI_BYPASS_CLK Fld(1,15,AC_MSKB1)//[15:15]
    #define CA_DLL_ARPI4_RG_ARPI_BYPASS_CMD Fld(1,13,AC_MSKB1)//[13:13]
    #define CA_DLL_ARPI4_RG_ARPI_BYPASS_CLKIEN Fld(1,11,AC_MSKB1)//[11:11]
#define DDRPHY_CA_DLL_ARPI5 (DDRPHY_AO_BASE_ADDR + 0x0194)
    #define CA_DLL_ARPI5_RG_ARDLL_PD_ZONE_CA Fld(3,29,AC_MSKB3)//[31:29]
    #define CA_DLL_ARPI5_RG_ARDLL_IDLE_EN_CA Fld(1,28,AC_MSKB3)//[28:28]
    #define CA_DLL_ARPI5_RG_ARDLL_FJ_OUT_MODE_CA Fld(1,26,AC_MSKB3)//[26:26]
    #define CA_DLL_ARPI5_RG_ARDLL_FJ_OUT_MODE_SEL_CA Fld(1,25,AC_MSKB3)//[25:25]
    #define CA_DLL_ARPI5_CA_DLL_ARPI5_RFU Fld(12,12,AC_MSKW21)//[23:12]
    #define CA_DLL_ARPI5_RG_ARDLL_DIV_DEC_CA Fld(1,8,AC_MSKB1)//[8:8]
    #define CA_DLL_ARPI5_RG_ARDLL_MON_SEL_CA Fld(4,4,AC_MSKB0)//[7:4]
    #define CA_DLL_ARPI5_RG_ARDLL_DIV_MCTL_CA Fld(2,2,AC_MSKB0)//[3:2]
#define DDRPHY_CA_CMD0 (DDRPHY_AO_BASE_ADDR + 0x0198)
    #define CA_CMD0_RG_RX_ARCA5_OFFC Fld(4,20,AC_MSKB2)//[23:20]
    #define CA_CMD0_RG_RX_ARCA4_OFFC Fld(4,16,AC_MSKB2)//[19:16]
    #define CA_CMD0_RG_RX_ARCA3_OFFC Fld(4,12,AC_MSKB1)//[15:12]
    #define CA_CMD0_RG_RX_ARCA2_OFFC Fld(4,8,AC_MSKB1)//[11:8]
    #define CA_CMD0_RG_RX_ARCA1_OFFC Fld(4,4,AC_MSKB0)//[7:4]
    #define CA_CMD0_RG_RX_ARCA0_OFFC Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_CA_CMD1 (DDRPHY_AO_BASE_ADDR + 0x019C)
    #define CA_CMD1_RG_RX_ARCKE2_OFFC Fld(4,20,AC_MSKB2)//[23:20]
    #define CA_CMD1_RG_RX_ARCKE1_OFFC Fld(4,16,AC_MSKB2)//[19:16]
    #define CA_CMD1_RG_RX_ARCKE0_OFFC Fld(4,12,AC_MSKB1)//[15:12]
    #define CA_CMD1_RG_RX_ARCS2_OFFC Fld(4,8,AC_MSKB1)//[11:8]
    #define CA_CMD1_RG_RX_ARCS1_OFFC Fld(4,4,AC_MSKB0)//[7:4]
    #define CA_CMD1_RG_RX_ARCS0_OFFC Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_CA_CMD2 (DDRPHY_AO_BASE_ADDR + 0x01A0)
    #define CA_CMD2_RG_TX_ARCMD_OE_DIS Fld(1,21,AC_MSKB2)//[21:21]
    #define CA_CMD2_RG_TX_ARCMD_ODTEN_DIS Fld(1,20,AC_MSKB2)//[20:20]
    #define CA_CMD2_RG_TX_ARCLK_OE_DIS Fld(1,17,AC_MSKB2)//[17:17]
    #define CA_CMD2_RG_TX_ARCLK_ODTEN_DIS Fld(1,16,AC_MSKB2)//[16:16]
#define DDRPHY_CA_CMD3 (DDRPHY_AO_BASE_ADDR + 0x01A4)
    #define CA_CMD3_RG_ARPI_MCK_FB_SEL_CA Fld(2,26,AC_MSKB3)//[27:26]
    #define CA_CMD3_RG_ARPI_PD_MCTL_SEL_CA Fld(1,25,AC_MSKB3)//[25:25]
    #define CA_CMD3_RG_ARPI_LAT_EN_CA Fld(1,24,AC_MSKB3)//[24:24]
    #define CA_CMD3_RG_ARPI_ASYNC_EN_CA Fld(1,23,AC_MSKB2)//[23:23]
    #define CA_CMD3_RG_ARPI_OFFSET_LAT_EN_CA Fld(1,22,AC_MSKB2)//[22:22]
    #define CA_CMD3_RG_ARPI_OFFSET_ASYNC_EN_CA Fld(1,21,AC_MSKB2)//[21:21]
    #define CA_CMD3_RG_RX_ARDQSIEN_RANK_SEL_LAT_EN_CA Fld(1,20,AC_MSKB2)//[20:20]
    #define CA_CMD3_RG_RX_ARCLK_RANK_SEL_LAT_EN Fld(1,19,AC_MSKB2)//[19:19]
    #define CA_CMD3_RG_RX_ARCMD_RANK_SEL_SER_EN Fld(1,18,AC_MSKB2)//[18:18]
    #define CA_CMD3_RG_RX_ARCMD_RANK_SEL_LAT_EN Fld(1,17,AC_MSKB2)//[17:17]
    #define CA_CMD3_RG_TX_ARCMD_DLY_LAT_EN Fld(1,16,AC_MSKB2)//[16:16]
    #define CA_CMD3_RG_RX_ARCLK_SWAP_EN Fld(1,15,AC_MSKB1)//[15:15]
    #define CA_CMD3_RG_RX_ARCMD_OFFC_EN Fld(1,11,AC_MSKB1)//[11:11]
    #define CA_CMD3_RG_RX_ARCMD_STBENCMP_EN Fld(1,10,AC_MSKB1)//[10:10]
    #define CA_CMD3_RG_RX_ARCMD_IN_BUFF_EN Fld(1,7,AC_MSKB0)//[7:7]
    #define CA_CMD3_RG_RX_ARCLK_IN_BUFF_EN Fld(1,5,AC_MSKB0)//[5:5]
    #define CA_CMD3_RG_ARCMD_RESETB Fld(1,3,AC_MSKB0)//[3:3]
    #define CA_CMD3_RG_TX_ARCMD_EN Fld(1,2,AC_MSKB0)//[2:2]
    #define CA_CMD3_RG_RX_ARCMD_SMT_EN Fld(1,1,AC_MSKB0)//[1:1]
    #define CA_CMD3_RG_ARCMD_ATPG_EN Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_CA_CMD4 (DDRPHY_AO_BASE_ADDR + 0x01A8)
    #define CA_CMD4_RG_RX_ARCMD_EYE_F_DLY Fld(6,24,AC_MSKB3)//[29:24]
    #define CA_CMD4_RG_RX_ARCMD_EYE_R_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define CA_CMD4_RG_RX_ARCLK_EYE_F_DLY Fld(7,8,AC_MSKB1)//[14:8]
    #define CA_CMD4_RG_RX_ARCLK_EYE_R_DLY Fld(7,0,AC_MSKB0)//[6:0]
#define DDRPHY_CA_CMD5 (DDRPHY_AO_BASE_ADDR + 0x01AC)
    #define CA_CMD5_RG_RX_ARCLK_DVS_EN Fld(1,31,AC_MSKB3)//[31:31]
    #define CA_CMD5_RG_RX_ARCMD_EYE_STBEN_RESETB Fld(1,25,AC_MSKB3)//[25:25]
    #define CA_CMD5_RG_RX_ARCMD_EYE_EN Fld(1,24,AC_MSKB3)//[24:24]
    #define CA_CMD5_RG_RX_ARCMD_EYE_SEL Fld(4,20,AC_MSKB2)//[23:20]
    #define CA_CMD5_RG_RX_ARCMD_EYE_VREF_EN Fld(1,17,AC_MSKB2)//[17:17]
    #define CA_CMD5_RG_RX_ARCMD_VREF_EN Fld(1,16,AC_MSKB2)//[16:16]
    #define CA_CMD5_RG_RX_ARCMD_EYE_VREF_SEL Fld(6,8,AC_MSKB1)//[13:8]
    #define CA_CMD5_CA_CMD5_RFU Fld(8,0,AC_FULLB0)//[7:0]
#define DDRPHY_CA_CMD6 (DDRPHY_AO_BASE_ADDR + 0x01B0)
    #define CA_CMD6_RG_RX_ARCMD_DMRANK_OUTSEL Fld(1,31,AC_MSKB3)//[31:31]
    #define CA_CMD6_RG_RX_ARCMD_EYE_OE_GATE_EN Fld(1,28,AC_MSKB3)//[28:28]
    #define CA_CMD6_RG_RX_ARCMD_EYE_DLY_DQS_BYPASS Fld(1,24,AC_MSKB3)//[24:24]
    #define CA_CMD6_RG_TX_ARCMD_DDR3_SEL Fld(1,19,AC_MSKB2)//[19:19]
    #define CA_CMD6_RG_RX_ARCMD_DDR3_SEL Fld(1,18,AC_MSKB2)//[18:18]
    #define CA_CMD6_RG_TX_ARCMD_DDR4_SEL Fld(1,17,AC_MSKB2)//[17:17]
    #define CA_CMD6_RG_RX_ARCMD_DDR4_SEL Fld(1,16,AC_MSKB2)//[16:16]
    #define CA_CMD6_RG_RX_ARCMD_BIAS_VREF_SEL Fld(2,14,AC_MSKB1)//[15:14]
    #define CA_CMD6_RG_RX_ARCMD_BIAS_EN Fld(1,12,AC_MSKB1)//[12:12]
    #define CA_CMD6_RG_RX_ARCMD_JM_SEL Fld(1,11,AC_MSKB1)//[11:11]
    #define CA_CMD6_RG_RX_ARCMD_O1_SEL Fld(1,9,AC_MSKB1)//[9:9]
    #define CA_CMD6_RG_RX_ARCMD_LPBK_EN Fld(1,8,AC_MSKB1)//[8:8]
    #define CA_CMD6_RG_RX_ARCMD_OP_BIAS_SW_EN Fld(1,7,AC_MSKB0)//[7:7]
    #define CA_CMD6_RG_RX_ARCMD_RES_BIAS_EN Fld(1,6,AC_MSKB0)//[6:6]
    #define CA_CMD6_RG_RX_ARCMD_RPRE_TOG_EN Fld(1,5,AC_MSKB0)//[5:5]
    #define CA_CMD6_RG_TX_ARCMD_ODTEN_EXT_DIS Fld(1,3,AC_MSKB0)//[3:3]
    #define CA_CMD6_RG_TX_ARCMD_OE_EXT_DIS Fld(1,2,AC_MSKB0)//[2:2]
    #define CA_CMD6_RG_RX_ARCMD_BIAS_PS Fld(2,0,AC_MSKB0)//[1:0]
#define DDRPHY_CA_CMD7 (DDRPHY_AO_BASE_ADDR + 0x01B4)
    #define CA_CMD7_RG_TX_ARCLKB_PULL_DN_LP4Y Fld(1,16,AC_MSKB2)//[16:16]
    #define CA_CMD7_RG_TX_ARCMD_PULL_UP Fld(1,7,AC_MSKB0)//[7:7]
    #define CA_CMD7_RG_TX_ARCMD_PULL_DN Fld(1,6,AC_MSKB0)//[6:6]
    #define CA_CMD7_RG_TX_ARCS_PULL_UP Fld(1,5,AC_MSKB0)//[5:5]
    #define CA_CMD7_RG_TX_ARCS_PULL_DN Fld(1,4,AC_MSKB0)//[4:4]
    #define CA_CMD7_RG_TX_ARCLK_PULL_UP Fld(1,3,AC_MSKB0)//[3:3]
    #define CA_CMD7_RG_TX_ARCLK_PULL_DN Fld(1,2,AC_MSKB0)//[2:2]
    #define CA_CMD7_RG_TX_ARCLKB_PULL_UP Fld(1,1,AC_MSKB0)//[1:1]
    #define CA_CMD7_RG_TX_ARCLKB_PULL_DN Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_CA_CMD8 (DDRPHY_AO_BASE_ADDR + 0x01B8)
    #define CA_CMD8_RG_TX_RRESETB_PULL_UP Fld(1,21,AC_MSKB2)//[21:21]
    #define CA_CMD8_RG_TX_RRESETB_PULL_DN Fld(1,20,AC_MSKB2)//[20:20]
    #define CA_CMD8_RG_TX_RRESETB_DDR3_SEL Fld(1,19,AC_MSKB2)//[19:19]
    #define CA_CMD8_RG_TX_RRESETB_DDR4_SEL Fld(1,18,AC_MSKB2)//[18:18]
    #define CA_CMD8_RG_TX_RRESETB_SCAN_IN_EN Fld(1,17,AC_MSKB2)//[17:17]
    #define CA_CMD8_RG_RX_RRESETB_SMT_EN Fld(1,16,AC_MSKB2)//[16:16]
    #define CA_CMD8_RG_RRESETB_DRVN Fld(5,8,AC_MSKB1)//[12:8]
    #define CA_CMD8_RG_RRESETB_DRVP Fld(5,0,AC_MSKB0)//[4:0]
#define DDRPHY_CA_CMD9 (DDRPHY_AO_BASE_ADDR + 0x01BC)
    #define CA_CMD9_RG_TX_ARCMD_ODTEN_OE_SUS_EN Fld(1,25,AC_MSKB3)//[25:25]
    #define CA_CMD9_RG_TX_ARCMD_OE_SUS_EN Fld(1,24,AC_MSKB3)//[24:24]
    #define CA_CMD9_RG_TX_ARCMD_LSH_DQ_CG_EN Fld(1,22,AC_MSKB2)//[22:22]
    #define CA_CMD9_RG_TX_ARCMD_LSH_DQS_CG_EN Fld(1,21,AC_MSKB2)//[21:21]
    #define CA_CMD9_RG_TX_ARCMD_LSH_DQM_CG_EN Fld(1,20,AC_MSKB2)//[20:20]
    #define CA_CMD9_RG_TX_ARCMD_LP4X_CKE_SEL Fld(1,18,AC_MSKB2)//[18:18]
    #define CA_CMD9_RG_TX_ARCMD_LP4_CKE_SEL Fld(1,17,AC_MSKB2)//[17:17]
    #define CA_CMD9_RG_TX_ARCMD_LP3_CKE_SEL Fld(1,16,AC_MSKB2)//[16:16]
    #define CA_CMD9_RG_ARDLL_RESETB_CA Fld(1,15,AC_MSKB1)//[15:15]
    #define CA_CMD9_RG_RX_ARCLK_SER_RST_MODE Fld(1,13,AC_MSKB1)//[13:13]
    #define CA_CMD9_RG_RX_ARCLK_GATE_EN_MODE Fld(1,12,AC_MSKB1)//[12:12]
    #define CA_CMD9_RG_RX_ARCLK_DQSSTB_CG_EN Fld(1,10,AC_MSKB1)//[10:10]
    #define CA_CMD9_RG_RX_ARCLK_DQSIEN_BURST_E2_EN Fld(1,9,AC_MSKB1)//[9:9]
    #define CA_CMD9_RG_RX_ARCLK_DQSIEN_BURST_E1_EN Fld(1,8,AC_MSKB1)//[8:8]
    #define CA_CMD9_RG_ARPI_TX_CG_CLK_EN Fld(1,7,AC_MSKB0)//[7:7]
    #define CA_CMD9_RG_ARPI_TX_CG_CA_EN Fld(1,6,AC_MSKB0)//[6:6]
    #define CA_CMD9_RG_ARPI_TX_CG_CS_EN Fld(1,5,AC_MSKB0)//[5:5]
    #define CA_CMD9_RG_TX_ARCMD_CKE_MCK4X_SEL Fld(2,3,AC_MSKB0)//[4:3]
    #define CA_CMD9_RG_TX_ARCMD_CAP_DET Fld(1,2,AC_MSKB0)//[2:2]
    #define CA_CMD9_RG_TX_ARCMD_EN_CAP_LP4P Fld(1,1,AC_MSKB0)//[1:1]
    #define CA_CMD9_RG_TX_ARCMD_EN_LP4P Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_CA_CMD10 (DDRPHY_AO_BASE_ADDR + 0x01C0)
    #define CA_CMD10_R_DMRXDVS_RDSEL_LAT_CA Fld(3,28,AC_MSKB3)//[30:28]
    #define CA_CMD10_R_DMRXDVS_VALID_LAT_CA Fld(3,24,AC_MSKB3)//[26:24]
    #define CA_CMD10_R_DMDQSIEN_RDSEL_LAT_CA Fld(3,20,AC_MSKB2)//[22:20]
    #define CA_CMD10_R_DMDQSIEN_VALID_LAT_CA Fld(3,16,AC_MSKB2)//[18:16]
    #define CA_CMD10_R_IN_GATE_EN_LOW_OPT_CA Fld(8,8,AC_FULLB1)//[15:8]
    #define CA_CMD10_R_DMRXFIFO_STBENCMP_EN_CA Fld(1,7,AC_MSKB0)//[7:7]
    #define CA_CMD10_R_DMRXDVS_R_F_DLY_RK_OPT Fld(1,6,AC_MSKB0)//[6:6]
    #define CA_CMD10_RG_RX_ARCLK_DQSIENMODE Fld(1,5,AC_MSKB0)//[5:5]
    #define CA_CMD10_RG_RX_ARCLK_STBEN_RESETB Fld(1,4,AC_MSKB0)//[4:4]
    #define CA_CMD10_RG_RX_ARCMD_STBEN_RESETB Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_RFU_0X1C4 (DDRPHY_AO_BASE_ADDR + 0x01C4)
    #define RFU_0X1C4_RESERVED_0X1C4 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_RFU_0X1C8 (DDRPHY_AO_BASE_ADDR + 0x01C8)
    #define RFU_0X1C8_RESERVED_0X1C8 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_RFU_0X1CC (DDRPHY_AO_BASE_ADDR + 0x01CC)
    #define RFU_0X1CC_RESERVED_0X1CC Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_CA_TX_MCK (DDRPHY_AO_BASE_ADDR + 0x01D0)
    #define CA_TX_MCK_R_DMRESET_FRPHY_OPT Fld(1,31,AC_MSKB3)//[31:31]
    #define CA_TX_MCK_R_DMRESETB_DRVN_FRPHY Fld(5,26,AC_MSKB3)//[30:26]
    #define CA_TX_MCK_R_DMRESETB_DRVP_FRPHY Fld(5,21,AC_MSKW32)//[25:21]
    #define CA_TX_MCK_R_DM_TX_MCK_FRUN_CA Fld(13,0,AC_MSKW10)//[12:0]
#define DDRPHY_RFU_0X1D4 (DDRPHY_AO_BASE_ADDR + 0x01D4)
    #define RFU_0X1D4_RESERVED_0X1D4 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_RFU_0X1D8 (DDRPHY_AO_BASE_ADDR + 0x01D8)
    #define RFU_0X1D8_RESERVED_0X1D8 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_RFU_0X1DC (DDRPHY_AO_BASE_ADDR + 0x01DC)
    #define RFU_0X1DC_RESERVED_0X1DC Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_MISC_EXTLB0 (DDRPHY_AO_BASE_ADDR + 0x0200)
    #define MISC_EXTLB0_R_EXTLB_LFSR_INI_0 Fld(16,0,AC_FULLW10)//[15:0]
    #define MISC_EXTLB0_R_EXTLB_LFSR_INI_1 Fld(16,16,AC_FULLW32)//[31:16]
#define DDRPHY_MISC_EXTLB1 (DDRPHY_AO_BASE_ADDR + 0x0204)
    #define MISC_EXTLB1_R_EXTLB_LFSR_INI_2 Fld(16,0,AC_FULLW10)//[15:0]
    #define MISC_EXTLB1_R_EXTLB_LFSR_INI_3 Fld(16,16,AC_FULLW32)//[31:16]
#define DDRPHY_MISC_EXTLB2 (DDRPHY_AO_BASE_ADDR + 0x0208)
    #define MISC_EXTLB2_R_EXTLB_LFSR_INI_4 Fld(16,0,AC_FULLW10)//[15:0]
    #define MISC_EXTLB2_R_EXTLB_LFSR_INI_5 Fld(16,16,AC_FULLW32)//[31:16]
#define DDRPHY_MISC_EXTLB3 (DDRPHY_AO_BASE_ADDR + 0x020C)
    #define MISC_EXTLB3_R_EXTLB_LFSR_INI_6 Fld(16,0,AC_FULLW10)//[15:0]
    #define MISC_EXTLB3_R_EXTLB_LFSR_INI_7 Fld(16,16,AC_FULLW32)//[31:16]
#define DDRPHY_MISC_EXTLB4 (DDRPHY_AO_BASE_ADDR + 0x0210)
    #define MISC_EXTLB4_R_EXTLB_LFSR_INI_8 Fld(16,0,AC_FULLW10)//[15:0]
    #define MISC_EXTLB4_R_EXTLB_LFSR_INI_9 Fld(16,16,AC_FULLW32)//[31:16]
#define DDRPHY_MISC_EXTLB5 (DDRPHY_AO_BASE_ADDR + 0x0214)
    #define MISC_EXTLB5_R_EXTLB_LFSR_INI_10 Fld(16,0,AC_FULLW10)//[15:0]
    #define MISC_EXTLB5_R_EXTLB_LFSR_INI_11 Fld(16,16,AC_FULLW32)//[31:16]
#define DDRPHY_MISC_EXTLB6 (DDRPHY_AO_BASE_ADDR + 0x0218)
    #define MISC_EXTLB6_R_EXTLB_LFSR_INI_12 Fld(16,0,AC_FULLW10)//[15:0]
    #define MISC_EXTLB6_R_EXTLB_LFSR_INI_13 Fld(16,16,AC_FULLW32)//[31:16]
#define DDRPHY_MISC_EXTLB7 (DDRPHY_AO_BASE_ADDR + 0x021C)
    #define MISC_EXTLB7_R_EXTLB_LFSR_INI_14 Fld(16,0,AC_FULLW10)//[15:0]
    #define MISC_EXTLB7_R_EXTLB_LFSR_INI_15 Fld(16,16,AC_FULLW32)//[31:16]
#define DDRPHY_MISC_EXTLB8 (DDRPHY_AO_BASE_ADDR + 0x0220)
    #define MISC_EXTLB8_R_EXTLB_LFSR_INI_16 Fld(16,0,AC_FULLW10)//[15:0]
    #define MISC_EXTLB8_R_EXTLB_LFSR_INI_17 Fld(16,16,AC_FULLW32)//[31:16]
#define DDRPHY_MISC_EXTLB9 (DDRPHY_AO_BASE_ADDR + 0x0224)
    #define MISC_EXTLB9_R_EXTLB_LFSR_INI_18 Fld(16,0,AC_FULLW10)//[15:0]
    #define MISC_EXTLB9_R_EXTLB_LFSR_INI_19 Fld(16,16,AC_FULLW32)//[31:16]
#define DDRPHY_MISC_EXTLB10 (DDRPHY_AO_BASE_ADDR + 0x0228)
    #define MISC_EXTLB10_R_EXTLB_LFSR_INI_20 Fld(16,0,AC_FULLW10)//[15:0]
    #define MISC_EXTLB10_R_EXTLB_LFSR_INI_21 Fld(16,16,AC_FULLW32)//[31:16]
#define DDRPHY_MISC_EXTLB11 (DDRPHY_AO_BASE_ADDR + 0x022C)
    #define MISC_EXTLB11_R_EXTLB_LFSR_INI_22 Fld(16,0,AC_FULLW10)//[15:0]
    #define MISC_EXTLB11_R_EXTLB_LFSR_INI_23 Fld(16,16,AC_FULLW32)//[31:16]
#define DDRPHY_MISC_EXTLB12 (DDRPHY_AO_BASE_ADDR + 0x0230)
    #define MISC_EXTLB12_R_EXTLB_LFSR_INI_24 Fld(16,0,AC_FULLW10)//[15:0]
    #define MISC_EXTLB12_R_EXTLB_LFSR_INI_25 Fld(16,16,AC_FULLW32)//[31:16]
#define DDRPHY_MISC_EXTLB13 (DDRPHY_AO_BASE_ADDR + 0x0234)
    #define MISC_EXTLB13_R_EXTLB_LFSR_INI_26 Fld(16,0,AC_FULLW10)//[15:0]
    #define MISC_EXTLB13_R_EXTLB_LFSR_INI_27 Fld(16,16,AC_FULLW32)//[31:16]
#define DDRPHY_MISC_EXTLB14 (DDRPHY_AO_BASE_ADDR + 0x0238)
    #define MISC_EXTLB14_R_EXTLB_LFSR_INI_28 Fld(16,0,AC_FULLW10)//[15:0]
    #define MISC_EXTLB14_R_EXTLB_LFSR_INI_29 Fld(16,16,AC_FULLW32)//[31:16]
#define DDRPHY_MISC_EXTLB15 (DDRPHY_AO_BASE_ADDR + 0x023C)
    #define MISC_EXTLB15_MISC_EXTLB15_RFU Fld(16,16,AC_FULLW32)//[31:16]
    #define MISC_EXTLB15_R_EXTLB_LFSR_INI_30 Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_MISC_EXTLB16 (DDRPHY_AO_BASE_ADDR + 0x0240)
    #define MISC_EXTLB16_R_EXTLB_LFSR_TAP Fld(16,0,AC_FULLW10)//[15:0]
    #define MISC_EXTLB16_R_EXTLB_OE_DQB0_ON Fld(1,16,AC_MSKB2)//[16:16]
    #define MISC_EXTLB16_R_EXTLB_OE_DQM0_ON Fld(1,17,AC_MSKB2)//[17:17]
    #define MISC_EXTLB16_R_EXTLB_OE_DQS0_ON Fld(1,18,AC_MSKB2)//[18:18]
    #define MISC_EXTLB16_R_EXTLB_OE_DQB1_ON Fld(1,19,AC_MSKB2)//[19:19]
    #define MISC_EXTLB16_R_EXTLB_OE_DQM1_ON Fld(1,20,AC_MSKB2)//[20:20]
    #define MISC_EXTLB16_R_EXTLB_OE_DQS1_ON Fld(1,21,AC_MSKB2)//[21:21]
    #define MISC_EXTLB16_R_EXTLB_ODTEN_DQB0_ON Fld(1,22,AC_MSKB2)//[22:22]
    #define MISC_EXTLB16_R_EXTLB_ODTEN_DQM0_ON Fld(1,23,AC_MSKB2)//[23:23]
    #define MISC_EXTLB16_R_EXTLB_ODTEN_DQS0_ON Fld(1,24,AC_MSKB3)//[24:24]
    #define MISC_EXTLB16_R_EXTLB_ODTEN_DQB1_ON Fld(1,25,AC_MSKB3)//[25:25]
    #define MISC_EXTLB16_R_EXTLB_ODTEN_DQM1_ON Fld(1,26,AC_MSKB3)//[26:26]
    #define MISC_EXTLB16_R_EXTLB_ODTEN_DQS1_ON Fld(1,27,AC_MSKB3)//[27:27]
#define DDRPHY_MISC_EXTLB17 (DDRPHY_AO_BASE_ADDR + 0x0244)
    #define MISC_EXTLB17_R_EXTLB Fld(1,0,AC_MSKB0)//[0:0]
    #define MISC_EXTLB17_R_EXTLB_RX_SWRST Fld(1,1,AC_MSKB0)//[1:1]
    #define MISC_EXTLB17_R_EXTLB_TX_EN Fld(1,2,AC_MSKB0)//[2:2]
    #define MISC_EXTLB17_R_EXTLB_TX_EN_OTHERCH_SEL Fld(1,3,AC_MSKB0)//[3:3]
    #define MISC_EXTLB17_R_INTLB_ARCLK_MUXSEL Fld(1,4,AC_MSKB0)//[4:4]
    #define MISC_EXTLB17_R_INTLB_DRDF_CA_MUXSEL Fld(1,5,AC_MSKB0)//[5:5]
    #define MISC_EXTLB17_R_EXTLB_TX_PRE_ON Fld(1,7,AC_MSKB0)//[7:7]
    #define MISC_EXTLB17_R_EXTLB_RX_LENGTH_M1 Fld(24,8,AC_MSKDW)//[31:8]
#define DDRPHY_MISC_EXTLB18 (DDRPHY_AO_BASE_ADDR + 0x0248)
    #define MISC_EXTLB18_R_OTH_TX_TRIG_SRC_SEL Fld(4,20,AC_MSKB2)//[23:20]
    #define MISC_EXTLB18_R_TX_TRIG_SRC_SEL Fld(4,16,AC_MSKB2)//[19:16]
    #define MISC_EXTLB18_R_LPBK_CA_RX_MODE Fld(1,9,AC_MSKB1)//[9:9]
    #define MISC_EXTLB18_R_LPBK_DQ_RX_MODE Fld(1,8,AC_MSKB1)//[8:8]
    #define MISC_EXTLB18_R_LPBK_CA_TX_MODE Fld(1,5,AC_MSKB0)//[5:5]
    #define MISC_EXTLB18_R_LPBK_DQ_TX_MODE Fld(1,4,AC_MSKB0)//[4:4]
    #define MISC_EXTLB18_R_LPBK_DQ_MODE_FOR_CA Fld(1,3,AC_MSKB0)//[3:3]
    #define MISC_EXTLB18_R_OTH_TX_EN_SRC_SEL Fld(1,1,AC_MSKB0)//[1:1]
    #define MISC_EXTLB18_R_TX_EN_SRC_SEL Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_MISC_EXTLB19 (DDRPHY_AO_BASE_ADDR + 0x024C)
    #define MISC_EXTLB19_R_LPBK_DC_TOG_TIMER Fld(8,24,AC_FULLB3)//[31:24]
    #define MISC_EXTLB19_R_LPBK_DC_TOG_MODE Fld(1,23,AC_MSKB2)//[23:23]
    #define MISC_EXTLB19_R_EXTLB_DBG_SEL Fld(5,16,AC_MSKB2)//[20:16]
    #define MISC_EXTLB19_R_EXTLB_LEADLAG_DBG_ENABLE Fld(1,3,AC_MSKB0)//[3:3]
    #define MISC_EXTLB19_R_EXTLB_XTALK_ENABLE Fld(1,2,AC_MSKB0)//[2:2]
    #define MISC_EXTLB19_R_EXTLB_SSO_ENABLE Fld(1,1,AC_MSKB0)//[1:1]
    #define MISC_EXTLB19_R_EXTLB_LFSR_ENABLE Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_MISC_EXTLB20 (DDRPHY_AO_BASE_ADDR + 0x0250)
    #define MISC_EXTLB20_R_XTALK_TX_07_TOG_CYCLE Fld(4,28,AC_MSKB3)//[31:28]
    #define MISC_EXTLB20_R_XTALK_TX_06_TOG_CYCLE Fld(4,24,AC_MSKB3)//[27:24]
    #define MISC_EXTLB20_R_XTALK_TX_05_TOG_CYCLE Fld(4,20,AC_MSKB2)//[23:20]
    #define MISC_EXTLB20_R_XTALK_TX_04_TOG_CYCLE Fld(4,16,AC_MSKB2)//[19:16]
    #define MISC_EXTLB20_R_XTALK_TX_03_TOG_CYCLE Fld(4,12,AC_MSKB1)//[15:12]
    #define MISC_EXTLB20_R_XTALK_TX_02_TOG_CYCLE Fld(4,8,AC_MSKB1)//[11:8]
    #define MISC_EXTLB20_R_XTALK_TX_01_TOG_CYCLE Fld(4,4,AC_MSKB0)//[7:4]
    #define MISC_EXTLB20_R_XTALK_TX_00_TOG_CYCLE Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_MISC_EXTLB21 (DDRPHY_AO_BASE_ADDR + 0x0254)
    #define MISC_EXTLB21_R_XTALK_TX_15_TOG_CYCLE Fld(4,28,AC_MSKB3)//[31:28]
    #define MISC_EXTLB21_R_XTALK_TX_14_TOG_CYCLE Fld(4,24,AC_MSKB3)//[27:24]
    #define MISC_EXTLB21_R_XTALK_TX_13_TOG_CYCLE Fld(4,20,AC_MSKB2)//[23:20]
    #define MISC_EXTLB21_R_XTALK_TX_12_TOG_CYCLE Fld(4,16,AC_MSKB2)//[19:16]
    #define MISC_EXTLB21_R_XTALK_TX_11_TOG_CYCLE Fld(4,12,AC_MSKB1)//[15:12]
    #define MISC_EXTLB21_R_XTALK_TX_10_TOG_CYCLE Fld(4,8,AC_MSKB1)//[11:8]
    #define MISC_EXTLB21_R_XTALK_TX_09_TOG_CYCLE Fld(4,4,AC_MSKB0)//[7:4]
    #define MISC_EXTLB21_R_XTALK_TX_08_TOG_CYCLE Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_MISC_EXTLB22 (DDRPHY_AO_BASE_ADDR + 0x0258)
    #define MISC_EXTLB22_R_XTALK_TX_23_TOG_CYCLE Fld(4,28,AC_MSKB3)//[31:28]
    #define MISC_EXTLB22_R_XTALK_TX_22_TOG_CYCLE Fld(4,24,AC_MSKB3)//[27:24]
    #define MISC_EXTLB22_R_XTALK_TX_21_TOG_CYCLE Fld(4,20,AC_MSKB2)//[23:20]
    #define MISC_EXTLB22_R_XTALK_TX_20_TOG_CYCLE Fld(4,16,AC_MSKB2)//[19:16]
    #define MISC_EXTLB22_R_XTALK_TX_19_TOG_CYCLE Fld(4,12,AC_MSKB1)//[15:12]
    #define MISC_EXTLB22_R_XTALK_TX_18_TOG_CYCLE Fld(4,8,AC_MSKB1)//[11:8]
    #define MISC_EXTLB22_R_XTALK_TX_17_TOG_CYCLE Fld(4,4,AC_MSKB0)//[7:4]
    #define MISC_EXTLB22_R_XTALK_TX_16_TOG_CYCLE Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_MISC_EXTLB23 (DDRPHY_AO_BASE_ADDR + 0x025C)
    #define MISC_EXTLB23_R_XTALK_TX_31_TOG_CYCLE Fld(4,28,AC_MSKB3)//[31:28]
    #define MISC_EXTLB23_R_XTALK_TX_30_TOG_CYCLE Fld(4,24,AC_MSKB3)//[27:24]
    #define MISC_EXTLB23_R_XTALK_TX_29_TOG_CYCLE Fld(4,20,AC_MSKB2)//[23:20]
    #define MISC_EXTLB23_R_XTALK_TX_28_TOG_CYCLE Fld(4,16,AC_MSKB2)//[19:16]
    #define MISC_EXTLB23_R_XTALK_TX_27_TOG_CYCLE Fld(4,12,AC_MSKB1)//[15:12]
    #define MISC_EXTLB23_R_XTALK_TX_26_TOG_CYCLE Fld(4,8,AC_MSKB1)//[11:8]
    #define MISC_EXTLB23_R_XTALK_TX_25_TOG_CYCLE Fld(4,4,AC_MSKB0)//[7:4]
    #define MISC_EXTLB23_R_XTALK_TX_24_TOG_CYCLE Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_DVFS_EMI_CLK (DDRPHY_AO_BASE_ADDR + 0x0260)
    #define DVFS_EMI_CLK_RG_GATING_EMI_NEW Fld(2,30,AC_MSKB3)//[31:30]
    #define DVFS_EMI_CLK_RG_52M_104M_SEL Fld(1,29,AC_MSKB3)//[29:29]
    #define DVFS_EMI_CLK_RG_ADA_MCK8X_EN_SHUFFLE Fld(1,25,AC_MSKB3)//[25:25]
    #define DVFS_EMI_CLK_RG_DLL_SHUFFLE Fld(1,24,AC_MSKB3)//[24:24]
    #define DVFS_EMI_CLK_R_DDRPHY_SHUFFLE_MUX_ENABLE Fld(1,23,AC_MSKB2)//[23:23]
#define DDRPHY_MISC_VREF_CTRL (DDRPHY_AO_BASE_ADDR + 0x0264)
    #define MISC_VREF_CTRL_RG_RVREF_VREF_EN Fld(1,31,AC_MSKB3)//[31:31]
    #define MISC_VREF_CTRL_VREF_CTRL_RFU Fld(15,16,AC_MSKW32)//[30:16]
    #define MISC_VREF_CTRL_MISC_LP_DDR400_MUX Fld(8,8,AC_FULLB1)//[15:8]
    #define MISC_VREF_CTRL_MISC_LP_8X_MUX Fld(8,0,AC_FULLB0)//[7:0]
#define DDRPHY_MISC_IMP_CTRL0 (DDRPHY_AO_BASE_ADDR + 0x0268)
    #define MISC_IMP_CTRL0_RG_RIMP_DDR3_SEL Fld(1,6,AC_MSKB0)//[6:6]
    #define MISC_IMP_CTRL0_RG_RIMP_DDR4_SEL Fld(1,5,AC_MSKB0)//[5:5]
    #define MISC_IMP_CTRL0_RG_IMP_EN Fld(1,4,AC_MSKB0)//[4:4]
    #define MISC_IMP_CTRL0_RG_IMP_OCD_PUCMP_EN Fld(1,3,AC_MSKB0)//[3:3]
#define DDRPHY_MISC_IMP_CTRL1 (DDRPHY_AO_BASE_ADDR + 0x026C)
    #define MISC_IMP_CTRL1_RG_RIMP_DRV05 Fld(1,16,AC_MSKB2)//[16:16]
    #define MISC_IMP_CTRL1_RG_RIMP_VREF_EN Fld(1,7,AC_MSKB0)//[7:7]
    #define MISC_IMP_CTRL1_RG_RIMP_PRE_EN Fld(1,6,AC_MSKB0)//[6:6]
    #define MISC_IMP_CTRL1_RG_RIMP_ODT_EN Fld(1,5,AC_MSKB0)//[5:5]
    #define MISC_IMP_CTRL1_RG_RIMP_BIAS_EN Fld(1,4,AC_MSKB0)//[4:4]
#define DDRPHY_MISC_SHU_OPT (DDRPHY_AO_BASE_ADDR + 0x0270)
    #define MISC_SHU_OPT_R_CA_SHU_PHDET_SPM_EN Fld(2,18,AC_MSKB2)//[19:18]
    #define MISC_SHU_OPT_R_CA_SHU_PHY_GATING_RESETB_SPM_EN Fld(1,16,AC_MSKB2)//[16:16]
    #define MISC_SHU_OPT_R_DQB1_SHU_PHDET_SPM_EN Fld(2,10,AC_MSKB1)//[11:10]
    #define MISC_SHU_OPT_R_DQB1_SHU_PHY_GATING_RESETB_SPM_EN Fld(1,8,AC_MSKB1)//[8:8]
    #define MISC_SHU_OPT_R_DQB0_SHU_PHDET_SPM_EN Fld(2,2,AC_MSKB0)//[3:2]
    #define MISC_SHU_OPT_R_DQB0_SHU_PHY_GATING_RESETB_SPM_EN Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_MISC_SPM_CTRL0 (DDRPHY_AO_BASE_ADDR + 0x0274)
    #define MISC_SPM_CTRL0_PHY_SPM_CTL0 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_MISC_SPM_CTRL1 (DDRPHY_AO_BASE_ADDR + 0x0278)
    #define MISC_SPM_CTRL1_RG_DDRPHY_DB_CK_CH1_EN Fld(1,26,AC_MSKB3)//[26:26]
    #define MISC_SPM_CTRL1_RG_DDRPHY_DB_CK_CH0_EN Fld(1,25,AC_MSKB3)//[25:25]
    #define MISC_SPM_CTRL1_RG_DR_SHU_EN Fld(1,24,AC_MSKB3)//[24:24]
    #define MISC_SPM_CTRL1_RG_DR_SHORT_QUEUE Fld(1,23,AC_MSKB2)//[23:23]
    #define MISC_SPM_CTRL1_RG_PHYPLL2_MODE_SW Fld(1,22,AC_MSKB2)//[22:22]
    #define MISC_SPM_CTRL1_RG_PHYPLL_MODE_SW Fld(1,21,AC_MSKB2)//[21:21]
    #define MISC_SPM_CTRL1_RG_PHYPLL2_SHU_EN Fld(1,20,AC_MSKB2)//[20:20]
    #define MISC_SPM_CTRL1_RG_PHYPLL_SHU_EN Fld(1,19,AC_MSKB2)//[19:19]
    #define MISC_SPM_CTRL1_RG_DR_SHU_LEVEL Fld(2,17,AC_MSKB2)//[18:17]
    #define MISC_SPM_CTRL1_SPM_DVFS_CONTROL_SEL Fld(1,16,AC_MSKB2)//[16:16]
    #define MISC_SPM_CTRL1_RG_ARDMSUS_10_CA Fld(1,3,AC_MSKB0)//[3:3]
    #define MISC_SPM_CTRL1_RG_ARDMSUS_10_B1 Fld(1,2,AC_MSKB0)//[2:2]
    #define MISC_SPM_CTRL1_RG_ARDMSUS_10_B0 Fld(1,1,AC_MSKB0)//[1:1]
    #define MISC_SPM_CTRL1_RG_ARDMSUS_10 Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_MISC_SPM_CTRL2 (DDRPHY_AO_BASE_ADDR + 0x027C)
    #define MISC_SPM_CTRL2_PHY_SPM_CTL2 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_MISC_SPM_CTRL3 (DDRPHY_AO_BASE_ADDR + 0x0280)
    #define MISC_SPM_CTRL3_REG_CDC_BYPASS_DBG Fld(1,31,AC_MSKB3)//[31:31]
    #define MISC_SPM_CTRL3_RG_DR_SRAM_LOAD_CH1 Fld(1,23,AC_MSKB2)//[23:23]
    #define MISC_SPM_CTRL3_RG_DR_SRAM_LOAD_CH0 Fld(1,22,AC_MSKB2)//[22:22]
    #define MISC_SPM_CTRL3_RG_DPY_PRECAL_UP_CH1 Fld(1,21,AC_MSKB2)//[21:21]
    #define MISC_SPM_CTRL3_RG_DPY_PRECAL_UP_CH0 Fld(1,20,AC_MSKB2)//[20:20]
    #define MISC_SPM_CTRL3_RG_DPHY_RESERVED Fld(4,16,AC_MSKB2)//[19:16]
    #define MISC_SPM_CTRL3_RG_DR_SHU_LEVEL_SRAM_LATCH_CH1 Fld(1,15,AC_MSKB1)//[15:15]
    #define MISC_SPM_CTRL3_RG_DR_SHU_LEVEL_SRAM_LATCH_CH0 Fld(1,14,AC_MSKB1)//[14:14]
    #define MISC_SPM_CTRL3_RG_DR_SRAM_RESTORE_CH1 Fld(1,13,AC_MSKB1)//[13:13]
    #define MISC_SPM_CTRL3_RG_DR_SRAM_RESTORE_CH0 Fld(1,12,AC_MSKB1)//[12:12]
    #define MISC_SPM_CTRL3_RG_DR_SHU_LEVEL_SRAM_CH1 Fld(4,8,AC_MSKB1)//[11:8]
    #define MISC_SPM_CTRL3_RG_DR_SHU_LEVEL_SRAM_CH0 Fld(4,4,AC_MSKB0)//[7:4]
    #define MISC_SPM_CTRL3_RG_DPY_RXDLY_TRACK_EN_CH1 Fld(1,3,AC_MSKB0)//[3:3]
    #define MISC_SPM_CTRL3_RG_DPY_RXDLY_TRACK_EN_CH0 Fld(1,2,AC_MSKB0)//[2:2]
    #define MISC_SPM_CTRL3_RG_TX_TRACKING_DIS_CHB Fld(1,1,AC_MSKB0)//[1:1]
    #define MISC_SPM_CTRL3_RG_TX_TRACKING_DIS_CHA Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_MISC_CG_CTRL0 (DDRPHY_AO_BASE_ADDR + 0x0284)
    #define MISC_CG_CTRL0_CLK_MEM_DFS_CFG Fld(32,0,AC_FULLDW)//[31:0]
    #define MISC_CG_CTRL0_RG_APB_CLK_FREQ_MSK_DIS Fld(1,29,AC_MSKB3)//[29:29]
    #define MISC_CG_CTRL0_RG_DA_RREF_CK_SEL Fld(1,28,AC_MSKB3)//[28:28]
    #define MISC_CG_CTRL0_RG_CG_NAO_FORCE_OFF Fld(1,22,AC_MSKB2)//[22:22]
    #define MISC_CG_CTRL0_RG_DBG_OUT_SEL Fld(1,21,AC_MSKB2)//[21:21]
    #define MISC_CG_CTRL0_RG_CG_DRAMC_CHB_CK_OFF Fld(1,20,AC_MSKB2)//[20:20]
    #define MISC_CG_CTRL0_RG_CG_INFRA_OFF_DISABLE Fld(1,19,AC_MSKB2)//[19:19]
    #define MISC_CG_CTRL0_RG_CG_IDLE_SYNC_EN Fld(1,18,AC_MSKB2)//[18:18]
    #define MISC_CG_CTRL0_RG_CG_RX_COMB1_OFF_DISABLE Fld(1,17,AC_MSKB2)//[17:17]
    #define MISC_CG_CTRL0_RG_CG_RX_COMB0_OFF_DISABLE Fld(1,16,AC_MSKB2)//[16:16]
    #define MISC_CG_CTRL0_RG_CG_RX_CMD_OFF_DISABLE Fld(1,15,AC_MSKB1)//[15:15]
    #define MISC_CG_CTRL0_RG_CG_COMB1_OFF_DISABLE Fld(1,14,AC_MSKB1)//[14:14]
    #define MISC_CG_CTRL0_RG_CG_COMB0_OFF_DISABLE Fld(1,13,AC_MSKB1)//[13:13]
    #define MISC_CG_CTRL0_RG_CG_CMD_OFF_DISABLE Fld(1,12,AC_MSKB1)//[12:12]
    #define MISC_CG_CTRL0_RG_CG_COMB_OFF_DISABLE Fld(1,11,AC_MSKB1)//[11:11]
    #define MISC_CG_CTRL0_RG_CG_PHY_OFF_DIABLE Fld(1,10,AC_MSKB1)//[10:10]
    #define MISC_CG_CTRL0_RG_CG_DRAMC_OFF_DISABLE Fld(1,9,AC_MSKB1)//[9:9]
    #define MISC_CG_CTRL0_RG_CG_EMI_OFF_DISABLE Fld(1,8,AC_MSKB1)//[8:8]
    #define MISC_CG_CTRL0_CLK_MEM_INV Fld(1,6,AC_MSKB0)//[6:6]
    #define MISC_CG_CTRL0_CLK_MEM_SEL Fld(2,4,AC_MSKB0)//[5:4]
    #define MISC_CG_CTRL0_W_CHG_MEM Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_MISC_CG_CTRL1 (DDRPHY_AO_BASE_ADDR + 0x0288)
    #define MISC_CG_CTRL1_R_DVS_DIV4_CG_CTRL Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_MISC_CG_CTRL2 (DDRPHY_AO_BASE_ADDR + 0x028C)
    #define MISC_CG_CTRL2_RG_MEM_DCM_CTL Fld(32,0,AC_FULLDW)//[31:0]
    #define MISC_CG_CTRL2_RG_MEM_DCM_CG_OFF_DISABLE Fld(1,31,AC_MSKB3)//[31:31]
    #define MISC_CG_CTRL2_RG_PIPE0_CG_OFF_DISABLE Fld(1,29,AC_MSKB3)//[29:29]
    #define MISC_CG_CTRL2_RG_PHY_CG_OFF_DISABLE Fld(1,28,AC_MSKB3)//[28:28]
    #define MISC_CG_CTRL2_RG_MEM_DCM_FORCE_OFF Fld(1,26,AC_MSKB3)//[26:26]
    #define MISC_CG_CTRL2_RG_MEM_DCM_IDLE_FSEL Fld(5,21,AC_MSKW32)//[25:21]
    #define MISC_CG_CTRL2_RG_MEM_DCM_FSEL Fld(5,16,AC_MSKB2)//[20:16]
    #define MISC_CG_CTRL2_RG_MEM_DCM_DBC_CNT Fld(7,9,AC_MSKB1)//[15:9]
    #define MISC_CG_CTRL2_RG_MEM_DCM_DBC_EN Fld(1,8,AC_MSKB1)//[8:8]
    #define MISC_CG_CTRL2_RG_MEM_DCM_DCM_EN Fld(1,7,AC_MSKB0)//[7:7]
    #define MISC_CG_CTRL2_RG_MEM_DCM_FORCE_ON Fld(1,6,AC_MSKB0)//[6:6]
    #define MISC_CG_CTRL2_RG_MEM_DCM_APB_SEL Fld(5,1,AC_MSKB0)//[5:1]
    #define MISC_CG_CTRL2_RG_MEM_DCM_APB_TOG Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_MISC_CG_CTRL3 (DDRPHY_AO_BASE_ADDR + 0x0290)
    #define MISC_CG_CTRL3_R_LBK_CG_CTRL Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_MISC_CG_CTRL4 (DDRPHY_AO_BASE_ADDR + 0x0294)
    #define MISC_CG_CTRL4_R_PHY_MCK_CG_CTRL Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_MISC_CG_CTRL5 (DDRPHY_AO_BASE_ADDR + 0x0298)
    #define MISC_CG_CTRL5_R_PICG_MON_EN Fld(1,24,AC_MSKB3)//[24:24]
    #define MISC_CG_CTRL5_R_PICG_MON_CLR Fld(1,23,AC_MSKB2)//[23:23]
    #define MISC_CG_CTRL5_R_CA_PI_DCM_EN Fld(1,22,AC_MSKB2)//[22:22]
    #define MISC_CG_CTRL5_R_DQ0_PI_DCM_EN Fld(1,21,AC_MSKB2)//[21:21]
    #define MISC_CG_CTRL5_R_DQ1_PI_DCM_EN Fld(1,20,AC_MSKB2)//[20:20]
    #define MISC_CG_CTRL5_R_CA_DLY_DCM_EN Fld(1,18,AC_MSKB2)//[18:18]
    #define MISC_CG_CTRL5_R_DQ0_DLY_DCM_EN Fld(1,17,AC_MSKB2)//[17:17]
    #define MISC_CG_CTRL5_R_DQ1_DLY_DCM_EN Fld(1,16,AC_MSKB2)//[16:16]
    #define MISC_CG_CTRL5_RESERVE Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_MISC_CTRL0 (DDRPHY_AO_BASE_ADDR + 0x029C)
    #define MISC_CTRL0_R_STBENCMP_DIV4CK_EN Fld(1,31,AC_MSKB3)//[31:31]
    #define MISC_CTRL0_R_CLKIEN_DIV4_CK_CG_CTRL Fld(1,30,AC_MSKB3)//[30:30]
    #define MISC_CTRL0_R_DQS1IEN_DIV4_CK_CG_CTRL Fld(1,29,AC_MSKB3)//[29:29]
    #define MISC_CTRL0_R_DQS0IEN_DIV4_CK_CG_CTRL Fld(1,28,AC_MSKB3)//[28:28]
    #define MISC_CTRL0_R_DMSHU_PHYDCM_FORCEOFF Fld(1,27,AC_MSKB3)//[27:27]
    #define MISC_CTRL0_R_DMSTBENCMP_RK_FIFO_EN Fld(1,26,AC_MSKB3)//[26:26]
    #define MISC_CTRL0_R_DMSTBENCMP_FIFO_EN Fld(1,25,AC_MSKB3)//[25:25]
    #define MISC_CTRL0_R_DMDQSIEN_FIFO_EN Fld(1,24,AC_MSKB3)//[24:24]
    #define MISC_CTRL0_IDLE_DCM_CHB_CDC_ECO_OPT Fld(1,20,AC_MSKB2)//[20:20]
    #define MISC_CTRL0_IMPCAL_CDC_ECO_OPT Fld(1,19,AC_MSKB2)//[19:19]
    #define MISC_CTRL0_IMPCAL_LP_ECO_OPT Fld(1,18,AC_MSKB2)//[18:18]
    #define MISC_CTRL0_R_DMDQSIEN_DEPTH_HALF Fld(1,16,AC_MSKB2)//[16:16]
    #define MISC_CTRL0_R_DMVALID_DLY Fld(3,13,AC_MSKB1)//[15:13]
    #define MISC_CTRL0_R_DMVALID_NARROW_IG Fld(1,12,AC_MSKB1)//[12:12]
    #define MISC_CTRL0_R_DMVALID_DLY_OPT Fld(1,11,AC_MSKB1)//[11:11]
    #define MISC_CTRL0_IMPCAL_CHAB_EN Fld(1,10,AC_MSKB1)//[10:10]
    #define MISC_CTRL0_R_DMSTBEN_OUTSEL Fld(1,9,AC_MSKB1)//[9:9]
    #define MISC_CTRL0_R_DMSTBEN_SYNCOPT Fld(1,8,AC_MSKB1)//[8:8]
    #define MISC_CTRL0_R_DMDQSIEN_OUTSEL Fld(4,4,AC_MSKB0)//[7:4]
    #define MISC_CTRL0_R_DMDQSIEN_SYNCOPT Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_MISC_CTRL1 (DDRPHY_AO_BASE_ADDR + 0x02A0)
    #define MISC_CTRL1_R_DMDA_RRESETB_E Fld(1,31,AC_MSKB3)//[31:31]
    #define MISC_CTRL1_R_DMODTDISOE_C Fld(1,29,AC_MSKB3)//[29:29]
    #define MISC_CTRL1_R_DMODTDISOE_B Fld(1,28,AC_MSKB3)//[28:28]
    #define MISC_CTRL1_R_DMODTDISOE_A Fld(1,27,AC_MSKB3)//[27:27]
    #define MISC_CTRL1_R_WL_DOWNSP Fld(1,26,AC_MSKB3)//[26:26]
    #define MISC_CTRL1_R_DMSTBENCMP_RK_OPT Fld(1,25,AC_MSKB3)//[25:25]
    #define MISC_CTRL1_R_DMDQSIENCG_EN Fld(1,24,AC_MSKB3)//[24:24]
    #define MISC_CTRL1_R_DMDRAMCLKEN1 Fld(4,20,AC_MSKB2)//[23:20]
    #define MISC_CTRL1_R_DMDRAMCLKEN0 Fld(4,16,AC_MSKB2)//[19:16]
    #define MISC_CTRL1_R_DQ2DM_SWAP Fld(1,15,AC_MSKB1)//[15:15]
    #define MISC_CTRL1_R_DMMUXCA_SEC Fld(1,14,AC_MSKB1)//[14:14]
    #define MISC_CTRL1_R_DMDA_RRESETB_I Fld(1,13,AC_MSKB1)//[13:13]
    #define MISC_CTRL1_R_DMRRESETB_I_OPT Fld(1,12,AC_MSKB1)//[12:12]
    #define MISC_CTRL1_CK_BFE_DCM_EN Fld(1,11,AC_MSKB1)//[11:11]
    #define MISC_CTRL1_R_DMARPICA_SW_UPDX Fld(1,10,AC_MSKB1)//[10:10]
    #define MISC_CTRL1_R_DMPINMUX Fld(2,8,AC_MSKB1)//[9:8]
    #define MISC_CTRL1_R_DMARPIDQ_SW Fld(1,7,AC_MSKB0)//[7:7]
    #define MISC_CTRL1_R_DMMUXCA Fld(1,6,AC_MSKB0)//[6:6]
    #define MISC_CTRL1_R_DMMCTLPLL_CKSEL Fld(2,4,AC_MSKB0)//[5:4]
    #define MISC_CTRL1_R_DM_TX_ARCMD_OE Fld(1,3,AC_MSKB0)//[3:3]
    #define MISC_CTRL1_R_DM_TX_ARCLK_OE Fld(1,2,AC_MSKB0)//[2:2]
    #define MISC_CTRL1_R_DMPHYRST Fld(1,1,AC_MSKB0)//[1:1]
    #define MISC_CTRL1_R_RK_PINMUXSWAP_EN Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_MISC_CTRL2 (DDRPHY_AO_BASE_ADDR + 0x02A4)
    #define MISC_CTRL2_SRAM_ARB_SW_KEEP Fld(2,30,AC_MSKB3)//[31:30]
    #define MISC_CTRL2_APB_ARB_SW_KEEP Fld(2,28,AC_MSKB3)//[29:28]
    #define MISC_CTRL2_R_APB_WBIT_MASK_EN Fld(1,27,AC_MSKB3)//[27:27]
    #define MISC_CTRL2_R_SW_RXFIFO_RDSEL_EN Fld(1,24,AC_MSKB3)//[24:24]
    #define MISC_CTRL2_R_SW_RXFIFO_RDSEL_BUS Fld(4,20,AC_MSKB2)//[23:20]
    #define MISC_CTRL2_R_EMI_ECO_REV_ROLLBACK Fld(1,18,AC_MSKB2)//[18:18]
    #define MISC_CTRL2_RG_ADA_MCK8X_EN_SHU_OPT Fld(1,17,AC_MSKB2)//[17:17]
    #define MISC_CTRL2_RG_PHDET_EN_SHU_OPT Fld(1,16,AC_MSKB2)//[16:16]
    #define MISC_CTRL2_PHYPLL_SHU_GP Fld(2,2,AC_MSKB0)//[3:2]
    #define MISC_CTRL2_CLRPLL_SHU_GP Fld(2,0,AC_MSKB0)//[1:0]
#define DDRPHY_MISC_CTRL3 (DDRPHY_AO_BASE_ADDR + 0x02A8)
    #define MISC_CTRL3_DRAM_CLK_NEW_DQ_EN_SEL Fld(4,28,AC_MSKB3)//[31:28]
    #define MISC_CTRL3_R_DDRPHY_RX_PIPE_CG_IG Fld(1,27,AC_MSKB3)//[27:27]
    #define MISC_CTRL3_R_DDRPHY_COMB_CG_IG Fld(1,26,AC_MSKB3)//[26:26]
    #define MISC_CTRL3_DDRPHY_MCK_MPDIV_CG_DQ_SEL Fld(2,24,AC_MSKB3)//[25:24]
    #define MISC_CTRL3_ARPI_CG_RK1_SRC_SEL Fld(1,23,AC_MSKB2)//[23:23]
    #define MISC_CTRL3_ARPI_CG_MCTL_DQ_OPT Fld(1,22,AC_MSKB2)//[22:22]
    #define MISC_CTRL3_ARPI_CG_MCK_DQ_OPT Fld(1,21,AC_MSKB2)//[21:21]
    #define MISC_CTRL3_ARPI_MPDIV_CG_DQ_OPT Fld(1,20,AC_MSKB2)//[20:20]
    #define MISC_CTRL3_ARPI_CG_DQS_OPT Fld(2,18,AC_MSKB2)//[19:18]
    #define MISC_CTRL3_ARPI_CG_DQ_OPT Fld(2,16,AC_MSKB2)//[17:16]
    #define MISC_CTRL3_DRAM_CLK_NEW_CA_EN_SEL Fld(4,12,AC_MSKB1)//[15:12]
    #define MISC_CTRL3_DDRPHY_MCK_MPDIV_CG_CA_SEL Fld(2,8,AC_MSKB1)//[9:8]
    #define MISC_CTRL3_ARPI_CG_MCTL_CA_OPT Fld(1,6,AC_MSKB0)//[6:6]
    #define MISC_CTRL3_ARPI_CG_MCK_CA_OPT Fld(1,5,AC_MSKB0)//[5:5]
    #define MISC_CTRL3_ARPI_MPDIV_CG_CA_OPT Fld(1,4,AC_MSKB0)//[4:4]
    #define MISC_CTRL3_ARPI_CG_CLK_OPT Fld(2,2,AC_MSKB0)//[3:2]
    #define MISC_CTRL3_ARPI_CG_CMD_OPT Fld(2,0,AC_MSKB0)//[1:0]
#define DDRPHY_MISC_CTRL4 (DDRPHY_AO_BASE_ADDR + 0x02AC)
    #define MISC_CTRL4_RG_PW_CON_CHA_0 Fld(23,9,AC_MSKDW)//[31:9]
    #define MISC_CTRL4_R_OPT2_CG_CS Fld(1,8,AC_MSKB1)//[8:8]
    #define MISC_CTRL4_R_OPT2_CG_CLK Fld(1,7,AC_MSKB0)//[7:7]
    #define MISC_CTRL4_R_OPT2_CG_CMD Fld(1,6,AC_MSKB0)//[6:6]
    #define MISC_CTRL4_R_OPT2_CG_DQSIEN Fld(1,5,AC_MSKB0)//[5:5]
    #define MISC_CTRL4_R_OPT2_CG_DQ Fld(1,4,AC_MSKB0)//[4:4]
    #define MISC_CTRL4_R_OPT2_CG_DQS Fld(1,3,AC_MSKB0)//[3:3]
    #define MISC_CTRL4_R_OPT2_CG_DQM Fld(1,2,AC_MSKB0)//[2:2]
    #define MISC_CTRL4_R_OPT2_CG_MCK Fld(1,1,AC_MSKB0)//[1:1]
    #define MISC_CTRL4_R_OPT2_MPDIV_CG Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_MISC_CTRL5 (DDRPHY_AO_BASE_ADDR + 0x02B0)
    #define MISC_CTRL5_R_SRAM_SLEEPB Fld(1,31,AC_MSKB3)//[31:31]
    #define MISC_CTRL5_R_SRAM_ISOINTB Fld(1,30,AC_MSKB3)//[30:30]
    #define MISC_CTRL5_R_SRAM_HDEN Fld(1,29,AC_MSKB3)//[29:29]
    #define MISC_CTRL5_R_SPM_SRAM_SLP_MSK Fld(1,28,AC_MSKB3)//[28:28]
    #define MISC_CTRL5_MBIST_RSTB Fld(1,27,AC_MSKB3)//[27:27]
    #define MISC_CTRL5_R_CS_MARK Fld(1,26,AC_MSKB3)//[26:26]
    #define MISC_CTRL5_R_MBIST_HOLDB Fld(1,25,AC_MSKB3)//[25:25]
    #define MISC_CTRL5_R_SLEEP_TEST Fld(1,24,AC_MSKB3)//[24:24]
    #define MISC_CTRL5_R_SLEEP_INV Fld(1,23,AC_MSKB2)//[23:23]
    #define MISC_CTRL5_R_SLEEP_R Fld(1,22,AC_MSKB2)//[22:22]
    #define MISC_CTRL5_R_SLEEP_W Fld(1,21,AC_MSKB2)//[21:21]
    #define MISC_CTRL5_R_MBIST_BACKGROUND Fld(3,18,AC_MSKB2)//[20:18]
    #define MISC_CTRL5_R_MBIST_MODE Fld(1,17,AC_MSKB2)//[17:17]
    #define MISC_CTRL5_R_MBIST_RPRSTB Fld(1,16,AC_MSKB2)//[16:16]
    #define MISC_CTRL5_R_MBIST_RPREG_SEL Fld(1,15,AC_MSKB1)//[15:15]
    #define MISC_CTRL5_R_MBIST_RPREG_LOAD Fld(1,14,AC_MSKB1)//[14:14]
    #define MISC_CTRL5_R_USE_DEFAULT_DELSEL Fld(1,13,AC_MSKB1)//[13:13]
    #define MISC_CTRL5_R_SRAM_DELSEL Fld(10,0,AC_MSKW10)//[9:0]
#define DDRPHY_MISC_EXTLB_RX0 (DDRPHY_AO_BASE_ADDR + 0x02B4)
    #define MISC_EXTLB_RX0_R_EXTLB_LFSR_RX_INI_0 Fld(16,0,AC_FULLW10)//[15:0]
    #define MISC_EXTLB_RX0_R_EXTLB_LFSR_RX_INI_1 Fld(16,16,AC_FULLW32)//[31:16]
#define DDRPHY_MISC_EXTLB_RX1 (DDRPHY_AO_BASE_ADDR + 0x02B8)
    #define MISC_EXTLB_RX1_R_EXTLB_LFSR_RX_INI_2 Fld(16,0,AC_FULLW10)//[15:0]
    #define MISC_EXTLB_RX1_R_EXTLB_LFSR_RX_INI_3 Fld(16,16,AC_FULLW32)//[31:16]
#define DDRPHY_MISC_EXTLB_RX2 (DDRPHY_AO_BASE_ADDR + 0x02BC)
    #define MISC_EXTLB_RX2_R_EXTLB_LFSR_RX_INI_4 Fld(16,0,AC_FULLW10)//[15:0]
    #define MISC_EXTLB_RX2_R_EXTLB_LFSR_RX_INI_5 Fld(16,16,AC_FULLW32)//[31:16]
#define DDRPHY_MISC_EXTLB_RX3 (DDRPHY_AO_BASE_ADDR + 0x02C0)
    #define MISC_EXTLB_RX3_R_EXTLB_LFSR_RX_INI_6 Fld(16,0,AC_FULLW10)//[15:0]
    #define MISC_EXTLB_RX3_R_EXTLB_LFSR_RX_INI_7 Fld(16,16,AC_FULLW32)//[31:16]
#define DDRPHY_MISC_EXTLB_RX4 (DDRPHY_AO_BASE_ADDR + 0x02C4)
    #define MISC_EXTLB_RX4_R_EXTLB_LFSR_RX_INI_8 Fld(16,0,AC_FULLW10)//[15:0]
    #define MISC_EXTLB_RX4_R_EXTLB_LFSR_RX_INI_9 Fld(16,16,AC_FULLW32)//[31:16]
#define DDRPHY_MISC_EXTLB_RX5 (DDRPHY_AO_BASE_ADDR + 0x02C8)
    #define MISC_EXTLB_RX5_R_EXTLB_LFSR_RX_INI_10 Fld(16,0,AC_FULLW10)//[15:0]
    #define MISC_EXTLB_RX5_R_EXTLB_LFSR_RX_INI_11 Fld(16,16,AC_FULLW32)//[31:16]
#define DDRPHY_MISC_EXTLB_RX6 (DDRPHY_AO_BASE_ADDR + 0x02CC)
    #define MISC_EXTLB_RX6_R_EXTLB_LFSR_RX_INI_12 Fld(16,0,AC_FULLW10)//[15:0]
    #define MISC_EXTLB_RX6_R_EXTLB_LFSR_RX_INI_13 Fld(16,16,AC_FULLW32)//[31:16]
#define DDRPHY_MISC_EXTLB_RX7 (DDRPHY_AO_BASE_ADDR + 0x02D0)
    #define MISC_EXTLB_RX7_R_EXTLB_LFSR_RX_INI_14 Fld(16,0,AC_FULLW10)//[15:0]
    #define MISC_EXTLB_RX7_R_EXTLB_LFSR_RX_INI_15 Fld(16,16,AC_FULLW32)//[31:16]
#define DDRPHY_MISC_EXTLB_RX8 (DDRPHY_AO_BASE_ADDR + 0x02D4)
    #define MISC_EXTLB_RX8_R_EXTLB_LFSR_RX_INI_16 Fld(16,0,AC_FULLW10)//[15:0]
    #define MISC_EXTLB_RX8_R_EXTLB_LFSR_RX_INI_17 Fld(16,16,AC_FULLW32)//[31:16]
#define DDRPHY_MISC_EXTLB_RX9 (DDRPHY_AO_BASE_ADDR + 0x02D8)
    #define MISC_EXTLB_RX9_R_EXTLB_LFSR_RX_INI_18 Fld(16,0,AC_FULLW10)//[15:0]
    #define MISC_EXTLB_RX9_R_EXTLB_LFSR_RX_INI_19 Fld(16,16,AC_FULLW32)//[31:16]
#define DDRPHY_MISC_EXTLB_RX10 (DDRPHY_AO_BASE_ADDR + 0x02DC)
    #define MISC_EXTLB_RX10_R_EXTLB_LFSR_RX_INI_20 Fld(16,0,AC_FULLW10)//[15:0]
    #define MISC_EXTLB_RX10_R_EXTLB_LFSR_RX_INI_21 Fld(16,16,AC_FULLW32)//[31:16]
#define DDRPHY_MISC_EXTLB_RX11 (DDRPHY_AO_BASE_ADDR + 0x02E0)
    #define MISC_EXTLB_RX11_R_EXTLB_LFSR_RX_INI_22 Fld(16,0,AC_FULLW10)//[15:0]
    #define MISC_EXTLB_RX11_R_EXTLB_LFSR_RX_INI_23 Fld(16,16,AC_FULLW32)//[31:16]
#define DDRPHY_MISC_EXTLB_RX12 (DDRPHY_AO_BASE_ADDR + 0x02E4)
    #define MISC_EXTLB_RX12_R_EXTLB_LFSR_RX_INI_24 Fld(16,0,AC_FULLW10)//[15:0]
    #define MISC_EXTLB_RX12_R_EXTLB_LFSR_RX_INI_25 Fld(16,16,AC_FULLW32)//[31:16]
#define DDRPHY_MISC_EXTLB_RX13 (DDRPHY_AO_BASE_ADDR + 0x02E8)
    #define MISC_EXTLB_RX13_R_EXTLB_LFSR_RX_INI_26 Fld(16,0,AC_FULLW10)//[15:0]
    #define MISC_EXTLB_RX13_R_EXTLB_LFSR_RX_INI_27 Fld(16,16,AC_FULLW32)//[31:16]
#define DDRPHY_MISC_EXTLB_RX14 (DDRPHY_AO_BASE_ADDR + 0x02EC)
    #define MISC_EXTLB_RX14_R_EXTLB_LFSR_RX_INI_28 Fld(16,0,AC_FULLW10)//[15:0]
    #define MISC_EXTLB_RX14_R_EXTLB_LFSR_RX_INI_29 Fld(16,16,AC_FULLW32)//[31:16]
#define DDRPHY_MISC_EXTLB_RX15 (DDRPHY_AO_BASE_ADDR + 0x02F0)
    #define MISC_EXTLB_RX15_MISC_EXTLB_RX15_RFU Fld(16,16,AC_FULLW32)//[31:16]
    #define MISC_EXTLB_RX15_R_EXTLB_LFSR_RX_INI_30 Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_MISC_EXTLB_RX16 (DDRPHY_AO_BASE_ADDR + 0x02F4)
    #define MISC_EXTLB_RX16_R_EXTLB_RX_GATE_DELSEL_CA Fld(7,16,AC_MSKB2)//[22:16]
    #define MISC_EXTLB_RX16_R_EXTLB_RX_GATE_DELSEL_DQB1 Fld(7,8,AC_MSKB1)//[14:8]
    #define MISC_EXTLB_RX16_R_EXTLB_RX_GATE_DELSEL_DQB0 Fld(7,0,AC_MSKB0)//[6:0]
#define DDRPHY_MISC_EXTLB_RX17 (DDRPHY_AO_BASE_ADDR + 0x02F8)
    #define MISC_EXTLB_RX17_R_XTALK_RX_07_TOG_CYCLE Fld(4,28,AC_MSKB3)//[31:28]
    #define MISC_EXTLB_RX17_R_XTALK_RX_06_TOG_CYCLE Fld(4,24,AC_MSKB3)//[27:24]
    #define MISC_EXTLB_RX17_R_XTALK_RX_05_TOG_CYCLE Fld(4,20,AC_MSKB2)//[23:20]
    #define MISC_EXTLB_RX17_R_XTALK_RX_04_TOG_CYCLE Fld(4,16,AC_MSKB2)//[19:16]
    #define MISC_EXTLB_RX17_R_XTALK_RX_03_TOG_CYCLE Fld(4,12,AC_MSKB1)//[15:12]
    #define MISC_EXTLB_RX17_R_XTALK_RX_02_TOG_CYCLE Fld(4,8,AC_MSKB1)//[11:8]
    #define MISC_EXTLB_RX17_R_XTALK_RX_01_TOG_CYCLE Fld(4,4,AC_MSKB0)//[7:4]
    #define MISC_EXTLB_RX17_R_XTALK_RX_00_TOG_CYCLE Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_MISC_EXTLB_RX18 (DDRPHY_AO_BASE_ADDR + 0x02FC)
    #define MISC_EXTLB_RX18_R_XTALK_RX_15_TOG_CYCLE Fld(4,28,AC_MSKB3)//[31:28]
    #define MISC_EXTLB_RX18_R_XTALK_RX_14_TOG_CYCLE Fld(4,24,AC_MSKB3)//[27:24]
    #define MISC_EXTLB_RX18_R_XTALK_RX_13_TOG_CYCLE Fld(4,20,AC_MSKB2)//[23:20]
    #define MISC_EXTLB_RX18_R_XTALK_RX_12_TOG_CYCLE Fld(4,16,AC_MSKB2)//[19:16]
    #define MISC_EXTLB_RX18_R_XTALK_RX_11_TOG_CYCLE Fld(4,12,AC_MSKB1)//[15:12]
    #define MISC_EXTLB_RX18_R_XTALK_RX_10_TOG_CYCLE Fld(4,8,AC_MSKB1)//[11:8]
    #define MISC_EXTLB_RX18_R_XTALK_RX_09_TOG_CYCLE Fld(4,4,AC_MSKB0)//[7:4]
    #define MISC_EXTLB_RX18_R_XTALK_RX_08_TOG_CYCLE Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_MISC_EXTLB_RX19 (DDRPHY_AO_BASE_ADDR + 0x0300)
    #define MISC_EXTLB_RX19_R_XTALK_RX_23_TOG_CYCLE Fld(4,28,AC_MSKB3)//[31:28]
    #define MISC_EXTLB_RX19_R_XTALK_RX_22_TOG_CYCLE Fld(4,24,AC_MSKB3)//[27:24]
    #define MISC_EXTLB_RX19_R_XTALK_RX_21_TOG_CYCLE Fld(4,20,AC_MSKB2)//[23:20]
    #define MISC_EXTLB_RX19_R_XTALK_RX_20_TOG_CYCLE Fld(4,16,AC_MSKB2)//[19:16]
    #define MISC_EXTLB_RX19_R_XTALK_RX_19_TOG_CYCLE Fld(4,12,AC_MSKB1)//[15:12]
    #define MISC_EXTLB_RX19_R_XTALK_RX_18_TOG_CYCLE Fld(4,8,AC_MSKB1)//[11:8]
    #define MISC_EXTLB_RX19_R_XTALK_RX_17_TOG_CYCLE Fld(4,4,AC_MSKB0)//[7:4]
    #define MISC_EXTLB_RX19_R_XTALK_RX_16_TOG_CYCLE Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_MISC_EXTLB_RX20 (DDRPHY_AO_BASE_ADDR + 0x0304)
    #define MISC_EXTLB_RX20_R_XTALK_RX_31_TOG_CYCLE Fld(4,28,AC_MSKB3)//[31:28]
    #define MISC_EXTLB_RX20_R_XTALK_RX_30_TOG_CYCLE Fld(4,24,AC_MSKB3)//[27:24]
    #define MISC_EXTLB_RX20_R_XTALK_RX_29_TOG_CYCLE Fld(4,20,AC_MSKB2)//[23:20]
    #define MISC_EXTLB_RX20_R_XTALK_RX_28_TOG_CYCLE Fld(4,16,AC_MSKB2)//[19:16]
    #define MISC_EXTLB_RX20_R_XTALK_RX_27_TOG_CYCLE Fld(4,12,AC_MSKB1)//[15:12]
    #define MISC_EXTLB_RX20_R_XTALK_RX_26_TOG_CYCLE Fld(4,8,AC_MSKB1)//[11:8]
    #define MISC_EXTLB_RX20_R_XTALK_RX_25_TOG_CYCLE Fld(4,4,AC_MSKB0)//[7:4]
    #define MISC_EXTLB_RX20_R_XTALK_RX_24_TOG_CYCLE Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_CKMUX_SEL (DDRPHY_AO_BASE_ADDR + 0x0308)
    #define CKMUX_SEL_FMEM_CK_MUX Fld(2,18,AC_MSKB2)//[19:18]
    #define CKMUX_SEL_FB_CK_MUX Fld(2,16,AC_MSKB2)//[17:16]
    #define CKMUX_SEL_R_PHYCTRLDCM Fld(1,1,AC_MSKB0)//[1:1]
    #define CKMUX_SEL_R_PHYCTRLMUX Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_SRAM_DMA0 (DDRPHY_AO_BASE_ADDR + 0x030C)
    #define SRAM_DMA0_R_APB_SLV_SEL Fld(2,28,AC_MSKB3)//[29:28]
    #define SRAM_DMA0_R_DMA_CLK_FORCE_OFF Fld(1,25,AC_MSKB3)//[25:25]
    #define SRAM_DMA0_R_DMA_CLK_FORCE_ON Fld(1,24,AC_MSKB3)//[24:24]
    #define SRAM_DMA0_R_SW_STEP_EN_MODE Fld(1,23,AC_MSKB2)//[23:23]
    #define SRAM_DMA0_R_SPM_CTR_RESTORE Fld(1,22,AC_MSKB2)//[22:22]
    #define SRAM_DMA0_R_SPM_CTR_APB_LEVEL Fld(1,21,AC_MSKB2)//[21:21]
    #define SRAM_DMA0_R_EARLY_ACK_ENA Fld(1,20,AC_MSKB2)//[20:20]
    #define SRAM_DMA0_R_DMA_TIMER_EN Fld(1,18,AC_MSKB2)//[18:18]
    #define SRAM_DMA0_R_KEEP_APB_ARB_ENA Fld(1,17,AC_MSKB2)//[17:17]
    #define SRAM_DMA0_R_KEEP_SRAM_ARB_ENA Fld(1,16,AC_MSKB2)//[16:16]
    #define SRAM_DMA0_R_PENABLE_LAT_WR Fld(2,14,AC_MSKB1)//[15:14]
    #define SRAM_DMA0_R_PENABLE_LAT_RD Fld(2,12,AC_MSKB1)//[13:12]
    #define SRAM_DMA0_R_SW_SHU_LEVEL_APB Fld(4,8,AC_MSKB1)//[11:8]
    #define SRAM_DMA0_R_SW_SHU_LEVEL_SRAM Fld(4,4,AC_MSKB0)//[7:4]
    #define SRAM_DMA0_R_SRAM_WR_MODE Fld(1,3,AC_MSKB0)//[3:3]
    #define SRAM_DMA0_R_APB_WR_MODE Fld(1,2,AC_MSKB0)//[2:2]
    #define SRAM_DMA0_R_SW_MODE Fld(1,1,AC_MSKB0)//[1:1]
    #define SRAM_DMA0_R_SW_DMA_FIRE Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_SRAM_DMA1 (DDRPHY_AO_BASE_ADDR + 0x0310)
    #define SRAM_DMA1_R_PLL_REG_LENGTH Fld(6,24,AC_MSKB3)//[29:24]
    #define SRAM_DMA1_R_SW_DMA_STEP_EN Fld(11,12,AC_MSKW21)//[22:12]
    #define SRAM_DMA1_R_SPM_RESTORE_STEP_EN Fld(11,0,AC_MSKW10)//[10:0]
#define DDRPHY_SRAM_DMA2 (DDRPHY_AO_BASE_ADDR + 0x0314)
    #define SRAM_DMA2_R_APB_DMA_DBG_ACCESS Fld(1,4,AC_MSKB0)//[4:4]
    #define SRAM_DMA2_R_APB_DMA_DBG_LEVEL Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_MISC_CG_CTRL6 (DDRPHY_AO_BASE_ADDR + 0x0318)
    #define MISC_CG_CTRL6_RG_MCK4X_O_FB_CK_CG_OFF Fld(1,19,AC_MSKB2)//[19:19]
    #define MISC_CG_CTRL6_RG_DDR400_MCK4X_O_FORCE_ON Fld(1,18,AC_MSKB2)//[18:18]
    #define MISC_CG_CTRL6_RG_CG_DDR400_MCK4X_O_OFF Fld(1,17,AC_MSKB2)//[17:17]
    #define MISC_CG_CTRL6_RG_MCK4X_O_OPENLOOP_MODE_EN Fld(1,16,AC_MSKB2)//[16:16]
    #define MISC_CG_CTRL6_RG_MCK4X_Q_FB_CK_CG_OFF Fld(1,15,AC_MSKB1)//[15:15]
    #define MISC_CG_CTRL6_RG_DDR400_MCK4X_Q_FORCE_ON Fld(1,14,AC_MSKB1)//[14:14]
    #define MISC_CG_CTRL6_RG_CG_DDR400_MCK4X_Q_OFF Fld(1,13,AC_MSKB1)//[13:13]
    #define MISC_CG_CTRL6_RG_MCK4X_Q_OPENLOOP_MODE_EN Fld(1,12,AC_MSKB1)//[12:12]
    #define MISC_CG_CTRL6_RG_MCK4X_I_FB_CK_CG_OFF Fld(1,11,AC_MSKB1)//[11:11]
    #define MISC_CG_CTRL6_RG_DDR400_MCK4X_I_FORCE_ON Fld(1,10,AC_MSKB1)//[10:10]
    #define MISC_CG_CTRL6_RG_CG_DDR400_MCK4X_I_OFF Fld(1,9,AC_MSKB1)//[9:9]
    #define MISC_CG_CTRL6_RG_MCK4X_I_OPENLOOP_MODE_EN Fld(1,8,AC_MSKB1)//[8:8]
    #define MISC_CG_CTRL6_RG_M_CK_OPENLOOP_MODE_EN Fld(1,4,AC_MSKB0)//[4:4]
    #define MISC_CG_CTRL6_ARMCTL_CK_OUT_CG_SEL Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_RFU_0X31C (DDRPHY_AO_BASE_ADDR + 0x031C)
    #define RFU_0X31C_RESERVED_0X31C Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_RFU_0X320 (DDRPHY_AO_BASE_ADDR + 0x0320)
    #define RFU_0X320_RESERVED_0X320 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_RFU_0X324 (DDRPHY_AO_BASE_ADDR + 0x0324)
    #define RFU_0X324_RESERVED_0X324 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_RFU_0X328 (DDRPHY_AO_BASE_ADDR + 0x0328)
    #define RFU_0X328_RESERVED_0X328 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_RFU_0X32C (DDRPHY_AO_BASE_ADDR + 0x032C)
    #define RFU_0X32C_RESERVED_0X32C Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_RFU_0X330 (DDRPHY_AO_BASE_ADDR + 0x0330)
    #define RFU_0X330_RESERVED_0X330 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_RFU_0X334 (DDRPHY_AO_BASE_ADDR + 0x0334)
    #define RFU_0X334_RESERVED_0X334 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_RFU_0X338 (DDRPHY_AO_BASE_ADDR + 0x0338)
    #define RFU_0X338_RESERVED_0X338 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_RFU_0X33C (DDRPHY_AO_BASE_ADDR + 0x033C)
    #define RFU_0X33C_RESERVED_0X33C Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_MISC_STBERR_RK0_R (DDRPHY_AO_BASE_ADDR + 0x0510)
    #define MISC_STBERR_RK0_R_DA_RPHYPLLGP_CK_SEL Fld(1,31,AC_MSKB3)//[31:31]
    #define MISC_STBERR_RK0_R_RX_ARCA4_FIFO_STBEN_ERR Fld(1,29,AC_MSKB3)//[29:29]
    #define MISC_STBERR_RK0_R_RX_ARCA0_FIFO_STBEN_ERR Fld(1,28,AC_MSKB3)//[28:28]
    #define MISC_STBERR_RK0_R_RX_ARDQ4_FIFO_STBEN_ERR_B1 Fld(1,27,AC_MSKB3)//[27:27]
    #define MISC_STBERR_RK0_R_RX_ARDQ0_FIFO_STBEN_ERR_B1 Fld(1,26,AC_MSKB3)//[26:26]
    #define MISC_STBERR_RK0_R_RX_ARDQ4_FIFO_STBEN_ERR_B0 Fld(1,25,AC_MSKB3)//[25:25]
    #define MISC_STBERR_RK0_R_RX_ARDQ0_FIFO_STBEN_ERR_B0 Fld(1,24,AC_MSKB3)//[24:24]
    #define MISC_STBERR_RK0_R_STBENERR_ALL Fld(1,16,AC_MSKB2)//[16:16]
    #define MISC_STBERR_RK0_R_STBERR_RK0_R Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_MISC_STBERR_RK0_F (DDRPHY_AO_BASE_ADDR + 0x0514)
    #define MISC_STBERR_RK0_F_STBERR_RK0_F Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_MISC_STBERR_RK1_R (DDRPHY_AO_BASE_ADDR + 0x0518)
    #define MISC_STBERR_RK1_R_STBERR_RK1_R Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_MISC_STBERR_RK1_F (DDRPHY_AO_BASE_ADDR + 0x051C)
    #define MISC_STBERR_RK1_F_STBERR_RK1_F Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_MISC_STBERR_RK2_R (DDRPHY_AO_BASE_ADDR + 0x0520)
    #define MISC_STBERR_RK2_R_STBERR_RK2_R Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_MISC_STBERR_RK2_F (DDRPHY_AO_BASE_ADDR + 0x0524)
    #define MISC_STBERR_RK2_F_STBERR_RK2_F Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_MISC_RXDVS0 (DDRPHY_AO_BASE_ADDR + 0x05E0)
    #define MISC_RXDVS0_R_DA_CAX_R_DLY_RO_SEL Fld(4,12,AC_MSKB1)//[15:12]
    #define MISC_RXDVS0_R_DA_DQX_R_DLY_RO_SEL Fld(4,8,AC_MSKB1)//[11:8]
    #define MISC_RXDVS0_R_RX_DLY_TRACK_RO_SEL Fld(3,0,AC_MSKB0)//[2:0]
#define DDRPHY_MISC_RXDVS2 (DDRPHY_AO_BASE_ADDR + 0x05E8)
    #define MISC_RXDVS2_R_DMRXDVS_DBG_PAUSE_EN Fld(1,18,AC_MSKB2)//[18:18]
    #define MISC_RXDVS2_R_DMRXDVS_DBG_MON_CLR Fld(1,17,AC_MSKB2)//[17:17]
    #define MISC_RXDVS2_R_DMRXDVS_DBG_MON_EN Fld(1,16,AC_MSKB2)//[16:16]
    #define MISC_RXDVS2_R_DMRXDVS_SHUFFLE_CTRL_CG_IG Fld(1,8,AC_MSKB1)//[8:8]
    #define MISC_RXDVS2_R_DMRXDVS_DEPTH_HALF Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_RFU_0X5EC (DDRPHY_AO_BASE_ADDR + 0x05EC)
    #define RFU_0X5EC_RESERVED_0X5EC Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_B0_RXDVS0 (DDRPHY_AO_BASE_ADDR + 0x05F0)
    #define B0_RXDVS0_R_RX_DLY_TRACK_ENA_B0 Fld(1,31,AC_MSKB3)//[31:31]
    #define B0_RXDVS0_R_RX_DLY_TRACK_CLR_B0 Fld(1,30,AC_MSKB3)//[30:30]
    #define B0_RXDVS0_R_RX_DLY_TRACK_SPM_CTRL_B0 Fld(1,29,AC_MSKB3)//[29:29]
    #define B0_RXDVS0_R_RX_DLY_TRACK_CG_EN_B0 Fld(1,28,AC_MSKB3)//[28:28]
    #define B0_RXDVS0_R_RX_DLY_TRACK_BYPASS_MODESYNC_B0 Fld(1,27,AC_MSKB3)//[27:27]
    #define B0_RXDVS0_R_RX_DLY_DVS_MODE_SYNC_DIS_B0 Fld(1,26,AC_MSKB3)//[26:26]
    #define B0_RXDVS0_R_HWSAVE_MODE_ENA_B0 Fld(1,24,AC_MSKB3)//[24:24]
    #define B0_RXDVS0_R_HWRESTORE_ENA_B0 Fld(1,22,AC_MSKB2)//[22:22]
    #define B0_RXDVS0_R_RX_DLY_RK_OPT_B0 Fld(2,20,AC_MSKB2)//[21:20]
    #define B0_RXDVS0_R_DMRXDVS_CNTCMP_OPT_B0 Fld(1,19,AC_MSKB2)//[19:19]
    #define B0_RXDVS0_R_RX_DLY_RANK_ERR_ST_CLR_B0 Fld(3,16,AC_MSKB2)//[18:16]
    #define B0_RXDVS0_R_DMRXDVS_DQIENPOST_OPT_B0 Fld(2,12,AC_MSKB1)//[13:12]
    #define B0_RXDVS0_R_DMRXDVS_PBYTESTUCK_IG_B0 Fld(1,11,AC_MSKB1)//[11:11]
    #define B0_RXDVS0_R_DMRXDVS_PBYTESTUCK_RST_B0 Fld(1,10,AC_MSKB1)//[10:10]
    #define B0_RXDVS0_R_DMRXDVS_DQIENPRE_OPT_B0 Fld(1,9,AC_MSKB1)//[9:9]
    #define B0_RXDVS0_R_DVS_SW_UP_B0 Fld(1,8,AC_MSKB1)//[8:8]
    #define B0_RXDVS0_R_RX_RANKINCTL_B0 Fld(4,4,AC_MSKB0)//[7:4]
    #define B0_RXDVS0_B0_RXDVS0_RFU Fld(3,1,AC_MSKB0)//[3:1]
    #define B0_RXDVS0_R_RX_RANKINSEL_B0 Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_B0_RXDVS1 (DDRPHY_AO_BASE_ADDR + 0x05F4)
    #define B0_RXDVS1_R_DMRXDVS_UPD_CLR_NORD_B0 Fld(1,17,AC_MSKB2)//[17:17]
    #define B0_RXDVS1_R_DMRXDVS_UPD_CLR_ACK_B0 Fld(1,16,AC_MSKB2)//[16:16]
    #define B0_RXDVS1_B0_RXDVS1_RFU Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_RFU_0X5F8 (DDRPHY_AO_BASE_ADDR + 0x05F8)
    #define RFU_0X5F8_RESERVED_0X5F8 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_RFU_0X5FC (DDRPHY_AO_BASE_ADDR + 0x05FC)
    #define RFU_0X5FC_RESERVED_0X5FC Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_R0_B0_RXDVS0 (DDRPHY_AO_BASE_ADDR + 0x0600)
    #define R0_B0_RXDVS0_R_RK0_B0_DVS_SW_CNT_ENA Fld(1,31,AC_MSKB3)//[31:31]
    #define R0_B0_RXDVS0_R_RK0_B0_DVS_SW_CNT_CLR Fld(1,27,AC_MSKB3)//[27:27]
    #define R0_B0_RXDVS0_R_RK0_B0_DVS_LEAD_LAG_CNT_CLR Fld(1,26,AC_MSKB3)//[26:26]
#define DDRPHY_R0_B0_RXDVS1 (DDRPHY_AO_BASE_ADDR + 0x0604)
    #define R0_B0_RXDVS1_R_RK0_B0_DVS_TH_LEAD Fld(16,16,AC_FULLW32)//[31:16]
    #define R0_B0_RXDVS1_R_RK0_B0_DVS_TH_LAG Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_R0_B0_RXDVS2 (DDRPHY_AO_BASE_ADDR + 0x0608)
    #define R0_B0_RXDVS2_R_RK0_DVS_MODE_B0 Fld(2,30,AC_MSKB3)//[31:30]
    #define R0_B0_RXDVS2_R_RK0_DVS_FDLY_MODE_B0 Fld(1,29,AC_MSKB3)//[29:29]
    #define R0_B0_RXDVS2_R_RK0_RX_DLY_RIS_TRACK_GATE_ENA_B0 Fld(1,28,AC_MSKB3)//[28:28]
    #define R0_B0_RXDVS2_R_RK0_RX_DLY_RIS_DQ_SCALE_B0 Fld(2,26,AC_MSKB3)//[27:26]
    #define R0_B0_RXDVS2_R_RK0_RX_DLY_RIS_DQS_SCALE_B0 Fld(2,24,AC_MSKB3)//[25:24]
    #define R0_B0_RXDVS2_R_RK0_RX_DLY_FAL_TRACK_GATE_ENA_B0 Fld(1,23,AC_MSKB2)//[23:23]
    #define R0_B0_RXDVS2_R_RK0_RX_DLY_FAL_DQ_SCALE_B0 Fld(2,18,AC_MSKB2)//[19:18]
    #define R0_B0_RXDVS2_R_RK0_RX_DLY_FAL_DQS_SCALE_B0 Fld(2,16,AC_MSKB2)//[17:16]
#define DDRPHY_R0_B0_RXDVS7 (DDRPHY_AO_BASE_ADDR + 0x061C)
    #define R0_B0_RXDVS7_RG_RK0_ARDQS0_MAX_DLY_B0_RFU Fld(1,31,AC_MSKB3)//[31:31]
    #define R0_B0_RXDVS7_RG_RK0_ARDQS0_MAX_DLY_B0 Fld(7,24,AC_MSKB3)//[30:24]
    #define R0_B0_RXDVS7_RG_RK0_ARDQS0_MIN_DLY_B0_RFU Fld(1,23,AC_MSKB2)//[23:23]
    #define R0_B0_RXDVS7_RG_RK0_ARDQS0_MIN_DLY_B0 Fld(7,16,AC_MSKB2)//[22:16]
    #define R0_B0_RXDVS7_RG_RK0_ARDQ_MAX_DLY_B0_RFU Fld(2,14,AC_MSKB1)//[15:14]
    #define R0_B0_RXDVS7_RG_RK0_ARDQ_MAX_DLY_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define R0_B0_RXDVS7_RG_RK0_ARDQ_MIN_DLY_B0_RFU Fld(2,6,AC_MSKB0)//[7:6]
    #define R0_B0_RXDVS7_RG_RK0_ARDQ_MIN_DLY_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_RFU_0X620 (DDRPHY_AO_BASE_ADDR + 0x0620)
    #define RFU_0X620_RESERVED_0X620 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_RFU_0X624 (DDRPHY_AO_BASE_ADDR + 0x0624)
    #define RFU_0X624_RESERVED_0X624 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_RFU_0X628 (DDRPHY_AO_BASE_ADDR + 0x0628)
    #define RFU_0X628_RESERVED_0X628 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_RFU_0X62C (DDRPHY_AO_BASE_ADDR + 0x062C)
    #define RFU_0X62C_RESERVED_0X62C Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_B1_RXDVS0 (DDRPHY_AO_BASE_ADDR + 0x0670)
    #define B1_RXDVS0_R_RX_DLY_TRACK_ENA_B1 Fld(1,31,AC_MSKB3)//[31:31]
    #define B1_RXDVS0_R_RX_DLY_TRACK_CLR_B1 Fld(1,30,AC_MSKB3)//[30:30]
    #define B1_RXDVS0_R_RX_DLY_TRACK_SPM_CTRL_B1 Fld(1,29,AC_MSKB3)//[29:29]
    #define B1_RXDVS0_R_RX_DLY_TRACK_CG_EN_B1 Fld(1,28,AC_MSKB3)//[28:28]
    #define B1_RXDVS0_R_RX_DLY_TRACK_BYPASS_MODESYNC_B1 Fld(1,27,AC_MSKB3)//[27:27]
    #define B1_RXDVS0_R_RX_DLY_DVS_MODE_SYNC_DIS_B1 Fld(1,26,AC_MSKB3)//[26:26]
    #define B1_RXDVS0_R_HWSAVE_MODE_ENA_B1 Fld(1,24,AC_MSKB3)//[24:24]
    #define B1_RXDVS0_R_HWRESTORE_ENA_B1 Fld(1,22,AC_MSKB2)//[22:22]
    #define B1_RXDVS0_R_RX_DLY_RK_OPT_B1 Fld(2,20,AC_MSKB2)//[21:20]
    #define B1_RXDVS0_R_DMRXDVS_CNTCMP_OPT_B1 Fld(1,19,AC_MSKB2)//[19:19]
    #define B1_RXDVS0_R_RX_DLY_RANK_ERR_ST_CLR_B1 Fld(3,16,AC_MSKB2)//[18:16]
    #define B1_RXDVS0_R_DMRXDVS_DQIENPOST_OPT_B1 Fld(2,12,AC_MSKB1)//[13:12]
    #define B1_RXDVS0_R_DMRXDVS_PBYTESTUCK_IG_B1 Fld(1,11,AC_MSKB1)//[11:11]
    #define B1_RXDVS0_R_DMRXDVS_PBYTESTUCK_RST_B1 Fld(1,10,AC_MSKB1)//[10:10]
    #define B1_RXDVS0_R_DMRXDVS_DQIENPRE_OPT_B1 Fld(1,9,AC_MSKB1)//[9:9]
    #define B1_RXDVS0_R_DVS_SW_UP_B1 Fld(1,8,AC_MSKB1)//[8:8]
    #define B1_RXDVS0_R_RX_RANKINCTL_B1 Fld(4,4,AC_MSKB0)//[7:4]
    #define B1_RXDVS0_B1_RXDVS0_RFU Fld(3,1,AC_MSKB0)//[3:1]
    #define B1_RXDVS0_R_RX_RANKINSEL_B1 Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_B1_RXDVS1 (DDRPHY_AO_BASE_ADDR + 0x0674)
    #define B1_RXDVS1_R_DMRXDVS_UPD_CLR_NORD_B1 Fld(1,17,AC_MSKB2)//[17:17]
    #define B1_RXDVS1_R_DMRXDVS_UPD_CLR_ACK_B1 Fld(1,16,AC_MSKB2)//[16:16]
    #define B1_RXDVS1_B1_RXDVS1_RFU Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_RFU_0X678 (DDRPHY_AO_BASE_ADDR + 0x0678)
    #define RFU_0X678_RESERVED_0X678 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_RFU_0X67C (DDRPHY_AO_BASE_ADDR + 0x067C)
    #define RFU_0X67C_RESERVED_0X67C Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_R0_B1_RXDVS0 (DDRPHY_AO_BASE_ADDR + 0x0680)
    #define R0_B1_RXDVS0_R_RK0_B1_DVS_SW_CNT_ENA Fld(1,31,AC_MSKB3)//[31:31]
    #define R0_B1_RXDVS0_R_RK0_B1_DVS_SW_CNT_CLR Fld(1,27,AC_MSKB3)//[27:27]
    #define R0_B1_RXDVS0_R_RK0_B1_DVS_LEAD_LAG_CNT_CLR Fld(1,26,AC_MSKB3)//[26:26]
#define DDRPHY_R0_B1_RXDVS1 (DDRPHY_AO_BASE_ADDR + 0x0684)
    #define R0_B1_RXDVS1_R_RK0_B1_DVS_TH_LEAD Fld(16,16,AC_FULLW32)//[31:16]
    #define R0_B1_RXDVS1_R_RK0_B1_DVS_TH_LAG Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_R0_B1_RXDVS2 (DDRPHY_AO_BASE_ADDR + 0x0688)
    #define R0_B1_RXDVS2_R_RK0_DVS_MODE_B1 Fld(2,30,AC_MSKB3)//[31:30]
    #define R0_B1_RXDVS2_R_RK0_DVS_FDLY_MODE_B1 Fld(1,29,AC_MSKB3)//[29:29]
    #define R0_B1_RXDVS2_R_RK0_RX_DLY_RIS_TRACK_GATE_ENA_B1 Fld(1,28,AC_MSKB3)//[28:28]
    #define R0_B1_RXDVS2_R_RK0_RX_DLY_RIS_DQ_SCALE_B1 Fld(2,26,AC_MSKB3)//[27:26]
    #define R0_B1_RXDVS2_R_RK0_RX_DLY_RIS_DQS_SCALE_B1 Fld(2,24,AC_MSKB3)//[25:24]
    #define R0_B1_RXDVS2_R_RK0_RX_DLY_FAL_TRACK_GATE_ENA_B1 Fld(1,23,AC_MSKB2)//[23:23]
    #define R0_B1_RXDVS2_R_RK0_RX_DLY_FAL_DQ_SCALE_B1 Fld(2,18,AC_MSKB2)//[19:18]
    #define R0_B1_RXDVS2_R_RK0_RX_DLY_FAL_DQS_SCALE_B1 Fld(2,16,AC_MSKB2)//[17:16]
#define DDRPHY_R0_B1_RXDVS7 (DDRPHY_AO_BASE_ADDR + 0x069C)
    #define R0_B1_RXDVS7_RG_RK0_ARDQS0_MAX_DLY_B1_RFU Fld(1,31,AC_MSKB3)//[31:31]
    #define R0_B1_RXDVS7_RG_RK0_ARDQS0_MAX_DLY_B1 Fld(7,24,AC_MSKB3)//[30:24]
    #define R0_B1_RXDVS7_RG_RK0_ARDQS0_MIN_DLY_B1_RFU Fld(1,23,AC_MSKB2)//[23:23]
    #define R0_B1_RXDVS7_RG_RK0_ARDQS0_MIN_DLY_B1 Fld(7,16,AC_MSKB2)//[22:16]
    #define R0_B1_RXDVS7_RG_RK0_ARDQ_MAX_DLY_B1_RFU Fld(2,14,AC_MSKB1)//[15:14]
    #define R0_B1_RXDVS7_RG_RK0_ARDQ_MAX_DLY_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define R0_B1_RXDVS7_RG_RK0_ARDQ_MIN_DLY_B1_RFU Fld(2,6,AC_MSKB0)//[7:6]
    #define R0_B1_RXDVS7_RG_RK0_ARDQ_MIN_DLY_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_RFU_0X6A0 (DDRPHY_AO_BASE_ADDR + 0x06A0)
    #define RFU_0X6A0_RESERVED_0X6A0 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_RFU_0X6A4 (DDRPHY_AO_BASE_ADDR + 0x06A4)
    #define RFU_0X6A4_RESERVED_0X6A4 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_RFU_0X6A8 (DDRPHY_AO_BASE_ADDR + 0x06A8)
    #define RFU_0X6A8_RESERVED_0X6A8 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_RFU_0X6AC (DDRPHY_AO_BASE_ADDR + 0x06AC)
    #define RFU_0X6AC_RESERVED_0X6AC Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_CA_RXDVS0 (DDRPHY_AO_BASE_ADDR + 0x06F0)
    #define CA_RXDVS0_R_RX_DLY_TRACK_ENA_CA Fld(1,31,AC_MSKB3)//[31:31]
    #define CA_RXDVS0_R_RX_DLY_TRACK_CLR_CA Fld(1,30,AC_MSKB3)//[30:30]
    #define CA_RXDVS0_R_RX_DLY_TRACK_SPM_CTRL_CA Fld(1,29,AC_MSKB3)//[29:29]
    #define CA_RXDVS0_R_RX_DLY_TRACK_CG_EN_CA Fld(1,28,AC_MSKB3)//[28:28]
    #define CA_RXDVS0_R_RX_DLY_TRACK_BYPASS_MODESYNC_CA Fld(1,27,AC_MSKB3)//[27:27]
    #define CA_RXDVS0_R_RX_DLY_DVS_MODE_SYNC_DIS_CA Fld(1,26,AC_MSKB3)//[26:26]
    #define CA_RXDVS0_R_HWSAVE_MODE_ENA_CA Fld(1,24,AC_MSKB3)//[24:24]
    #define CA_RXDVS0_R_HWRESTORE_ENA_CA Fld(1,22,AC_MSKB2)//[22:22]
    #define CA_RXDVS0_R_RX_DLY_RK_OPT_CA Fld(2,20,AC_MSKB2)//[21:20]
    #define CA_RXDVS0_R_DMRXDVS_CNTCMP_OPT_CA Fld(1,19,AC_MSKB2)//[19:19]
    #define CA_RXDVS0_R_RX_DLY_RANK_ERR_ST_CLR_CA Fld(3,16,AC_MSKB2)//[18:16]
    #define CA_RXDVS0_R_DMRXDVS_DQIENPOST_OPT_CA Fld(2,12,AC_MSKB1)//[13:12]
    #define CA_RXDVS0_R_DMRXDVS_PBYTESTUCK_IG_CA Fld(1,11,AC_MSKB1)//[11:11]
    #define CA_RXDVS0_R_DMRXDVS_PBYTESTUCK_RST_CA Fld(1,10,AC_MSKB1)//[10:10]
    #define CA_RXDVS0_R_DMRXDVS_DQIENPRE_OPT_CA Fld(1,9,AC_MSKB1)//[9:9]
    #define CA_RXDVS0_R_DVS_SW_UP_CA Fld(1,8,AC_MSKB1)//[8:8]
    #define CA_RXDVS0_R_RX_RANKINCTL_CA Fld(4,4,AC_MSKB0)//[7:4]
    #define CA_RXDVS0_CA_RXDVS0_RFU Fld(3,1,AC_MSKB0)//[3:1]
    #define CA_RXDVS0_R_RX_RANKINSEL_CA Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_CA_RXDVS1 (DDRPHY_AO_BASE_ADDR + 0x06F4)
    #define CA_RXDVS1_R_DMRXDVS_UPD_CLR_NORD_CA Fld(1,17,AC_MSKB2)//[17:17]
    #define CA_RXDVS1_R_DMRXDVS_UPD_CLR_ACK_CA Fld(1,16,AC_MSKB2)//[16:16]
    #define CA_RXDVS1_CA_RXDVS1_RFU Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_RFU_0X6F8 (DDRPHY_AO_BASE_ADDR + 0x06F8)
    #define RFU_0X6F8_RESERVED_0X6F8 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_RFU_0X6FC (DDRPHY_AO_BASE_ADDR + 0x06FC)
    #define RFU_0X6FC_RESERVED_0X6FC Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_R0_CA_RXDVS0 (DDRPHY_AO_BASE_ADDR + 0x0700)
    #define R0_CA_RXDVS0_R_RK0_CA_DVS_SW_CNT_ENA Fld(1,31,AC_MSKB3)//[31:31]
    #define R0_CA_RXDVS0_R_RK0_CA_DVS_SW_CNT_CLR Fld(1,27,AC_MSKB3)//[27:27]
    #define R0_CA_RXDVS0_R_RK0_CA_DVS_LEAD_LAG_CNT_CLR Fld(1,26,AC_MSKB3)//[26:26]
#define DDRPHY_R0_CA_RXDVS1 (DDRPHY_AO_BASE_ADDR + 0x0704)
    #define R0_CA_RXDVS1_R_RK0_CA_DVS_TH_LEAD Fld(16,16,AC_FULLW32)//[31:16]
    #define R0_CA_RXDVS1_R_RK0_CA_DVS_TH_LAG Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_R0_CA_RXDVS2 (DDRPHY_AO_BASE_ADDR + 0x0708)
    #define R0_CA_RXDVS2_R_RK0_DVS_MODE_CA Fld(2,30,AC_MSKB3)//[31:30]
    #define R0_CA_RXDVS2_R_RK0_DVS_FDLY_MODE_CA Fld(1,29,AC_MSKB3)//[29:29]
    #define R0_CA_RXDVS2_R_RK0_RX_DLY_RIS_TRACK_GATE_ENA_CA Fld(1,28,AC_MSKB3)//[28:28]
    #define R0_CA_RXDVS2_R_RK0_RX_DLY_RIS_DQ_SCALE_CA Fld(2,26,AC_MSKB3)//[27:26]
    #define R0_CA_RXDVS2_R_RK0_RX_DLY_RIS_DQS_SCALE_CA Fld(2,24,AC_MSKB3)//[25:24]
    #define R0_CA_RXDVS2_R_RK0_RX_DLY_FAL_TRACK_GATE_ENA_CA Fld(1,23,AC_MSKB2)//[23:23]
    #define R0_CA_RXDVS2_R_RK0_RX_DLY_FAL_DQ_SCALE_CA Fld(2,18,AC_MSKB2)//[19:18]
    #define R0_CA_RXDVS2_R_RK0_RX_DLY_FAL_DQS_SCALE_CA Fld(2,16,AC_MSKB2)//[17:16]
#define DDRPHY_R0_CA_RXDVS9 (DDRPHY_AO_BASE_ADDR + 0x0724)
    #define R0_CA_RXDVS9_RG_RK0_ARCLK_MAX_DLY_RFU Fld(1,31,AC_MSKB3)//[31:31]
    #define R0_CA_RXDVS9_RG_RK0_ARCLK_MAX_DLY Fld(7,24,AC_MSKB3)//[30:24]
    #define R0_CA_RXDVS9_RG_RK0_ARCLK_MIN_DLY_RFU Fld(1,23,AC_MSKB2)//[23:23]
    #define R0_CA_RXDVS9_RG_RK0_ARCLK_MIN_DLY Fld(7,16,AC_MSKB2)//[22:16]
    #define R0_CA_RXDVS9_RG_RK0_ARCMD_MAX_DLY_RFU Fld(2,14,AC_MSKB1)//[15:14]
    #define R0_CA_RXDVS9_RG_RK0_ARCMD_MAX_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define R0_CA_RXDVS9_RG_RK0_ARCMD_MIN_DLY_RFU Fld(2,6,AC_MSKB0)//[7:6]
    #define R0_CA_RXDVS9_RG_RK0_ARCMD_MIN_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_RFU_0X728 (DDRPHY_AO_BASE_ADDR + 0x0728)
    #define RFU_0X728_RESERVED_0X728 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_RFU_0X72C (DDRPHY_AO_BASE_ADDR + 0x072C)
    #define RFU_0X72C_RESERVED_0X72C Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_R1_B0_RXDVS0 (DDRPHY_AO_BASE_ADDR + 0x0800)
    #define R1_B0_RXDVS0_R_RK1_B0_DVS_SW_CNT_ENA Fld(1,31,AC_MSKB3)//[31:31]
    #define R1_B0_RXDVS0_R_RK1_B0_DVS_SW_CNT_CLR Fld(1,27,AC_MSKB3)//[27:27]
    #define R1_B0_RXDVS0_R_RK1_B0_DVS_LEAD_LAG_CNT_CLR Fld(1,26,AC_MSKB3)//[26:26]
#define DDRPHY_R1_B0_RXDVS1 (DDRPHY_AO_BASE_ADDR + 0x0804)
    #define R1_B0_RXDVS1_R_RK1_B0_DVS_TH_LEAD Fld(16,16,AC_FULLW32)//[31:16]
    #define R1_B0_RXDVS1_R_RK1_B0_DVS_TH_LAG Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_R1_B0_RXDVS2 (DDRPHY_AO_BASE_ADDR + 0x0808)
    #define R1_B0_RXDVS2_R_RK1_DVS_MODE_B0 Fld(2,30,AC_MSKB3)//[31:30]
    #define R1_B0_RXDVS2_R_RK1_DVS_FDLY_MODE_B0 Fld(1,29,AC_MSKB3)//[29:29]
    #define R1_B0_RXDVS2_R_RK1_RX_DLY_RIS_TRACK_GATE_ENA_B0 Fld(1,28,AC_MSKB3)//[28:28]
    #define R1_B0_RXDVS2_R_RK1_RX_DLY_RIS_DQ_SCALE_B0 Fld(2,26,AC_MSKB3)//[27:26]
    #define R1_B0_RXDVS2_R_RK1_RX_DLY_RIS_DQS_SCALE_B0 Fld(2,24,AC_MSKB3)//[25:24]
    #define R1_B0_RXDVS2_R_RK1_RX_DLY_FAL_TRACK_GATE_ENA_B0 Fld(1,23,AC_MSKB2)//[23:23]
    #define R1_B0_RXDVS2_R_RK1_RX_DLY_FAL_DQ_SCALE_B0 Fld(2,18,AC_MSKB2)//[19:18]
    #define R1_B0_RXDVS2_R_RK1_RX_DLY_FAL_DQS_SCALE_B0 Fld(2,16,AC_MSKB2)//[17:16]
#define DDRPHY_R1_B0_RXDVS7 (DDRPHY_AO_BASE_ADDR + 0x081C)
    #define R1_B0_RXDVS7_RG_RK1_ARDQS0_MAX_DLY_B0_RFU Fld(1,31,AC_MSKB3)//[31:31]
    #define R1_B0_RXDVS7_RG_RK1_ARDQS0_MAX_DLY_B0 Fld(7,24,AC_MSKB3)//[30:24]
    #define R1_B0_RXDVS7_RG_RK1_ARDQS0_MIN_DLY_B0_RFU Fld(1,23,AC_MSKB2)//[23:23]
    #define R1_B0_RXDVS7_RG_RK1_ARDQS0_MIN_DLY_B0 Fld(7,16,AC_MSKB2)//[22:16]
    #define R1_B0_RXDVS7_RG_RK1_ARDQ_MAX_DLY_B0_RFU Fld(2,14,AC_MSKB1)//[15:14]
    #define R1_B0_RXDVS7_RG_RK1_ARDQ_MAX_DLY_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define R1_B0_RXDVS7_RG_RK1_ARDQ_MIN_DLY_B0_RFU Fld(2,6,AC_MSKB0)//[7:6]
    #define R1_B0_RXDVS7_RG_RK1_ARDQ_MIN_DLY_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_RFU_0X820 (DDRPHY_AO_BASE_ADDR + 0x0820)
    #define RFU_0X820_RESERVED_0X820 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_RFU_0X824 (DDRPHY_AO_BASE_ADDR + 0x0824)
    #define RFU_0X824_RESERVED_0X824 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_RFU_0X828 (DDRPHY_AO_BASE_ADDR + 0x0828)
    #define RFU_0X828_RESERVED_0X828 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_RFU_0X82C (DDRPHY_AO_BASE_ADDR + 0x082C)
    #define RFU_0X82C_RESERVED_0X82C Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_R1_B1_RXDVS0 (DDRPHY_AO_BASE_ADDR + 0x0880)
    #define R1_B1_RXDVS0_R_RK1_B1_DVS_SW_CNT_ENA Fld(1,31,AC_MSKB3)//[31:31]
    #define R1_B1_RXDVS0_R_RK1_B1_DVS_SW_CNT_CLR Fld(1,27,AC_MSKB3)//[27:27]
    #define R1_B1_RXDVS0_R_RK1_B1_DVS_LEAD_LAG_CNT_CLR Fld(1,26,AC_MSKB3)//[26:26]
#define DDRPHY_R1_B1_RXDVS1 (DDRPHY_AO_BASE_ADDR + 0x0884)
    #define R1_B1_RXDVS1_R_RK1_B1_DVS_TH_LEAD Fld(16,16,AC_FULLW32)//[31:16]
    #define R1_B1_RXDVS1_R_RK1_B1_DVS_TH_LAG Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_R1_B1_RXDVS2 (DDRPHY_AO_BASE_ADDR + 0x0888)
    #define R1_B1_RXDVS2_R_RK1_DVS_MODE_B1 Fld(2,30,AC_MSKB3)//[31:30]
    #define R1_B1_RXDVS2_R_RK1_DVS_FDLY_MODE_B1 Fld(1,29,AC_MSKB3)//[29:29]
    #define R1_B1_RXDVS2_R_RK1_RX_DLY_RIS_TRACK_GATE_ENA_B1 Fld(1,28,AC_MSKB3)//[28:28]
    #define R1_B1_RXDVS2_R_RK1_RX_DLY_RIS_DQ_SCALE_B1 Fld(2,26,AC_MSKB3)//[27:26]
    #define R1_B1_RXDVS2_R_RK1_RX_DLY_RIS_DQS_SCALE_B1 Fld(2,24,AC_MSKB3)//[25:24]
    #define R1_B1_RXDVS2_R_RK1_RX_DLY_FAL_TRACK_GATE_ENA_B1 Fld(1,23,AC_MSKB2)//[23:23]
    #define R1_B1_RXDVS2_R_RK1_RX_DLY_FAL_DQ_SCALE_B1 Fld(2,18,AC_MSKB2)//[19:18]
    #define R1_B1_RXDVS2_R_RK1_RX_DLY_FAL_DQS_SCALE_B1 Fld(2,16,AC_MSKB2)//[17:16]
#define DDRPHY_R1_B1_RXDVS7 (DDRPHY_AO_BASE_ADDR + 0x089C)
    #define R1_B1_RXDVS7_RG_RK1_ARDQS0_MAX_DLY_B1_RFU Fld(1,31,AC_MSKB3)//[31:31]
    #define R1_B1_RXDVS7_RG_RK1_ARDQS0_MAX_DLY_B1 Fld(7,24,AC_MSKB3)//[30:24]
    #define R1_B1_RXDVS7_RG_RK1_ARDQS0_MIN_DLY_B1_RFU Fld(1,23,AC_MSKB2)//[23:23]
    #define R1_B1_RXDVS7_RG_RK1_ARDQS0_MIN_DLY_B1 Fld(7,16,AC_MSKB2)//[22:16]
    #define R1_B1_RXDVS7_RG_RK1_ARDQ_MAX_DLY_B1_RFU Fld(2,14,AC_MSKB1)//[15:14]
    #define R1_B1_RXDVS7_RG_RK1_ARDQ_MAX_DLY_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define R1_B1_RXDVS7_RG_RK1_ARDQ_MIN_DLY_B1_RFU Fld(2,6,AC_MSKB0)//[7:6]
    #define R1_B1_RXDVS7_RG_RK1_ARDQ_MIN_DLY_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_RFU_0X8A0 (DDRPHY_AO_BASE_ADDR + 0x08A0)
    #define RFU_0X8A0_RESERVED_0X8A0 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_RFU_0X8A4 (DDRPHY_AO_BASE_ADDR + 0x08A4)
    #define RFU_0X8A4_RESERVED_0X8A4 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_RFU_0X8A8 (DDRPHY_AO_BASE_ADDR + 0x08A8)
    #define RFU_0X8A8_RESERVED_0X8A8 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_RFU_0X8AC (DDRPHY_AO_BASE_ADDR + 0x08AC)
    #define RFU_0X8AC_RESERVED_0X8AC Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_R1_CA_RXDVS0 (DDRPHY_AO_BASE_ADDR + 0x0900)
    #define R1_CA_RXDVS0_R_RK1_CA_DVS_SW_CNT_ENA Fld(1,31,AC_MSKB3)//[31:31]
    #define R1_CA_RXDVS0_R_RK1_CA_DVS_SW_CNT_CLR Fld(1,27,AC_MSKB3)//[27:27]
    #define R1_CA_RXDVS0_R_RK1_CA_DVS_LEAD_LAG_CNT_CLR Fld(1,26,AC_MSKB3)//[26:26]
#define DDRPHY_R1_CA_RXDVS1 (DDRPHY_AO_BASE_ADDR + 0x0904)
    #define R1_CA_RXDVS1_R_RK1_CA_DVS_TH_LEAD Fld(16,16,AC_FULLW32)//[31:16]
    #define R1_CA_RXDVS1_R_RK1_CA_DVS_TH_LAG Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_R1_CA_RXDVS2 (DDRPHY_AO_BASE_ADDR + 0x0908)
    #define R1_CA_RXDVS2_R_RK1_DVS_MODE_CA Fld(2,30,AC_MSKB3)//[31:30]
    #define R1_CA_RXDVS2_R_RK1_DVS_FDLY_MODE_CA Fld(1,29,AC_MSKB3)//[29:29]
    #define R1_CA_RXDVS2_R_RK1_RX_DLY_RIS_TRACK_GATE_ENA_CA Fld(1,28,AC_MSKB3)//[28:28]
    #define R1_CA_RXDVS2_R_RK1_RX_DLY_RIS_DQ_SCALE_CA Fld(2,26,AC_MSKB3)//[27:26]
    #define R1_CA_RXDVS2_R_RK1_RX_DLY_RIS_DQS_SCALE_CA Fld(2,24,AC_MSKB3)//[25:24]
    #define R1_CA_RXDVS2_R_RK1_RX_DLY_FAL_TRACK_GATE_ENA_CA Fld(1,23,AC_MSKB2)//[23:23]
    #define R1_CA_RXDVS2_R_RK1_RX_DLY_FAL_DQ_SCALE_CA Fld(2,18,AC_MSKB2)//[19:18]
    #define R1_CA_RXDVS2_R_RK1_RX_DLY_FAL_DQS_SCALE_CA Fld(2,16,AC_MSKB2)//[17:16]
#define DDRPHY_R1_CA_RXDVS9 (DDRPHY_AO_BASE_ADDR + 0x0924)
    #define R1_CA_RXDVS9_RG_RK1_ARCLK_MAX_DLY_RFU Fld(1,31,AC_MSKB3)//[31:31]
    #define R1_CA_RXDVS9_RG_RK1_ARCLK_MAX_DLY Fld(7,24,AC_MSKB3)//[30:24]
    #define R1_CA_RXDVS9_RG_RK1_ARCLK_MIN_DLY_RFU Fld(1,23,AC_MSKB2)//[23:23]
    #define R1_CA_RXDVS9_RG_RK1_ARCLK_MIN_DLY Fld(7,16,AC_MSKB2)//[22:16]
    #define R1_CA_RXDVS9_RG_RK1_ARCMD_MAX_DLY_RFU Fld(2,14,AC_MSKB1)//[15:14]
    #define R1_CA_RXDVS9_RG_RK1_ARCMD_MAX_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define R1_CA_RXDVS9_RG_RK1_ARCMD_MIN_DLY_RFU Fld(2,6,AC_MSKB0)//[7:6]
    #define R1_CA_RXDVS9_RG_RK1_ARCMD_MIN_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_RFU_0X928 (DDRPHY_AO_BASE_ADDR + 0x0928)
    #define RFU_0X928_RESERVED_0X928 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_RFU_0X92C (DDRPHY_AO_BASE_ADDR + 0x092C)
    #define RFU_0X92C_RESERVED_0X92C Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_R2_B0_RXDVS0 (DDRPHY_AO_BASE_ADDR + 0x0A00)
    #define R2_B0_RXDVS0_R_RK2_B0_DVS_SW_CNT_ENA Fld(1,31,AC_MSKB3)//[31:31]
    #define R2_B0_RXDVS0_R_RK2_B0_DVS_SW_CNT_CLR Fld(1,27,AC_MSKB3)//[27:27]
    #define R2_B0_RXDVS0_R_RK2_B0_DVS_LEAD_LAG_CNT_CLR Fld(1,26,AC_MSKB3)//[26:26]
#define DDRPHY_R2_B0_RXDVS1 (DDRPHY_AO_BASE_ADDR + 0x0A04)
    #define R2_B0_RXDVS1_R_RK2_B0_DVS_TH_LEAD Fld(16,16,AC_FULLW32)//[31:16]
    #define R2_B0_RXDVS1_R_RK2_B0_DVS_TH_LAG Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_R2_B0_RXDVS2 (DDRPHY_AO_BASE_ADDR + 0x0A08)
    #define R2_B0_RXDVS2_R_RK2_DVS_MODE_B0 Fld(2,30,AC_MSKB3)//[31:30]
    #define R2_B0_RXDVS2_R_RK2_DVS_FDLY_MODE_B0 Fld(1,29,AC_MSKB3)//[29:29]
    #define R2_B0_RXDVS2_R_RK2_RX_DLY_RIS_TRACK_GATE_ENA_B0 Fld(1,28,AC_MSKB3)//[28:28]
    #define R2_B0_RXDVS2_R_RK2_RX_DLY_RIS_DQ_SCALE_B0 Fld(2,26,AC_MSKB3)//[27:26]
    #define R2_B0_RXDVS2_R_RK2_RX_DLY_RIS_DQS_SCALE_B0 Fld(2,24,AC_MSKB3)//[25:24]
    #define R2_B0_RXDVS2_R_RK2_RX_DLY_FAL_TRACK_GATE_ENA_B0 Fld(1,23,AC_MSKB2)//[23:23]
    #define R2_B0_RXDVS2_R_RK2_RX_DLY_FAL_DQ_SCALE_B0 Fld(2,18,AC_MSKB2)//[19:18]
    #define R2_B0_RXDVS2_R_RK2_RX_DLY_FAL_DQS_SCALE_B0 Fld(2,16,AC_MSKB2)//[17:16]
#define DDRPHY_R2_B0_RXDVS7 (DDRPHY_AO_BASE_ADDR + 0x0A1C)
    #define R2_B0_RXDVS7_RG_RK2_ARDQS0_MAX_DLY_B0_RFU Fld(1,31,AC_MSKB3)//[31:31]
    #define R2_B0_RXDVS7_RG_RK2_ARDQS0_MAX_DLY_B0 Fld(7,24,AC_MSKB3)//[30:24]
    #define R2_B0_RXDVS7_RG_RK2_ARDQS0_MIN_DLY_B0_RFU Fld(1,23,AC_MSKB2)//[23:23]
    #define R2_B0_RXDVS7_RG_RK2_ARDQS0_MIN_DLY_B0 Fld(7,16,AC_MSKB2)//[22:16]
    #define R2_B0_RXDVS7_RG_RK2_ARDQ_MAX_DLY_B0_RFU Fld(2,14,AC_MSKB1)//[15:14]
    #define R2_B0_RXDVS7_RG_RK2_ARDQ_MAX_DLY_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define R2_B0_RXDVS7_RG_RK2_ARDQ_MIN_DLY_B0_RFU Fld(2,6,AC_MSKB0)//[7:6]
    #define R2_B0_RXDVS7_RG_RK2_ARDQ_MIN_DLY_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_RFU_0XA20 (DDRPHY_AO_BASE_ADDR + 0x0A20)
    #define RFU_0XA20_RESERVED_0XA20 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_RFU_0XA24 (DDRPHY_AO_BASE_ADDR + 0x0A24)
    #define RFU_0XA24_RESERVED_0XA24 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_RFU_0XA28 (DDRPHY_AO_BASE_ADDR + 0x0A28)
    #define RFU_0XA28_RESERVED_0XA28 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_RFU_0XA2C (DDRPHY_AO_BASE_ADDR + 0x0A2C)
    #define RFU_0XA2C_RESERVED_0XA2C Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_R2_B1_RXDVS0 (DDRPHY_AO_BASE_ADDR + 0x0A80)
    #define R2_B1_RXDVS0_R_RK2_B1_DVS_SW_CNT_ENA Fld(1,31,AC_MSKB3)//[31:31]
    #define R2_B1_RXDVS0_R_RK2_B1_DVS_SW_CNT_CLR Fld(1,27,AC_MSKB3)//[27:27]
    #define R2_B1_RXDVS0_R_RK2_B1_DVS_LEAD_LAG_CNT_CLR Fld(1,26,AC_MSKB3)//[26:26]
#define DDRPHY_R2_B1_RXDVS1 (DDRPHY_AO_BASE_ADDR + 0x0A84)
    #define R2_B1_RXDVS1_R_RK2_B1_DVS_TH_LEAD Fld(16,16,AC_FULLW32)//[31:16]
    #define R2_B1_RXDVS1_R_RK2_B1_DVS_TH_LAG Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_R2_B1_RXDVS2 (DDRPHY_AO_BASE_ADDR + 0x0A88)
    #define R2_B1_RXDVS2_R_RK2_DVS_MODE_B1 Fld(2,30,AC_MSKB3)//[31:30]
    #define R2_B1_RXDVS2_R_RK2_DVS_FDLY_MODE_B1 Fld(1,29,AC_MSKB3)//[29:29]
    #define R2_B1_RXDVS2_R_RK2_RX_DLY_RIS_TRACK_GATE_ENA_B1 Fld(1,28,AC_MSKB3)//[28:28]
    #define R2_B1_RXDVS2_R_RK2_RX_DLY_RIS_DQ_SCALE_B1 Fld(2,26,AC_MSKB3)//[27:26]
    #define R2_B1_RXDVS2_R_RK2_RX_DLY_RIS_DQS_SCALE_B1 Fld(2,24,AC_MSKB3)//[25:24]
    #define R2_B1_RXDVS2_R_RK2_RX_DLY_FAL_TRACK_GATE_ENA_B1 Fld(1,23,AC_MSKB2)//[23:23]
    #define R2_B1_RXDVS2_R_RK2_RX_DLY_FAL_DQ_SCALE_B1 Fld(2,18,AC_MSKB2)//[19:18]
    #define R2_B1_RXDVS2_R_RK2_RX_DLY_FAL_DQS_SCALE_B1 Fld(2,16,AC_MSKB2)//[17:16]
#define DDRPHY_R2_B1_RXDVS7 (DDRPHY_AO_BASE_ADDR + 0x0A9C)
    #define R2_B1_RXDVS7_RG_RK2_ARDQS0_MAX_DLY_B1_RFU Fld(1,31,AC_MSKB3)//[31:31]
    #define R2_B1_RXDVS7_RG_RK2_ARDQS0_MAX_DLY_B1 Fld(7,24,AC_MSKB3)//[30:24]
    #define R2_B1_RXDVS7_RG_RK2_ARDQS0_MIN_DLY_B1_RFU Fld(1,23,AC_MSKB2)//[23:23]
    #define R2_B1_RXDVS7_RG_RK2_ARDQS0_MIN_DLY_B1 Fld(7,16,AC_MSKB2)//[22:16]
    #define R2_B1_RXDVS7_RG_RK2_ARDQ_MAX_DLY_B1_RFU Fld(2,14,AC_MSKB1)//[15:14]
    #define R2_B1_RXDVS7_RG_RK2_ARDQ_MAX_DLY_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define R2_B1_RXDVS7_RG_RK2_ARDQ_MIN_DLY_B1_RFU Fld(2,6,AC_MSKB0)//[7:6]
    #define R2_B1_RXDVS7_RG_RK2_ARDQ_MIN_DLY_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_RFU_0XAA0 (DDRPHY_AO_BASE_ADDR + 0x0AA0)
    #define RFU_0XAA0_RESERVED_0XAA0 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_RFU_0XAA4 (DDRPHY_AO_BASE_ADDR + 0x0AA4)
    #define RFU_0XAA4_RESERVED_0XAA4 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_RFU_0XAA8 (DDRPHY_AO_BASE_ADDR + 0x0AA8)
    #define RFU_0XAA8_RESERVED_0XAA8 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_RFU_0XAAC (DDRPHY_AO_BASE_ADDR + 0x0AAC)
    #define RFU_0XAAC_RESERVED_0XAAC Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_R2_CA_RXDVS0 (DDRPHY_AO_BASE_ADDR + 0x0B00)
    #define R2_CA_RXDVS0_R_RK2_CA_DVS_SW_CNT_ENA Fld(1,31,AC_MSKB3)//[31:31]
    #define R2_CA_RXDVS0_R_RK2_CA_DVS_SW_CNT_CLR Fld(1,27,AC_MSKB3)//[27:27]
    #define R2_CA_RXDVS0_R_RK2_CA_DVS_LEAD_LAG_CNT_CLR Fld(1,26,AC_MSKB3)//[26:26]
#define DDRPHY_R2_CA_RXDVS1 (DDRPHY_AO_BASE_ADDR + 0x0B04)
    #define R2_CA_RXDVS1_R_RK2_CA_DVS_TH_LEAD Fld(16,16,AC_FULLW32)//[31:16]
    #define R2_CA_RXDVS1_R_RK2_CA_DVS_TH_LAG Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_R2_CA_RXDVS2 (DDRPHY_AO_BASE_ADDR + 0x0B08)
    #define R2_CA_RXDVS2_R_RK2_DVS_MODE_CA Fld(2,30,AC_MSKB3)//[31:30]
    #define R2_CA_RXDVS2_R_RK2_DVS_FDLY_MODE_CA Fld(1,29,AC_MSKB3)//[29:29]
    #define R2_CA_RXDVS2_R_RK2_RX_DLY_RIS_TRACK_GATE_ENA_CA Fld(1,28,AC_MSKB3)//[28:28]
    #define R2_CA_RXDVS2_R_RK2_RX_DLY_RIS_DQ_SCALE_CA Fld(2,26,AC_MSKB3)//[27:26]
    #define R2_CA_RXDVS2_R_RK2_RX_DLY_RIS_DQS_SCALE_CA Fld(2,24,AC_MSKB3)//[25:24]
    #define R2_CA_RXDVS2_R_RK2_RX_DLY_FAL_TRACK_GATE_ENA_CA Fld(1,23,AC_MSKB2)//[23:23]
    #define R2_CA_RXDVS2_R_RK2_RX_DLY_FAL_DQ_SCALE_CA Fld(2,18,AC_MSKB2)//[19:18]
    #define R2_CA_RXDVS2_R_RK2_RX_DLY_FAL_DQS_SCALE_CA Fld(2,16,AC_MSKB2)//[17:16]
#define DDRPHY_R2_CA_RXDVS9 (DDRPHY_AO_BASE_ADDR + 0x0B24)
    #define R2_CA_RXDVS9_RG_RK2_ARCLK_MAX_DLY_RFU Fld(1,31,AC_MSKB3)//[31:31]
    #define R2_CA_RXDVS9_RG_RK2_ARCLK_MAX_DLY Fld(7,24,AC_MSKB3)//[30:24]
    #define R2_CA_RXDVS9_RG_RK2_ARCLK_MIN_DLY_RFU Fld(1,23,AC_MSKB2)//[23:23]
    #define R2_CA_RXDVS9_RG_RK2_ARCLK_MIN_DLY Fld(7,16,AC_MSKB2)//[22:16]
    #define R2_CA_RXDVS9_RG_RK2_ARCMD_MAX_DLY_RFU Fld(2,14,AC_MSKB1)//[15:14]
    #define R2_CA_RXDVS9_RG_RK2_ARCMD_MAX_DLY Fld(6,8,AC_MSKB1)//[13:8]
    #define R2_CA_RXDVS9_RG_RK2_ARCMD_MIN_DLY_RFU Fld(2,6,AC_MSKB0)//[7:6]
    #define R2_CA_RXDVS9_RG_RK2_ARCMD_MIN_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_RFU_0XB28 (DDRPHY_AO_BASE_ADDR + 0x0B28)
    #define RFU_0XB28_RESERVED_0XB28 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_RFU_0XB2C (DDRPHY_AO_BASE_ADDR + 0x0B2C)
    #define RFU_0XB2C_RESERVED_0XB2C Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_SHU_B0_DQ0 (DDRPHY_AO_BASE_ADDR + 0x0C00)
    #define SHU_B0_DQ0_R_LP4Y_WDN_MODE_DQS0 Fld(1,31,AC_MSKB3)//[31:31]
    #define SHU_B0_DQ0_RG_TX_ARDQ_DRVN_PRE_B0 Fld(3,28,AC_MSKB3)//[30:28]
    #define SHU_B0_DQ0_RG_TX_ARDQ_DRVP_PRE_B0 Fld(3,24,AC_MSKB3)//[26:24]
    #define SHU_B0_DQ0_RG_TX_ARDQ_PRE_EN_B0 Fld(1,20,AC_MSKB2)//[20:20]
    #define SHU_B0_DQ0_RG_TX_ARDQS0_DRVN_PRE_B0 Fld(3,12,AC_MSKB1)//[14:12]
    #define SHU_B0_DQ0_RG_TX_ARDQS0_DRVP_PRE_B0 Fld(3,8,AC_MSKB1)//[10:8]
    #define SHU_B0_DQ0_RG_TX_ARDQS0_DRVP_PRE_B0_BIT2 Fld(1,10,AC_MSKB1)//[10:10]    //Francis added
    #define SHU_B0_DQ0_RG_TX_ARDQS0_DRVP_PRE_B0_BIT1 Fld(1,9,AC_MSKB1)//[9:9]    //Francis added
    #define SHU_B0_DQ0_RG_TX_ARDQS0_DRVP_PRE_B0_BIT0 Fld(1,8,AC_MSKB1)//[8:8]    //Francis added
    #define SHU_B0_DQ0_RG_TX_ARDQS0_PRE_EN_B0 Fld(1,4,AC_MSKB0)//[4:4]
#define DDRPHY_SHU_B0_DQ1 (DDRPHY_AO_BASE_ADDR + 0x0C04)
    #define SHU_B0_DQ1_RG_TX_ARDQ_ODTN_B0 Fld(5,24,AC_MSKB3)//[28:24]
    #define SHU_B0_DQ1_RG_TX_ARDQ_ODTP_B0 Fld(5,16,AC_MSKB2)//[20:16]
    #define SHU_B0_DQ1_RG_TX_ARDQ_DRVN_B0 Fld(5,8,AC_MSKB1)//[12:8]
    #define SHU_B0_DQ1_RG_TX_ARDQ_DRVP_B0 Fld(5,0,AC_MSKB0)//[4:0]
#define DDRPHY_SHU_B0_DQ2 (DDRPHY_AO_BASE_ADDR + 0x0C08)
    #define SHU_B0_DQ2_RG_TX_ARDQS0_ODTN_B0 Fld(5,24,AC_MSKB3)//[28:24]
    #define SHU_B0_DQ2_RG_TX_ARDQS0_ODTP_B0 Fld(5,16,AC_MSKB2)//[20:16]
    #define SHU_B0_DQ2_RG_TX_ARDQS0_DRVN_B0 Fld(5,8,AC_MSKB1)//[12:8]
    #define SHU_B0_DQ2_RG_TX_ARDQS0_DRVP_B0 Fld(5,0,AC_MSKB0)//[4:0]
#define DDRPHY_SHU_B0_DQ3 (DDRPHY_AO_BASE_ADDR + 0x0C0C)
    #define SHU_B0_DQ3_RG_ARDQ_DUTYREV_B0 Fld(9,23,AC_MSKW32)//[31:23]
    #define SHU_B0_DQ3_RG_ARDQ_DUTYREV_B0_DQM_DLY Fld(4,27,AC_MSKW32)//[30:27]  //Francis added
    #define SHU_B0_DQ3_RG_ARDQ_DUTYREV_B0_DQ_DLY Fld(4,23,AC_MSKW32)//[26:23]  //Francis added
    #define SHU_B0_DQ3_RG_TX_ARDQ_PDB_PRE_B0 Fld(2,14,AC_MSKB1)//[15:14]
    #define SHU_B0_DQ3_RG_TX_ARDQ_PDB_B0 Fld(2,12,AC_MSKB1)//[13:12]
    #define SHU_B0_DQ3_RG_TX_ARDQ_PU_PRE_B0 Fld(2,10,AC_MSKB1)//[11:10]
    #define SHU_B0_DQ3_RG_TX_ARDQ_PU_B0 Fld(2,8,AC_MSKB1)//[9:8]
    #define SHU_B0_DQ3_RG_TX_ARDQS0_PDB_PRE_B0 Fld(2,6,AC_MSKB0)//[7:6]
    #define SHU_B0_DQ3_RG_TX_ARDQS0_PDB_B0 Fld(2,4,AC_MSKB0)//[5:4]
    #define SHU_B0_DQ3_RG_TX_ARDQS0_PU_PRE_B0 Fld(2,2,AC_MSKB0)//[3:2]
    #define SHU_B0_DQ3_RG_TX_ARDQS0_PU_PRE_B0_BIT1 Fld(1,3,AC_MSKB0)//[3:3] //Francis added
    #define SHU_B0_DQ3_RG_TX_ARDQS0_PU_PRE_B0_BIT0 Fld(1,2,AC_MSKB0)//[2:2] //Francis added
    #define SHU_B0_DQ3_RG_TX_ARDQS0_PU_B0 Fld(2,0,AC_MSKB0)//[1:0]
    #define SHU_B0_DQ3_RG_TX_ARDQS0_PU_B0_BIT1 Fld(1,1,AC_MSKB0)//[1:1]  //Francis added
    #define SHU_B0_DQ3_RG_TX_ARDQS0_PU_B0_BIT0 Fld(1,0,AC_MSKB0)//[0:0]  //Francis added
#define DDRPHY_SHU_B0_DQ4 (DDRPHY_AO_BASE_ADDR + 0x0C10)
    #define SHU_B0_DQ4_RG_ARPI_DA_MCK_FB_DL_B0 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU_B0_DQ4_RG_ARPI_AA_MCK_FB_DL_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU_B0_DQ4_RG_ARPI_AA_MCK_DL_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU_B0_DQ5 (DDRPHY_AO_BASE_ADDR + 0x0C14)
    #define SHU_B0_DQ5_RG_RX_ARDQ_FIFO_DQSI_DLY_B0 Fld(3,29,AC_MSKB3)//[31:29]
    #define SHU_B0_DQ5_RG_RX_ARDQS0_DVS_DLY_B0 Fld(4,20,AC_MSKB2)//[23:20]
    #define SHU_B0_DQ5_DA_RX_ARDQS_DQSIEN_RB_DLY_B0 Fld(1,19,AC_MSKB2)//[19:19]
    #define SHU_B0_DQ5_RG_RX_ARDQS0_DQSIEN_DLY_B0 Fld(3,16,AC_MSKB2)//[18:16]
    #define SHU_B0_DQ5_RG_ARPI_FB_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU_B0_DQ5_RG_RX_ARDQ_VREF_BYPASS_B0 Fld(1,6,AC_MSKB0)//[6:6]
    #define SHU_B0_DQ5_RG_RX_ARDQ_VREF_SEL_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU_B0_DQ6 (DDRPHY_AO_BASE_ADDR + 0x0C18)
    #define SHU_B0_DQ6_RG_ARPI_MIDPI_BYPASS_EN_B0 Fld(1,31,AC_MSKB3)//[31:31]
    #define SHU_B0_DQ6_RG_TX_ARDQ_SER_MODE_B0 Fld(1,30,AC_MSKB3)//[30:30]
    #define SHU_B0_DQ6_RG_RX_ARDQ_RANK_SEL_SER_MODE_B0 Fld(1,29,AC_MSKB3)//[29:29]
    #define SHU_B0_DQ6_RG_ARPI_DDR400_EN_B0 Fld(1,28,AC_MSKB3)//[28:28]
    #define SHU_B0_DQ6_RG_ARPI_MIDPI_CKDIV4_EN_B0 Fld(1,27,AC_MSKB3)//[27:27]
    #define SHU_B0_DQ6_RG_ARPI_MIDPI_EN_B0 Fld(1,26,AC_MSKB3)//[26:26]
    #define SHU_B0_DQ6_RG_ARPI_MIDPI_VTH_SEL_B0 Fld(2,24,AC_MSKB3)//[25:24]
    #define SHU_B0_DQ6_RG_ARPI_MIDPI_CAP_SEL_B0 Fld(2,22,AC_MSKB2)//[23:22]
    #define SHU_B0_DQ6_RG_ARPI_CAP_SEL_B0 Fld(4,12,AC_MSKB1)//[15:12]
    #define SHU_B0_DQ6_RG_ARPI_OFFSET_MCTL_B0 Fld(6,6,AC_MSKW10)//[11:6]
    #define SHU_B0_DQ6_RG_ARPI_OFFSET_DQSIEN_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU_B0_DQ7 (DDRPHY_AO_BASE_ADDR + 0x0C1C)
    #define SHU_B0_DQ7_R_DMRXRANK_DQS_LAT_B0 Fld(3,29,AC_MSKB3)//[31:29]
    #define SHU_B0_DQ7_R_DMRXRANK_DQS_EN_B0 Fld(1,28,AC_MSKB3)//[28:28]
    #define SHU_B0_DQ7_R_DMRXRANK_DQ_LAT_B0 Fld(3,25,AC_MSKB3)//[27:25]
    #define SHU_B0_DQ7_R_DMRXRANK_DQ_EN_B0 Fld(1,24,AC_MSKB3)//[24:24]
    #define SHU_B0_DQ7_R_DMRDSEL_HIBYTE_OPT Fld(1,23,AC_MSKB2)//[23:23]
    #define SHU_B0_DQ7_R_DMRDSEL_LOBYTE_OPT Fld(1,22,AC_MSKB2)//[22:22]
    #define SHU_B0_DQ7_R_DMRDSEL_DIV2_OPT Fld(1,21,AC_MSKB2)//[21:21]
    #define SHU_B0_DQ7_R_LP4Y_SDN_MODE_DQS0 Fld(1,20,AC_MSKB2)//[20:20]
    #define SHU_B0_DQ7_R_DMTX_ARPI_CG_DQM_NEW_B0 Fld(1,19,AC_MSKB2)//[19:19]
    #define SHU_B0_DQ7_R_DMTX_ARPI_CG_DQS_NEW_B0 Fld(1,18,AC_MSKB2)//[18:18]
    #define SHU_B0_DQ7_R_DMTX_ARPI_CG_DQ_NEW_B0 Fld(1,17,AC_MSKB2)//[17:17]
    #define SHU_B0_DQ7_R_DMARPI_CG_FB2DLL_DCM_EN_B0 Fld(1,16,AC_MSKB2)//[16:16]
    #define SHU_B0_DQ7_R_DMRODTEN_B0 Fld(1,15,AC_MSKB1)//[15:15]
    #define SHU_B0_DQ7_R_DMRXTRACK_DQM_EN_B0 Fld(1,14,AC_MSKB1)//[14:14]
    #define SHU_B0_DQ7_R_DMRXDVS_PBYTE_DQM_EN_B0 Fld(1,13,AC_MSKB1)//[13:13]
    #define SHU_B0_DQ7_R_DMRXDVS_PBYTE_FLAG_OPT_B0 Fld(1,12,AC_MSKB1)//[12:12]
    #define SHU_B0_DQ7_R_DMRXDVS_DQM_FLAGSEL_B0 Fld(4,8,AC_MSKB1)//[11:8]
    #define SHU_B0_DQ7_R_DMDQMDBI_SHU_B0 Fld(1,7,AC_MSKB0)//[7:7]
    #define SHU_B0_DQ7_R_DMDQMDBI_EYE_SHU_B0 Fld(1,6,AC_MSKB0)//[6:6]
    #define SHU_B0_DQ7_MIDPI_DIV4_ENABLE Fld(1,5,AC_MSKB0)//[5:5]
    #define SHU_B0_DQ7_MIDPI_ENABLE Fld(1,4,AC_MSKB0)//[4:4]
    #define SHU_B0_DQ7_R_DMRANKRXDVS_B0 Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_SHU_B0_DQ8 (DDRPHY_AO_BASE_ADDR + 0x0C20)
    #define SHU_B0_DQ8_R_DMRANK_CHG_PIPE_CG_IG_B0 Fld(1,31,AC_MSKB3)//[31:31]
    #define SHU_B0_DQ8_R_DMRANK_PIPE_CG_IG_B0 Fld(1,30,AC_MSKB3)//[30:30]
    #define SHU_B0_DQ8_R_DMDQSIEN_RDSEL_TOG_PIPE_CG_IG_B0 Fld(1,29,AC_MSKB3)//[29:29]
    #define SHU_B0_DQ8_R_DMDQSIEN_RDSEL_PIPE_CG_IG_B0 Fld(1,28,AC_MSKB3)//[28:28]
    #define SHU_B0_DQ8_R_DMDQSIEN_FLAG_PIPE_CG_IG_B0 Fld(1,27,AC_MSKB3)//[27:27]
    #define SHU_B0_DQ8_R_DMDQSIEN_FLAG_SYNC_CG_IG_B0 Fld(1,26,AC_MSKB3)//[26:26]
    #define SHU_B0_DQ8_R_DMSTBEN_SYNC_CG_IG_B0 Fld(1,25,AC_MSKB3)//[25:25]
    #define SHU_B0_DQ8_R_DMRXDLY_CG_IG_B0 Fld(1,24,AC_MSKB3)//[24:24]
    #define SHU_B0_DQ8_R_DMRXDVS_RDSEL_TOG_PIPE_CG_IG_B0 Fld(1,23,AC_MSKB2)//[23:23]
    #define SHU_B0_DQ8_R_DMRXDVS_RDSEL_PIPE_CG_IG_B0 Fld(1,22,AC_MSKB2)//[22:22]
    #define SHU_B0_DQ8_R_RMRX_TOPHY_CG_IG_B0 Fld(1,21,AC_MSKB2)//[21:21]
    #define SHU_B0_DQ8_R_RMRODTEN_CG_IG_B0 Fld(1,20,AC_MSKB2)//[20:20]
    #define SHU_B0_DQ8_R_DMRANK_RXDLY_PIPE_CG_IG_B0 Fld(1,19,AC_MSKB2)//[19:19]
    #define SHU_B0_DQ8_R_DMRXDVS_UPD_FORCE_EN_B0 Fld(1,15,AC_MSKB1)//[15:15]
    #define SHU_B0_DQ8_R_DMRXDVS_UPD_FORCE_CYC_B0 Fld(15,0,AC_MSKW10)//[14:0]
#define DDRPHY_SHU_B0_DQ9 (DDRPHY_AO_BASE_ADDR + 0x0C24)
    #define SHU_B0_DQ9_RG_ARPI_RESERVE_B0 Fld(32,0,AC_FULLDW)//[31:0]
    #define SHU_B0_DQ9_RG_MIDPI_DUMMY_ON_B0 Fld(1,20,AC_MSKB2)//[20:20]
    #define SHU_B0_DQ9_RG_DDR400_SEMI_EN_B0 Fld(1,19,AC_MSKB2)//[19:19]
    #define SHU_B0_DQ9_RG_DDR400_DQ_PS_B0 Fld(2,17,AC_MSKB2)//[18:17]
    #define SHU_B0_DQ9_RG_DDR400_DQS_PS_B0 Fld(2,15,AC_MSKW21)//[16:15]
    #define SHU_B0_DQ9_RG_LP3_SEL_B0 Fld(1,14,AC_MSKB1)//[14:14]
    #define SHU_B0_DQ9_RG_CG_SYNC_ENB_B0 Fld(1,13,AC_MSKB1)//[13:13]
    #define SHU_B0_DQ9_RG_BYPASS_SR_DQS_B0 Fld(1,12,AC_MSKB1)//[12:12]
    #define SHU_B0_DQ9_RG_BYPASS_SR_B0 Fld(1,11,AC_MSKB1)//[11:11]
    #define SHU_B0_DQ9_RG_BUFGPX_XLAT_FORCE_DQS_B0 Fld(1,10,AC_MSKB1)//[10:10]
    #define SHU_B0_DQ9_RG_BUFGP_XLAT_FORCE_B0 Fld(1,9,AC_MSKB1)//[9:9]
    #define SHU_B0_DQ9_RG_SMT_XLAT_FORCE_DQS_B0 Fld(1,8,AC_MSKB1)//[8:8]
    #define SHU_B0_DQ9_RG_SMT_XLAT_FORCE_B0 Fld(1,7,AC_MSKB0)//[7:7]
    #define SHU_B0_DQ9_RG_PSMUX_XLAT_FORCE_DQS_B0 Fld(1,6,AC_MSKB0)//[6:6]
    #define SHU_B0_DQ9_RG_PSMUX_XLAT_FORCE_B0 Fld(1,5,AC_MSKB0)//[5:5]
    #define SHU_B0_DQ9_RG_8PH_XLAT_FORCE_B0 Fld(1,4,AC_MSKB0)//[4:4]
    #define SHU_B0_DQ9_RG_MIDPI_CAP_SEL_2_B0 Fld(1,3,AC_MSKB0)//[3:3]
    #define SHU_B0_DQ9_RG_HYST_SEL_B0 Fld(1,2,AC_MSKB0)//[2:2]
    #define SHU_B0_DQ9_RG_DLL_FAST_PSJP_B0 Fld(1,1,AC_MSKB0)//[1:1]
    #define SHU_B0_DQ9_RG_PI_TX_CG_EN_B0 Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_SHU_B0_DQ10 (DDRPHY_AO_BASE_ADDR + 0x0C28)
    #define SHU_B0_DQ10_RESERVED_0XC28 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_SHU_B0_DQ11 (DDRPHY_AO_BASE_ADDR + 0x0C2C)
    #define SHU_B0_DQ11_RESERVED_0XC2C Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_SHU_B0_DQ12 (DDRPHY_AO_BASE_ADDR + 0x0C30)
    #define SHU_B0_DQ12_RESERVED_0XC30 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_SHU_B0_DLL0 (DDRPHY_AO_BASE_ADDR + 0x0C34)
    #define SHU_B0_DLL0_RG_ARDLL_PHDET_OUT_SEL_B0 Fld(1,31,AC_MSKB3)//[31:31]
    #define SHU_B0_DLL0_RG_ARDLL_PHDET_IN_SWAP_B0 Fld(1,30,AC_MSKB3)//[30:30]
    #define SHU_B0_DLL0_RG_ARDLL_PHDET_EN_B0_SHU Fld(1,24,AC_MSKB3)//[24:24]
    #define SHU_B0_DLL0_RG_ARDLL_GAIN_B0 Fld(4,20,AC_MSKB2)//[23:20]
    #define SHU_B0_DLL0_RG_ARDLL_IDLECNT_B0 Fld(4,16,AC_MSKB2)//[19:16]
    #define SHU_B0_DLL0_RG_ARDLL_P_GAIN_B0 Fld(4,12,AC_MSKB1)//[15:12]
    #define SHU_B0_DLL0_RG_ARDLL_PHJUMP_EN_B0 Fld(1,10,AC_MSKB1)//[10:10]
    #define SHU_B0_DLL0_RG_ARDLL_PHDIV_B0 Fld(1,9,AC_MSKB1)//[9:9]
    #define SHU_B0_DLL0_RG_ARDLL_FAST_PSJP_B0 Fld(1,4,AC_MSKB0)//[4:4]
    #define SHU_B0_DLL0_B0_DLL0_RFU Fld(1,3,AC_MSKB0)//[3:3]
    #define SHU_B0_DLL0_RG_ARDLL_DIV_MCTL_B0 Fld(2,1,AC_MSKB0)//[2:1]
    #define SHU_B0_DLL0_RG_ARPISM_MCK_SEL_B0_SHU Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_SHU_B0_DLL1 (DDRPHY_AO_BASE_ADDR + 0x0C38)
    #define SHU_B0_DLL1_RG_ARDQ_REV_B0 Fld(24,8,AC_MSKDW)//[31:8]
    #define SHU_B0_DLL1_FRATE_EN_B0 Fld(1,31,AC_MSKB3)//[31:31]
    #define SHU_B0_DLL1_DATA_SWAP_B0 Fld(2,29,AC_MSKB3)//[30:29]
    #define SHU_B0_DLL1_DATA_SWAP_EN_B0 Fld(1,28,AC_MSKB3)//[28:28]
    #define SHU_B0_DLL1_RG_RX_DQSIEN_FORCE_ON_EN_B0 Fld(1,27,AC_MSKB3)//[27:27]
    #define SHU_B0_DLL1_RG_TX_LP4Y_EN_B0 Fld(1,26,AC_MSKB3)//[26:26]
    #define SHU_B0_DLL1_RG_TX_LP4Y_SEL_B0 Fld(2,24,AC_MSKB3)//[25:24]
    #define SHU_B0_DLL1_RG_TX_PRE_EN_B0 Fld(1,23,AC_MSKB2)//[23:23]
    #define SHU_B0_DLL1_RG_DQ_REF_B0 Fld(5,18,AC_MSKB2)//[22:18]
    #define SHU_B0_DLL1_RG_READ_BASE_DQS_EN_B0 Fld(1,17,AC_MSKB2)//[17:17]
    #define SHU_B0_DLL1_RG_ODT_DISABLE_B0 Fld(1,16,AC_MSKB2)//[16:16]
    #define SHU_B0_DLL1_RG_MCK4X_SEL_B0 Fld(2,14,AC_MSKB1)//[15:14]
    #define SHU_B0_DLL1_RG_RX_SER_RST_MODE_B0 Fld(1,13,AC_MSKB1)//[13:13]
    #define SHU_B0_DLL1_DA_RX_ARDQSIEN_RB_DLY_B0 Fld(1,12,AC_MSKB1)//[12:12]
    #define SHU_B0_DLL1_RG_RX_DQS_GATE_EN_MODE_B0 Fld(1,11,AC_MSKB1)//[11:11]
    #define SHU_B0_DLL1_RG_READ_BASE_DQSB_EN_B0 Fld(1,10,AC_MSKB1)//[10:10]
    #define SHU_B0_DLL1_DQS_MCK4XB_DLY_EN_B0 Fld(1,9,AC_MSKB1)//[9:9]
    #define SHU_B0_DLL1_DQS_MCK4X_DLY_EN_B0 Fld(1,8,AC_MSKB1)//[8:8]
    #define SHU_B0_DLL1_RG_ARDLL_PD_CK_SEL_B0 Fld(1,2,AC_MSKB0)//[2:2]
    #define SHU_B0_DLL1_RG_ARDLL_PS_EN_B0 Fld(1,1,AC_MSKB0)//[1:1]
    #define SHU_B0_DLL1_RG_ARDLL_FASTPJ_CK_SEL_B0 Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_SHU_B1_DQ0 (DDRPHY_AO_BASE_ADDR + 0x0C80)
    #define SHU_B1_DQ0_R_LP4Y_WDN_MODE_DQS1 Fld(1,31,AC_MSKB3)//[31:31]
    #define SHU_B1_DQ0_RG_TX_ARDQ_DRVN_PRE_B1 Fld(3,28,AC_MSKB3)//[30:28]
    #define SHU_B1_DQ0_RG_TX_ARDQ_DRVP_PRE_B1 Fld(3,24,AC_MSKB3)//[26:24]
    #define SHU_B1_DQ0_RG_TX_ARDQ_PRE_EN_B1 Fld(1,20,AC_MSKB2)//[20:20]
    #define SHU_B1_DQ0_RG_TX_ARDQS0_DRVN_PRE_B1 Fld(3,12,AC_MSKB1)//[14:12]
    #define SHU_B1_DQ0_RG_TX_ARDQS0_DRVP_PRE_B1 Fld(3,8,AC_MSKB1)//[10:8]
    #define SHU_B1_DQ0_RG_TX_ARDQS0_DRVP_PRE_B1_BIT2 Fld(1,10,AC_MSKB1)//[10:10]    //Francis added
    #define SHU_B1_DQ0_RG_TX_ARDQS0_DRVP_PRE_B1_BIT1 Fld(1,9,AC_MSKB1)//[9:9]    //Francis added
    #define SHU_B1_DQ0_RG_TX_ARDQS0_DRVP_PRE_B1_BIT0 Fld(1,8,AC_MSKB1)//[8:8]    //Francis added       
    #define SHU_B1_DQ0_RG_TX_ARDQS0_PRE_EN_B1 Fld(1,4,AC_MSKB0)//[4:4]
#define DDRPHY_SHU_B1_DQ1 (DDRPHY_AO_BASE_ADDR + 0x0C84)
    #define SHU_B1_DQ1_RG_TX_ARDQ_ODTN_B1 Fld(5,24,AC_MSKB3)//[28:24]
    #define SHU_B1_DQ1_RG_TX_ARDQ_ODTP_B1 Fld(5,16,AC_MSKB2)//[20:16]
    #define SHU_B1_DQ1_RG_TX_ARDQ_DRVN_B1 Fld(5,8,AC_MSKB1)//[12:8]
    #define SHU_B1_DQ1_RG_TX_ARDQ_DRVP_B1 Fld(5,0,AC_MSKB0)//[4:0]
#define DDRPHY_SHU_B1_DQ2 (DDRPHY_AO_BASE_ADDR + 0x0C88)
    #define SHU_B1_DQ2_RG_TX_ARDQS0_ODTN_B1 Fld(5,24,AC_MSKB3)//[28:24]
    #define SHU_B1_DQ2_RG_TX_ARDQS0_ODTP_B1 Fld(5,16,AC_MSKB2)//[20:16]
    #define SHU_B1_DQ2_RG_TX_ARDQS0_DRVN_B1 Fld(5,8,AC_MSKB1)//[12:8]
    #define SHU_B1_DQ2_RG_TX_ARDQS0_DRVP_B1 Fld(5,0,AC_MSKB0)//[4:0]
#define DDRPHY_SHU_B1_DQ3 (DDRPHY_AO_BASE_ADDR + 0x0C8C)
    #define SHU_B1_DQ3_RG_ARDQ_DUTYREV_B1 Fld(9,23,AC_MSKW32)//[31:23]
    #define SHU_B1_DQ3_RG_ARDQ_DUTYREV_B1_DQM_DLY Fld(4,27,AC_MSKW32)//[30:27]  //Francis added
    #define SHU_B1_DQ3_RG_ARDQ_DUTYREV_B1_DQ_DLY Fld(4,23,AC_MSKW32)//[26:23]  //Francis added    
    #define SHU_B1_DQ3_RG_TX_ARDQ_PDB_PRE_B1 Fld(2,14,AC_MSKB1)//[15:14]
    #define SHU_B1_DQ3_RG_TX_ARDQ_PDB_B1 Fld(2,12,AC_MSKB1)//[13:12]
    #define SHU_B1_DQ3_RG_TX_ARDQ_PU_PRE_B1 Fld(2,10,AC_MSKB1)//[11:10]
    #define SHU_B1_DQ3_RG_TX_ARDQ_PU_B1 Fld(2,8,AC_MSKB1)//[9:8]
    #define SHU_B1_DQ3_RG_TX_ARDQS0_PDB_PRE_B1 Fld(2,6,AC_MSKB0)//[7:6]
    #define SHU_B1_DQ3_RG_TX_ARDQS0_PDB_B1 Fld(2,4,AC_MSKB0)//[5:4]
    #define SHU_B1_DQ3_RG_TX_ARDQS0_PU_PRE_B1 Fld(2,2,AC_MSKB0)//[3:2]
    #define SHU_B1_DQ3_RG_TX_ARDQS0_PU_PRE_B1_BIT1 Fld(1,3,AC_MSKB0)//[3:3] //Francis added
    #define SHU_B1_DQ3_RG_TX_ARDQS0_PU_PRE_B1_BIT0 Fld(1,2,AC_MSKB0)//[2:2] //Francis added    
    #define SHU_B1_DQ3_RG_TX_ARDQS0_PU_B1 Fld(2,0,AC_MSKB0)//[1:0]
    #define SHU_B1_DQ3_RG_TX_ARDQS0_PU_B1_BIT1 Fld(1,1,AC_MSKB0)//[1:1]  //Francis added
    #define SHU_B1_DQ3_RG_TX_ARDQS0_PU_B1_BIT0 Fld(1,0,AC_MSKB0)//[0:0]  //Francis added    
#define DDRPHY_SHU_B1_DQ4 (DDRPHY_AO_BASE_ADDR + 0x0C90)
    #define SHU_B1_DQ4_RG_ARPI_DA_MCK_FB_DL_B1 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU_B1_DQ4_RG_ARPI_AA_MCK_FB_DL_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU_B1_DQ4_RG_ARPI_AA_MCK_DL_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU_B1_DQ5 (DDRPHY_AO_BASE_ADDR + 0x0C94)
    #define SHU_B1_DQ5_RG_RX_ARDQ_FIFO_DQSI_DLY_B1 Fld(3,29,AC_MSKB3)//[31:29]
    #define SHU_B1_DQ5_RG_RX_ARDQS0_DVS_DLY_B1 Fld(4,20,AC_MSKB2)//[23:20]
    #define SHU_B1_DQ5_DA_RX_ARDQS_DQSIEN_RB_DLY_B1 Fld(1,19,AC_MSKB2)//[19:19]
    #define SHU_B1_DQ5_RG_RX_ARDQS0_DQSIEN_DLY_B1 Fld(3,16,AC_MSKB2)//[18:16]
    #define SHU_B1_DQ5_RG_ARPI_FB_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU_B1_DQ5_RG_RX_ARDQ_VREF_BYPASS_B1 Fld(1,6,AC_MSKB0)//[6:6]
    #define SHU_B1_DQ5_RG_RX_ARDQ_VREF_SEL_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU_B1_DQ6 (DDRPHY_AO_BASE_ADDR + 0x0C98)
    #define SHU_B1_DQ6_RG_ARPI_MIDPI_BYPASS_EN_B1 Fld(1,31,AC_MSKB3)//[31:31]
    #define SHU_B1_DQ6_RG_TX_ARDQ_SER_MODE_B1 Fld(1,30,AC_MSKB3)//[30:30]
    #define SHU_B1_DQ6_RG_RX_ARDQ_RANK_SEL_SER_MODE_B1 Fld(1,29,AC_MSKB3)//[29:29]
    #define SHU_B1_DQ6_RG_ARPI_DDR400_EN_B1 Fld(1,28,AC_MSKB3)//[28:28]
    #define SHU_B1_DQ6_RG_ARPI_MIDPI_CKDIV4_EN_B1 Fld(1,27,AC_MSKB3)//[27:27]
    #define SHU_B1_DQ6_RG_ARPI_MIDPI_EN_B1 Fld(1,26,AC_MSKB3)//[26:26]
    #define SHU_B1_DQ6_RG_ARPI_MIDPI_VTH_SEL_B1 Fld(2,24,AC_MSKB3)//[25:24]
    #define SHU_B1_DQ6_RG_ARPI_MIDPI_CAP_SEL_B1 Fld(2,22,AC_MSKB2)//[23:22]
    #define SHU_B1_DQ6_RG_ARPI_CAP_SEL_B1 Fld(4,12,AC_MSKB1)//[15:12]
    #define SHU_B1_DQ6_RG_ARPI_OFFSET_MCTL_B1 Fld(6,6,AC_MSKW10)//[11:6]
    #define SHU_B1_DQ6_RG_ARPI_OFFSET_DQSIEN_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU_B1_DQ7 (DDRPHY_AO_BASE_ADDR + 0x0C9C)
    #define SHU_B1_DQ7_R_DMRXRANK_DQS_LAT_B1 Fld(3,29,AC_MSKB3)//[31:29]
    #define SHU_B1_DQ7_R_DMRXRANK_DQS_EN_B1 Fld(1,28,AC_MSKB3)//[28:28]
    #define SHU_B1_DQ7_R_DMRXRANK_DQ_LAT_B1 Fld(3,25,AC_MSKB3)//[27:25]
    #define SHU_B1_DQ7_R_DMRXRANK_DQ_EN_B1 Fld(1,24,AC_MSKB3)//[24:24]
    #define SHU_B1_DQ7_R_LP4Y_SDN_MODE_DQS1 Fld(1,20,AC_MSKB2)//[20:20]
    #define SHU_B1_DQ7_R_DMTX_ARPI_CG_DQM_NEW_B1 Fld(1,19,AC_MSKB2)//[19:19]
    #define SHU_B1_DQ7_R_DMTX_ARPI_CG_DQS_NEW_B1 Fld(1,18,AC_MSKB2)//[18:18]
    #define SHU_B1_DQ7_R_DMTX_ARPI_CG_DQ_NEW_B1 Fld(1,17,AC_MSKB2)//[17:17]
    #define SHU_B1_DQ7_R_DMARPI_CG_FB2DLL_DCM_EN_B1 Fld(1,16,AC_MSKB2)//[16:16]
    #define SHU_B1_DQ7_R_DMRODTEN_B1 Fld(1,15,AC_MSKB1)//[15:15]
    #define SHU_B1_DQ7_R_DMRXTRACK_DQM_EN_B1 Fld(1,14,AC_MSKB1)//[14:14]
    #define SHU_B1_DQ7_R_DMRXDVS_PBYTE_DQM_EN_B1 Fld(1,13,AC_MSKB1)//[13:13]
    #define SHU_B1_DQ7_R_DMRXDVS_PBYTE_FLAG_OPT_B1 Fld(1,12,AC_MSKB1)//[12:12]
    #define SHU_B1_DQ7_R_DMRXDVS_DQM_FLAGSEL_B1 Fld(4,8,AC_MSKB1)//[11:8]
    #define SHU_B1_DQ7_R_DMDQMDBI_SHU_B1 Fld(1,7,AC_MSKB0)//[7:7]
    #define SHU_B1_DQ7_R_DMDQMDBI_EYE_SHU_B1 Fld(1,6,AC_MSKB0)//[6:6]
    #define SHU_B1_DQ7_R_DMRANKRXDVS_B1 Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_SHU_B1_DQ8 (DDRPHY_AO_BASE_ADDR + 0x0CA0)
    #define SHU_B1_DQ8_R_DMRANK_CHG_PIPE_CG_IG_B1 Fld(1,31,AC_MSKB3)//[31:31]
    #define SHU_B1_DQ8_R_DMRANK_PIPE_CG_IG_B1 Fld(1,30,AC_MSKB3)//[30:30]
    #define SHU_B1_DQ8_R_DMDQSIEN_RDSEL_TOG_PIPE_CG_IG_B1 Fld(1,29,AC_MSKB3)//[29:29]
    #define SHU_B1_DQ8_R_DMDQSIEN_RDSEL_PIPE_CG_IG_B1 Fld(1,28,AC_MSKB3)//[28:28]
    #define SHU_B1_DQ8_R_DMDQSIEN_FLAG_PIPE_CG_IG_B1 Fld(1,27,AC_MSKB3)//[27:27]
    #define SHU_B1_DQ8_R_DMDQSIEN_FLAG_SYNC_CG_IG_B1 Fld(1,26,AC_MSKB3)//[26:26]
    #define SHU_B1_DQ8_R_DMSTBEN_SYNC_CG_IG_B1 Fld(1,25,AC_MSKB3)//[25:25]
    #define SHU_B1_DQ8_R_DMRXDLY_CG_IG_B1 Fld(1,24,AC_MSKB3)//[24:24]
    #define SHU_B1_DQ8_R_DMRXDVS_RDSEL_TOG_PIPE_CG_IG_B1 Fld(1,23,AC_MSKB2)//[23:23]
    #define SHU_B1_DQ8_R_DMRXDVS_RDSEL_PIPE_CG_IG_B1 Fld(1,22,AC_MSKB2)//[22:22]
    #define SHU_B1_DQ8_R_RMRX_TOPHY_CG_IG_B1 Fld(1,21,AC_MSKB2)//[21:21]
    #define SHU_B1_DQ8_R_RMRODTEN_CG_IG_B1 Fld(1,20,AC_MSKB2)//[20:20]
    #define SHU_B1_DQ8_R_DMRANK_RXDLY_PIPE_CG_IG_B1 Fld(1,19,AC_MSKB2)//[19:19]
    #define SHU_B1_DQ8_R_DMRXDVS_UPD_FORCE_EN_B1 Fld(1,15,AC_MSKB1)//[15:15]
    #define SHU_B1_DQ8_R_DMRXDVS_UPD_FORCE_CYC_B1 Fld(15,0,AC_MSKW10)//[14:0]
#define DDRPHY_SHU_B1_DQ9 (DDRPHY_AO_BASE_ADDR + 0x0CA4)
    #define SHU_B1_DQ9_RG_ARPI_RESERVE_B1 Fld(32,0,AC_FULLDW)//[31:0]
    #define SHU_B1_DQ9_RG_MIDPI_DUMMY_ON_B1 Fld(1,20,AC_MSKB2)//[20:20]
    #define SHU_B1_DQ9_RG_DDR400_SEMI_EN_B1 Fld(1,19,AC_MSKB2)//[19:19]
    #define SHU_B1_DQ9_RG_DDR400_DQ_PS_B1 Fld(2,17,AC_MSKB2)//[18:17]
    #define SHU_B1_DQ9_RG_DDR400_DQS_PS_B1 Fld(2,15,AC_MSKW21)//[16:15]
    #define SHU_B1_DQ9_RG_LP3_SEL_B1 Fld(1,14,AC_MSKB1)//[14:14]
    #define SHU_B1_DQ9_RG_CG_SYNC_ENB_B1 Fld(1,13,AC_MSKB1)//[13:13]
    #define SHU_B1_DQ9_RG_BYPASS_SR_DQS_B1 Fld(1,12,AC_MSKB1)//[12:12]
    #define SHU_B1_DQ9_RG_BYPASS_SR_B1 Fld(1,11,AC_MSKB1)//[11:11]
    #define SHU_B1_DQ9_RG_BUFGPX_XLAT_FORCE_DQS_B1 Fld(1,10,AC_MSKB1)//[10:10]
    #define SHU_B1_DQ9_RG_BUFGP_XLAT_FORCE_B1 Fld(1,9,AC_MSKB1)//[9:9]
    #define SHU_B1_DQ9_RG_SMT_XLAT_FORCE_DQS_B1 Fld(1,8,AC_MSKB1)//[8:8]
    #define SHU_B1_DQ9_RG_SMT_XLAT_FORCE_B1 Fld(1,7,AC_MSKB0)//[7:7]
    #define SHU_B1_DQ9_RG_PSMUX_XLAT_FORCE_DQS_B1 Fld(1,6,AC_MSKB0)//[6:6]
    #define SHU_B1_DQ9_RG_PSMUX_XLAT_FORCE_B1 Fld(1,5,AC_MSKB0)//[5:5]
    #define SHU_B1_DQ9_RG_8PH_XLAT_FORCE_B1 Fld(1,4,AC_MSKB0)//[4:4]
    #define SHU_B1_DQ9_RG_MIDPI_CAP_SEL_2_B1 Fld(1,3,AC_MSKB0)//[3:3]
    #define SHU_B1_DQ9_RG_HYST_SEL_B1 Fld(1,2,AC_MSKB0)//[2:2]
    #define SHU_B1_DQ9_RG_DLL_FAST_PSJP_B1 Fld(1,1,AC_MSKB0)//[1:1]
    #define SHU_B1_DQ9_RG_PI_TX_CG_EN_B1 Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_SHU_B1_DQ10 (DDRPHY_AO_BASE_ADDR + 0x0CA8)
    #define SHU_B1_DQ10_RESERVED_0XCA8 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_SHU_B1_DQ11 (DDRPHY_AO_BASE_ADDR + 0x0CAC)
    #define SHU_B1_DQ11_RESERVED_0XCAC Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_SHU_B1_DQ12 (DDRPHY_AO_BASE_ADDR + 0x0CB0)
    #define SHU_B1_DQ12_RESERVED_0XCB0 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_SHU_B1_DLL0 (DDRPHY_AO_BASE_ADDR + 0x0CB4)
    #define SHU_B1_DLL0_RG_ARDLL_PHDET_OUT_SEL_B1 Fld(1,31,AC_MSKB3)//[31:31]
    #define SHU_B1_DLL0_RG_ARDLL_PHDET_IN_SWAP_B1 Fld(1,30,AC_MSKB3)//[30:30]
    #define SHU_B1_DLL0_RG_ARDLL_PHDET_EN_B1_SHU Fld(1,24,AC_MSKB3)//[24:24]
    #define SHU_B1_DLL0_RG_ARDLL_GAIN_B1 Fld(4,20,AC_MSKB2)//[23:20]
    #define SHU_B1_DLL0_RG_ARDLL_IDLECNT_B1 Fld(4,16,AC_MSKB2)//[19:16]
    #define SHU_B1_DLL0_RG_ARDLL_P_GAIN_B1 Fld(4,12,AC_MSKB1)//[15:12]
    #define SHU_B1_DLL0_RG_ARDLL_PHJUMP_EN_B1 Fld(1,10,AC_MSKB1)//[10:10]
    #define SHU_B1_DLL0_RG_ARDLL_PHDIV_B1 Fld(1,9,AC_MSKB1)//[9:9]
    #define SHU_B1_DLL0_RG_ARDLL_FAST_PSJP_B1 Fld(1,4,AC_MSKB0)//[4:4]
    #define SHU_B1_DLL0_B1_DLL0_RFU Fld(1,3,AC_MSKB0)//[3:3]
    #define SHU_B1_DLL0_RG_ARDLL_DIV_MCTL_B1 Fld(2,1,AC_MSKB0)//[2:1]
    #define SHU_B1_DLL0_RG_ARPISM_MCK_SEL_B1_SHU Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_SHU_B1_DLL1 (DDRPHY_AO_BASE_ADDR + 0x0CB8)
    #define SHU_B1_DLL1_RG_ARDQ_REV_B1 Fld(24,8,AC_MSKDW)//[31:8]
    #define SHU_B1_DLL1_FRATE_EN_B1 Fld(1,31,AC_MSKB3)//[31:31]
    #define SHU_B1_DLL1_DATA_SWAP_B1 Fld(2,29,AC_MSKB3)//[30:29]
    #define SHU_B1_DLL1_DATA_SWAP_EN_B1 Fld(1,28,AC_MSKB3)//[28:28]
    #define SHU_B1_DLL1_RG_RX_DQSIEN_FORCE_ON_EN_B1 Fld(1,27,AC_MSKB3)//[27:27]
    #define SHU_B1_DLL1_RG_TX_LP4Y_EN_B1 Fld(1,26,AC_MSKB3)//[26:26]
    #define SHU_B1_DLL1_RG_TX_LP4Y_SEL_B1 Fld(2,24,AC_MSKB3)//[25:24]
    #define SHU_B1_DLL1_RG_TX_PRE_EN_B1 Fld(1,23,AC_MSKB2)//[23:23]
    #define SHU_B1_DLL1_RG_DQ_REF_B1 Fld(5,18,AC_MSKB2)//[22:18]
    #define SHU_B1_DLL1_RG_READ_BASE_DQS_EN_B1 Fld(1,17,AC_MSKB2)//[17:17]
    #define SHU_B1_DLL1_RG_ODT_DISABLE_B1 Fld(1,16,AC_MSKB2)//[16:16]
    #define SHU_B1_DLL1_RG_MCK4X_SEL_B1 Fld(2,14,AC_MSKB1)//[15:14]
    #define SHU_B1_DLL1_RG_RX_SER_RST_MODE_B1 Fld(1,13,AC_MSKB1)//[13:13]
    #define SHU_B1_DLL1_DA_RX_ARDQSIEN_RB_DLY_B1 Fld(1,12,AC_MSKB1)//[12:12]
    #define SHU_B1_DLL1_RG_RX_DQS_GATE_EN_MODE_B1 Fld(1,11,AC_MSKB1)//[11:11]
    #define SHU_B1_DLL1_RG_READ_BASE_DQSB_EN_B1 Fld(1,10,AC_MSKB1)//[10:10]
    #define SHU_B1_DLL1_DQS_MCK4XB_DLY_EN_B1 Fld(1,9,AC_MSKB1)//[9:9]
    #define SHU_B1_DLL1_DQS_MCK4X_DLY_EN_B1 Fld(1,8,AC_MSKB1)//[8:8]
    #define SHU_B1_DLL1_RG_ARDLL_PD_CK_SEL_B1 Fld(1,2,AC_MSKB0)//[2:2]
    #define SHU_B1_DLL1_RG_ARDLL_PS_EN_B1 Fld(1,1,AC_MSKB0)//[1:1]
    #define SHU_B1_DLL1_RG_ARDLL_FASTPJ_CK_SEL_B1 Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_SHU_CA_CMD0 (DDRPHY_AO_BASE_ADDR + 0x0D00)
    #define SHU_CA_CMD0_R_LP4Y_WDN_MODE_CLK Fld(1,31,AC_MSKB3)//[31:31]
    #define SHU_CA_CMD0_RG_TX_ARCMD_DRVN_PRE Fld(3,28,AC_MSKB3)//[30:28]
    #define SHU_CA_CMD0_RG_TX_ARCMD_DRVP_PRE Fld(3,24,AC_MSKB3)//[26:24]
    #define SHU_CA_CMD0_RG_TX_ARCMD_PRE_EN Fld(1,20,AC_MSKB2)//[20:20]
    #define SHU_CA_CMD0_RG_TX_ARCLK_DRVN_PRE Fld(3,12,AC_MSKB1)//[14:12]
    #define SHU_CA_CMD0_RG_TX_ARCLK_DRVP_PRE Fld(3,8,AC_MSKB1)//[10:8]
    #define SHU_CA_CMD0_RG_TX_ARCLK_DRVP_PRE_BIT2 Fld(1,10,AC_MSKB1)//[10:10]    //Francis added
    #define SHU_CA_CMD0_RG_TX_ARCLK_DRVP_PRE_BIT1 Fld(1,9,AC_MSKB1)//[9:9]    //Francis added
    #define SHU_CA_CMD0_RG_TX_ARCLK_DRVP_PRE_BIT0 Fld(1,8,AC_MSKB1)//[8:8]    //Francis added
    #define SHU_CA_CMD0_RG_TX_ARCLK_PRE_EN Fld(1,4,AC_MSKB0)//[4:4]
#define DDRPHY_SHU_CA_CMD1 (DDRPHY_AO_BASE_ADDR + 0x0D04)
    #define SHU_CA_CMD1_RG_TX_ARCMD_ODTN Fld(5,24,AC_MSKB3)//[28:24]
    #define SHU_CA_CMD1_RG_TX_ARCMD_ODTP Fld(5,16,AC_MSKB2)//[20:16]
    #define SHU_CA_CMD1_RG_TX_ARCMD_DRVN Fld(5,8,AC_MSKB1)//[12:8]
    #define SHU_CA_CMD1_RG_TX_ARCMD_DRVP Fld(5,0,AC_MSKB0)//[4:0]
#define DDRPHY_SHU_CA_CMD2 (DDRPHY_AO_BASE_ADDR + 0x0D08)
    #define SHU_CA_CMD2_RG_TX_ARCLK_ODTN Fld(5,24,AC_MSKB3)//[28:24]
    #define SHU_CA_CMD2_RG_TX_ARCLK_ODTP Fld(5,16,AC_MSKB2)//[20:16]
    #define SHU_CA_CMD2_RG_TX_ARCLK_DRVN Fld(5,8,AC_MSKB1)//[12:8]
    #define SHU_CA_CMD2_RG_TX_ARCLK_DRVP Fld(5,0,AC_MSKB0)//[4:0]
#define DDRPHY_SHU_CA_CMD3 (DDRPHY_AO_BASE_ADDR + 0x0D0C)
    #define SHU_CA_CMD3_RG_TX_ARCMD_PDB_PRE Fld(2,14,AC_MSKB1)//[15:14]
    #define SHU_CA_CMD3_RG_TX_ARCMD_PDB Fld(2,12,AC_MSKB1)//[13:12]
    #define SHU_CA_CMD3_RG_TX_ARCMD_PU_PRE Fld(2,10,AC_MSKB1)//[11:10]
    #define SHU_CA_CMD3_RG_TX_ARCMD_PU Fld(2,8,AC_MSKB1)//[9:8]
    #define SHU_CA_CMD3_RG_TX_ARCMD_PU_BIT1 Fld(1,9,AC_MSKB1)//[9:9]        //Francis added
    #define SHU_CA_CMD3_RG_TX_ARCMD_PU_BIT0 Fld(1,8,AC_MSKB1)//[8:8]        //Francis added    
    #define SHU_CA_CMD3_RG_TX_ARCLK_PDB_PRE Fld(2,6,AC_MSKB0)//[7:6]
    #define SHU_CA_CMD3_RG_TX_ARCLK_PDB Fld(2,4,AC_MSKB0)//[5:4]
    #define SHU_CA_CMD3_RG_TX_ARCLK_PU_PRE Fld(2,2,AC_MSKB0)//[3:2]
    #define SHU_CA_CMD3_RG_TX_ARCLK_PU Fld(2,0,AC_MSKB0)//[1:0]
#define DDRPHY_SHU_CA_CMD4 (DDRPHY_AO_BASE_ADDR + 0x0D10)
    #define SHU_CA_CMD4_RG_ARPI_DA_MCK_FB_DL_CA Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU_CA_CMD4_RG_ARPI_AA_MCK_FB_DL_CA Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU_CA_CMD4_RG_ARPI_AA_MCK_DL_CA Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU_CA_CMD5 (DDRPHY_AO_BASE_ADDR + 0x0D14)
    #define SHU_CA_CMD5_RG_RX_ARCMD_FIFO_DQSI_DLY Fld(3,29,AC_MSKB3)//[31:29]
    #define SHU_CA_CMD5_RG_RX_ARCLK_DVS_DLY Fld(4,20,AC_MSKB2)//[23:20]
    #define SHU_CA_CMD5_DA_RX_ARCLK_DQSIEN_RB_DLY Fld(1,19,AC_MSKB2)//[19:19]
    #define SHU_CA_CMD5_RG_RX_ARCLK_DQSIEN_DLY Fld(3,16,AC_MSKB2)//[18:16]
    #define SHU_CA_CMD5_RG_ARPI_FB_CA Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU_CA_CMD5_RG_RX_ARCMD_VREF_BYPASS Fld(1,6,AC_MSKB0)//[6:6]
    #define SHU_CA_CMD5_RG_RX_ARCMD_VREF_SEL Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU_CA_CMD6 (DDRPHY_AO_BASE_ADDR + 0x0D18)
    #define SHU_CA_CMD6_RG_ARPI_MIDPI_BYPASS_EN_CA Fld(1,31,AC_MSKB3)//[31:31]
    #define SHU_CA_CMD6_RG_TX_ARCMD_SER_MODE Fld(1,30,AC_MSKB3)//[30:30]
    #define SHU_CA_CMD6_RG_RX_ARCMD_RANK_SEL_SER_MODE Fld(1,29,AC_MSKB3)//[29:29]
    #define SHU_CA_CMD6_RG_ARPI_DDR400_EN_CA Fld(1,28,AC_MSKB3)//[28:28]
    #define SHU_CA_CMD6_RG_ARPI_MIDPI_CKDIV4_EN_CA Fld(1,27,AC_MSKB3)//[27:27]
    #define SHU_CA_CMD6_RG_ARPI_MIDPI_EN_CA Fld(1,26,AC_MSKB3)//[26:26]
    #define SHU_CA_CMD6_RG_ARPI_MIDPI_VTH_SEL_CA Fld(2,24,AC_MSKB3)//[25:24]
    #define SHU_CA_CMD6_RG_ARPI_MIDPI_CAP_SEL_CA Fld(2,22,AC_MSKB2)//[23:22]
    #define SHU_CA_CMD6_RG_ARPI_CAP_SEL_CA Fld(4,12,AC_MSKB1)//[15:12]
    #define SHU_CA_CMD6_RG_ARPI_OFFSET_MCTL_CA Fld(6,6,AC_MSKW10)//[11:6]
    #define SHU_CA_CMD6_RG_ARPI_OFFSET_CLKIEN Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU_CA_CMD7 (DDRPHY_AO_BASE_ADDR + 0x0D1C)
    #define SHU_CA_CMD7_R_DMRXRANK_CLK_LAT Fld(3,29,AC_MSKB3)//[31:29]
    #define SHU_CA_CMD7_R_DMRXRANK_CLK_EN Fld(1,28,AC_MSKB3)//[28:28]
    #define SHU_CA_CMD7_R_DMRXRANK_CMD_LAT Fld(3,25,AC_MSKB3)//[27:25]
    #define SHU_CA_CMD7_R_DMRXRANK_CMD_EN Fld(1,24,AC_MSKB3)//[24:24]
    #define SHU_CA_CMD7_R_LP4Y_SDN_MODE_CLK Fld(1,20,AC_MSKB2)//[20:20]
    #define SHU_CA_CMD7_R_DMTX_ARPI_CG_CS_NEW Fld(1,19,AC_MSKB2)//[19:19]
    #define SHU_CA_CMD7_R_DMTX_ARPI_CG_CLK_NEW Fld(1,18,AC_MSKB2)//[18:18]
    #define SHU_CA_CMD7_R_DMTX_ARPI_CG_CMD_NEW Fld(1,17,AC_MSKB2)//[17:17]
    #define SHU_CA_CMD7_R_DMARPI_CG_FB2DLL_DCM_EN_CA Fld(1,16,AC_MSKB2)//[16:16]
    #define SHU_CA_CMD7_R_DMRODTEN_CA Fld(1,15,AC_MSKB1)//[15:15]
    #define SHU_CA_CMD7_R_DMRXDVS_PBYTE_FLAG_OPT_CA Fld(1,12,AC_MSKB1)//[12:12]
    #define SHU_CA_CMD7_R_DMRANKRXDVS_CA Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_SHU_CA_CMD8 (DDRPHY_AO_BASE_ADDR + 0x0D20)
    #define SHU_CA_CMD8_R_DMRANK_CHG_PIPE_CG_IG_CA Fld(1,31,AC_MSKB3)//[31:31]
    #define SHU_CA_CMD8_R_DMRANK_PIPE_CG_IG_CA Fld(1,30,AC_MSKB3)//[30:30]
    #define SHU_CA_CMD8_R_DMDQSIEN_RDSEL_TOG_PIPE_CG_IG_CA Fld(1,29,AC_MSKB3)//[29:29]
    #define SHU_CA_CMD8_R_DMDQSIEN_RDSEL_PIPE_CG_IG_CA Fld(1,28,AC_MSKB3)//[28:28]
    #define SHU_CA_CMD8_R_DMDQSIEN_FLAG_PIPE_CG_IG_CA Fld(1,27,AC_MSKB3)//[27:27]
    #define SHU_CA_CMD8_R_DMDQSIEN_FLAG_SYNC_CG_IG_CA Fld(1,26,AC_MSKB3)//[26:26]
    #define SHU_CA_CMD8_R_DMSTBEN_SYNC_CG_IG_CA Fld(1,25,AC_MSKB3)//[25:25]
    #define SHU_CA_CMD8_R_DMRXDLY_CG_IG_CA Fld(1,24,AC_MSKB3)//[24:24]
    #define SHU_CA_CMD8_R_DMRXDVS_RDSEL_TOG_PIPE_CG_IG_CA Fld(1,23,AC_MSKB2)//[23:23]
    #define SHU_CA_CMD8_R_DMRXDVS_RDSEL_PIPE_CG_IG_CA Fld(1,22,AC_MSKB2)//[22:22]
    #define SHU_CA_CMD8_R_RMRX_TOPHY_CG_IG_CA Fld(1,21,AC_MSKB2)//[21:21]
    #define SHU_CA_CMD8_R_RMRODTEN_CG_IG_CA Fld(1,20,AC_MSKB2)//[20:20]
    #define SHU_CA_CMD8_R_DMRANK_RXDLY_PIPE_CG_IG_CA Fld(1,19,AC_MSKB2)//[19:19]
    #define SHU_CA_CMD8_R_DMRXDVS_UPD_FORCE_EN_CA Fld(1,15,AC_MSKB1)//[15:15]
    #define SHU_CA_CMD8_R_DMRXDVS_UPD_FORCE_CYC_CA Fld(15,0,AC_MSKW10)//[14:0]
#define DDRPHY_SHU_CA_CMD9 (DDRPHY_AO_BASE_ADDR + 0x0D24)
    #define SHU_CA_CMD9_RG_ARPI_RESERVE_CA Fld(32,0,AC_FULLDW)//[31:0]
    #define SHU_CA_CMD9_RG_MIDPI_DUMMY_ON_CA Fld(1,20,AC_MSKB2)//[20:20]
    #define SHU_CA_CMD9_RG_DDR400_SEMI_EN_CA Fld(1,19,AC_MSKB2)//[19:19]
    #define SHU_CA_CMD9_RG_DDR400_DQ_PS_CA Fld(2,17,AC_MSKB2)//[18:17]
    #define SHU_CA_CMD9_RG_DDR400_DQS_PS_CA Fld(2,15,AC_MSKW21)//[16:15]
    #define SHU_CA_CMD9_RG_LP3_SEL_CA Fld(1,14,AC_MSKB1)//[14:14]
    #define SHU_CA_CMD9_RG_CG_SYNC_ENB_CA Fld(1,13,AC_MSKB1)//[13:13]
    #define SHU_CA_CMD9_RG_BYPASS_SR_DQS_CA Fld(1,12,AC_MSKB1)//[12:12]
    #define SHU_CA_CMD9_RG_BYPASS_SR_CA Fld(1,11,AC_MSKB1)//[11:11]
    #define SHU_CA_CMD9_RG_BUFGPX_XLAT_FORCE_DQS_CA Fld(1,10,AC_MSKB1)//[10:10]
    #define SHU_CA_CMD9_RG_BUFGP_XLAT_FORCE_CA Fld(1,9,AC_MSKB1)//[9:9]
    #define SHU_CA_CMD9_RG_SMT_XLAT_FORCE_DQS_CA Fld(1,8,AC_MSKB1)//[8:8]
    #define SHU_CA_CMD9_RG_SMT_XLAT_FORCE_CA Fld(1,7,AC_MSKB0)//[7:7]
    #define SHU_CA_CMD9_RG_PSMUX_XLAT_FORCE_DQS_CA Fld(1,6,AC_MSKB0)//[6:6]
    #define SHU_CA_CMD9_RG_PSMUX_XLAT_FORCE_CA Fld(1,5,AC_MSKB0)//[5:5]
    #define SHU_CA_CMD9_RG_8PH_XLAT_FORCE_CA Fld(1,4,AC_MSKB0)//[4:4]
    #define SHU_CA_CMD9_RG_MIDPI_CAP_SEL_2_CA Fld(1,3,AC_MSKB0)//[3:3]
    #define SHU_CA_CMD9_RG_HYST_SEL_CA Fld(1,2,AC_MSKB0)//[2:2]
    #define SHU_CA_CMD9_RG_DLL_FAST_PSJP_CA Fld(1,1,AC_MSKB0)//[1:1]
    #define SHU_CA_CMD9_RG_PI_TX_CG_EN_CA Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_SHU_CA_CMD10 (DDRPHY_AO_BASE_ADDR + 0x0D28)
    #define SHU_CA_CMD10_RESERVED_0XD28 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_SHU_CA_CMD11 (DDRPHY_AO_BASE_ADDR + 0x0D2C)
    #define SHU_CA_CMD11_RG_TX_ARCKE_DRVN Fld(5,22,AC_MSKW32)//[26:22]
    #define SHU_CA_CMD11_RG_TX_ARCKE_DRVP Fld(5,17,AC_MSKB2)//[21:17]
    #define SHU_CA_CMD11_RG_RIMP_VREF_SEL Fld(6,8,AC_MSKB1)//[13:8]
    //@Darren-#define SHU_CA_CMD11_RG_RIMP_REV Fld(8,0,AC_FULLB0)//[7:0]
    #define SHU_CA_CMD11_UT_EN Fld(1,6,AC_MSKB0)//[6:6]
    #define SHU_CA_CMD11_OFFC_DQ Fld(4,2,AC_MSKB0)//[5:2]
    #define SHU_CA_CMD11_OFFC_EN Fld(1,1,AC_MSKB0)//[1:1]
    #define SHU_CA_CMD11_DRV05 Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_SHU_CA_CMD12 (DDRPHY_AO_BASE_ADDR + 0x0D30)
    #define SHU_CA_CMD12_RESERVED_0XD30 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_SHU_CA_DLL0 (DDRPHY_AO_BASE_ADDR + 0x0D34)
    #define SHU_CA_DLL0_RG_ARDLL_PHDET_OUT_SEL_CA Fld(1,31,AC_MSKB3)//[31:31]
    #define SHU_CA_DLL0_RG_ARDLL_PHDET_IN_SWAP_CA Fld(1,30,AC_MSKB3)//[30:30]
    #define SHU_CA_DLL0_RG_ARDLL_PHDET_EN_CA_SHU Fld(1,24,AC_MSKB3)//[24:24]
    #define SHU_CA_DLL0_RG_ARDLL_GAIN_CA Fld(4,20,AC_MSKB2)//[23:20]
    #define SHU_CA_DLL0_RG_ARDLL_IDLECNT_CA Fld(4,16,AC_MSKB2)//[19:16]
    #define SHU_CA_DLL0_RG_ARDLL_P_GAIN_CA Fld(4,12,AC_MSKB1)//[15:12]
    #define SHU_CA_DLL0_RG_ARDLL_PHJUMP_EN_CA Fld(1,10,AC_MSKB1)//[10:10]
    #define SHU_CA_DLL0_RG_ARDLL_PHDIV_CA Fld(1,9,AC_MSKB1)//[9:9]
    #define SHU_CA_DLL0_RG_ARDLL_FAST_PSJP_CA Fld(1,4,AC_MSKB0)//[4:4]
    #define SHU_CA_DLL0_CA_DLL0_RFU Fld(1,3,AC_MSKB0)//[3:3]
    #define SHU_CA_DLL0_RG_ARDLL_DIV_MCTL_CA Fld(2,1,AC_MSKB0)//[2:1]
    #define SHU_CA_DLL0_RG_ARPISM_MCK_SEL_CA_SHU Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_SHU_CA_DLL1 (DDRPHY_AO_BASE_ADDR + 0x0D38)
    #define SHU_CA_DLL1_RG_ARDLL_PD_CK_SEL_CA Fld(1,2,AC_MSKB0)//[2:2]
    #define SHU_CA_DLL1_RG_ARDLL_PS_EN_CA Fld(1,1,AC_MSKB0)//[1:1]
    #define SHU_CA_DLL1_RG_ARDLL_FASTPJ_CK_SEL_CA Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_SHU_CA_DLL2 (DDRPHY_AO_BASE_ADDR + 0x0D3C)
    #define SHU_CA_DLL2_RG_ARCMD_REV Fld(32,0,AC_FULLDW)//[31:0]
    #define SHU_CA_DLL2_RG_VREF_UT_EN Fld(1,26,AC_MSKB3)//[26:26]
    #define SHU_CA_DLL2_RG_MCK4X_SEL_3 Fld(1,25,AC_MSKB3)//[25:25]
    #define SHU_CA_DLL2_RG_MCK4X_SEL_2 Fld(1,24,AC_MSKB3)//[24:24]
    #define SHU_CA_DLL2_FRATE_EN Fld(1,23,AC_MSKB2)//[23:23]
    #define SHU_CA_DLL2_DATA_SWAP Fld(2,21,AC_MSKB2)//[22:21]
    #define SHU_CA_DLL2_DATA_SWAP_EN Fld(1,20,AC_MSKB2)//[20:20]
    #define SHU_CA_DLL2_RG_RX_DQSIEN_FORCE_ON_EN Fld(1,19,AC_MSKB2)//[19:19]
    #define SHU_CA_DLL2_RG_TX_LP4Y_EN Fld(1,18,AC_MSKB2)//[18:18]
    #define SHU_CA_DLL2_RG_TX_LP4Y_SEL Fld(2,16,AC_MSKB2)//[17:16]
    #define SHU_CA_DLL2_RG_TX_ARDQ_DDR4P_CKE_SEL Fld(1,15,AC_MSKB1)//[15:15]
    #define SHU_CA_DLL2_RG_TX_ARDQ_DDR4_CKE_SEL Fld(1,14,AC_MSKB1)//[14:14]
    #define SHU_CA_DLL2_RG_TX_ARDQ_DDR3_CKE_SEL Fld(1,13,AC_MSKB1)//[13:13]
    #define SHU_CA_DLL2_RG_TX_ARCKE_DRVN_B0 Fld(5,8,AC_MSKB1)//[12:8]
    #define SHU_CA_DLL2_RG_MCK4X_SEL_1 Fld(1,7,AC_MSKB0)//[7:7]
    #define SHU_CA_DLL2_RG_MCK4X_SEL_0 Fld(1,6,AC_MSKB0)//[6:6]
    #define SHU_CA_DLL2_RG_RX_SER_RST_MODE Fld(1,5,AC_MSKB0)//[5:5]
    #define SHU_CA_DLL2_DA_RX_ARDQSIEN_RB_DLY Fld(1,4,AC_MSKB0)//[4:4]
    #define SHU_CA_DLL2_RG_RX_DQS_GATE_EN_MODE Fld(1,3,AC_MSKB0)//[3:3]
    #define SHU_CA_DLL2_RG_TX_CG_DQM_LSH Fld(1,2,AC_MSKB0)//[2:2]
    #define SHU_CA_DLL2_RG_TX_CG_DQS_LSH Fld(1,1,AC_MSKB0)//[1:1]
    #define SHU_CA_DLL2_RG_TX_CG_DQ_LSH Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_SHU_PLL0 (DDRPHY_AO_BASE_ADDR + 0x0D80)
    #define SHU_PLL0_RG_RPHYPLL_LOAD_EN Fld(1,19,AC_MSKB2)//[19:19]
    //@Darren-#define SHU_PLL0_RG_RPHYPLL_TOP_REV Fld(16,0,AC_FULLW10)//[15:0]
    #define SHU_PLL0_RG_DDR400_SEMI_OPEN_EN Fld(1,4,AC_MSKB0)//[4:4]
    #define SHU_PLL0_RG_RCLRPLL_CLK_METER_SEL Fld(1,3,AC_MSKB0)//[3:3]
    #define SHU_PLL0_RG_RPHYPLL_CLK_METER_SEL Fld(1,2,AC_MSKB0)//[2:2]
    #define SHU_PLL0_ADA_MCK8X_CHB_EN Fld(1,1,AC_MSKB0)//[1:1]
    #define SHU_PLL0_ADA_MCK8X_CHA_EN Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_SHU_PLL1 (DDRPHY_AO_BASE_ADDR + 0x0D84)
    #define SHU_PLL1_RESERVED_0XD84 Fld(23,9,AC_MSKDW)//[31:9]
    #define SHU_PLL1_RG_RPHYPLL_DDR400_EN Fld(1,8,AC_MSKB1)//[8:8]
    #define SHU_PLL1_R_SHU_AUTO_PLL_MUX Fld(1,4,AC_MSKB0)//[4:4]
    #define SHU_PLL1_SHU1_PLL1_RFU Fld(3,1,AC_MSKB0)//[3:1]
    #define SHU_PLL1_RG_RPHYPLLGP_CK_SEL Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_SHU_PLL2 (DDRPHY_AO_BASE_ADDR + 0x0D88)
    #define SHU_PLL2_RG_RCLRPLL_LOAD_EN Fld(1,19,AC_MSKB2)//[19:19]
#define DDRPHY_SHU_PLL3 (DDRPHY_AO_BASE_ADDR + 0x0D8C)
    #define SHU_PLL3_RESERVED_0XD8C Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_SHU_PLL4 (DDRPHY_AO_BASE_ADDR + 0x0D90)
    #define SHU_PLL4_RG_RPHYPLL_BP Fld(1,31,AC_MSKB3)//[31:31]
    #define SHU_PLL4_RG_RPHYPLL_BR Fld(1,30,AC_MSKB3)//[30:30]
    #define SHU_PLL4_RG_RPHYPLL_BLP Fld(1,29,AC_MSKB3)//[29:29]
    #define SHU_PLL4_RG_RPHYPLL_IBIAS Fld(2,26,AC_MSKB3)//[27:26]
    #define SHU_PLL4_RG_RPHYPLL_ICHP Fld(2,24,AC_MSKB3)//[25:24]
    #define SHU_PLL4_RG_RPHYPLL_BW Fld(3,20,AC_MSKB2)//[22:20]
    #define SHU_PLL4_RG_RPHYPLL_FS Fld(2,18,AC_MSKB2)//[19:18]
    #define SHU_PLL4_RG_RPHYPLL_RESERVED Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_SHU_PLL5 (DDRPHY_AO_BASE_ADDR + 0x0D94)
    #define SHU_PLL5_RG_RPHYPLL_SDM_PCW Fld(16,16,AC_FULLW32)//[31:16]
    #define SHU_PLL5_RG_RPHYPLL_SDM_PCW_CHG Fld(1,1,AC_MSKB0)//[1:1]
    #define SHU_PLL5_RG_RPHYPLL_SDM_FRA_EN Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_SHU_PLL6 (DDRPHY_AO_BASE_ADDR + 0x0D98)
    #define SHU_PLL6_RG_RCLRPLL_BP Fld(1,31,AC_MSKB3)//[31:31]
    #define SHU_PLL6_RG_RCLRPLL_BR Fld(1,30,AC_MSKB3)//[30:30]
    #define SHU_PLL6_RG_RCLRPLL_BLP Fld(1,29,AC_MSKB3)//[29:29]
    #define SHU_PLL6_RG_RCLRPLL_IBIAS Fld(2,26,AC_MSKB3)//[27:26]
    #define SHU_PLL6_RG_RCLRPLL_ICHP Fld(2,24,AC_MSKB3)//[25:24]
    #define SHU_PLL6_RG_RCLRPLL_BW Fld(3,20,AC_MSKB2)//[22:20]
    #define SHU_PLL6_RG_RCLRPLL_FS Fld(2,18,AC_MSKB2)//[19:18]
    #define SHU_PLL6_RG_RCLRPLL_RESERVED Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_SHU_PLL7 (DDRPHY_AO_BASE_ADDR + 0x0D9C)
    #define SHU_PLL7_RG_RCLRPLL_SDM_PCW Fld(16,16,AC_FULLW32)//[31:16]
    #define SHU_PLL7_RG_RCLRPLL_SDM_PCW_CHG Fld(1,1,AC_MSKB0)//[1:1]
    #define SHU_PLL7_RG_RCLRPLL_SDM_FRA_EN Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_SHU_PLL8 (DDRPHY_AO_BASE_ADDR + 0x0DA0)
    #define SHU_PLL8_RG_RPHYPLL_PREDIV Fld(2,18,AC_MSKB2)//[19:18]
    #define SHU_PLL8_RG_RPHYPLL_POSDIV Fld(3,0,AC_MSKB0)//[2:0]
#define DDRPHY_SHU_PLL9 (DDRPHY_AO_BASE_ADDR + 0x0DA4)
    #define SHU_PLL9_RG_RPHYPLL_MONCK_EN Fld(1,16,AC_MSKB2)//[16:16]
    #define SHU_PLL9_RG_RPHYPLL_MONVC_EN Fld(2,14,AC_MSKB1)//[15:14]
    #define SHU_PLL9_RG_RPHYPLL_MONREF_EN Fld(1,13,AC_MSKB1)//[13:13]
    #define SHU_PLL9_RG_RPHYPLL_LVROD_EN Fld(1,12,AC_MSKB1)//[12:12]
    #define SHU_PLL9_RG_RPHYPLL_RST_DLY Fld(2,8,AC_MSKB1)//[9:8]
#define DDRPHY_SHU_PLL10 (DDRPHY_AO_BASE_ADDR + 0x0DA8)
    #define SHU_PLL10_RG_RCLRPLL_PREDIV Fld(2,18,AC_MSKB2)//[19:18]
    #define SHU_PLL10_RG_RCLRPLL_POSDIV Fld(3,0,AC_MSKB0)//[2:0]
#define DDRPHY_SHU_PLL11 (DDRPHY_AO_BASE_ADDR + 0x0DAC)
    #define SHU_PLL11_RG_RCLRPLL_MONCK_EN Fld(1,16,AC_MSKB2)//[16:16]
    #define SHU_PLL11_RG_RCLRPLL_MONVC_EN Fld(2,14,AC_MSKB1)//[15:14]
    #define SHU_PLL11_RG_RCLRPLL_MONREF_EN Fld(1,13,AC_MSKB1)//[13:13]
    #define SHU_PLL11_RG_RCLRPLL_LVROD_EN Fld(1,12,AC_MSKB1)//[12:12]
    #define SHU_PLL11_RG_RCLRPLL_RST_DLY Fld(2,8,AC_MSKB1)//[9:8]
#define DDRPHY_SHU_PLL12 (DDRPHY_AO_BASE_ADDR + 0x0DB0)
    #define SHU_PLL12_RG_RPHYPLL_EXTFBDIV_EN Fld(1,22,AC_MSKB2)//[22:22]
    #define SHU_PLL12_RG_RPHYPLL_EXT_FBDIV Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU_PLL12_RG_RCLRPLL_EXTFBDIV_EN Fld(1,15,AC_MSKB1)//[15:15]
    #define SHU_PLL12_RG_RCLRPLL_EXT_FBDIV Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU_PLL12_RG_RCLRPLL_EXTPODIV_EN Fld(1,7,AC_MSKB0)//[7:7]
    #define SHU_PLL12_RG_RCLRPLL_BYPASS Fld(1,6,AC_MSKB0)//[6:6]
    #define SHU_PLL12_RG_RCLRPLL_EXT_PODIV Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU_PLL13 (DDRPHY_AO_BASE_ADDR + 0x0DB4)
    #define SHU_PLL13_RG_RPHYPLL_REF_DL Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU_PLL13_RG_RPHYPLL_FB_DL Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU_PLL13_RG_RCLRPLL_REF_DL Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU_PLL13_RG_RCLRPLL_FB_DL Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU_PLL14 (DDRPHY_AO_BASE_ADDR + 0x0DB8)
    #define SHU_PLL14_RG_RPHYPLL_SDM_SSC_PRD Fld(16,16,AC_FULLW32)//[31:16]
    #define SHU_PLL14_RG_RPHYPLL_SDM_SSC_PH_INIT Fld(1,1,AC_MSKB0)//[1:1]
    #define SHU_PLL14_RG_RPHYPLL_SDM_HREN Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_SHU_PLL15 (DDRPHY_AO_BASE_ADDR + 0x0DBC)
    #define SHU_PLL15_RG_RPHYPLL_SDM_SSC_DELTA1 Fld(16,16,AC_FULLW32)//[31:16]
    #define SHU_PLL15_RG_RPHYPLL_SDM_SSC_DELTA Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_SHU_PLL20 (DDRPHY_AO_BASE_ADDR + 0x0DD0)
    #define SHU_PLL20_RG_RCLRPLL_SDM_SSC_PRD Fld(16,16,AC_FULLW32)//[31:16]
    #define SHU_PLL20_RG_RCLRPLL_SDM_SSC_PH_INIT Fld(1,1,AC_MSKB0)//[1:1]
    #define SHU_PLL20_RG_RCLRPLL_SDM_HREN Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_SHU_PLL21 (DDRPHY_AO_BASE_ADDR + 0x0DD4)
    #define SHU_PLL21_RG_RCLRPLL_SDM_SSC_DELTA1 Fld(16,16,AC_FULLW32)//[31:16]
    #define SHU_PLL21_RG_RCLRPLL_SDM_SSC_DELTA Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_SHU_PLL22 (DDRPHY_AO_BASE_ADDR + 0x0DD8)
    #define SHU_PLL22_RG_RPHYPLL_ADA_MCK8X_EN_SHU Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_SHU_MISC0 (DDRPHY_AO_BASE_ADDR + 0x0DF0)
    #define SHU_MISC0_RG_RVREF_SEL_CMD Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU_MISC0_RG_RVREF_DDR3_SEL Fld(1,23,AC_MSKB2)//[23:23]
    #define SHU_MISC0_RG_RVREF_DDR4_SEL Fld(1,22,AC_MSKB2)//[22:22]
    #define SHU_MISC0_RG_RVREF_SEL_DQ Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU_MISC0_RG_CK_TXPIPE_BYPASS_EN Fld(1,3,AC_MSKB0)//[3:3]
    #define SHU_MISC0_RG_CMD_TXPIPE_BYPASS_EN Fld(1,2,AC_MSKB0)//[2:2]
    #define SHU_MISC0_R_RX_PIPE_BYPASS_EN Fld(1,1,AC_MSKB0)//[1:1]
    #define SHU_MISC0_R_SRAM_RL_2T Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_SHU_MISC1 (DDRPHY_AO_BASE_ADDR + 0x0DF4)
    #define SHU_MISC1_DR_EMI_RESERVE Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_SHU_MISC2 (DDRPHY_AO_BASE_ADDR + 0x0DF8)
    #define SHU_MISC2_DR_EMI_RESERVE_ECO2 Fld(2,30,AC_MSKB3)//[31:30]
    #define SHU_MISC2_DR_EMI_RESERVE_ECO1 Fld(2,4,AC_MSKB0)//[5:4]
    #define SHU_MISC2_M_CK_OPENLOOP_MODE_SEL Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_SHU_R0_B0_DQ0 (DDRPHY_AO_BASE_ADDR + 0x0E00)
    #define SHU_R0_B0_DQ0_RK0_TX_ARDQ7_DLY_B0 Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU_R0_B0_DQ0_RK0_TX_ARDQ6_DLY_B0 Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU_R0_B0_DQ0_RK0_TX_ARDQ5_DLY_B0 Fld(4,20,AC_MSKB2)//[23:20]
    #define SHU_R0_B0_DQ0_RK0_TX_ARDQ4_DLY_B0 Fld(4,16,AC_MSKB2)//[19:16]
    #define SHU_R0_B0_DQ0_RK0_TX_ARDQ3_DLY_B0 Fld(4,12,AC_MSKB1)//[15:12]
    #define SHU_R0_B0_DQ0_RK0_TX_ARDQ2_DLY_B0 Fld(4,8,AC_MSKB1)//[11:8]
    #define SHU_R0_B0_DQ0_RK0_TX_ARDQ1_DLY_B0 Fld(4,4,AC_MSKB0)//[7:4]
    #define SHU_R0_B0_DQ0_RK0_TX_ARDQ0_DLY_B0 Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_SHU_R0_B0_DQ1 (DDRPHY_AO_BASE_ADDR + 0x0E04)
    #define SHU_R0_B0_DQ1_RK0_TX_ARDQS0B_DLY_B0 Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU_R0_B0_DQ1_RK0_TX_ARDQS0_DLY_B0 Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU_R0_B0_DQ1_RK0_TX_ARDQS0B_DLYB_B0 Fld(4,20,AC_MSKB2)//[23:20]
    #define SHU_R0_B0_DQ1_RK0_TX_ARDQS0_DLYB_B0 Fld(4,16,AC_MSKB2)//[19:16]
    #define SHU_R0_B0_DQ1_RK0_TX_ARDQM0_DLY_B0 Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_SHU_R0_B0_DQ2 (DDRPHY_AO_BASE_ADDR + 0x0E08)
    #define SHU_R0_B0_DQ2_RK0_RX_ARDQ1_RESERVED_B0 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU_R0_B0_DQ2_RK0_RX_ARDQ1_R_DLY_B0 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU_R0_B0_DQ2_RK0_RX_ARDQ0_RESERVED_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU_R0_B0_DQ2_RK0_RX_ARDQ0_R_DLY_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU_R0_B0_DQ3 (DDRPHY_AO_BASE_ADDR + 0x0E0C)
    #define SHU_R0_B0_DQ3_RK0_RX_ARDQ3_RESERVED_B0 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU_R0_B0_DQ3_RK0_RX_ARDQ3_R_DLY_B0 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU_R0_B0_DQ3_RK0_RX_ARDQ2_RESERVED_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU_R0_B0_DQ3_RK0_RX_ARDQ2_R_DLY_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU_R0_B0_DQ4 (DDRPHY_AO_BASE_ADDR + 0x0E10)
    #define SHU_R0_B0_DQ4_RK0_RX_ARDQ5_RESERVED_B0 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU_R0_B0_DQ4_RK0_RX_ARDQ5_R_DLY_B0 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU_R0_B0_DQ4_RK0_RX_ARDQ4_RESERVED_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU_R0_B0_DQ4_RK0_RX_ARDQ4_R_DLY_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU_R0_B0_DQ5 (DDRPHY_AO_BASE_ADDR + 0x0E14)
    #define SHU_R0_B0_DQ5_RK0_RX_ARDQ7_RESERVED_B0 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU_R0_B0_DQ5_RK0_RX_ARDQ7_R_DLY_B0 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU_R0_B0_DQ5_RK0_RX_ARDQ6_RESERVED_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU_R0_B0_DQ5_RK0_RX_ARDQ6_R_DLY_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU_R0_B0_DQ6 (DDRPHY_AO_BASE_ADDR + 0x0E18)
    #define SHU_R0_B0_DQ6_RK0_RX_ARDQS0_RESERVED_B0 Fld(7,24,AC_MSKB3)//[30:24]
    #define SHU_R0_B0_DQ6_RK0_RX_ARDQS0_R_DLY_B0 Fld(7,16,AC_MSKB2)//[22:16]
    #define SHU_R0_B0_DQ6_RK0_RX_ARDQM0_RESERVED_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU_R0_B0_DQ6_RK0_RX_ARDQM0_R_DLY_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU_R0_B0_DQ7 (DDRPHY_AO_BASE_ADDR + 0x0E1C)
    #define SHU_R0_B0_DQ7_DA_RX_ARDQSIEN_0D5UI_RK0_B0 Fld(1,31,AC_MSKB3)//[31:31]
    #define SHU_R0_B0_DQ7_DA_ARPI_DDR400_0D5UI_RK0_B0 Fld(1,30,AC_MSKB3)//[30:30]
    #define SHU_R0_B0_DQ7_RK0_ARPI_PBYTE_B0 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU_R0_B0_DQ7_RK0_ARPI_DQM_B0 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU_R0_B0_DQ7_RK0_ARPI_DQ_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU_R0_B0_DQ7_RG_RX_ARDQS0_F_DLY_DUTY Fld(3,4,AC_MSKB0)//[6:4]
    #define SHU_R0_B0_DQ7_RG_RX_ARDQS0_R_DLY_DUTY Fld(3,0,AC_MSKB0)//[2:0]
#define DDRPHY_RFU_0XE20 (DDRPHY_AO_BASE_ADDR + 0x0E20)
    #define RFU_0XE20_RESERVED_0XE20 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_RFU_0XE24 (DDRPHY_AO_BASE_ADDR + 0x0E24)
    #define RFU_0XE24_RESERVED_0XE24 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_RFU_0XE28 (DDRPHY_AO_BASE_ADDR + 0x0E28)
    #define RFU_0XE28_RESERVED_0XE28 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_RFU_0XE2C (DDRPHY_AO_BASE_ADDR + 0x0E2C)
    #define RFU_0XE2C_RESERVED_0XE2C Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_SHU_R0_B1_DQ0 (DDRPHY_AO_BASE_ADDR + 0x0E50)
    #define SHU_R0_B1_DQ0_RK0_TX_ARDQ7_DLY_B1 Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU_R0_B1_DQ0_RK0_TX_ARDQ6_DLY_B1 Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU_R0_B1_DQ0_RK0_TX_ARDQ5_DLY_B1 Fld(4,20,AC_MSKB2)//[23:20]
    #define SHU_R0_B1_DQ0_RK0_TX_ARDQ4_DLY_B1 Fld(4,16,AC_MSKB2)//[19:16]
    #define SHU_R0_B1_DQ0_RK0_TX_ARDQ3_DLY_B1 Fld(4,12,AC_MSKB1)//[15:12]
    #define SHU_R0_B1_DQ0_RK0_TX_ARDQ2_DLY_B1 Fld(4,8,AC_MSKB1)//[11:8]
    #define SHU_R0_B1_DQ0_RK0_TX_ARDQ1_DLY_B1 Fld(4,4,AC_MSKB0)//[7:4]
    #define SHU_R0_B1_DQ0_RK0_TX_ARDQ0_DLY_B1 Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_SHU_R0_B1_DQ1 (DDRPHY_AO_BASE_ADDR + 0x0E54)
    #define SHU_R0_B1_DQ1_RK0_TX_ARDQS0B_DLY_B1 Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU_R0_B1_DQ1_RK0_TX_ARDQS0_DLY_B1 Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU_R0_B1_DQ1_RK0_TX_ARDQS0B_DLYB_B1 Fld(4,20,AC_MSKB2)//[23:20]
    #define SHU_R0_B1_DQ1_RK0_TX_ARDQS0_DLYB_B1 Fld(4,16,AC_MSKB2)//[19:16]
    #define SHU_R0_B1_DQ1_RK0_TX_ARDQM0_DLY_B1 Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_SHU_R0_B1_DQ2 (DDRPHY_AO_BASE_ADDR + 0x0E58)
    #define SHU_R0_B1_DQ2_RK0_RX_ARDQ1_RESERVED_B1 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU_R0_B1_DQ2_RK0_RX_ARDQ1_R_DLY_B1 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU_R0_B1_DQ2_RK0_RX_ARDQ0_RESERVED_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU_R0_B1_DQ2_RK0_RX_ARDQ0_R_DLY_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU_R0_B1_DQ3 (DDRPHY_AO_BASE_ADDR + 0x0E5C)
    #define SHU_R0_B1_DQ3_RK0_RX_ARDQ3_RESERVED_B1 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU_R0_B1_DQ3_RK0_RX_ARDQ3_R_DLY_B1 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU_R0_B1_DQ3_RK0_RX_ARDQ2_RESERVED_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU_R0_B1_DQ3_RK0_RX_ARDQ2_R_DLY_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU_R0_B1_DQ4 (DDRPHY_AO_BASE_ADDR + 0x0E60)
    #define SHU_R0_B1_DQ4_RK0_RX_ARDQ5_RESERVED_B1 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU_R0_B1_DQ4_RK0_RX_ARDQ5_R_DLY_B1 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU_R0_B1_DQ4_RK0_RX_ARDQ4_RESERVED_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU_R0_B1_DQ4_RK0_RX_ARDQ4_R_DLY_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU_R0_B1_DQ5 (DDRPHY_AO_BASE_ADDR + 0x0E64)
    #define SHU_R0_B1_DQ5_RK0_RX_ARDQ7_RESERVED_B1 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU_R0_B1_DQ5_RK0_RX_ARDQ7_R_DLY_B1 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU_R0_B1_DQ5_RK0_RX_ARDQ6_RESERVED_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU_R0_B1_DQ5_RK0_RX_ARDQ6_R_DLY_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU_R0_B1_DQ6 (DDRPHY_AO_BASE_ADDR + 0x0E68)
    #define SHU_R0_B1_DQ6_RK0_RX_ARDQS0_RESERVED_B1 Fld(7,24,AC_MSKB3)//[30:24]
    #define SHU_R0_B1_DQ6_RK0_RX_ARDQS0_R_DLY_B1 Fld(7,16,AC_MSKB2)//[22:16]
    #define SHU_R0_B1_DQ6_RK0_RX_ARDQM0_RESERVED_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU_R0_B1_DQ6_RK0_RX_ARDQM0_R_DLY_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU_R0_B1_DQ7 (DDRPHY_AO_BASE_ADDR + 0x0E6C)
    #define SHU_R0_B1_DQ7_DA_RX_ARDQSIEN_0D5UI_RK0_B1 Fld(1,31,AC_MSKB3)//[31:31]
    #define SHU_R0_B1_DQ7_DA_ARPI_DDR400_0D5UI_RK0_B1 Fld(1,30,AC_MSKB3)//[30:30]
    #define SHU_R0_B1_DQ7_RK0_ARPI_PBYTE_B1 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU_R0_B1_DQ7_RK0_ARPI_DQM_B1 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU_R0_B1_DQ7_RK0_ARPI_DQ_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU_R0_B1_DQ7_RG_RX_ARDQS1_F_DLY_DUTY Fld(3,4,AC_MSKB0)//[6:4]
    #define SHU_R0_B1_DQ7_RG_RX_ARDQS1_R_DLY_DUTY Fld(3,0,AC_MSKB0)//[2:0]
#define DDRPHY_RFU_0XE70 (DDRPHY_AO_BASE_ADDR + 0x0E70)
    #define RFU_0XE70_RESERVED_0XE70 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_RFU_0XE74 (DDRPHY_AO_BASE_ADDR + 0x0E74)
    #define RFU_0XE74_RESERVED_0XE74 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_RFU_0XE78 (DDRPHY_AO_BASE_ADDR + 0x0E78)
    #define RFU_0XE78_RESERVED_0XE78 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_RFU_0XE7C (DDRPHY_AO_BASE_ADDR + 0x0E7C)
    #define RFU_0XE7C_RESERVED_0XE7C Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_SHU_R0_CA_CMD0 (DDRPHY_AO_BASE_ADDR + 0x0EA0)
    #define SHU_R0_CA_CMD0_RK0_TX_ARCLKB_DLYB Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU_R0_CA_CMD0_RK0_TX_ARCLK_DLYB Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU_R0_CA_CMD0_RK0_TX_ARCA5_DLY Fld(4,20,AC_MSKB2)//[23:20]
    #define SHU_R0_CA_CMD0_RK0_TX_ARCA4_DLY Fld(4,16,AC_MSKB2)//[19:16]
    #define SHU_R0_CA_CMD0_RK0_TX_ARCA3_DLY Fld(4,12,AC_MSKB1)//[15:12]
    #define SHU_R0_CA_CMD0_RK0_TX_ARCA2_DLY Fld(4,8,AC_MSKB1)//[11:8]
    #define SHU_R0_CA_CMD0_RK0_TX_ARCA1_DLY Fld(4,4,AC_MSKB0)//[7:4]
    #define SHU_R0_CA_CMD0_RK0_TX_ARCA0_DLY Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_SHU_R0_CA_CMD1 (DDRPHY_AO_BASE_ADDR + 0x0EA4)
    #define SHU_R0_CA_CMD1_RK0_TX_ARCLKB_DLY Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU_R0_CA_CMD1_RK0_TX_ARCLK_DLY Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU_R0_CA_CMD1_RK0_TX_ARCS2_DLY Fld(4,20,AC_MSKB2)//[23:20]
    #define SHU_R0_CA_CMD1_RK0_TX_ARCS1_DLY Fld(4,16,AC_MSKB2)//[19:16]
    #define SHU_R0_CA_CMD1_RK0_TX_ARCS0_DLY Fld(4,12,AC_MSKB1)//[15:12]
    #define SHU_R0_CA_CMD1_RK0_TX_ARCKE2_DLY Fld(4,8,AC_MSKB1)//[11:8]
    #define SHU_R0_CA_CMD1_RK0_TX_ARCKE1_DLY Fld(4,4,AC_MSKB0)//[7:4]
    #define SHU_R0_CA_CMD1_RK0_TX_ARCKE0_DLY Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_SHU_R0_CA_CMD2 (DDRPHY_AO_BASE_ADDR + 0x0EA8)
    #define SHU_R0_CA_CMD2_RG_RK0_RX_ARCA1_RESERVED Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU_R0_CA_CMD2_RG_RK0_RX_ARCA1_R_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU_R0_CA_CMD2_RG_RK0_RX_ARCA0_RESERVED Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU_R0_CA_CMD2_RG_RK0_RX_ARCA0_R_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU_R0_CA_CMD3 (DDRPHY_AO_BASE_ADDR + 0x0EAC)
    #define SHU_R0_CA_CMD3_RG_RK0_RX_ARCA3_RESERVED Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU_R0_CA_CMD3_RG_RK0_RX_ARCA3_R_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU_R0_CA_CMD3_RG_RK0_RX_ARCA2_RESERVED Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU_R0_CA_CMD3_RG_RK0_RX_ARCA2_R_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU_R0_CA_CMD4 (DDRPHY_AO_BASE_ADDR + 0x0EB0)
    #define SHU_R0_CA_CMD4_RG_RK0_RX_ARCA5_RESERVED Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU_R0_CA_CMD4_RG_RK0_RX_ARCA5_R_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU_R0_CA_CMD4_RG_RK0_RX_ARCA4_RESERVED Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU_R0_CA_CMD4_RG_RK0_RX_ARCA4_R_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU_R0_CA_CMD5 (DDRPHY_AO_BASE_ADDR + 0x0EB4)
    #define SHU_R0_CA_CMD5_RG_RK0_RX_ARCKE1_RESERVED Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU_R0_CA_CMD5_RG_RK0_RX_ARCKE1_R_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU_R0_CA_CMD5_RG_RK0_RX_ARCKE0_RESERVED Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU_R0_CA_CMD5_RG_RK0_RX_ARCKE0_R_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU_R0_CA_CMD6 (DDRPHY_AO_BASE_ADDR + 0x0EB8)
    #define SHU_R0_CA_CMD6_RG_RK0_RX_ARCS0_RESERVED Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU_R0_CA_CMD6_RG_RK0_RX_ARCS0_R_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU_R0_CA_CMD6_RG_RK0_RX_ARCKE2_RESERVED Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU_R0_CA_CMD6_RG_RK0_RX_ARCKE2_R_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU_R0_CA_CMD7 (DDRPHY_AO_BASE_ADDR + 0x0EBC)
    #define SHU_R0_CA_CMD7_RG_RK0_RX_ARCS2_RESERVED Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU_R0_CA_CMD7_RG_RK0_RX_ARCS2_R_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU_R0_CA_CMD7_RG_RK0_RX_ARCS1_RESERVED Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU_R0_CA_CMD7_RG_RK0_RX_ARCS1_R_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU_R0_CA_CMD8 (DDRPHY_AO_BASE_ADDR + 0x0EC0)
    #define SHU_R0_CA_CMD8_RG_RK0_RX_ARCLK_RESERVED Fld(7,24,AC_MSKB3)//[30:24]
    #define SHU_R0_CA_CMD8_RG_RK0_RX_ARCLK_R_DLY Fld(7,16,AC_MSKB2)//[22:16]
    #define SHU_R0_CA_CMD8_RG_RX_ARCLK_F_DLY_DUTY Fld(3,4,AC_MSKB0)//[6:4]
    #define SHU_R0_CA_CMD8_RG_RX_ARCLK_R_DLY_DUTY Fld(3,0,AC_MSKB0)//[2:0]
#define DDRPHY_SHU_R0_CA_CMD9 (DDRPHY_AO_BASE_ADDR + 0x0EC4)
    #define SHU_R0_CA_CMD9_DA_RX_ARDQSIEN_0D5UI_RK0_CA Fld(1,31,AC_MSKB3)//[31:31]
    #define SHU_R0_CA_CMD9_DA_ARPI_DDR400_0D5UI_RK0_CA Fld(1,30,AC_MSKB3)//[30:30]
    #define SHU_R0_CA_CMD9_RG_RK0_ARPI_CLK Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU_R0_CA_CMD9_RG_RK0_ARPI_CMD Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU_R0_CA_CMD9_RG_RK0_ARPI_CS Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_RFU_0XEC8 (DDRPHY_AO_BASE_ADDR + 0x0EC8)
    #define RFU_0XEC8_RESERVED_0XEC8 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_RFU_0XECC (DDRPHY_AO_BASE_ADDR + 0x0ECC)
    #define RFU_0XECC_RESERVED_0XECC Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_SHU_R1_B0_DQ0 (DDRPHY_AO_BASE_ADDR + 0x0F00)
    #define SHU_R1_B0_DQ0_RK1_TX_ARDQ7_DLY_B0 Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU_R1_B0_DQ0_RK1_TX_ARDQ6_DLY_B0 Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU_R1_B0_DQ0_RK1_TX_ARDQ5_DLY_B0 Fld(4,20,AC_MSKB2)//[23:20]
    #define SHU_R1_B0_DQ0_RK1_TX_ARDQ4_DLY_B0 Fld(4,16,AC_MSKB2)//[19:16]
    #define SHU_R1_B0_DQ0_RK1_TX_ARDQ3_DLY_B0 Fld(4,12,AC_MSKB1)//[15:12]
    #define SHU_R1_B0_DQ0_RK1_TX_ARDQ2_DLY_B0 Fld(4,8,AC_MSKB1)//[11:8]
    #define SHU_R1_B0_DQ0_RK1_TX_ARDQ1_DLY_B0 Fld(4,4,AC_MSKB0)//[7:4]
    #define SHU_R1_B0_DQ0_RK1_TX_ARDQ0_DLY_B0 Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_SHU_R1_B0_DQ1 (DDRPHY_AO_BASE_ADDR + 0x0F04)
    #define SHU_R1_B0_DQ1_RK1_TX_ARDQS0B_DLY_B0 Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU_R1_B0_DQ1_RK1_TX_ARDQS0_DLY_B0 Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU_R1_B0_DQ1_RK1_TX_ARDQS0B_DLYB_B0 Fld(4,20,AC_MSKB2)//[23:20]
    #define SHU_R1_B0_DQ1_RK1_TX_ARDQS0_DLYB_B0 Fld(4,16,AC_MSKB2)//[19:16]
    #define SHU_R1_B0_DQ1_RK1_TX_ARDQM0_DLY_B0 Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_SHU_R1_B0_DQ2 (DDRPHY_AO_BASE_ADDR + 0x0F08)
    #define SHU_R1_B0_DQ2_RK1_RX_ARDQ1_RESERVED_B0 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU_R1_B0_DQ2_RK1_RX_ARDQ1_R_DLY_B0 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU_R1_B0_DQ2_RK1_RX_ARDQ0_RESERVED_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU_R1_B0_DQ2_RK1_RX_ARDQ0_R_DLY_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU_R1_B0_DQ3 (DDRPHY_AO_BASE_ADDR + 0x0F0C)
    #define SHU_R1_B0_DQ3_RK1_RX_ARDQ3_RESERVED_B0 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU_R1_B0_DQ3_RK1_RX_ARDQ3_R_DLY_B0 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU_R1_B0_DQ3_RK1_RX_ARDQ2_RESERVED_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU_R1_B0_DQ3_RK1_RX_ARDQ2_R_DLY_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU_R1_B0_DQ4 (DDRPHY_AO_BASE_ADDR + 0x0F10)
    #define SHU_R1_B0_DQ4_RK1_RX_ARDQ5_RESERVED_B0 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU_R1_B0_DQ4_RK1_RX_ARDQ5_R_DLY_B0 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU_R1_B0_DQ4_RK1_RX_ARDQ4_RESERVED_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU_R1_B0_DQ4_RK1_RX_ARDQ4_R_DLY_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU_R1_B0_DQ5 (DDRPHY_AO_BASE_ADDR + 0x0F14)
    #define SHU_R1_B0_DQ5_RK1_RX_ARDQ7_RESERVED_B0 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU_R1_B0_DQ5_RK1_RX_ARDQ7_R_DLY_B0 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU_R1_B0_DQ5_RK1_RX_ARDQ6_RESERVED_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU_R1_B0_DQ5_RK1_RX_ARDQ6_R_DLY_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU_R1_B0_DQ6 (DDRPHY_AO_BASE_ADDR + 0x0F18)
    #define SHU_R1_B0_DQ6_RK1_RX_ARDQS0_RESERVED_B0 Fld(7,24,AC_MSKB3)//[30:24]
    #define SHU_R1_B0_DQ6_RK1_RX_ARDQS0_R_DLY_B0 Fld(7,16,AC_MSKB2)//[22:16]
    #define SHU_R1_B0_DQ6_RK1_RX_ARDQM0_RESERVED_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU_R1_B0_DQ6_RK1_RX_ARDQM0_R_DLY_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU_R1_B0_DQ7 (DDRPHY_AO_BASE_ADDR + 0x0F1C)
    #define SHU_R1_B0_DQ7_DA_RX_ARDQSIEN_0D5UI_RK1_B0 Fld(1,31,AC_MSKB3)//[31:31]
    #define SHU_R1_B0_DQ7_DA_ARPI_DDR400_0D5UI_RK1_B0 Fld(1,30,AC_MSKB3)//[30:30]
    #define SHU_R1_B0_DQ7_RK1_ARPI_PBYTE_B0 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU_R1_B0_DQ7_RK1_ARPI_DQM_B0 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU_R1_B0_DQ7_RK1_ARPI_DQ_B0 Fld(6,8,AC_MSKB1)//[13:8]
#define DDRPHY_RFU_0XF20 (DDRPHY_AO_BASE_ADDR + 0x0F20)
    #define RFU_0XF20_RESERVED_0XF20 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_RFU_0XF24 (DDRPHY_AO_BASE_ADDR + 0x0F24)
    #define RFU_0XF24_RESERVED_0XF24 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_RFU_0XF28 (DDRPHY_AO_BASE_ADDR + 0x0F28)
    #define RFU_0XF28_RESERVED_0XF28 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_RFU_0XF2C (DDRPHY_AO_BASE_ADDR + 0x0F2C)
    #define RFU_0XF2C_RESERVED_0XF2C Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_SHU_R1_B1_DQ0 (DDRPHY_AO_BASE_ADDR + 0x0F50)
    #define SHU_R1_B1_DQ0_RK1_TX_ARDQ7_DLY_B1 Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU_R1_B1_DQ0_RK1_TX_ARDQ6_DLY_B1 Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU_R1_B1_DQ0_RK1_TX_ARDQ5_DLY_B1 Fld(4,20,AC_MSKB2)//[23:20]
    #define SHU_R1_B1_DQ0_RK1_TX_ARDQ4_DLY_B1 Fld(4,16,AC_MSKB2)//[19:16]
    #define SHU_R1_B1_DQ0_RK1_TX_ARDQ3_DLY_B1 Fld(4,12,AC_MSKB1)//[15:12]
    #define SHU_R1_B1_DQ0_RK1_TX_ARDQ2_DLY_B1 Fld(4,8,AC_MSKB1)//[11:8]
    #define SHU_R1_B1_DQ0_RK1_TX_ARDQ1_DLY_B1 Fld(4,4,AC_MSKB0)//[7:4]
    #define SHU_R1_B1_DQ0_RK1_TX_ARDQ0_DLY_B1 Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_SHU_R1_B1_DQ1 (DDRPHY_AO_BASE_ADDR + 0x0F54)
    #define SHU_R1_B1_DQ1_RK1_TX_ARDQS0B_DLY_B1 Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU_R1_B1_DQ1_RK1_TX_ARDQS0_DLY_B1 Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU_R1_B1_DQ1_RK1_TX_ARDQS0B_DLYB_B1 Fld(4,20,AC_MSKB2)//[23:20]
    #define SHU_R1_B1_DQ1_RK1_TX_ARDQS0_DLYB_B1 Fld(4,16,AC_MSKB2)//[19:16]
    #define SHU_R1_B1_DQ1_RK1_TX_ARDQM0_DLY_B1 Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_SHU_R1_B1_DQ2 (DDRPHY_AO_BASE_ADDR + 0x0F58)
    #define SHU_R1_B1_DQ2_RK1_RX_ARDQ1_RESERVED_B1 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU_R1_B1_DQ2_RK1_RX_ARDQ1_R_DLY_B1 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU_R1_B1_DQ2_RK1_RX_ARDQ0_RESERVED_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU_R1_B1_DQ2_RK1_RX_ARDQ0_R_DLY_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU_R1_B1_DQ3 (DDRPHY_AO_BASE_ADDR + 0x0F5C)
    #define SHU_R1_B1_DQ3_RK1_RX_ARDQ3_RESERVED_B1 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU_R1_B1_DQ3_RK1_RX_ARDQ3_R_DLY_B1 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU_R1_B1_DQ3_RK1_RX_ARDQ2_RESERVED_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU_R1_B1_DQ3_RK1_RX_ARDQ2_R_DLY_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU_R1_B1_DQ4 (DDRPHY_AO_BASE_ADDR + 0x0F60)
    #define SHU_R1_B1_DQ4_RK1_RX_ARDQ5_RESERVED_B1 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU_R1_B1_DQ4_RK1_RX_ARDQ5_R_DLY_B1 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU_R1_B1_DQ4_RK1_RX_ARDQ4_RESERVED_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU_R1_B1_DQ4_RK1_RX_ARDQ4_R_DLY_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU_R1_B1_DQ5 (DDRPHY_AO_BASE_ADDR + 0x0F64)
    #define SHU_R1_B1_DQ5_RK1_RX_ARDQ7_RESERVED_B1 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU_R1_B1_DQ5_RK1_RX_ARDQ7_R_DLY_B1 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU_R1_B1_DQ5_RK1_RX_ARDQ6_RESERVED_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU_R1_B1_DQ5_RK1_RX_ARDQ6_R_DLY_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU_R1_B1_DQ6 (DDRPHY_AO_BASE_ADDR + 0x0F68)
    #define SHU_R1_B1_DQ6_RK1_RX_ARDQS0_RESERVED_B1 Fld(7,24,AC_MSKB3)//[30:24]
    #define SHU_R1_B1_DQ6_RK1_RX_ARDQS0_R_DLY_B1 Fld(7,16,AC_MSKB2)//[22:16]
    #define SHU_R1_B1_DQ6_RK1_RX_ARDQM0_RESERVED_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU_R1_B1_DQ6_RK1_RX_ARDQM0_R_DLY_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU_R1_B1_DQ7 (DDRPHY_AO_BASE_ADDR + 0x0F6C)
    #define SHU_R1_B1_DQ7_DA_RX_ARDQSIEN_0D5UI_RK1_B1 Fld(1,31,AC_MSKB3)//[31:31]
    #define SHU_R1_B1_DQ7_DA_ARPI_DDR400_0D5UI_RK1_B1 Fld(1,30,AC_MSKB3)//[30:30]
    #define SHU_R1_B1_DQ7_RK1_ARPI_PBYTE_B1 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU_R1_B1_DQ7_RK1_ARPI_DQM_B1 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU_R1_B1_DQ7_RK1_ARPI_DQ_B1 Fld(6,8,AC_MSKB1)//[13:8]
#define DDRPHY_RFU_0XF70 (DDRPHY_AO_BASE_ADDR + 0x0F70)
    #define RFU_0XF70_RESERVED_0XF70 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_RFU_0XF74 (DDRPHY_AO_BASE_ADDR + 0x0F74)
    #define RFU_0XF74_RESERVED_0XF74 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_RFU_0XF78 (DDRPHY_AO_BASE_ADDR + 0x0F78)
    #define RFU_0XF78_RESERVED_0XF78 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_RFU_0XF7C (DDRPHY_AO_BASE_ADDR + 0x0F7C)
    #define RFU_0XF7C_RESERVED_0XF7C Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_SHU_R1_CA_CMD0 (DDRPHY_AO_BASE_ADDR + 0x0FA0)
    #define SHU_R1_CA_CMD0_RK1_TX_ARCLKB_DLYB Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU_R1_CA_CMD0_RK1_TX_ARCLK_DLYB Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU_R1_CA_CMD0_RK1_TX_ARCA5_DLY Fld(4,20,AC_MSKB2)//[23:20]
    #define SHU_R1_CA_CMD0_RK1_TX_ARCA4_DLY Fld(4,16,AC_MSKB2)//[19:16]
    #define SHU_R1_CA_CMD0_RK1_TX_ARCA3_DLY Fld(4,12,AC_MSKB1)//[15:12]
    #define SHU_R1_CA_CMD0_RK1_TX_ARCA2_DLY Fld(4,8,AC_MSKB1)//[11:8]
    #define SHU_R1_CA_CMD0_RK1_TX_ARCA1_DLY Fld(4,4,AC_MSKB0)//[7:4]
    #define SHU_R1_CA_CMD0_RK1_TX_ARCA0_DLY Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_SHU_R1_CA_CMD1 (DDRPHY_AO_BASE_ADDR + 0x0FA4)
    #define SHU_R1_CA_CMD1_RK1_TX_ARCLKB_DLY Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU_R1_CA_CMD1_RK1_TX_ARCLK_DLY Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU_R1_CA_CMD1_RK1_TX_ARCS2_DLY Fld(4,20,AC_MSKB2)//[23:20]
    #define SHU_R1_CA_CMD1_RK1_TX_ARCS1_DLY Fld(4,16,AC_MSKB2)//[19:16]
    #define SHU_R1_CA_CMD1_RK1_TX_ARCS0_DLY Fld(4,12,AC_MSKB1)//[15:12]
    #define SHU_R1_CA_CMD1_RK1_TX_ARCKE2_DLY Fld(4,8,AC_MSKB1)//[11:8]
    #define SHU_R1_CA_CMD1_RK1_TX_ARCKE1_DLY Fld(4,4,AC_MSKB0)//[7:4]
    #define SHU_R1_CA_CMD1_RK1_TX_ARCKE0_DLY Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_SHU_R1_CA_CMD2 (DDRPHY_AO_BASE_ADDR + 0x0FA8)
    #define SHU_R1_CA_CMD2_RG_RK1_RX_ARCA1_RESERVED Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU_R1_CA_CMD2_RG_RK1_RX_ARCA1_R_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU_R1_CA_CMD2_RG_RK1_RX_ARCA0_RESERVED Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU_R1_CA_CMD2_RG_RK1_RX_ARCA0_R_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU_R1_CA_CMD3 (DDRPHY_AO_BASE_ADDR + 0x0FAC)
    #define SHU_R1_CA_CMD3_RG_RK1_RX_ARCA3_RESERVED Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU_R1_CA_CMD3_RG_RK1_RX_ARCA3_R_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU_R1_CA_CMD3_RG_RK1_RX_ARCA2_RESERVED Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU_R1_CA_CMD3_RG_RK1_RX_ARCA2_R_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU_R1_CA_CMD4 (DDRPHY_AO_BASE_ADDR + 0x0FB0)
    #define SHU_R1_CA_CMD4_RG_RK1_RX_ARCA5_RESERVED Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU_R1_CA_CMD4_RG_RK1_RX_ARCA5_R_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU_R1_CA_CMD4_RG_RK1_RX_ARCA4_RESERVED Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU_R1_CA_CMD4_RG_RK1_RX_ARCA4_R_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU_R1_CA_CMD5 (DDRPHY_AO_BASE_ADDR + 0x0FB4)
    #define SHU_R1_CA_CMD5_RG_RK1_RX_ARCKE1_RESERVED Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU_R1_CA_CMD5_RG_RK1_RX_ARCKE1_R_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU_R1_CA_CMD5_RG_RK1_RX_ARCKE0_RESERVED Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU_R1_CA_CMD5_RG_RK1_RX_ARCKE0_R_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU_R1_CA_CMD6 (DDRPHY_AO_BASE_ADDR + 0x0FB8)
    #define SHU_R1_CA_CMD6_RG_RK1_RX_ARCS0_RESERVED Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU_R1_CA_CMD6_RG_RK1_RX_ARCS0_R_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU_R1_CA_CMD6_RG_RK1_RX_ARCKE2_RESERVED Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU_R1_CA_CMD6_RG_RK1_RX_ARCKE2_R_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU_R1_CA_CMD7 (DDRPHY_AO_BASE_ADDR + 0x0FBC)
    #define SHU_R1_CA_CMD7_RG_RK1_RX_ARCS2_RESERVED Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU_R1_CA_CMD7_RG_RK1_RX_ARCS2_R_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU_R1_CA_CMD7_RG_RK1_RX_ARCS1_RESERVED Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU_R1_CA_CMD7_RG_RK1_RX_ARCS1_R_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU_R1_CA_CMD8 (DDRPHY_AO_BASE_ADDR + 0x0FC0)
    #define SHU_R1_CA_CMD8_RG_RK1_RX_ARCLK_RESERVED Fld(7,24,AC_MSKB3)//[30:24]
    #define SHU_R1_CA_CMD8_RG_RK1_RX_ARCLK_R_DLY Fld(7,16,AC_MSKB2)//[22:16]
#define DDRPHY_SHU_R1_CA_CMD9 (DDRPHY_AO_BASE_ADDR + 0x0FC4)
    #define SHU_R1_CA_CMD9_DA_RX_ARDQSIEN_0D5UI_RK1_CA Fld(1,31,AC_MSKB3)//[31:31]
    #define SHU_R1_CA_CMD9_DA_ARPI_DDR400_0D5UI_RK1_CA Fld(1,30,AC_MSKB3)//[30:30]
    #define SHU_R1_CA_CMD9_RG_RK1_ARPI_CLK Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU_R1_CA_CMD9_RG_RK1_ARPI_CMD Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU_R1_CA_CMD9_RG_RK1_ARPI_CS Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_RFU_0XFC8 (DDRPHY_AO_BASE_ADDR + 0x0FC8)
    #define RFU_0XFC8_RESERVED_0XFC8 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_RFU_0XFCC (DDRPHY_AO_BASE_ADDR + 0x0FCC)
    #define RFU_0XFCC_RESERVED_0XFCC Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_SHU_R2_B0_DQ0 (DDRPHY_AO_BASE_ADDR + 0x1000)
    #define SHU_R2_B0_DQ0_RK2_TX_ARDQ7_DLY_B0 Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU_R2_B0_DQ0_RK2_TX_ARDQ6_DLY_B0 Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU_R2_B0_DQ0_RK2_TX_ARDQ5_DLY_B0 Fld(4,20,AC_MSKB2)//[23:20]
    #define SHU_R2_B0_DQ0_RK2_TX_ARDQ4_DLY_B0 Fld(4,16,AC_MSKB2)//[19:16]
    #define SHU_R2_B0_DQ0_RK2_TX_ARDQ3_DLY_B0 Fld(4,12,AC_MSKB1)//[15:12]
    #define SHU_R2_B0_DQ0_RK2_TX_ARDQ2_DLY_B0 Fld(4,8,AC_MSKB1)//[11:8]
    #define SHU_R2_B0_DQ0_RK2_TX_ARDQ1_DLY_B0 Fld(4,4,AC_MSKB0)//[7:4]
    #define SHU_R2_B0_DQ0_RK2_TX_ARDQ0_DLY_B0 Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_SHU_R2_B0_DQ1 (DDRPHY_AO_BASE_ADDR + 0x1004)
    #define SHU_R2_B0_DQ1_RK2_TX_ARDQS0B_DLY_B0 Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU_R2_B0_DQ1_RK2_TX_ARDQS0_DLY_B0 Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU_R2_B0_DQ1_RK2_TX_ARDQS0B_DLYB_B0 Fld(4,20,AC_MSKB2)//[23:20]
    #define SHU_R2_B0_DQ1_RK2_TX_ARDQS0_DLYB_B0 Fld(4,16,AC_MSKB2)//[19:16]
    #define SHU_R2_B0_DQ1_RK2_TX_ARDQM0_DLY_B0 Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_SHU_R2_B0_DQ2 (DDRPHY_AO_BASE_ADDR + 0x1008)
    #define SHU_R2_B0_DQ2_RK2_RX_ARDQ1_RESERVED_B0 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU_R2_B0_DQ2_RK2_RX_ARDQ1_R_DLY_B0 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU_R2_B0_DQ2_RK2_RX_ARDQ0_RESERVED_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU_R2_B0_DQ2_RK2_RX_ARDQ0_R_DLY_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU_R2_B0_DQ3 (DDRPHY_AO_BASE_ADDR + 0x100C)
    #define SHU_R2_B0_DQ3_RK2_RX_ARDQ3_RESERVED_B0 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU_R2_B0_DQ3_RK2_RX_ARDQ3_R_DLY_B0 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU_R2_B0_DQ3_RK2_RX_ARDQ2_RESERVED_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU_R2_B0_DQ3_RK2_RX_ARDQ2_R_DLY_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU_R2_B0_DQ4 (DDRPHY_AO_BASE_ADDR + 0x1010)
    #define SHU_R2_B0_DQ4_RK2_RX_ARDQ5_RESERVED_B0 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU_R2_B0_DQ4_RK2_RX_ARDQ5_R_DLY_B0 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU_R2_B0_DQ4_RK2_RX_ARDQ4_RESERVED_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU_R2_B0_DQ4_RK2_RX_ARDQ4_R_DLY_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU_R2_B0_DQ5 (DDRPHY_AO_BASE_ADDR + 0x1014)
    #define SHU_R2_B0_DQ5_RK2_RX_ARDQ7_RESERVED_B0 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU_R2_B0_DQ5_RK2_RX_ARDQ7_R_DLY_B0 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU_R2_B0_DQ5_RK2_RX_ARDQ6_RESERVED_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU_R2_B0_DQ5_RK2_RX_ARDQ6_R_DLY_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU_R2_B0_DQ6 (DDRPHY_AO_BASE_ADDR + 0x1018)
    #define SHU_R2_B0_DQ6_RK2_RX_ARDQS0_RESERVED_B0 Fld(7,24,AC_MSKB3)//[30:24]
    #define SHU_R2_B0_DQ6_RK2_RX_ARDQS0_R_DLY_B0 Fld(7,16,AC_MSKB2)//[22:16]
    #define SHU_R2_B0_DQ6_RK2_RX_ARDQM0_RESERVED_B0 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU_R2_B0_DQ6_RK2_RX_ARDQM0_R_DLY_B0 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU_R2_B0_DQ7 (DDRPHY_AO_BASE_ADDR + 0x101C)
    #define SHU_R2_B0_DQ7_RK2_ARPI_PBYTE_B0 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU_R2_B0_DQ7_RK2_ARPI_DQM_B0 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU_R2_B0_DQ7_RK2_ARPI_DQ_B0 Fld(6,8,AC_MSKB1)//[13:8]
#define DDRPHY_RFU_0X1020 (DDRPHY_AO_BASE_ADDR + 0x1020)
    #define RFU_0X1020_RESERVED_0X1020 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_RFU_0X1024 (DDRPHY_AO_BASE_ADDR + 0x1024)
    #define RFU_0X1024_RESERVED_0X1024 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_RFU_0X1028 (DDRPHY_AO_BASE_ADDR + 0x1028)
    #define RFU_0X1028_RESERVED_0X1028 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_RFU_0X102C (DDRPHY_AO_BASE_ADDR + 0x102C)
    #define RFU_0X102C_RESERVED_0X102C Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_SHU_R2_B1_DQ0 (DDRPHY_AO_BASE_ADDR + 0x1050)
    #define SHU_R2_B1_DQ0_RK2_TX_ARDQ7_DLY_B1 Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU_R2_B1_DQ0_RK2_TX_ARDQ6_DLY_B1 Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU_R2_B1_DQ0_RK2_TX_ARDQ5_DLY_B1 Fld(4,20,AC_MSKB2)//[23:20]
    #define SHU_R2_B1_DQ0_RK2_TX_ARDQ4_DLY_B1 Fld(4,16,AC_MSKB2)//[19:16]
    #define SHU_R2_B1_DQ0_RK2_TX_ARDQ3_DLY_B1 Fld(4,12,AC_MSKB1)//[15:12]
    #define SHU_R2_B1_DQ0_RK2_TX_ARDQ2_DLY_B1 Fld(4,8,AC_MSKB1)//[11:8]
    #define SHU_R2_B1_DQ0_RK2_TX_ARDQ1_DLY_B1 Fld(4,4,AC_MSKB0)//[7:4]
    #define SHU_R2_B1_DQ0_RK2_TX_ARDQ0_DLY_B1 Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_SHU_R2_B1_DQ1 (DDRPHY_AO_BASE_ADDR + 0x1054)
    #define SHU_R2_B1_DQ1_RK2_TX_ARDQS0B_DLY_B1 Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU_R2_B1_DQ1_RK2_TX_ARDQS0_DLY_B1 Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU_R2_B1_DQ1_RK2_TX_ARDQM0_DLY_B1 Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_SHU_R2_B1_DQ2 (DDRPHY_AO_BASE_ADDR + 0x1058)
    #define SHU_R2_B1_DQ2_RK2_RX_ARDQ1_RESERVED_B1 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU_R2_B1_DQ2_RK2_RX_ARDQ1_R_DLY_B1 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU_R2_B1_DQ2_RK2_RX_ARDQ0_RESERVED_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU_R2_B1_DQ2_RK2_RX_ARDQ0_R_DLY_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU_R2_B1_DQ3 (DDRPHY_AO_BASE_ADDR + 0x105C)
    #define SHU_R2_B1_DQ3_RK2_RX_ARDQ3_RESERVED_B1 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU_R2_B1_DQ3_RK2_RX_ARDQ3_R_DLY_B1 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU_R2_B1_DQ3_RK2_RX_ARDQ2_RESERVED_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU_R2_B1_DQ3_RK2_RX_ARDQ2_R_DLY_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU_R2_B1_DQ4 (DDRPHY_AO_BASE_ADDR + 0x1060)
    #define SHU_R2_B1_DQ4_RK2_RX_ARDQ5_RESERVED_B1 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU_R2_B1_DQ4_RK2_RX_ARDQ5_R_DLY_B1 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU_R2_B1_DQ4_RK2_RX_ARDQ4_RESERVED_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU_R2_B1_DQ4_RK2_RX_ARDQ4_R_DLY_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU_R2_B1_DQ5 (DDRPHY_AO_BASE_ADDR + 0x1064)
    #define SHU_R2_B1_DQ5_RK2_RX_ARDQ7_RESERVED_B1 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU_R2_B1_DQ5_RK2_RX_ARDQ7_R_DLY_B1 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU_R2_B1_DQ5_RK2_RX_ARDQ6_RESERVED_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU_R2_B1_DQ5_RK2_RX_ARDQ6_R_DLY_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU_R2_B1_DQ6 (DDRPHY_AO_BASE_ADDR + 0x1068)
    #define SHU_R2_B1_DQ6_RK2_RX_ARDQS0_RESERVED_B1 Fld(7,24,AC_MSKB3)//[30:24]
    #define SHU_R2_B1_DQ6_RK2_RX_ARDQS0_R_DLY_B1 Fld(7,16,AC_MSKB2)//[22:16]
    #define SHU_R2_B1_DQ6_RK2_RX_ARDQM0_RESERVED_B1 Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU_R2_B1_DQ6_RK2_RX_ARDQM0_R_DLY_B1 Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU_R2_B1_DQ7 (DDRPHY_AO_BASE_ADDR + 0x106C)
    #define SHU_R2_B1_DQ7_RK2_ARPI_PBYTE_B1 Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU_R2_B1_DQ7_RK2_ARPI_DQM_B1 Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU_R2_B1_DQ7_RK2_ARPI_DQ_B1 Fld(6,8,AC_MSKB1)//[13:8]
#define DDRPHY_RFU_0X1070 (DDRPHY_AO_BASE_ADDR + 0x1070)
    #define RFU_0X1070_RESERVED_0X1070 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_RFU_0X1074 (DDRPHY_AO_BASE_ADDR + 0x1074)
    #define RFU_0X1074_RESERVED_0X1074 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_RFU_0X1078 (DDRPHY_AO_BASE_ADDR + 0x1078)
    #define RFU_0X1078_RESERVED_0X1078 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_RFU_0X107C (DDRPHY_AO_BASE_ADDR + 0x107C)
    #define RFU_0X107C_RESERVED_0X107C Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_SHU_R2_CA_CMD0 (DDRPHY_AO_BASE_ADDR + 0x10A0)
    #define SHU_R2_CA_CMD0_RK2_TX_ARCLKB_DLYB Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU_R2_CA_CMD0_RK2_TX_ARCLK_DLYB Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU_R2_CA_CMD0_RK2_TX_ARCA5_DLY Fld(4,20,AC_MSKB2)//[23:20]
    #define SHU_R2_CA_CMD0_RK2_TX_ARCA4_DLY Fld(4,16,AC_MSKB2)//[19:16]
    #define SHU_R2_CA_CMD0_RK2_TX_ARCA3_DLY Fld(4,12,AC_MSKB1)//[15:12]
    #define SHU_R2_CA_CMD0_RK2_TX_ARCA2_DLY Fld(4,8,AC_MSKB1)//[11:8]
    #define SHU_R2_CA_CMD0_RK2_TX_ARCA1_DLY Fld(4,4,AC_MSKB0)//[7:4]
    #define SHU_R2_CA_CMD0_RK2_TX_ARCA0_DLY Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_SHU_R2_CA_CMD1 (DDRPHY_AO_BASE_ADDR + 0x10A4)
    #define SHU_R2_CA_CMD1_RK2_TX_ARCLKB_DLY Fld(4,28,AC_MSKB3)//[31:28]
    #define SHU_R2_CA_CMD1_RK2_TX_ARCLK_DLY Fld(4,24,AC_MSKB3)//[27:24]
    #define SHU_R2_CA_CMD1_RK2_TX_ARCS2_DLY Fld(4,20,AC_MSKB2)//[23:20]
    #define SHU_R2_CA_CMD1_RK2_TX_ARCS1_DLY Fld(4,16,AC_MSKB2)//[19:16]
    #define SHU_R2_CA_CMD1_RK2_TX_ARCS0_DLY Fld(4,12,AC_MSKB1)//[15:12]
    #define SHU_R2_CA_CMD1_RK2_TX_ARCKE2_DLY Fld(4,8,AC_MSKB1)//[11:8]
    #define SHU_R2_CA_CMD1_RK2_TX_ARCKE1_DLY Fld(4,4,AC_MSKB0)//[7:4]
    #define SHU_R2_CA_CMD1_RK2_TX_ARCKE0_DLY Fld(4,0,AC_MSKB0)//[3:0]
#define DDRPHY_SHU_R2_CA_CMD2 (DDRPHY_AO_BASE_ADDR + 0x10A8)
    #define SHU_R2_CA_CMD2_RG_RK2_RX_ARCA1_RESERVED Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU_R2_CA_CMD2_RG_RK2_RX_ARCA1_R_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU_R2_CA_CMD2_RG_RK2_RX_ARCA0_RESERVED Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU_R2_CA_CMD2_RG_RK2_RX_ARCA0_R_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU_R2_CA_CMD3 (DDRPHY_AO_BASE_ADDR + 0x10AC)
    #define SHU_R2_CA_CMD3_RG_RK2_RX_ARCA3_RESERVED Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU_R2_CA_CMD3_RG_RK2_RX_ARCA3_R_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU_R2_CA_CMD3_RG_RK2_RX_ARCA2_RESERVED Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU_R2_CA_CMD3_RG_RK2_RX_ARCA2_R_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU_R2_CA_CMD4 (DDRPHY_AO_BASE_ADDR + 0x10B0)
    #define SHU_R2_CA_CMD4_RG_RK2_RX_ARCA5_RESERVED Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU_R2_CA_CMD4_RG_RK2_RX_ARCA5_R_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU_R2_CA_CMD4_RG_RK2_RX_ARCA4_RESERVED Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU_R2_CA_CMD4_RG_RK2_RX_ARCA4_R_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU_R2_CA_CMD5 (DDRPHY_AO_BASE_ADDR + 0x10B4)
    #define SHU_R2_CA_CMD5_RG_RK2_RX_ARCKE1_RESERVED Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU_R2_CA_CMD5_RG_RK2_RX_ARCKE1_R_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU_R2_CA_CMD5_RG_RK2_RX_ARCKE0_RESERVED Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU_R2_CA_CMD5_RG_RK2_RX_ARCKE0_R_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU_R2_CA_CMD6 (DDRPHY_AO_BASE_ADDR + 0x10B8)
    #define SHU_R2_CA_CMD6_RG_RK2_RX_ARCS0_RESERVED Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU_R2_CA_CMD6_RG_RK2_RX_ARCS0_R_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU_R2_CA_CMD6_RG_RK2_RX_ARCKE2_RESERVED Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU_R2_CA_CMD6_RG_RK2_RX_ARCKE2_R_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU_R2_CA_CMD7 (DDRPHY_AO_BASE_ADDR + 0x10BC)
    #define SHU_R2_CA_CMD7_RG_RK2_RX_ARCS2_RESERVED Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU_R2_CA_CMD7_RG_RK2_RX_ARCS2_R_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define SHU_R2_CA_CMD7_RG_RK2_RX_ARCS1_RESERVED Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU_R2_CA_CMD7_RG_RK2_RX_ARCS1_R_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_SHU_R2_CA_CMD8 (DDRPHY_AO_BASE_ADDR + 0x10C0)
    #define SHU_R2_CA_CMD8_RG_RK2_RX_ARCLK_RESERVED Fld(7,24,AC_MSKB3)//[30:24]
    #define SHU_R2_CA_CMD8_RG_RK2_RX_ARCLK_R_DLY Fld(7,16,AC_MSKB2)//[22:16]
#define DDRPHY_SHU_R2_CA_CMD9 (DDRPHY_AO_BASE_ADDR + 0x10C4)
    #define SHU_R2_CA_CMD9_RG_RK2_ARPI_CLK Fld(6,24,AC_MSKB3)//[29:24]
    #define SHU_R2_CA_CMD9_RG_RK2_ARPI_CMD Fld(6,8,AC_MSKB1)//[13:8]
    #define SHU_R2_CA_CMD9_RG_RK2_ARPI_CS Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_RFU_0X10C8 (DDRPHY_AO_BASE_ADDR + 0x10C8)
    #define RFU_0X10C8_RESERVED_0X10C8 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_RFU_0X10CC (DDRPHY_AO_BASE_ADDR + 0x10CC)
    #define RFU_0X10CC_RESERVED_0X10CC Fld(32,0,AC_FULLDW)//[31:0]


///////////////////////// DDRPHY NAO Registers ////////////////////////////////
#define DDRPHY_NAO_BASE_ADDR Channel_A_PHY_NAO_BASE_VIRTUAL

//Page NAO
#define DDRPHY_MISC_STA_EXTLB0 (DDRPHY_NAO_BASE_ADDR + 0x0000)
    #define MISC_STA_EXTLB0_STA_EXTLB_DONE Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_MISC_STA_EXTLB1 (DDRPHY_NAO_BASE_ADDR + 0x0004)
    #define MISC_STA_EXTLB1_STA_EXTLB_FAIL Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_MISC_STA_EXTLB2 (DDRPHY_NAO_BASE_ADDR + 0x0008)
    #define MISC_STA_EXTLB2_STA_EXTLB_DBG_INFO Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_MISC_DMA_DEBUG0 (DDRPHY_NAO_BASE_ADDR + 0x0010)
    #define MISC_DMA_DEBUG0_SC_DR_SRAM_RESTORE_ACK Fld(1,30,AC_MSKB3)//[30:30]
    #define MISC_DMA_DEBUG0_SC_DR_SRAM_LOAD_ACK Fld(1,29,AC_MSKB3)//[29:29]
    #define MISC_DMA_DEBUG0_SC_DR_SRAM_PLL_LOAD_ACK Fld(1,28,AC_MSKB3)//[28:28]
    #define MISC_DMA_DEBUG0_APB_STEP Fld(4,24,AC_MSKB3)//[27:24]
    #define MISC_DMA_DEBUG0_SRAM_STEP Fld(4,20,AC_MSKB2)//[23:20]
    #define MISC_DMA_DEBUG0_APB_DONE_EARLY Fld(1,19,AC_MSKB2)//[19:19]
    #define MISC_DMA_DEBUG0_SRAM_DONE_EARLY Fld(1,18,AC_MSKB2)//[18:18]
    #define MISC_DMA_DEBUG0_APB_DONE Fld(1,17,AC_MSKB2)//[17:17]
    #define MISC_DMA_DEBUG0_SRAM_DONE Fld(1,16,AC_MSKB2)//[16:16]
    #define MISC_DMA_DEBUG0_SHU_REG_PTR Fld(1,15,AC_MSKB1)//[15:15]
    #define MISC_DMA_DEBUG0_DMA_FIRE Fld(1,14,AC_MSKB1)//[14:14]
    #define MISC_DMA_DEBUG0_FIFO_FULL Fld(1,13,AC_MSKB1)//[13:13]
    #define MISC_DMA_DEBUG0_FIFO_EMPTY Fld(1,12,AC_MSKB1)//[12:12]
    #define MISC_DMA_DEBUG0_DATA_CNT Fld(3,8,AC_MSKB1)//[10:8]
    #define MISC_DMA_DEBUG0_CMD_CNT Fld(3,4,AC_MSKB0)//[6:4]
    #define MISC_DMA_DEBUG0_RPTR Fld(2,2,AC_MSKB0)//[3:2]
    #define MISC_DMA_DEBUG0_WPTR Fld(2,0,AC_MSKB0)//[1:0]
#define DDRPHY_MISC_DMA_DEBUG1 (DDRPHY_NAO_BASE_ADDR + 0x0014)
    #define MISC_DMA_DEBUG1_WR_SRAM Fld(1,31,AC_MSKB3)//[31:31]
    #define MISC_DMA_DEBUG1_KEEP_SRAM_ARB Fld(1,30,AC_MSKB3)//[30:30]
    #define MISC_DMA_DEBUG1_SRAM_GRANT Fld(1,29,AC_MSKB3)//[29:29]
    #define MISC_DMA_DEBUG1_SRAM_CS Fld(1,28,AC_MSKB3)//[28:28]
    #define MISC_DMA_DEBUG1_WR_APB Fld(1,27,AC_MSKB3)//[27:27]
    #define MISC_DMA_DEBUG1_KEEP_APB_ARB Fld(1,26,AC_MSKB3)//[26:26]
    #define MISC_DMA_DEBUG1_PREADY Fld(1,25,AC_MSKB3)//[25:25]
    #define MISC_DMA_DEBUG1_PENABLE Fld(1,24,AC_MSKB3)//[24:24]
    #define MISC_DMA_DEBUG1_PSEL_DRAMC2 Fld(1,23,AC_MSKB2)//[23:23]
    #define MISC_DMA_DEBUG1_PSEL_DDRPHY2 Fld(1,22,AC_MSKB2)//[22:22]
    #define MISC_DMA_DEBUG1_PSEL_DRAMC Fld(1,21,AC_MSKB2)//[21:21]
    #define MISC_DMA_DEBUG1_PSEL_DDRPHY Fld(1,20,AC_MSKB2)//[20:20]
    #define MISC_DMA_DEBUG1_DMA_TIMER_ALL Fld(12,8,AC_MSKW21)//[19:8]
    #define MISC_DMA_DEBUG1_DMA_TIMER_EARLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_MISC_DQ_RXDLY_TRRO0 (DDRPHY_NAO_BASE_ADDR + 0x0080)
    #define MISC_DQ_RXDLY_TRRO0_DVS_RKX_BX_SW_LEAD_CNT_OUT_B1 Fld(8,24,AC_FULLB3)//[31:24]
    #define MISC_DQ_RXDLY_TRRO0_DVS_RKX_BX_SW_LAG_CNT_OUT_B1 Fld(8,16,AC_FULLB2)//[23:16]
    #define MISC_DQ_RXDLY_TRRO0_DVS_RKX_BX_SW_LEAD_CNT_OUT_B0 Fld(8,8,AC_FULLB1)//[15:8]
    #define MISC_DQ_RXDLY_TRRO0_DVS_RKX_BX_SW_LAG_CNT_OUT_B0 Fld(8,0,AC_FULLB0)//[7:0]
#define DDRPHY_MISC_DQ_RXDLY_TRRO1 (DDRPHY_NAO_BASE_ADDR + 0x0084)
    #define MISC_DQ_RXDLY_TRRO1_DVS_RKX_BX_SW_LEAD_CNT_OUT_B3 Fld(8,24,AC_FULLB3)//[31:24]
    #define MISC_DQ_RXDLY_TRRO1_DVS_RKX_BX_SW_LAG_CNT_OUT_B3 Fld(8,16,AC_FULLB2)//[23:16]
    #define MISC_DQ_RXDLY_TRRO1_DVS_RKX_BX_SW_LEAD_CNT_OUT_B2 Fld(8,8,AC_FULLB1)//[15:8]
    #define MISC_DQ_RXDLY_TRRO1_DVS_RKX_BX_SW_LAG_CNT_OUT_B2 Fld(8,0,AC_FULLB0)//[7:0]
#define DDRPHY_MISC_DQ_RXDLY_TRRO2 (DDRPHY_NAO_BASE_ADDR + 0x0088)
    #define MISC_DQ_RXDLY_TRRO2_DVS_RKX_BX_SW_LEAD_CNT_OUT_B5 Fld(8,24,AC_FULLB3)//[31:24]
    #define MISC_DQ_RXDLY_TRRO2_DVS_RKX_BX_SW_LAG_CNT_OUT_B5 Fld(8,16,AC_FULLB2)//[23:16]
    #define MISC_DQ_RXDLY_TRRO2_DVS_RKX_BX_SW_LEAD_CNT_OUT_B4 Fld(8,8,AC_FULLB1)//[15:8]
    #define MISC_DQ_RXDLY_TRRO2_DVS_RKX_BX_SW_LAG_CNT_OUT_B4 Fld(8,0,AC_FULLB0)//[7:0]
#define DDRPHY_MISC_DQ_RXDLY_TRRO3 (DDRPHY_NAO_BASE_ADDR + 0x008C)
    #define MISC_DQ_RXDLY_TRRO3_DVS_RKX_BX_SW_LEAD_CNT_OUT_B7 Fld(8,24,AC_FULLB3)//[31:24]
    #define MISC_DQ_RXDLY_TRRO3_DVS_RKX_BX_SW_LAG_CNT_OUT_B7 Fld(8,16,AC_FULLB2)//[23:16]
    #define MISC_DQ_RXDLY_TRRO3_DVS_RKX_BX_SW_LEAD_CNT_OUT_B6 Fld(8,8,AC_FULLB1)//[15:8]
    #define MISC_DQ_RXDLY_TRRO3_DVS_RKX_BX_SW_LAG_CNT_OUT_B6 Fld(8,0,AC_FULLB0)//[7:0]
#define DDRPHY_MISC_DQ_RXDLY_TRRO4 (DDRPHY_NAO_BASE_ADDR + 0x0090)
    #define MISC_DQ_RXDLY_TRRO4_DVS_RKX_BX_LEAD_LAG_CNT_OUT_B3 Fld(8,24,AC_FULLB3)//[31:24]
    #define MISC_DQ_RXDLY_TRRO4_DVS_RKX_BX_LEAD_LAG_CNT_OUT_B2 Fld(8,16,AC_FULLB2)//[23:16]
    #define MISC_DQ_RXDLY_TRRO4_DVS_RKX_BX_LEAD_LAG_CNT_OUT_B1 Fld(8,8,AC_FULLB1)//[15:8]
    #define MISC_DQ_RXDLY_TRRO4_DVS_RKX_BX_LEAD_LAG_CNT_OUT_B0 Fld(8,0,AC_FULLB0)//[7:0]
#define DDRPHY_MISC_DQ_RXDLY_TRRO5 (DDRPHY_NAO_BASE_ADDR + 0x0094)
    #define MISC_DQ_RXDLY_TRRO5_DVS_RKX_BX_LEAD_LAG_CNT_OUT_B7 Fld(8,24,AC_FULLB3)//[31:24]
    #define MISC_DQ_RXDLY_TRRO5_DVS_RKX_BX_LEAD_LAG_CNT_OUT_B6 Fld(8,16,AC_FULLB2)//[23:16]
    #define MISC_DQ_RXDLY_TRRO5_DVS_RKX_BX_LEAD_LAG_CNT_OUT_B5 Fld(8,8,AC_FULLB1)//[15:8]
    #define MISC_DQ_RXDLY_TRRO5_DVS_RKX_BX_LEAD_LAG_CNT_OUT_B4 Fld(8,0,AC_FULLB0)//[7:0]
#define DDRPHY_MISC_DQ_RXDLY_TRRO6 (DDRPHY_NAO_BASE_ADDR + 0x0098)
    #define MISC_DQ_RXDLY_TRRO6_DVS_RKX_BX_LEAD_LAG_CNT_OUT_DQM0 Fld(8,24,AC_FULLB3)//[31:24]
    #define MISC_DQ_RXDLY_TRRO6_DVS_RKX_BX_SW_LEAD_CNT_OUT_DQM0 Fld(8,8,AC_FULLB1)//[15:8]
    #define MISC_DQ_RXDLY_TRRO6_DVS_RKX_BX_SW_LAG_CNT_OUT_DQM0 Fld(8,0,AC_FULLB0)//[7:0]
#define DDRPHY_MISC_DQ_RXDLY_TRRO7 (DDRPHY_NAO_BASE_ADDR + 0x009C)
    #define MISC_DQ_RXDLY_TRRO7_DVS_RK2_B1_SW_UP_DONE Fld(1,20,AC_MSKB2)//[20:20]
    #define MISC_DQ_RXDLY_TRRO7_DVS_RK2_B0_SW_UP_DONE Fld(1,16,AC_MSKB2)//[16:16]
    #define MISC_DQ_RXDLY_TRRO7_DVS_RK1_B1_SW_UP_DONE Fld(1,12,AC_MSKB1)//[12:12]
    #define MISC_DQ_RXDLY_TRRO7_DVS_RK1_B0_SW_UP_DONE Fld(1,8,AC_MSKB1)//[8:8]
    #define MISC_DQ_RXDLY_TRRO7_DVS_RK0_B1_SW_UP_DONE Fld(1,4,AC_MSKB0)//[4:4]
    #define MISC_DQ_RXDLY_TRRO7_DVS_RK0_B0_SW_UP_DONE Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_MISC_DQ_RXDLY_TRRO8 (DDRPHY_NAO_BASE_ADDR + 0x00A0)
    #define MISC_DQ_RXDLY_TRRO8_DVS_RKX_BX_TH_CNT_OUT_B1 Fld(9,16,AC_MSKW32)//[24:16]
    #define MISC_DQ_RXDLY_TRRO8_DVS_RKX_BX_TH_CNT_OUT_B0 Fld(9,0,AC_MSKW10)//[8:0]
#define DDRPHY_MISC_DQ_RXDLY_TRRO9 (DDRPHY_NAO_BASE_ADDR + 0x00A4)
    #define MISC_DQ_RXDLY_TRRO9_DVS_RKX_BX_TH_CNT_OUT_B3 Fld(9,16,AC_MSKW32)//[24:16]
    #define MISC_DQ_RXDLY_TRRO9_DVS_RKX_BX_TH_CNT_OUT_B2 Fld(9,0,AC_MSKW10)//[8:0]
#define DDRPHY_MISC_DQ_RXDLY_TRRO10 (DDRPHY_NAO_BASE_ADDR + 0x00A8)
    #define MISC_DQ_RXDLY_TRRO10_DVS_RKX_BX_TH_CNT_OUT_B5 Fld(9,16,AC_MSKW32)//[24:16]
    #define MISC_DQ_RXDLY_TRRO10_DVS_RKX_BX_TH_CNT_OUT_B4 Fld(9,0,AC_MSKW10)//[8:0]
#define DDRPHY_MISC_DQ_RXDLY_TRRO11 (DDRPHY_NAO_BASE_ADDR + 0x00AC)
    #define MISC_DQ_RXDLY_TRRO11_DVS_RKX_BX_TH_CNT_OUT_B7 Fld(9,16,AC_MSKW32)//[24:16]
    #define MISC_DQ_RXDLY_TRRO11_DVS_RKX_BX_TH_CNT_OUT_B6 Fld(9,0,AC_MSKW10)//[8:0]
#define DDRPHY_MISC_DQ_RXDLY_TRRO12 (DDRPHY_NAO_BASE_ADDR + 0x00B0)
    #define MISC_DQ_RXDLY_TRRO12_DVS_RKX_BX_TH_CNT_OUT_DQM0 Fld(9,0,AC_MSKW10)//[8:0]
#define DDRPHY_MISC_DQ_RXDLY_TRRO13 (DDRPHY_NAO_BASE_ADDR + 0x00B4)
    #define MISC_DQ_RXDLY_TRRO13_DA_RK0_DQS1_R_DLY Fld(7,24,AC_MSKB3)//[30:24]
    #define MISC_DQ_RXDLY_TRRO13_DA_RK0_DQX_B1_R_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define MISC_DQ_RXDLY_TRRO13_DA_RK0_DQS0_R_DLY Fld(7,8,AC_MSKB1)//[14:8]
    #define MISC_DQ_RXDLY_TRRO13_DA_RK0_DQX_B0_R_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_MISC_DQ_RXDLY_TRRO14 (DDRPHY_NAO_BASE_ADDR + 0x00B8)
    #define MISC_DQ_RXDLY_TRRO14_DA_RK1_DQS1_R_DLY Fld(7,24,AC_MSKB3)//[30:24]
    #define MISC_DQ_RXDLY_TRRO14_DA_RK1_DQX_B1_R_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define MISC_DQ_RXDLY_TRRO14_DA_RK1_DQS0_R_DLY Fld(7,8,AC_MSKB1)//[14:8]
    #define MISC_DQ_RXDLY_TRRO14_DA_RK1_DQX_B0_R_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_MISC_DQ_RXDLY_TRRO15 (DDRPHY_NAO_BASE_ADDR + 0x00BC)
    #define MISC_DQ_RXDLY_TRRO15_DA_RK2_DQS1_R_DLY Fld(7,24,AC_MSKB3)//[30:24]
    #define MISC_DQ_RXDLY_TRRO15_DA_RK2_DQX_B1_R_DLY Fld(6,16,AC_MSKB2)//[21:16]
    #define MISC_DQ_RXDLY_TRRO15_DA_RK2_DQS0_R_DLY Fld(7,8,AC_MSKB1)//[14:8]
    #define MISC_DQ_RXDLY_TRRO15_DA_RK2_DQX_B0_R_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_MISC_DQ_RXDLY_TRRO16 (DDRPHY_NAO_BASE_ADDR + 0x00C0)
    #define MISC_DQ_RXDLY_TRRO16_DVS_RXDLY_STS_ERR_CNT_ALL Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_MISC_DQ_RXDLY_TRRO17 (DDRPHY_NAO_BASE_ADDR + 0x00C4)
    #define MISC_DQ_RXDLY_TRRO17_PBYTE_LEADLAG_STUCK_B1 Fld(1,24,AC_MSKB3)//[24:24]
    #define MISC_DQ_RXDLY_TRRO17_PBYTE_LEADLAG_STUCK_B0 Fld(1,16,AC_MSKB2)//[16:16]
    #define MISC_DQ_RXDLY_TRRO17_DVS_RXDLY_STS_ERR_CNT_ALL_47_32 Fld(16,0,AC_FULLW10)//[15:0]
#define DDRPHY_MISC_DQ_RXDLY_TRRO18 (DDRPHY_NAO_BASE_ADDR + 0x00C8)
    #define MISC_DQ_RXDLY_TRRO18_DFS_SHU_GP_FAIL_LAT Fld(2,4,AC_MSKB0)//[5:4]
    #define MISC_DQ_RXDLY_TRRO18_RXDLY_RK2_FAIL_LAT Fld(1,3,AC_MSKB0)//[3:3]
    #define MISC_DQ_RXDLY_TRRO18_RXDLY_RK1_FAIL_LAT Fld(1,2,AC_MSKB0)//[2:2]
    #define MISC_DQ_RXDLY_TRRO18_RXDLY_RK0_FAIL_LAT Fld(1,1,AC_MSKB0)//[1:1]
    #define MISC_DQ_RXDLY_TRRO18_RXDLY_DBG_MON_VALID Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_MISC_DQ_RXDLY_TRRO19 (DDRPHY_NAO_BASE_ADDR + 0x00CC)
    #define MISC_DQ_RXDLY_TRRO19_RESERVED_0X00C Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_MISC_DQ_RXDLY_TRRO20 (DDRPHY_NAO_BASE_ADDR + 0x00D0)
    #define MISC_DQ_RXDLY_TRRO20_RESERVED_0X0D0 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_MISC_DQ_RXDLY_TRRO21 (DDRPHY_NAO_BASE_ADDR + 0x00D4)
    #define MISC_DQ_RXDLY_TRRO21_RESERVED_0X0D4 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_MISC_DQ_RXDLY_TRRO22 (DDRPHY_NAO_BASE_ADDR + 0x00D8)
    #define MISC_DQ_RXDLY_TRRO22_RESERVED_0X0D8 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_MISC_DQ_RXDLY_TRRO23 (DDRPHY_NAO_BASE_ADDR + 0x00DC)
    #define MISC_DQ_RXDLY_TRRO23_RESERVED_0X0DC Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_MISC_DQ_RXDLY_TRRO24 (DDRPHY_NAO_BASE_ADDR + 0x00E0)
    #define MISC_DQ_RXDLY_TRRO24_RESERVED_0X0E0 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_MISC_DQ_RXDLY_TRRO25 (DDRPHY_NAO_BASE_ADDR + 0x00E4)
    #define MISC_DQ_RXDLY_TRRO25_RESERVED_0X0E4 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_MISC_DQ_RXDLY_TRRO26 (DDRPHY_NAO_BASE_ADDR + 0x00E8)
    #define MISC_DQ_RXDLY_TRRO26_RESERVED_0X0E8 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_MISC_DQ_RXDLY_TRRO27 (DDRPHY_NAO_BASE_ADDR + 0x00EC)
    #define MISC_DQ_RXDLY_TRRO27_RESERVED_0X0EC Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_MISC_DQ_RXDLY_TRRO28 (DDRPHY_NAO_BASE_ADDR + 0x00F0)
    #define MISC_DQ_RXDLY_TRRO28_RESERVED_0X0F0 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_MISC_DQ_RXDLY_TRRO29 (DDRPHY_NAO_BASE_ADDR + 0x00F4)
    #define MISC_DQ_RXDLY_TRRO29_RESERVED_0X0F4 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_MISC_DQ_RXDLY_TRRO30 (DDRPHY_NAO_BASE_ADDR + 0x00F8)
    #define MISC_DQ_RXDLY_TRRO30_RESERVED_0X0F8 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_MISC_DQ_RXDLY_TRRO31 (DDRPHY_NAO_BASE_ADDR + 0x00FC)
    #define MISC_DQ_RXDLY_TRRO31_RESERVED_0X0FC Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_MISC_CA_RXDLY_TRRO0 (DDRPHY_NAO_BASE_ADDR + 0x0100)
    #define MISC_CA_RXDLY_TRRO0_DVS_RKX_CA_SW_LEAD_CNT_OUT_CA1 Fld(8,24,AC_FULLB3)//[31:24]
    #define MISC_CA_RXDLY_TRRO0_DVS_RKX_CA_SW_LAG_CNT_OUT_CA1 Fld(8,16,AC_FULLB2)//[23:16]
    #define MISC_CA_RXDLY_TRRO0_DVS_RKX_CA_SW_LEAD_CNT_OUT_CA0 Fld(8,8,AC_FULLB1)//[15:8]
    #define MISC_CA_RXDLY_TRRO0_DVS_RKX_CA_SW_LAG_CNT_OUT_CA0 Fld(8,0,AC_FULLB0)//[7:0]
#define DDRPHY_MISC_CA_RXDLY_TRRO1 (DDRPHY_NAO_BASE_ADDR + 0x0104)
    #define MISC_CA_RXDLY_TRRO1_DVS_RKX_CA_SW_LEAD_CNT_OUT_CA3 Fld(8,24,AC_FULLB3)//[31:24]
    #define MISC_CA_RXDLY_TRRO1_DVS_RKX_CA_SW_LAG_CNT_OUT_CA3 Fld(8,16,AC_FULLB2)//[23:16]
    #define MISC_CA_RXDLY_TRRO1_DVS_RKX_CA_SW_LEAD_CNT_OUT_CA2 Fld(8,8,AC_FULLB1)//[15:8]
    #define MISC_CA_RXDLY_TRRO1_DVS_RKX_CA_SW_LAG_CNT_OUT_CA2 Fld(8,0,AC_FULLB0)//[7:0]
#define DDRPHY_MISC_CA_RXDLY_TRRO2 (DDRPHY_NAO_BASE_ADDR + 0x0108)
    #define MISC_CA_RXDLY_TRRO2_DVS_RKX_CA_SW_LEAD_CNT_OUT_CA5 Fld(8,24,AC_FULLB3)//[31:24]
    #define MISC_CA_RXDLY_TRRO2_DVS_RKX_CA_SW_LAG_CNT_OUT_CA5 Fld(8,16,AC_FULLB2)//[23:16]
    #define MISC_CA_RXDLY_TRRO2_DVS_RKX_CA_SW_LEAD_CNT_OUT_CA4 Fld(8,8,AC_FULLB1)//[15:8]
    #define MISC_CA_RXDLY_TRRO2_DVS_RKX_CA_SW_LAG_CNT_OUT_CA4 Fld(8,0,AC_FULLB0)//[7:0]
#define DDRPHY_MISC_CA_RXDLY_TRRO3 (DDRPHY_NAO_BASE_ADDR + 0x010C)
    #define MISC_CA_RXDLY_TRRO3_DVS_RKX_CA_SW_LEAD_CNT_OUT_CKE1 Fld(8,24,AC_FULLB3)//[31:24]
    #define MISC_CA_RXDLY_TRRO3_DVS_RKX_CA_SW_LAG_CNT_OUT_CKE1 Fld(8,16,AC_FULLB2)//[23:16]
    #define MISC_CA_RXDLY_TRRO3_DVS_RKX_CA_SW_LEAD_CNT_OUT_CKE0 Fld(8,8,AC_FULLB1)//[15:8]
    #define MISC_CA_RXDLY_TRRO3_DVS_RKX_CA_SW_LAG_CNT_OUT_CKE0 Fld(8,0,AC_FULLB0)//[7:0]
#define DDRPHY_MISC_CA_RXDLY_TRRO4 (DDRPHY_NAO_BASE_ADDR + 0x0110)
    #define MISC_CA_RXDLY_TRRO4_DVS_RKX_CA_SW_LEAD_CNT_OUT_CS0 Fld(8,24,AC_FULLB3)//[31:24]
    #define MISC_CA_RXDLY_TRRO4_DVS_RKX_CA_SW_LAG_CNT_OUT_CS0 Fld(8,16,AC_FULLB2)//[23:16]
    #define MISC_CA_RXDLY_TRRO4_DVS_RKX_CA_SW_LEAD_CNT_OUT_CKE2 Fld(8,8,AC_FULLB1)//[15:8]
    #define MISC_CA_RXDLY_TRRO4_DVS_RKX_CA_SW_LAG_CNT_OUT_CKE2 Fld(8,0,AC_FULLB0)//[7:0]
#define DDRPHY_MISC_CA_RXDLY_TRRO5 (DDRPHY_NAO_BASE_ADDR + 0x0114)
    #define MISC_CA_RXDLY_TRRO5_DVS_RKX_CA_SW_LEAD_CNT_OUT_CS2 Fld(8,24,AC_FULLB3)//[31:24]
    #define MISC_CA_RXDLY_TRRO5_DVS_RKX_CA_SW_LAG_CNT_OUT_CS2 Fld(8,16,AC_FULLB2)//[23:16]
    #define MISC_CA_RXDLY_TRRO5_DVS_RKX_CA_SW_LEAD_CNT_OUT_CS1 Fld(8,8,AC_FULLB1)//[15:8]
    #define MISC_CA_RXDLY_TRRO5_DVS_RKX_CA_SW_LAG_CNT_OUT_CS1 Fld(8,0,AC_FULLB0)//[7:0]
#define DDRPHY_MISC_CA_RXDLY_TRRO6 (DDRPHY_NAO_BASE_ADDR + 0x0118)
    #define MISC_CA_RXDLY_TRRO6_DVS_RKX_CA_LEAD_LAG_CNT_OUT_CA3 Fld(8,24,AC_FULLB3)//[31:24]
    #define MISC_CA_RXDLY_TRRO6_DVS_RKX_CA_LEAD_LAG_CNT_OUT_CA2 Fld(8,16,AC_FULLB2)//[23:16]
    #define MISC_CA_RXDLY_TRRO6_DVS_RKX_CA_LEAD_LAG_CNT_OUT_CA1 Fld(8,8,AC_FULLB1)//[15:8]
    #define MISC_CA_RXDLY_TRRO6_DVS_RKX_CA_LEAD_LAG_CNT_OUT_CA0 Fld(8,0,AC_FULLB0)//[7:0]
#define DDRPHY_MISC_CA_RXDLY_TRRO7 (DDRPHY_NAO_BASE_ADDR + 0x011C)
    #define MISC_CA_RXDLY_TRRO7_DVS_RKX_CA_LEAD_LAG_CNT_OUT_CKE1 Fld(8,24,AC_FULLB3)//[31:24]
    #define MISC_CA_RXDLY_TRRO7_DVS_RKX_CA_LEAD_LAG_CNT_OUT_CKE0 Fld(8,16,AC_FULLB2)//[23:16]
    #define MISC_CA_RXDLY_TRRO7_DVS_RKX_CA_LEAD_LAG_CNT_OUT_CA5 Fld(8,8,AC_FULLB1)//[15:8]
    #define MISC_CA_RXDLY_TRRO7_DVS_RKX_CA_LEAD_LAG_CNT_OUT_CA4 Fld(8,0,AC_FULLB0)//[7:0]
#define DDRPHY_MISC_CA_RXDLY_TRRO8 (DDRPHY_NAO_BASE_ADDR + 0x0120)
    #define MISC_CA_RXDLY_TRRO8_DVS_RKX_CA_LEAD_LAG_CNT_OUT_CS2 Fld(8,24,AC_FULLB3)//[31:24]
    #define MISC_CA_RXDLY_TRRO8_DVS_RKX_CA_LEAD_LAG_CNT_OUT_CS1 Fld(8,16,AC_FULLB2)//[23:16]
    #define MISC_CA_RXDLY_TRRO8_DVS_RKX_CA_LEAD_LAG_CNT_OUT_CS0 Fld(8,8,AC_FULLB1)//[15:8]
    #define MISC_CA_RXDLY_TRRO8_DVS_RKX_CA_LEAD_LAG_CNT_OUT_CKE2 Fld(8,0,AC_FULLB0)//[7:0]
#define DDRPHY_MISC_CA_RXDLY_TRRO9 (DDRPHY_NAO_BASE_ADDR + 0x0124)
    #define MISC_CA_RXDLY_TRRO9_DVS_RK2_CA_SW_UP_DONE Fld(1,16,AC_MSKB2)//[16:16]
    #define MISC_CA_RXDLY_TRRO9_DVS_RK1_CA_SW_UP_DONE Fld(1,8,AC_MSKB1)//[8:8]
    #define MISC_CA_RXDLY_TRRO9_DVS_RK0_CA_SW_UP_DONE Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_MISC_CA_RXDLY_TRRO10 (DDRPHY_NAO_BASE_ADDR + 0x0128)
    #define MISC_CA_RXDLY_TRRO10_DVS_RKX_CA_TH_CNT_OUT_CA1 Fld(9,16,AC_MSKW32)//[24:16]
    #define MISC_CA_RXDLY_TRRO10_DVS_RKX_CA_TH_CNT_OUT_CA0 Fld(9,0,AC_MSKW10)//[8:0]
#define DDRPHY_MISC_CA_RXDLY_TRRO11 (DDRPHY_NAO_BASE_ADDR + 0x012C)
    #define MISC_CA_RXDLY_TRRO11_DVS_RKX_CA_TH_CNT_OUT_CA3 Fld(9,16,AC_MSKW32)//[24:16]
    #define MISC_CA_RXDLY_TRRO11_DVS_RKX_CA_TH_CNT_OUT_CA2 Fld(9,0,AC_MSKW10)//[8:0]
#define DDRPHY_MISC_CA_RXDLY_TRRO12 (DDRPHY_NAO_BASE_ADDR + 0x0130)
    #define MISC_CA_RXDLY_TRRO12_DVS_RKX_CA_TH_CNT_OUT_CA5 Fld(9,16,AC_MSKW32)//[24:16]
    #define MISC_CA_RXDLY_TRRO12_DVS_RKX_CA_TH_CNT_OUT_CA4 Fld(9,0,AC_MSKW10)//[8:0]
#define DDRPHY_MISC_CA_RXDLY_TRRO13 (DDRPHY_NAO_BASE_ADDR + 0x0134)
    #define MISC_CA_RXDLY_TRRO13_DVS_RKX_CA_TH_CNT_OUT_CKE1 Fld(9,16,AC_MSKW32)//[24:16]
    #define MISC_CA_RXDLY_TRRO13_DVS_RKX_CA_TH_CNT_OUT_CKE0 Fld(9,0,AC_MSKW10)//[8:0]
#define DDRPHY_MISC_CA_RXDLY_TRRO14 (DDRPHY_NAO_BASE_ADDR + 0x0138)
    #define MISC_CA_RXDLY_TRRO14_DVS_RKX_CA_TH_CNT_OUT_CS0 Fld(9,16,AC_MSKW32)//[24:16]
    #define MISC_CA_RXDLY_TRRO14_DVS_RKX_CA_TH_CNT_OUT_CKE2 Fld(9,0,AC_MSKW10)//[8:0]
#define DDRPHY_MISC_CA_RXDLY_TRRO15 (DDRPHY_NAO_BASE_ADDR + 0x013C)
    #define MISC_CA_RXDLY_TRRO15_DVS_RKX_CA_TH_CNT_OUT_CS2 Fld(9,16,AC_MSKW32)//[24:16]
    #define MISC_CA_RXDLY_TRRO15_DVS_RKX_CA_TH_CNT_OUT_CS1 Fld(9,0,AC_MSKW10)//[8:0]
#define DDRPHY_MISC_CA_RXDLY_TRRO16 (DDRPHY_NAO_BASE_ADDR + 0x0140)
    #define MISC_CA_RXDLY_TRRO16_DA_RK0_CLK_R_DLY Fld(8,8,AC_FULLB1)//[15:8]
    #define MISC_CA_RXDLY_TRRO16_DA_RK0_CAX_CA_R_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_MISC_CA_RXDLY_TRRO17 (DDRPHY_NAO_BASE_ADDR + 0x0144)
    #define MISC_CA_RXDLY_TRRO17_DA_RK1_CLK_R_DLY Fld(8,8,AC_FULLB1)//[15:8]
    #define MISC_CA_RXDLY_TRRO17_DA_RK1_CAX_CA_R_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_MISC_CA_RXDLY_TRRO18 (DDRPHY_NAO_BASE_ADDR + 0x0148)
    #define MISC_CA_RXDLY_TRRO18_DA_RK2_CLK_R_DLY Fld(8,8,AC_FULLB1)//[15:8]
    #define MISC_CA_RXDLY_TRRO18_DA_RK2_CAX_CA_R_DLY Fld(6,0,AC_MSKB0)//[5:0]
#define DDRPHY_MISC_CA_RXDLY_TRRO19 (DDRPHY_NAO_BASE_ADDR + 0x014C)
    #define MISC_CA_RXDLY_TRRO19_PBYTE_LEADLAG_STUCK_CA Fld(1,24,AC_MSKB3)//[24:24]
    #define MISC_CA_RXDLY_TRRO19_DVS_RXDLY_STS_ERR_CNT_ALL_CA Fld(24,0,AC_MSKDW)//[23:0]
#define DDRPHY_MISC_CA_RXDLY_TRRO20 (DDRPHY_NAO_BASE_ADDR + 0x0150)
    #define MISC_CA_RXDLY_TRRO20_RESERVED_0X150 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_MISC_CA_RXDLY_TRRO21 (DDRPHY_NAO_BASE_ADDR + 0x0154)
    #define MISC_CA_RXDLY_TRRO21_RESERVED_0X154 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_MISC_CA_RXDLY_TRRO22 (DDRPHY_NAO_BASE_ADDR + 0x0158)
    #define MISC_CA_RXDLY_TRRO22_RESERVED_0X158 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_MISC_CA_RXDLY_TRRO23 (DDRPHY_NAO_BASE_ADDR + 0x015C)
    #define MISC_CA_RXDLY_TRRO23_RESERVED_0X15C Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_MISC_CA_RXDLY_TRRO24 (DDRPHY_NAO_BASE_ADDR + 0x0160)
    #define MISC_CA_RXDLY_TRRO24_RESERVED_0X160 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_MISC_CA_RXDLY_TRRO25 (DDRPHY_NAO_BASE_ADDR + 0x0164)
    #define MISC_CA_RXDLY_TRRO25_RESERVED_0X164 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_MISC_CA_RXDLY_TRRO26 (DDRPHY_NAO_BASE_ADDR + 0x0168)
    #define MISC_CA_RXDLY_TRRO26_RESERVED_0X168 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_MISC_CA_RXDLY_TRRO27 (DDRPHY_NAO_BASE_ADDR + 0x016C)
    #define MISC_CA_RXDLY_TRRO27_RESERVED_0X16C Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_MISC_CA_RXDLY_TRRO28 (DDRPHY_NAO_BASE_ADDR + 0x0170)
    #define MISC_CA_RXDLY_TRRO28_RESERVED_0X170 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_MISC_CA_RXDLY_TRRO29 (DDRPHY_NAO_BASE_ADDR + 0x0174)
    #define MISC_CA_RXDLY_TRRO29_RESERVED_0X174 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_MISC_CA_RXDLY_TRRO30 (DDRPHY_NAO_BASE_ADDR + 0x0178)
    #define MISC_CA_RXDLY_TRRO30_RESERVED_0X178 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_MISC_CA_RXDLY_TRRO31 (DDRPHY_NAO_BASE_ADDR + 0x017C)
    #define MISC_CA_RXDLY_TRRO31_RESERVED_0X17C Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_MISC_DQO1 (DDRPHY_NAO_BASE_ADDR + 0x0180)
    #define MISC_DQO1_DQO1_RO Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_MISC_CAO1 (DDRPHY_NAO_BASE_ADDR + 0x0184)
    #define MISC_CAO1_DQM3O1_RO Fld(1,27,AC_MSKB3)//[27:27]
    #define MISC_CAO1_DQM2O1_RO Fld(1,26,AC_MSKB3)//[26:26]
    #define MISC_CAO1_DQM1O1_RO Fld(1,25,AC_MSKB3)//[25:25]
    #define MISC_CAO1_DQM0O1_RO Fld(1,24,AC_MSKB3)//[24:24]
    #define MISC_CAO1_RESETO1_RO Fld(1,16,AC_MSKB2)//[16:16]
    #define MISC_CAO1_CS2O1_RO Fld(1,15,AC_MSKB1)//[15:15]
    #define MISC_CAO1_CS1O1_RO Fld(1,14,AC_MSKB1)//[14:14]
    #define MISC_CAO1_CSO1_RO Fld(1,13,AC_MSKB1)//[13:13]
    #define MISC_CAO1_CKE2O1_RO Fld(1,12,AC_MSKB1)//[12:12]
    #define MISC_CAO1_CKE1O1_RO Fld(1,11,AC_MSKB1)//[11:11]
    #define MISC_CAO1_CKEO1_RO Fld(1,10,AC_MSKB1)//[10:10]
    #define MISC_CAO1_RA9_O1 Fld(1,9,AC_MSKB1)//[9:9]
    #define MISC_CAO1_RA8_O1 Fld(1,8,AC_MSKB1)//[8:8]
    #define MISC_CAO1_RA7_O1 Fld(1,7,AC_MSKB0)//[7:7]
    #define MISC_CAO1_RA6_O1 Fld(1,6,AC_MSKB0)//[6:6]
    #define MISC_CAO1_RA5_O1 Fld(1,5,AC_MSKB0)//[5:5]
    #define MISC_CAO1_RA4_O1 Fld(1,4,AC_MSKB0)//[4:4]
    #define MISC_CAO1_RA3_O1 Fld(1,3,AC_MSKB0)//[3:3]
    #define MISC_CAO1_RA2_O1 Fld(1,2,AC_MSKB0)//[2:2]
    #define MISC_CAO1_RA1_O1 Fld(1,1,AC_MSKB0)//[1:1]
    #define MISC_CAO1_RA0_O1 Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_MISC_AD_RX_DQ_O1 (DDRPHY_NAO_BASE_ADDR + 0x0188)
    #define MISC_AD_RX_DQ_O1_AD_RX_ARDQM0_O1_B1 Fld(1,24,AC_MSKB3)//[24:24]
    #define MISC_AD_RX_DQ_O1_AD_RX_ARDQ_O1_B1 Fld(8,16,AC_FULLB2)//[23:16]
    #define MISC_AD_RX_DQ_O1_AD_RX_ARDQ_O1_B1_BIT2 Fld(1,18,AC_MSKB3)//[18:18]    //francis added    
    #define MISC_AD_RX_DQ_O1_AD_RX_ARDQM0_O1_B0 Fld(1,8,AC_MSKB1)//[8:8]
    #define MISC_AD_RX_DQ_O1_AD_RX_ARDQ_O1_B0 Fld(8,0,AC_FULLB0)//[7:0]
    #define MISC_AD_RX_DQ_O1_AD_RX_ARDQ_O1_B0_BIT2 Fld(1,2,AC_MSKB0)//[2:2]    //francis added
#define DDRPHY_MISC_AD_RX_CMD_O1 (DDRPHY_NAO_BASE_ADDR + 0x018C)
    #define MISC_AD_RX_CMD_O1_AD_RX_ARCS2_O1 Fld(1,15,AC_MSKB1)//[15:15]
    #define MISC_AD_RX_CMD_O1_AD_RX_ARCS1_O1 Fld(1,14,AC_MSKB1)//[14:14]
    #define MISC_AD_RX_CMD_O1_AD_RX_ARCS0_O1 Fld(1,13,AC_MSKB1)//[13:13]
    #define MISC_AD_RX_CMD_O1_AD_RX_ARCKE2_O1 Fld(1,12,AC_MSKB1)//[12:12]
    #define MISC_AD_RX_CMD_O1_AD_RX_ARCKE1_O1 Fld(1,11,AC_MSKB1)//[11:11]
    #define MISC_AD_RX_CMD_O1_AD_RX_ARCKE0_O1 Fld(1,10,AC_MSKB1)//[10:10]
    #define MISC_AD_RX_CMD_O1_AD_RX_ARCA9_O1 Fld(1,9,AC_MSKB1)//[9:9]
    #define MISC_AD_RX_CMD_O1_AD_RX_ARCA8_O1 Fld(1,8,AC_MSKB1)//[8:8]
    #define MISC_AD_RX_CMD_O1_AD_RX_ARCA7_O1 Fld(1,7,AC_MSKB0)//[7:7]
    #define MISC_AD_RX_CMD_O1_AD_RX_ARCA6_O1 Fld(1,6,AC_MSKB0)//[6:6]
    #define MISC_AD_RX_CMD_O1_AD_RX_ARCA5_O1 Fld(1,5,AC_MSKB0)//[5:5]
    #define MISC_AD_RX_CMD_O1_AD_RX_ARCA4_O1 Fld(1,4,AC_MSKB0)//[4:4]
    #define MISC_AD_RX_CMD_O1_AD_RX_ARCA3_O1 Fld(1,3,AC_MSKB0)//[3:3]
    #define MISC_AD_RX_CMD_O1_AD_RX_ARCA2_O1 Fld(1,2,AC_MSKB0)//[2:2]
    #define MISC_AD_RX_CMD_O1_AD_RX_ARCA1_O1 Fld(1,1,AC_MSKB0)//[1:1]
    #define MISC_AD_RX_CMD_O1_AD_RX_ARCA0_O1 Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_MISC_PHY_RGS_DQ (DDRPHY_NAO_BASE_ADDR + 0x0190)
    #define MISC_PHY_RGS_DQ_DA_RPHYPLLGP_CK_SEL Fld(1,31,AC_MSKB3)//[31:31]
    #define MISC_PHY_RGS_DQ_RGS_RX_ARDQS0_RDY_EYE_B1 Fld(1,25,AC_MSKB3)//[25:25]
    #define MISC_PHY_RGS_DQ_RGS_ARDQM0_OFFSET_FLAG_B1 Fld(1,24,AC_MSKB3)//[24:24]
    #define MISC_PHY_RGS_DQ_RGS_ARDQ_OFFSET_FLAG_B1 Fld(8,16,AC_FULLB2)//[23:16]
    #define MISC_PHY_RGS_DQ_SRAM_ARB_M_DEBUG Fld(2,14,AC_MSKB1)//[15:14]
    #define MISC_PHY_RGS_DQ_APB_ARB_M_DEBUG Fld(2,12,AC_MSKB1)//[13:12]
    #define MISC_PHY_RGS_DQ_RGS_RX_ARDQS0_RDY_EYE_B0 Fld(1,9,AC_MSKB1)//[9:9]
    #define MISC_PHY_RGS_DQ_RGS_ARDQM0_OFFSET_FLAG_B0 Fld(1,8,AC_MSKB1)//[8:8]
    #define MISC_PHY_RGS_DQ_RGS_ARDQ_OFFSET_FLAG_B0 Fld(8,0,AC_FULLB0)//[7:0]
#define DDRPHY_MISC_PHY_RGS_CMD (DDRPHY_NAO_BASE_ADDR + 0x0194)
    #define MISC_PHY_RGS_CMD_RGS_RIMPCALOUT Fld(1,24,AC_MSKB3)//[24:24]
    #define MISC_PHY_RGS_CMD_RGS_RX_ARCLK_RDY_EYE Fld(1,16,AC_MSKB2)//[16:16]
    #define MISC_PHY_RGS_CMD_RGS_ARCS2_OFFSET_FLAG Fld(1,15,AC_MSKB1)//[15:15]
    #define MISC_PHY_RGS_CMD_RGS_ARCS1_OFFSET_FLAG Fld(1,14,AC_MSKB1)//[14:14]
    #define MISC_PHY_RGS_CMD_RGS_ARCS0_OFFSET_FLAG Fld(1,13,AC_MSKB1)//[13:13]
    #define MISC_PHY_RGS_CMD_RGS_ARCKE2_OFFSET_FLAG Fld(1,12,AC_MSKB1)//[12:12]
    #define MISC_PHY_RGS_CMD_RGS_ARCKE1_OFFSET_FLAG Fld(1,11,AC_MSKB1)//[11:11]
    #define MISC_PHY_RGS_CMD_RGS_ARCKE0_OFFSET_FLAG Fld(1,10,AC_MSKB1)//[10:10]
    #define MISC_PHY_RGS_CMD_RGS_ARCA9_OFFSET_FLAG Fld(1,9,AC_MSKB1)//[9:9]
    #define MISC_PHY_RGS_CMD_RGS_ARCA8_OFFSET_FLAG Fld(1,8,AC_MSKB1)//[8:8]
    #define MISC_PHY_RGS_CMD_RGS_ARCA7_OFFSET_FLAG Fld(1,7,AC_MSKB0)//[7:7]
    #define MISC_PHY_RGS_CMD_RGS_ARCA6_OFFSET_FLAG Fld(1,6,AC_MSKB0)//[6:6]
    #define MISC_PHY_RGS_CMD_RGS_ARCA5_OFFSET_FLAG Fld(1,5,AC_MSKB0)//[5:5]
    #define MISC_PHY_RGS_CMD_RGS_ARCA4_OFFSET_FLAG Fld(1,4,AC_MSKB0)//[4:4]
    #define MISC_PHY_RGS_CMD_RGS_ARCA3_OFFSET_FLAG Fld(1,3,AC_MSKB0)//[3:3]
    #define MISC_PHY_RGS_CMD_RGS_ARCA2_OFFSET_FLAG Fld(1,2,AC_MSKB0)//[2:2]
    #define MISC_PHY_RGS_CMD_RGS_ARCA1_OFFSET_FLAG Fld(1,1,AC_MSKB0)//[1:1]
    #define MISC_PHY_RGS_CMD_RGS_ARCA0_OFFSET_FLAG Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_MISC_PHY_RGS_STBEN_B0 (DDRPHY_NAO_BASE_ADDR + 0x0198)
    #define MISC_PHY_RGS_STBEN_B0_AD_ARDLL_MON_B0 Fld(8,24,AC_FULLB3)//[31:24]
    #define MISC_PHY_RGS_STBEN_B0_AD_ARDLL_PD_EN_B0 Fld(1,18,AC_MSKB2)//[18:18]
    #define MISC_PHY_RGS_STBEN_B0_AD_RX_ARDQS0_STBEN_LAG_B0 Fld(1,17,AC_MSKB2)//[17:17]
    #define MISC_PHY_RGS_STBEN_B0_AD_RX_ARDQS0_STBEN_LEAD_B0 Fld(1,16,AC_MSKB2)//[16:16]
    #define MISC_PHY_RGS_STBEN_B0_AD_RX_ARDQ4_STBEN_B0 Fld(8,8,AC_FULLB1)//[15:8]
    #define MISC_PHY_RGS_STBEN_B0_AD_RX_ARDQ0_STBEN_B0 Fld(8,0,AC_FULLB0)//[7:0]
#define DDRPHY_MISC_PHY_RGS_STBEN_B1 (DDRPHY_NAO_BASE_ADDR + 0x019C)
    #define MISC_PHY_RGS_STBEN_B1_AD_ARDLL_MON_B1 Fld(8,24,AC_FULLB3)//[31:24]
    #define MISC_PHY_RGS_STBEN_B1_AD_ARDLL_PD_EN_B1 Fld(1,18,AC_MSKB2)//[18:18]
    #define MISC_PHY_RGS_STBEN_B1_AD_RX_ARDQS0_STBEN_LAG_B1 Fld(1,17,AC_MSKB2)//[17:17]
    #define MISC_PHY_RGS_STBEN_B1_AD_RX_ARDQS0_STBEN_LEAD_B1 Fld(1,16,AC_MSKB2)//[16:16]
    #define MISC_PHY_RGS_STBEN_B1_AD_RX_ARDQ4_STBEN_B1 Fld(8,8,AC_FULLB1)//[15:8]
    #define MISC_PHY_RGS_STBEN_B1_AD_RX_ARDQ0_STBEN_B1 Fld(8,0,AC_FULLB0)//[7:0]
#define DDRPHY_MISC_PHY_RGS_STBEN_CMD (DDRPHY_NAO_BASE_ADDR + 0x01A0)
    #define MISC_PHY_RGS_STBEN_CMD_AD_ARDLL_MON_CA Fld(8,24,AC_FULLB3)//[31:24]
    #define MISC_PHY_RGS_STBEN_CMD_AD_ARDLL_PD_EN_CA Fld(1,18,AC_MSKB2)//[18:18]
    #define MISC_PHY_RGS_STBEN_CMD_AD_RX_ARCLK_STBEN_LAG Fld(1,17,AC_MSKB2)//[17:17]
    #define MISC_PHY_RGS_STBEN_CMD_AD_RX_ARCLK_STBEN_LEAD Fld(1,16,AC_MSKB2)//[16:16]
    #define MISC_PHY_RGS_STBEN_CMD_AD_RX_ARCA4_STBEN Fld(8,8,AC_FULLB1)//[15:8]
    #define MISC_PHY_RGS_STBEN_CMD_AD_RX_ARCA0_STBEN Fld(8,0,AC_FULLB0)//[7:0]
#define DDRPHY_MISC_PHY_PICG_MON_S0 (DDRPHY_NAO_BASE_ADDR + 0x01A4)
    #define MISC_PHY_PICG_MON_S0_PICG_MON_S0 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_MISC_PHY_PICG_MON_S1 (DDRPHY_NAO_BASE_ADDR + 0x01A8)
    #define MISC_PHY_PICG_MON_S1_PICG_MON_S1 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_MISC_PHY_PICG_MON_S2 (DDRPHY_NAO_BASE_ADDR + 0x01AC)
    #define MISC_PHY_PICG_MON_S2_PICG_MON_S2 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_MISC_PHY_PICG_MON_S3 (DDRPHY_NAO_BASE_ADDR + 0x01B0)
    #define MISC_PHY_PICG_MON_S3_PICG_MON_S3 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_MISC_PHY_PICG_MON_S4 (DDRPHY_NAO_BASE_ADDR + 0x01B4)
    #define MISC_PHY_PICG_MON_S4_PICG_MON_S4 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_MISC_PHY_PICG_MON_S5 (DDRPHY_NAO_BASE_ADDR + 0x01B8)
    #define MISC_PHY_PICG_MON_S5_PICG_MON_S5 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_MISC_PHY_PICG_MON_S6 (DDRPHY_NAO_BASE_ADDR + 0x01BC)
    #define MISC_PHY_PICG_MON_S6_PICG_MON_S6 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_MISC_PHY_PICG_MON_S7 (DDRPHY_NAO_BASE_ADDR + 0x01C0)
    #define MISC_PHY_PICG_MON_S7_PICG_MON_S7 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_MISC_PHY_PICG_MON_S8 (DDRPHY_NAO_BASE_ADDR + 0x01C4)
    #define MISC_PHY_PICG_MON_S8_PICG_MON_S8 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_MISC_MBIST_STATUS (DDRPHY_NAO_BASE_ADDR + 0x01C8)
    #define MISC_MBIST_STATUS_MISC_MBIST_PRE_FUSE Fld(7,2,AC_MSKW10)//[8:2]
    #define MISC_MBIST_STATUS_MISC_MBIST_PRE_RP_OK Fld(1,1,AC_MSKB0)//[1:1]
    #define MISC_MBIST_STATUS_MISC_MBIST_PRE_RP_FAIL Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_MISC_MBIST_STATUS2 (DDRPHY_NAO_BASE_ADDR + 0x01CC)
    #define MISC_MBIST_STATUS2_MISC_MBIST_DONE Fld(1,1,AC_MSKB0)//[1:1]
    #define MISC_MBIST_STATUS2_MISC_MBIST_FAIL Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_MISC_FT_STATUS_0 (DDRPHY_NAO_BASE_ADDR + 0x01D0)
    #define MISC_FT_STATUS_0_AD_RX_ARDQ_DVS_R_LEAD_B0 Fld(8,24,AC_FULLB3)//[31:24]
    #define MISC_FT_STATUS_0_AD_RX_ARDQ_DVS_R_LAG_B0 Fld(8,16,AC_FULLB2)//[23:16]
    #define MISC_FT_STATUS_0_AD_RX_ARDQ_DVS_R_LEAD_B1 Fld(8,8,AC_FULLB1)//[15:8]
    #define MISC_FT_STATUS_0_AD_RX_ARDQ_DVS_R_LAG_B1 Fld(8,0,AC_FULLB0)//[7:0]
#define DDRPHY_MISC_FT_STATUS_1 (DDRPHY_NAO_BASE_ADDR + 0x01D4)
    #define MISC_FT_STATUS_1_AD_RX_ARDQ_DVS_F_LEAD_B0 Fld(8,24,AC_FULLB3)//[31:24]
    #define MISC_FT_STATUS_1_AD_RX_ARDQ_DVS_F_LAG_B0 Fld(8,16,AC_FULLB2)//[23:16]
    #define MISC_FT_STATUS_1_AD_RX_ARDQ_DVS_F_LEAD_B1 Fld(8,8,AC_FULLB1)//[15:8]
    #define MISC_FT_STATUS_1_AD_RX_ARDQ_DVS_F_LAG_B1 Fld(8,0,AC_FULLB0)//[7:0]
#define DDRPHY_MISC_FT_STATUS_2 (DDRPHY_NAO_BASE_ADDR + 0x01D8)
    #define MISC_FT_STATUS_2_AD_RRESETB_O Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_MISC_STA_TOGLB0 (DDRPHY_NAO_BASE_ADDR + 0x01DC)
    #define MISC_STA_TOGLB0_STA_TOGLB_DONE Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_MISC_STA_TOGLB1 (DDRPHY_NAO_BASE_ADDR + 0x01E0)
    #define MISC_STA_TOGLB1_STA_TOGLB_FAIL Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_MISC_FT_STATUS_3 (DDRPHY_NAO_BASE_ADDR + 0x01E4)
    #define MISC_FT_STATUS_3_AD_RX_ARCS1_DVS_R_LEAD Fld(1,25,AC_MSKB3)//[25:25]
    #define MISC_FT_STATUS_3_AD_RX_ARCS0_DVS_R_LEAD Fld(1,24,AC_MSKB3)//[24:24]
    #define MISC_FT_STATUS_3_AD_RX_ARCKE1_DVS_R_LEAD Fld(1,23,AC_MSKB2)//[23:23]
    #define MISC_FT_STATUS_3_AD_RX_ARCKE0_DVS_R_LEAD Fld(1,22,AC_MSKB2)//[22:22]
    #define MISC_FT_STATUS_3_AD_RX_ARCA5_DVS_R_LEAD Fld(1,21,AC_MSKB2)//[21:21]
    #define MISC_FT_STATUS_3_AD_RX_ARCA4_DVS_R_LEAD Fld(1,20,AC_MSKB2)//[20:20]
    #define MISC_FT_STATUS_3_AD_RX_ARCA3_DVS_R_LEAD Fld(1,19,AC_MSKB2)//[19:19]
    #define MISC_FT_STATUS_3_AD_RX_ARCA2_DVS_R_LEAD Fld(1,18,AC_MSKB2)//[18:18]
    #define MISC_FT_STATUS_3_AD_RX_ARCA1_DVS_R_LEAD Fld(1,17,AC_MSKB2)//[17:17]
    #define MISC_FT_STATUS_3_AD_RX_ARCA0_DVS_R_LEAD Fld(1,16,AC_MSKB2)//[16:16]
    #define MISC_FT_STATUS_3_AD_RX_ARCS1_DVS_R_LAG Fld(1,9,AC_MSKB1)//[9:9]
    #define MISC_FT_STATUS_3_AD_RX_ARCS0_DVS_R_LAG Fld(1,8,AC_MSKB1)//[8:8]
    #define MISC_FT_STATUS_3_AD_RX_ARCKE1_DVS_R_LAG Fld(1,7,AC_MSKB0)//[7:7]
    #define MISC_FT_STATUS_3_AD_RX_ARCKE0_DVS_R_LAG Fld(1,6,AC_MSKB0)//[6:6]
    #define MISC_FT_STATUS_3_AD_RX_ARCA5_DVS_R_LAG Fld(1,5,AC_MSKB0)//[5:5]
    #define MISC_FT_STATUS_3_AD_RX_ARCA4_DVS_R_LAG Fld(1,4,AC_MSKB0)//[4:4]
    #define MISC_FT_STATUS_3_AD_RX_ARCA3_DVS_R_LAG Fld(1,3,AC_MSKB0)//[3:3]
    #define MISC_FT_STATUS_3_AD_RX_ARCA2_DVS_R_LAG Fld(1,2,AC_MSKB0)//[2:2]
    #define MISC_FT_STATUS_3_AD_RX_ARCA1_DVS_R_LAG Fld(1,1,AC_MSKB0)//[1:1]
    #define MISC_FT_STATUS_3_AD_RX_ARCA0_DVS_R_LAG Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_MISC_FT_STATUS_4 (DDRPHY_NAO_BASE_ADDR + 0x01E8)
    #define MISC_FT_STATUS_4_AD_RX_ARCS1_DVS_F_LEAD Fld(1,25,AC_MSKB3)//[25:25]
    #define MISC_FT_STATUS_4_AD_RX_ARCS0_DVS_F_LEAD Fld(1,24,AC_MSKB3)//[24:24]
    #define MISC_FT_STATUS_4_AD_RX_ARCKE1_DVS_F_LEAD Fld(1,23,AC_MSKB2)//[23:23]
    #define MISC_FT_STATUS_4_AD_RX_ARCKE0_DVS_F_LEAD Fld(1,22,AC_MSKB2)//[22:22]
    #define MISC_FT_STATUS_4_AD_RX_ARCA5_DVS_F_LEAD Fld(1,21,AC_MSKB2)//[21:21]
    #define MISC_FT_STATUS_4_AD_RX_ARCA4_DVS_F_LEAD Fld(1,20,AC_MSKB2)//[20:20]
    #define MISC_FT_STATUS_4_AD_RX_ARCA3_DVS_F_LEAD Fld(1,19,AC_MSKB2)//[19:19]
    #define MISC_FT_STATUS_4_AD_RX_ARCA2_DVS_F_LEAD Fld(1,18,AC_MSKB2)//[18:18]
    #define MISC_FT_STATUS_4_AD_RX_ARCA1_DVS_F_LEAD Fld(1,17,AC_MSKB2)//[17:17]
    #define MISC_FT_STATUS_4_AD_RX_ARCA0_DVS_F_LEAD Fld(1,16,AC_MSKB2)//[16:16]
    #define MISC_FT_STATUS_4_AD_RX_ARCS1_DVS_F_LAG Fld(1,9,AC_MSKB1)//[9:9]
    #define MISC_FT_STATUS_4_AD_RX_ARCS0_DVS_F_LAG Fld(1,8,AC_MSKB1)//[8:8]
    #define MISC_FT_STATUS_4_AD_RX_ARCKE1_DVS_F_LAG Fld(1,7,AC_MSKB0)//[7:7]
    #define MISC_FT_STATUS_4_AD_RX_ARCKE0_DVS_F_LAG Fld(1,6,AC_MSKB0)//[6:6]
    #define MISC_FT_STATUS_4_AD_RX_ARCA5_DVS_F_LAG Fld(1,5,AC_MSKB0)//[5:5]
    #define MISC_FT_STATUS_4_AD_RX_ARCA4_DVS_F_LAG Fld(1,4,AC_MSKB0)//[4:4]
    #define MISC_FT_STATUS_4_AD_RX_ARCA3_DVS_F_LAG Fld(1,3,AC_MSKB0)//[3:3]
    #define MISC_FT_STATUS_4_AD_RX_ARCA2_DVS_F_LAG Fld(1,2,AC_MSKB0)//[2:2]
    #define MISC_FT_STATUS_4_AD_RX_ARCA1_DVS_F_LAG Fld(1,1,AC_MSKB0)//[1:1]
    #define MISC_FT_STATUS_4_AD_RX_ARCA0_DVS_F_LAG Fld(1,0,AC_MSKB0)//[0:0]
#define DDRPHY_MISC_STA_EXTLB_DBG0 (DDRPHY_NAO_BASE_ADDR + 0x01EC)
    #define MISC_STA_EXTLB_DBG0_STA_EXTLB_DVS_LEAD_0TO1 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_MISC_STA_EXTLB_DBG1 (DDRPHY_NAO_BASE_ADDR + 0x01F0)
    #define MISC_STA_EXTLB_DBG1_STA_EXTLB_DVS_LEAD_1TO0 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_MISC_STA_EXTLB_DBG2 (DDRPHY_NAO_BASE_ADDR + 0x01F4)
    #define MISC_STA_EXTLB_DBG2_STA_EXTLB_DVS_LAG_0TO1 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_MISC_STA_EXTLB_DBG3 (DDRPHY_NAO_BASE_ADDR + 0x01F8)
    #define MISC_STA_EXTLB_DBG3_STA_EXTLB_DVS_LAG_1TO0 Fld(32,0,AC_FULLDW)//[31:0]
#define DDRPHY_MISC_EMI_LPBK_0 (DDRPHY_NAO_BASE_ADDR + 0x01FC)
    #define MISC_EMI_LPBK_0_BFP_RDATA_DQ3_B0 Fld(8,24,AC_FULLB3)//[31:24]
    #define MISC_EMI_LPBK_0_BFP_RDATA_DQ2_B0 Fld(8,16,AC_FULLB2)//[23:16]
    #define MISC_EMI_LPBK_0_BFP_RDATA_DQ1_B0 Fld(8,8,AC_FULLB1)//[15:8]
    #define MISC_EMI_LPBK_0_BFP_RDATA_DQ0_B0 Fld(8,0,AC_FULLB0)//[7:0]
#define DDRPHY_MISC_EMI_LPBK_1 (DDRPHY_NAO_BASE_ADDR + 0x0200)
    #define MISC_EMI_LPBK_1_BFP_RDATA_DQ7_B0 Fld(8,24,AC_FULLB3)//[31:24]
    #define MISC_EMI_LPBK_1_BFP_RDATA_DQ6_B0 Fld(8,16,AC_FULLB2)//[23:16]
    #define MISC_EMI_LPBK_1_BFP_RDATA_DQ5_B0 Fld(8,8,AC_FULLB1)//[15:8]
    #define MISC_EMI_LPBK_1_BFP_RDATA_DQ4_B0 Fld(8,0,AC_FULLB0)//[7:0]
#define DDRPHY_MISC_EMI_LPBK_2 (DDRPHY_NAO_BASE_ADDR + 0x0204)
    #define MISC_EMI_LPBK_2_BFP_RDATA_DQ3_B1 Fld(8,24,AC_FULLB3)//[31:24]
    #define MISC_EMI_LPBK_2_BFP_RDATA_DQ2_B1 Fld(8,16,AC_FULLB2)//[23:16]
    #define MISC_EMI_LPBK_2_BFP_RDATA_DQ1_B1 Fld(8,8,AC_FULLB1)//[15:8]
    #define MISC_EMI_LPBK_2_BFP_RDATA_DQ0_B1 Fld(8,0,AC_FULLB0)//[7:0]
#define DDRPHY_MISC_EMI_LPBK_3 (DDRPHY_NAO_BASE_ADDR + 0x0208)
    #define MISC_EMI_LPBK_3_BFP_RDATA_DQ7_B1 Fld(8,24,AC_FULLB3)//[31:24]
    #define MISC_EMI_LPBK_3_BFP_RDATA_DQ6_B1 Fld(8,16,AC_FULLB2)//[23:16]
    #define MISC_EMI_LPBK_3_BFP_RDATA_DQ5_B1 Fld(8,8,AC_FULLB1)//[15:8]
    #define MISC_EMI_LPBK_3_BFP_RDATA_DQ4_B1 Fld(8,0,AC_FULLB0)//[7:0]

#endif // _MT6755_REGISTER_H_
