# Xilinx CORE Generator 4.1i
SELECT Registered_SinglePort_RAM SPARTAN Xilinx,_Inc. 1.0
CSET depth = 16
CSET memdata = 4,5,D,0,0,0,0,0,0,0,0,0,0,0,0,0
CSET component_name = rp_ram_4x16
CSET signed = true
CSET default = 0
CSET radix = 16
CSET data_width = 4
GENERATE
