vendor_name = ModelSim
source_file = 1, /home/vm/Documents/rtes/Lab4/src/hw/quartus/pin_assignment_DE1_SoC.tcl
source_file = 1, /home/vm/Documents/rtes/Lab4/src/hw/quartus/system.qsys
source_file = 1, /home/vm/Documents/rtes/Lab4/src/hw/hdl/DE1_SoC_top_level_sdram.vhd
source_file = 1, quartus/stp1.stp
source_file = 1, /home/vm/Documents/rtes/Lab4/src/hw/db/ip/system/submodules/altera_avalon_sc_fifo.v
source_file = 1, /home/vm/Documents/rtes/Lab4/src/hw/db/ip/system/submodules/altera_avalon_st_clock_crosser.v
source_file = 1, /home/vm/Documents/rtes/Lab4/src/hw/db/ip/system/submodules/altera_avalon_st_handshake_clock_crosser.sdc
source_file = 1, /home/vm/Documents/rtes/Lab4/src/hw/db/ip/system/submodules/altera_avalon_st_handshake_clock_crosser.v
source_file = 1, /home/vm/Documents/rtes/Lab4/src/hw/db/ip/system/submodules/altera_avalon_st_pipeline_base.v
source_file = 1, /home/vm/Documents/rtes/Lab4/src/hw/db/ip/system/submodules/altera_avalon_st_pipeline_stage.sv
source_file = 1, /home/vm/Documents/rtes/Lab4/src/hw/db/ip/system/submodules/altera_default_burst_converter.sv
source_file = 1, /home/vm/Documents/rtes/Lab4/src/hw/db/ip/system/submodules/altera_incr_burst_converter.sv
source_file = 1, /home/vm/Documents/rtes/Lab4/src/hw/db/ip/system/submodules/altera_irq_clock_crosser.sv
source_file = 1, /home/vm/Documents/rtes/Lab4/src/hw/db/ip/system/submodules/altera_merlin_address_alignment.sv
source_file = 1, /home/vm/Documents/rtes/Lab4/src/hw/db/ip/system/submodules/altera_merlin_arbitrator.sv
source_file = 1, /home/vm/Documents/rtes/Lab4/src/hw/db/ip/system/submodules/altera_merlin_burst_adapter.sv
source_file = 1, /home/vm/Documents/rtes/Lab4/src/hw/db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv
source_file = 1, /home/vm/Documents/rtes/Lab4/src/hw/db/ip/system/submodules/altera_merlin_burst_adapter_new.sv
source_file = 1, /home/vm/Documents/rtes/Lab4/src/hw/db/ip/system/submodules/altera_merlin_burst_adapter_uncmpr.sv
source_file = 1, /home/vm/Documents/rtes/Lab4/src/hw/db/ip/system/submodules/altera_merlin_burst_uncompressor.sv
source_file = 1, /home/vm/Documents/rtes/Lab4/src/hw/db/ip/system/submodules/altera_merlin_master_agent.sv
source_file = 1, /home/vm/Documents/rtes/Lab4/src/hw/db/ip/system/submodules/altera_merlin_master_translator.sv
source_file = 1, /home/vm/Documents/rtes/Lab4/src/hw/db/ip/system/submodules/altera_merlin_reorder_memory.sv
source_file = 1, /home/vm/Documents/rtes/Lab4/src/hw/db/ip/system/submodules/altera_merlin_slave_agent.sv
source_file = 1, /home/vm/Documents/rtes/Lab4/src/hw/db/ip/system/submodules/altera_merlin_slave_translator.sv
source_file = 1, /home/vm/Documents/rtes/Lab4/src/hw/db/ip/system/submodules/altera_merlin_traffic_limiter.sv
source_file = 1, /home/vm/Documents/rtes/Lab4/src/hw/db/ip/system/submodules/altera_merlin_width_adapter.sv
source_file = 1, /home/vm/Documents/rtes/Lab4/src/hw/db/ip/system/submodules/altera_reset_controller.sdc
source_file = 1, /home/vm/Documents/rtes/Lab4/src/hw/db/ip/system/submodules/altera_reset_controller.v
source_file = 1, /home/vm/Documents/rtes/Lab4/src/hw/db/ip/system/submodules/altera_reset_synchronizer.v
source_file = 1, /home/vm/Documents/rtes/Lab4/src/hw/db/ip/system/submodules/altera_std_synchronizer_nocut.v
source_file = 1, /home/vm/Documents/rtes/Lab4/src/hw/db/ip/system/submodules/altera_wrap_burst_converter.sv
source_file = 1, /home/vm/Documents/rtes/Lab4/src/hw/db/ip/system/submodules/i2c_slave.vhd
source_file = 1, /home/vm/Documents/rtes/Lab4/src/hw/db/ip/system/submodules/linear_diff.vhd
source_file = 1, /home/vm/Documents/rtes/Lab4/src/hw/db/ip/system/submodules/sound_gen.vhd
source_file = 1, /home/vm/Documents/rtes/Lab4/src/hw/db/ip/system/submodules/system_irq_mapper.sv
source_file = 1, /home/vm/Documents/rtes/Lab4/src/hw/db/ip/system/submodules/system_jtag_uart_0.v
source_file = 1, /home/vm/Documents/rtes/Lab4/src/hw/db/ip/system/submodules/system_mm_interconnect_0.v
source_file = 1, /home/vm/Documents/rtes/Lab4/src/hw/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v
source_file = 1, /home/vm/Documents/rtes/Lab4/src/hw/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_005.v
source_file = 1, /home/vm/Documents/rtes/Lab4/src/hw/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv
source_file = 1, /home/vm/Documents/rtes/Lab4/src/hw/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
source_file = 1, /home/vm/Documents/rtes/Lab4/src/hw/db/ip/system/submodules/system_mm_interconnect_0_cmd_demux.sv
source_file = 1, /home/vm/Documents/rtes/Lab4/src/hw/db/ip/system/submodules/system_mm_interconnect_0_cmd_demux_001.sv
source_file = 1, /home/vm/Documents/rtes/Lab4/src/hw/db/ip/system/submodules/system_mm_interconnect_0_cmd_mux.sv
source_file = 1, /home/vm/Documents/rtes/Lab4/src/hw/db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_004.sv
source_file = 1, /home/vm/Documents/rtes/Lab4/src/hw/db/ip/system/submodules/system_mm_interconnect_0_router.sv
source_file = 1, /home/vm/Documents/rtes/Lab4/src/hw/db/ip/system/submodules/system_mm_interconnect_0_router_001.sv
source_file = 1, /home/vm/Documents/rtes/Lab4/src/hw/db/ip/system/submodules/system_mm_interconnect_0_router_002.sv
source_file = 1, /home/vm/Documents/rtes/Lab4/src/hw/db/ip/system/submodules/system_mm_interconnect_0_router_006.sv
source_file = 1, /home/vm/Documents/rtes/Lab4/src/hw/db/ip/system/submodules/system_mm_interconnect_0_router_007.sv
source_file = 1, /home/vm/Documents/rtes/Lab4/src/hw/db/ip/system/submodules/system_mm_interconnect_0_rsp_demux.sv
source_file = 1, /home/vm/Documents/rtes/Lab4/src/hw/db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_004.sv
source_file = 1, /home/vm/Documents/rtes/Lab4/src/hw/db/ip/system/submodules/system_mm_interconnect_0_rsp_mux.sv
source_file = 1, /home/vm/Documents/rtes/Lab4/src/hw/db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_001.sv
source_file = 1, /home/vm/Documents/rtes/Lab4/src/hw/db/ip/system/submodules/system_nios2_gen2_0.v
source_file = 1, /home/vm/Documents/rtes/Lab4/src/hw/db/ip/system/submodules/system_nios2_gen2_0_cpu.ocp
source_file = 1, /home/vm/Documents/rtes/Lab4/src/hw/db/ip/system/submodules/system_nios2_gen2_0_cpu.sdc
source_file = 1, /home/vm/Documents/rtes/Lab4/src/hw/db/ip/system/submodules/system_nios2_gen2_0_cpu.v
source_file = 1, /home/vm/Documents/rtes/Lab4/src/hw/db/ip/system/submodules/system_nios2_gen2_0_cpu_bht_ram.mif
source_file = 1, /home/vm/Documents/rtes/Lab4/src/hw/db/ip/system/submodules/system_nios2_gen2_0_cpu_dc_tag_ram.mif
source_file = 1, /home/vm/Documents/rtes/Lab4/src/hw/db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_sysclk.v
source_file = 1, /home/vm/Documents/rtes/Lab4/src/hw/db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_tck.v
source_file = 1, /home/vm/Documents/rtes/Lab4/src/hw/db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v
source_file = 1, /home/vm/Documents/rtes/Lab4/src/hw/db/ip/system/submodules/system_nios2_gen2_0_cpu_ic_tag_ram.mif
source_file = 1, /home/vm/Documents/rtes/Lab4/src/hw/db/ip/system/submodules/system_nios2_gen2_0_cpu_mult_cell.v
source_file = 1, /home/vm/Documents/rtes/Lab4/src/hw/db/ip/system/submodules/system_nios2_gen2_0_cpu_ociram_default_contents.mif
source_file = 1, /home/vm/Documents/rtes/Lab4/src/hw/db/ip/system/submodules/system_nios2_gen2_0_cpu_rf_ram_a.mif
source_file = 1, /home/vm/Documents/rtes/Lab4/src/hw/db/ip/system/submodules/system_nios2_gen2_0_cpu_rf_ram_b.mif
source_file = 1, /home/vm/Documents/rtes/Lab4/src/hw/db/ip/system/submodules/system_nios2_gen2_0_cpu_test_bench.v
source_file = 1, /home/vm/Documents/rtes/Lab4/src/hw/db/ip/system/submodules/system_pll_0.v
source_file = 1, /home/vm/Documents/rtes/Lab4/src/hw/db/ip/system/submodules/system_sdram_controller_0.v
source_file = 1, /home/vm/Documents/rtes/Lab4/src/hw/db/ip/system/submodules/system_sysid_qsys_0.v
source_file = 1, /home/vm/Documents/rtes/Lab4/src/hw/db/ip/system/system.vhd
source_file = 1, /home/vm/Documents/rtes/Lab4/src/hw/db/ip/system/system_rst_controller.vhd
source_file = 1, /home/vm/Documents/rtes/Lab4/src/hw/db/ip/system/system_rst_controller_001.vhd
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/a_regfifo.inc
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/a_dpfifo.inc
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/a_i2fifo.inc
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/a_fffifo.inc
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/a_f2fifo.inc
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/aglobal181.inc
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, /home/vm/Documents/rtes/Lab4/src/hw/db/scfifo_3291.tdf
source_file = 1, /home/vm/Documents/rtes/Lab4/src/hw/db/a_dpfifo_5771.tdf
source_file = 1, /home/vm/Documents/rtes/Lab4/src/hw/db/a_fefifo_7cf.tdf
source_file = 1, /home/vm/Documents/rtes/Lab4/src/hw/db/cntr_vg7.tdf
source_file = 1, /home/vm/Documents/rtes/Lab4/src/hw/db/altsyncram_7pu1.tdf
source_file = 1, /home/vm/Documents/rtes/Lab4/src/hw/db/cntr_jgb.tdf
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, /home/vm/Documents/rtes/Lab4/src/hw/db/altsyncram_spj1.tdf
source_file = 1, /home/vm/Documents/rtes/Lab4/src/hw/db/altsyncram_rgj1.tdf
source_file = 1, /home/vm/Documents/rtes/Lab4/src/hw/db/altsyncram_pdj1.tdf
source_file = 1, /home/vm/Documents/rtes/Lab4/src/hw/db/altsyncram_voi1.tdf
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf
source_file = 1, /home/vm/Documents/rtes/Lab4/src/hw/db/altera_mult_add_37p2.v
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v
source_file = 1, /home/vm/Documents/rtes/Lab4/src/hw/db/altsyncram_lpi1.tdf
source_file = 1, /home/vm/Documents/rtes/Lab4/src/hw/db/altsyncram_4kl1.tdf
source_file = 1, /home/vm/Documents/rtes/Lab4/src/hw/db/altsyncram_baj1.tdf
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v
source_file = 1, /home/vm/Documents/rtes/Lab4/src/hw/db/altsyncram_qid1.tdf
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_pll.v
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_hub.vhd
source_file = 1, /home/vm/Documents/rtes/Lab4/src/hw/db/ip/sldae6d2fbf/alt_sld_fab.v
source_file = 1, /home/vm/Documents/rtes/Lab4/src/hw/db/ip/sldae6d2fbf/submodules/alt_sld_fab_alt_sld_fab.v
source_file = 1, /home/vm/Documents/rtes/Lab4/src/hw/db/ip/sldae6d2fbf/submodules/alt_sld_fab_alt_sld_fab_ident.sv
source_file = 1, /home/vm/Documents/rtes/Lab4/src/hw/db/ip/sldae6d2fbf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
source_file = 1, /home/vm/Documents/rtes/Lab4/src/hw/db/ip/sldae6d2fbf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
source_file = 1, /home/vm/Documents/rtes/Lab4/src/hw/db/ip/sldae6d2fbf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd
source_file = 1, /opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd
source_file = 1, /home/vm/Documents/rtes/Lab4/src/hw/db/altsyncram_40n1.tdf
design_name = DE1_SoC_top_level_sdram
instance = comp, \AUD_BCLK~output\, AUD_BCLK~output, DE1_SoC_top_level_sdram, 1
instance = comp, \AUD_XCK~output\, AUD_XCK~output, DE1_SoC_top_level_sdram, 1
instance = comp, \AUD_DACLRCK~output\, AUD_DACLRCK~output, DE1_SoC_top_level_sdram, 1
instance = comp, \AUD_DACDAT~output\, AUD_DACDAT~output, DE1_SoC_top_level_sdram, 1
instance = comp, \DRAM_ADDR[0]~output\, DRAM_ADDR[0]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \DRAM_ADDR[1]~output\, DRAM_ADDR[1]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \DRAM_ADDR[2]~output\, DRAM_ADDR[2]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \DRAM_ADDR[3]~output\, DRAM_ADDR[3]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \DRAM_ADDR[4]~output\, DRAM_ADDR[4]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \DRAM_ADDR[5]~output\, DRAM_ADDR[5]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \DRAM_ADDR[6]~output\, DRAM_ADDR[6]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \DRAM_ADDR[7]~output\, DRAM_ADDR[7]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \DRAM_ADDR[8]~output\, DRAM_ADDR[8]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \DRAM_ADDR[9]~output\, DRAM_ADDR[9]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \DRAM_ADDR[10]~output\, DRAM_ADDR[10]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \DRAM_ADDR[11]~output\, DRAM_ADDR[11]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \DRAM_ADDR[12]~output\, DRAM_ADDR[12]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \DRAM_BA[0]~output\, DRAM_BA[0]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \DRAM_BA[1]~output\, DRAM_BA[1]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \DRAM_CAS_N~output\, DRAM_CAS_N~output, DE1_SoC_top_level_sdram, 1
instance = comp, \DRAM_CKE~output\, DRAM_CKE~output, DE1_SoC_top_level_sdram, 1
instance = comp, \DRAM_CLK~output\, DRAM_CLK~output, DE1_SoC_top_level_sdram, 1
instance = comp, \DRAM_CS_N~output\, DRAM_CS_N~output, DE1_SoC_top_level_sdram, 1
instance = comp, \DRAM_LDQM~output\, DRAM_LDQM~output, DE1_SoC_top_level_sdram, 1
instance = comp, \DRAM_RAS_N~output\, DRAM_RAS_N~output, DE1_SoC_top_level_sdram, 1
instance = comp, \DRAM_UDQM~output\, DRAM_UDQM~output, DE1_SoC_top_level_sdram, 1
instance = comp, \DRAM_WE_N~output\, DRAM_WE_N~output, DE1_SoC_top_level_sdram, 1
instance = comp, \FPGA_I2C_SCLK~output\, FPGA_I2C_SCLK~output, DE1_SoC_top_level_sdram, 1
instance = comp, \LEDR[0]~output\, LEDR[0]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \LEDR[1]~output\, LEDR[1]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \LEDR[2]~output\, LEDR[2]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \LEDR[3]~output\, LEDR[3]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \LEDR[4]~output\, LEDR[4]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \LEDR[5]~output\, LEDR[5]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \LEDR[6]~output\, LEDR[6]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \LEDR[7]~output\, LEDR[7]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \LEDR[8]~output\, LEDR[8]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \LEDR[9]~output\, LEDR[9]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_0_D[2]~output\, GPIO_0_D[2]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_0_D[3]~output\, GPIO_0_D[3]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_0_D[4]~output\, GPIO_0_D[4]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_0_D[5]~output\, GPIO_0_D[5]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_0_D[6]~output\, GPIO_0_D[6]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_0_D[7]~output\, GPIO_0_D[7]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_0_D[8]~output\, GPIO_0_D[8]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_0_D[9]~output\, GPIO_0_D[9]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_0_D[10]~output\, GPIO_0_D[10]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_0_D[11]~output\, GPIO_0_D[11]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_0_D[12]~output\, GPIO_0_D[12]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_0_D[13]~output\, GPIO_0_D[13]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_0_D[14]~output\, GPIO_0_D[14]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_0_D[15]~output\, GPIO_0_D[15]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_0_D[16]~output\, GPIO_0_D[16]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_0_D[17]~output\, GPIO_0_D[17]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_0_D[18]~output\, GPIO_0_D[18]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_0_D[19]~output\, GPIO_0_D[19]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_0_D[20]~output\, GPIO_0_D[20]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_0_D[21]~output\, GPIO_0_D[21]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_0_D[22]~output\, GPIO_0_D[22]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_0_D[23]~output\, GPIO_0_D[23]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_0_D[24]~output\, GPIO_0_D[24]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_0_D[25]~output\, GPIO_0_D[25]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_0_D[26]~output\, GPIO_0_D[26]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_0_D[27]~output\, GPIO_0_D[27]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_0_D[28]~output\, GPIO_0_D[28]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_0_D[29]~output\, GPIO_0_D[29]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_0_D[30]~output\, GPIO_0_D[30]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_0_D[31]~output\, GPIO_0_D[31]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_0_D[32]~output\, GPIO_0_D[32]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_0_D[33]~output\, GPIO_0_D[33]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_0_D[34]~output\, GPIO_0_D[34]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_0_D[35]~output\, GPIO_0_D[35]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_1_D[3]~output\, GPIO_1_D[3]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_1_D[4]~output\, GPIO_1_D[4]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_1_D[5]~output\, GPIO_1_D[5]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_1_D[6]~output\, GPIO_1_D[6]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_1_D[7]~output\, GPIO_1_D[7]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_1_D[8]~output\, GPIO_1_D[8]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_1_D[9]~output\, GPIO_1_D[9]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_1_D[10]~output\, GPIO_1_D[10]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_1_D[11]~output\, GPIO_1_D[11]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_1_D[12]~output\, GPIO_1_D[12]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_1_D[13]~output\, GPIO_1_D[13]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_1_D[14]~output\, GPIO_1_D[14]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_1_D[15]~output\, GPIO_1_D[15]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_1_D[16]~output\, GPIO_1_D[16]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_1_D[17]~output\, GPIO_1_D[17]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_1_D[18]~output\, GPIO_1_D[18]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_1_D[19]~output\, GPIO_1_D[19]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_1_D[20]~output\, GPIO_1_D[20]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_1_D[21]~output\, GPIO_1_D[21]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_1_D[22]~output\, GPIO_1_D[22]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_1_D[23]~output\, GPIO_1_D[23]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_1_D[24]~output\, GPIO_1_D[24]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_1_D[25]~output\, GPIO_1_D[25]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_1_D[26]~output\, GPIO_1_D[26]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_1_D[27]~output\, GPIO_1_D[27]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_1_D[28]~output\, GPIO_1_D[28]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_1_D[29]~output\, GPIO_1_D[29]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_1_D[30]~output\, GPIO_1_D[30]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_1_D[31]~output\, GPIO_1_D[31]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_1_D[32]~output\, GPIO_1_D[32]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_1_D[33]~output\, GPIO_1_D[33]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_1_D[34]~output\, GPIO_1_D[34]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_1_D[35]~output\, GPIO_1_D[35]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \DRAM_DQ[0]~output\, DRAM_DQ[0]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \DRAM_DQ[1]~output\, DRAM_DQ[1]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \DRAM_DQ[2]~output\, DRAM_DQ[2]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \DRAM_DQ[3]~output\, DRAM_DQ[3]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \DRAM_DQ[4]~output\, DRAM_DQ[4]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \DRAM_DQ[5]~output\, DRAM_DQ[5]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \DRAM_DQ[6]~output\, DRAM_DQ[6]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \DRAM_DQ[7]~output\, DRAM_DQ[7]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \DRAM_DQ[8]~output\, DRAM_DQ[8]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \DRAM_DQ[9]~output\, DRAM_DQ[9]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \DRAM_DQ[10]~output\, DRAM_DQ[10]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \DRAM_DQ[11]~output\, DRAM_DQ[11]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \DRAM_DQ[12]~output\, DRAM_DQ[12]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \DRAM_DQ[13]~output\, DRAM_DQ[13]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \DRAM_DQ[14]~output\, DRAM_DQ[14]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \DRAM_DQ[15]~output\, DRAM_DQ[15]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \FPGA_I2C_SDAT~output\, FPGA_I2C_SDAT~output, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_0_D[0]~output\, GPIO_0_D[0]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_0_D[1]~output\, GPIO_0_D[1]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_1_D[0]~output\, GPIO_1_D[0]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_1_D[1]~output\, GPIO_1_D[1]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_1_D[2]~output\, GPIO_1_D[2]~output, DE1_SoC_top_level_sdram, 1
instance = comp, \altera_reserved_tdo~output\, altera_reserved_tdo~output, DE1_SoC_top_level_sdram, 1
instance = comp, \CLOCK_50~input\, CLOCK_50~input, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT\, u0|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT, DE1_SoC_top_level_sdram, 1
instance = comp, \altera_reserved_tms~input\, altera_reserved_tms~input, DE1_SoC_top_level_sdram, 1
instance = comp, \altera_reserved_tck~input\, altera_reserved_tck~input, DE1_SoC_top_level_sdram, 1
instance = comp, \altera_reserved_tdi~input\, altera_reserved_tdi~input, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9], DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10], DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13], DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14], DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11], DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12], DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15], DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6], DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7], DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4], DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5], DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8], DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0], DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1], DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2], DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0], DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1], DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2], DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3], DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9], DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8], DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7], DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6], DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5], DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4], DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3], DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2], DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1], DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0], DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal0~0, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal1~0, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0\, u0|rst_controller_001|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal11~0, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1], DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~0, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~3, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal0~1, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~2, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1], DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg~6, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~4\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~4, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~5\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~5, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0], DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg~3, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[2]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~9\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~9, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[3]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~13\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~13, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr~21\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr~21, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[37]~19\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[37]~19, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[37]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[37], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr~18\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr~18, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[36]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[36], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~0\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~1\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[27]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[27], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[24]~36\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[24]~36, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr~38\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr~38, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30]~feeder\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\, u0|rst_controller_001|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\, u0|rst_controller_001|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\, u0|rst_controller_001|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\, u0|rst_controller_001|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|altera_reset_synchronizer_int_chain[0]~feeder\, u0|rst_controller_001|rst_controller_001|altera_reset_synchronizer_int_chain[0]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|altera_reset_synchronizer_int_chain[0]\, u0|rst_controller_001|rst_controller_001|altera_reset_synchronizer_int_chain[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|altera_reset_synchronizer_int_chain[1]\, u0|rst_controller_001|rst_controller_001|altera_reset_synchronizer_int_chain[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|altera_reset_synchronizer_int_chain[2]\, u0|rst_controller_001|rst_controller_001|altera_reset_synchronizer_int_chain[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|r_sync_rst_chain[3]~feeder\, u0|rst_controller_001|rst_controller_001|r_sync_rst_chain[3]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|r_sync_rst_chain[3]\, u0|rst_controller_001|rst_controller_001|r_sync_rst_chain[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|r_sync_rst_chain~1\, u0|rst_controller_001|rst_controller_001|r_sync_rst_chain~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|r_sync_rst_chain[2]\, u0|rst_controller_001|rst_controller_001|r_sync_rst_chain[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|r_sync_rst_chain~0\, u0|rst_controller_001|rst_controller_001|r_sync_rst_chain~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|r_sync_rst_chain[1]\, u0|rst_controller_001|rst_controller_001|r_sync_rst_chain[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|altera_reset_synchronizer_int_chain[3]\, u0|rst_controller_001|rst_controller_001|altera_reset_synchronizer_int_chain[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|altera_reset_synchronizer_int_chain[4]~0\, u0|rst_controller_001|rst_controller_001|altera_reset_synchronizer_int_chain[4]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|altera_reset_synchronizer_int_chain[4]\, u0|rst_controller_001|rst_controller_001|altera_reset_synchronizer_int_chain[4], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|WideOr0~0\, u0|rst_controller_001|rst_controller_001|WideOr0~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|r_sync_rst\, u0|rst_controller_001|rst_controller_001|r_sync_rst, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr~41\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr~41, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[24]~14\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[24]~14, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[33]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[33], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33]~feeder\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30]~feeder\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|pending_response_count[0]~1\, u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|pending_response_count[0]~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~feeder\, u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest\, u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|hold_waitrequest, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~1_wirecell\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~1_wirecell, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17]~feeder\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19]~feeder\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\, u0|rst_controller_001|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]\, u0|rst_controller_001|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]\, u0|rst_controller_001|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out\, u0|rst_controller_001|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|always2~0\, u0|rst_controller_001|rst_controller_001|always2~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|r_early_rst\, u0|rst_controller_001|rst_controller_001|r_early_rst, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt_nxt[0]~3\, u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt_nxt[0]~3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|packet_in_progress~0\, u0|mm_interconnect_0|cmd_mux_005|packet_in_progress~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|packet_in_progress\, u0|mm_interconnect_0|cmd_mux_005|packet_in_progress, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0]~2\, u0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0]~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|count[0]~0\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|count[0]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|count[0]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|count[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL\, u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG\, u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER\, u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0\, u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_toggle~0\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_toggle~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_toggle\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_toggle, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Add0~13\, u0|sdram_controller_0|Add0~13, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|refresh_counter[0]\, u0|sdram_controller_0|refresh_counter[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Add0~9\, u0|sdram_controller_0|Add0~9, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|refresh_counter~0\, u0|sdram_controller_0|refresh_counter~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|refresh_counter[1]\, u0|sdram_controller_0|refresh_counter[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Add0~5\, u0|sdram_controller_0|Add0~5, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|refresh_counter[2]\, u0|sdram_controller_0|refresh_counter[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Add0~53\, u0|sdram_controller_0|Add0~53, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|refresh_counter[3]\, u0|sdram_controller_0|refresh_counter[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Add0~49\, u0|sdram_controller_0|Add0~49, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|refresh_counter~8\, u0|sdram_controller_0|refresh_counter~8, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|refresh_counter[4]\, u0|sdram_controller_0|refresh_counter[4], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Add0~45\, u0|sdram_controller_0|Add0~45, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|refresh_counter~7\, u0|sdram_controller_0|refresh_counter~7, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|refresh_counter[5]\, u0|sdram_controller_0|refresh_counter[5], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Add0~41\, u0|sdram_controller_0|Add0~41, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|refresh_counter~6\, u0|sdram_controller_0|refresh_counter~6, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|refresh_counter[6]\, u0|sdram_controller_0|refresh_counter[6], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Add0~37\, u0|sdram_controller_0|Add0~37, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|refresh_counter~5\, u0|sdram_controller_0|refresh_counter~5, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|refresh_counter[7]\, u0|sdram_controller_0|refresh_counter[7], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Add0~1\, u0|sdram_controller_0|Add0~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|refresh_counter[8]~9\, u0|sdram_controller_0|refresh_counter[8]~9, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|refresh_counter[8]\, u0|sdram_controller_0|refresh_counter[8], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Add0~33\, u0|sdram_controller_0|Add0~33, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|refresh_counter[9]~12\, u0|sdram_controller_0|refresh_counter[9]~12, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|refresh_counter[9]\, u0|sdram_controller_0|refresh_counter[9], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Add0~29\, u0|sdram_controller_0|Add0~29, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|refresh_counter~4\, u0|sdram_controller_0|refresh_counter~4, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|refresh_counter[10]~DUPLICATE\, u0|sdram_controller_0|refresh_counter[10]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Add0~25\, u0|sdram_controller_0|Add0~25, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|refresh_counter~3\, u0|sdram_controller_0|refresh_counter~3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|refresh_counter[11]\, u0|sdram_controller_0|refresh_counter[11], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Add0~21\, u0|sdram_controller_0|Add0~21, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|refresh_counter~2\, u0|sdram_controller_0|refresh_counter~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|refresh_counter[12]~DUPLICATE\, u0|sdram_controller_0|refresh_counter[12]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Add0~17\, u0|sdram_controller_0|Add0~17, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|refresh_counter~1\, u0|sdram_controller_0|refresh_counter~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|refresh_counter[13]\, u0|sdram_controller_0|refresh_counter[13], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|refresh_counter[10]\, u0|sdram_controller_0|refresh_counter[10], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|refresh_counter[12]\, u0|sdram_controller_0|refresh_counter[12], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Equal0~0\, u0|sdram_controller_0|Equal0~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Equal0~1\, u0|sdram_controller_0|Equal0~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Equal0~2\, u0|sdram_controller_0|Equal0~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|WideOr6\, u0|sdram_controller_0|WideOr6, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|i_next.000~0\, u0|sdram_controller_0|i_next.000~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|i_next.000\, u0|sdram_controller_0|i_next.000, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Selector7~0\, u0|sdram_controller_0|Selector7~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|i_state.000\, u0|sdram_controller_0|i_state.000, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Selector6~0\, u0|sdram_controller_0|Selector6~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|i_refs[0]\, u0|sdram_controller_0|i_refs[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Selector5~0\, u0|sdram_controller_0|Selector5~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|i_refs[1]\, u0|sdram_controller_0|i_refs[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|i_refs[0]~DUPLICATE\, u0|sdram_controller_0|i_refs[0]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Selector4~0\, u0|sdram_controller_0|Selector4~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|i_refs[2]\, u0|sdram_controller_0|i_refs[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Selector18~0\, u0|sdram_controller_0|Selector18~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Selector8~0\, u0|sdram_controller_0|Selector8~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|i_state.001\, u0|sdram_controller_0|i_state.001, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Selector16~0\, u0|sdram_controller_0|Selector16~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|i_next.010\, u0|sdram_controller_0|i_next.010, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Selector9~0\, u0|sdram_controller_0|Selector9~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|i_state.010\, u0|sdram_controller_0|i_state.010, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Selector15~0\, u0|sdram_controller_0|Selector15~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Selector15~1\, u0|sdram_controller_0|Selector15~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|i_count[0]\, u0|sdram_controller_0|i_count[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Selector13~0\, u0|sdram_controller_0|Selector13~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Selector13~1\, u0|sdram_controller_0|Selector13~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|i_count[2]\, u0|sdram_controller_0|i_count[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Selector14~0\, u0|sdram_controller_0|Selector14~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|i_count[1]\, u0|sdram_controller_0|i_count[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|LessThan0~0\, u0|sdram_controller_0|LessThan0~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Selector18~1\, u0|sdram_controller_0|Selector18~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|i_next.111\, u0|sdram_controller_0|i_next.111, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Selector12~0\, u0|sdram_controller_0|Selector12~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|i_state.111~DUPLICATE\, u0|sdram_controller_0|i_state.111~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Selector10~0\, u0|sdram_controller_0|Selector10~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|i_state.011\, u0|sdram_controller_0|i_state.011, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|i_state.111\, u0|sdram_controller_0|i_state.111, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Selector17~0\, u0|sdram_controller_0|Selector17~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|i_next.101\, u0|sdram_controller_0|i_next.101, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|i_state.101~0\, u0|sdram_controller_0|i_state.101~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|i_state.101\, u0|sdram_controller_0|i_state.101, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|init_done~0\, u0|sdram_controller_0|init_done~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|init_done\, u0|sdram_controller_0|init_done, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|refresh_request\, u0|sdram_controller_0|refresh_request, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Selector41~1\, u0|sdram_controller_0|Selector41~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|f_pop\, u0|sdram_controller_0|f_pop, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|rd_address~0\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|rd_address~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|rd_address\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|rd_address, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[12]\, u0|nios2_gen2_0|cpu|D_iw[12], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[6]~feeder\, u0|nios2_gen2_0|cpu|E_src2[6]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[30]~feeder\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[30]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|pending_response_count[0]~1\, u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|pending_response_count[0]~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_write~DUPLICATE\, u0|nios2_gen2_0|cpu|d_write~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_starting_d1\, u0|nios2_gen2_0|cpu|A_dc_fill_starting_d1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_en_d1~0\, u0|nios2_gen2_0|cpu|A_en_d1~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_en_d1\, u0|nios2_gen2_0|cpu|A_en_d1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ic_fill_starting_d1\, u0|nios2_gen2_0|cpu|D_ic_fill_starting_d1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[1]~3\, u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[1]~3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[3]~DUPLICATE\, u0|nios2_gen2_0|cpu|F_pc[3]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add3~93\, u0|nios2_gen2_0|cpu|Add3~93, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add3~97\, u0|nios2_gen2_0|cpu|Add3~97, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add3~101\, u0|nios2_gen2_0|cpu|Add3~101, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add3~9\, u0|nios2_gen2_0|cpu|Add3~9, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add3~13\, u0|nios2_gen2_0|cpu|Add3~13, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[5]~DUPLICATE\, u0|nios2_gen2_0|cpu|F_pc[5]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add3~17\, u0|nios2_gen2_0|cpu|Add3~17, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add0~5\, u0|nios2_gen2_0|cpu|Add0~5, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add0~9\, u0|nios2_gen2_0|cpu|Add0~9, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[5]\, u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[5], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[5]~feeder\, u0|nios2_gen2_0|cpu|E_extra_pc[5]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc_plus_one[5]\, u0|nios2_gen2_0|cpu|D_pc_plus_one[5], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~0\, u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_shift_rot\, u0|nios2_gen2_0|cpu|E_ctrl_shift_rot, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_shift_rot\, u0|nios2_gen2_0|cpu|M_ctrl_shift_rot, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ctrl_shift_rot~feeder\, u0|nios2_gen2_0|cpu|A_ctrl_shift_rot~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ctrl_shift_rot\, u0|nios2_gen2_0|cpu|A_ctrl_shift_rot, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[3]\, u0|nios2_gen2_0|cpu|D_iw[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[7]\, u0|nios2_gen2_0|cpu|E_pc[7], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[6]~feeder\, u0|nios2_gen2_0|cpu|E_pc[6]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[6]\, u0|nios2_gen2_0|cpu|E_pc[6], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[5]\, u0|nios2_gen2_0|cpu|E_pc[5], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[4]\, u0|nios2_gen2_0|cpu|E_pc[4], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[3]\, u0|nios2_gen2_0|cpu|E_pc[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[2]\, u0|nios2_gen2_0|cpu|E_pc[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[0]\, u0|nios2_gen2_0|cpu|E_pc[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[1]\, u0|nios2_gen2_0|cpu|E_pc[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add7~81\, u0|nios2_gen2_0|cpu|Add7~81, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add7~73\, u0|nios2_gen2_0|cpu|Add7~73, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add7~89\, u0|nios2_gen2_0|cpu|Add7~89, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add7~49\, u0|nios2_gen2_0|cpu|Add7~49, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add7~41\, u0|nios2_gen2_0|cpu|Add7~41, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add7~33\, u0|nios2_gen2_0|cpu|Add7~33, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add7~61\, u0|nios2_gen2_0|cpu|Add7~61, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[7]\, u0|nios2_gen2_0|cpu|M_pc_plus_one[7], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_jmp_indirect_nxt~0\, u0|nios2_gen2_0|cpu|E_ctrl_jmp_indirect_nxt~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_jmp_indirect\, u0|nios2_gen2_0|cpu|E_ctrl_jmp_indirect, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_jmp_indirect~DUPLICATE\, u0|nios2_gen2_0|cpu|M_ctrl_jmp_indirect~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[6]~DUPLICATE\, u0|nios2_gen2_0|cpu|F_pc[6]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add3~21\, u0|nios2_gen2_0|cpu|Add3~21, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add3~25\, u0|nios2_gen2_0|cpu|Add3~25, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add3~29\, u0|nios2_gen2_0|cpu|Add3~29, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][55]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][55]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][55]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][55]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][55]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][55]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][55]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][55]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][55]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][55]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][55]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][55]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr[0]~0\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr[0]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr[0]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|rd_ptr[0]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|rd_ptr[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|rd_ptr[1]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|rd_ptr[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|Add0~0\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|Add0~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr[1]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|rd_ptr[2]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|rd_ptr[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|Add0~1\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|Add0~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr[2]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|wr_ptr[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid~0\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid~1\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|next_empty~0\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|next_empty~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|empty\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|empty, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid~2\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_valid\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|out_valid, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[2]~feeder\, u0|nios2_gen2_0|cpu|D_iw[2]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[2]\, u0|nios2_gen2_0|cpu|D_iw[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_mem8~0\, u0|nios2_gen2_0|cpu|D_ctrl_mem8~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_mem8\, u0|nios2_gen2_0|cpu|E_ctrl_mem8, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_retaddr~0\, u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_retaddr~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_retaddr\, u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_retaddr, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_eretaddr~2\, u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_eretaddr~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_eretaddr~1\, u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_eretaddr~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_eretaddr~0\, u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_eretaddr~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr\, u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr, DE1_SoC_top_level_sdram, 1
instance = comp, \DRAM_DQ[0]~input\, DRAM_DQ[0]~input, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|za_data[0]\, u0|sdram_controller_0|za_data[0], DE1_SoC_top_level_sdram, 1
instance = comp, \DRAM_DQ[1]~input\, DRAM_DQ[1]~input, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|za_data[1]\, u0|sdram_controller_0|za_data[1], DE1_SoC_top_level_sdram, 1
instance = comp, \DRAM_DQ[2]~input\, DRAM_DQ[2]~input, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|za_data[2]\, u0|sdram_controller_0|za_data[2], DE1_SoC_top_level_sdram, 1
instance = comp, \DRAM_DQ[3]~input\, DRAM_DQ[3]~input, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|za_data[3]\, u0|sdram_controller_0|za_data[3], DE1_SoC_top_level_sdram, 1
instance = comp, \DRAM_DQ[4]~input\, DRAM_DQ[4]~input, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|za_data[4]\, u0|sdram_controller_0|za_data[4], DE1_SoC_top_level_sdram, 1
instance = comp, \DRAM_DQ[5]~input\, DRAM_DQ[5]~input, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|za_data[5]\, u0|sdram_controller_0|za_data[5], DE1_SoC_top_level_sdram, 1
instance = comp, \DRAM_DQ[6]~input\, DRAM_DQ[6]~input, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|za_data[6]\, u0|sdram_controller_0|za_data[6], DE1_SoC_top_level_sdram, 1
instance = comp, \DRAM_DQ[7]~input\, DRAM_DQ[7]~input, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|za_data[7]\, u0|sdram_controller_0|za_data[7], DE1_SoC_top_level_sdram, 1
instance = comp, \DRAM_DQ[8]~input\, DRAM_DQ[8]~input, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|za_data[8]\, u0|sdram_controller_0|za_data[8], DE1_SoC_top_level_sdram, 1
instance = comp, \DRAM_DQ[9]~input\, DRAM_DQ[9]~input, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|za_data[9]\, u0|sdram_controller_0|za_data[9], DE1_SoC_top_level_sdram, 1
instance = comp, \DRAM_DQ[10]~input\, DRAM_DQ[10]~input, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|za_data[10]\, u0|sdram_controller_0|za_data[10], DE1_SoC_top_level_sdram, 1
instance = comp, \DRAM_DQ[11]~input\, DRAM_DQ[11]~input, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|za_data[11]\, u0|sdram_controller_0|za_data[11], DE1_SoC_top_level_sdram, 1
instance = comp, \DRAM_DQ[12]~input\, DRAM_DQ[12]~input, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|za_data[12]\, u0|sdram_controller_0|za_data[12], DE1_SoC_top_level_sdram, 1
instance = comp, \DRAM_DQ[13]~input\, DRAM_DQ[13]~input, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|za_data[13]\, u0|sdram_controller_0|za_data[13], DE1_SoC_top_level_sdram, 1
instance = comp, \DRAM_DQ[14]~input\, DRAM_DQ[14]~input, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|za_data[14]\, u0|sdram_controller_0|za_data[14], DE1_SoC_top_level_sdram, 1
instance = comp, \DRAM_DQ[15]~input\, DRAM_DQ[15]~input, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|za_data[15]\, u0|sdram_controller_0|za_data[15], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rtl_0|auto_generated|ram_block1a0\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|mem_rtl_0|auto_generated|ram_block1a0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~6\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~6, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|always10~0\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|always10~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|always10~1\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|always10~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|rp_valid\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|rp_valid, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[12]\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[12], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[12]~6\, u0|mm_interconnect_0|rsp_mux|src_data[12]~6, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[12]~feeder\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[12]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_iw[4]\, u0|nios2_gen2_0|cpu|E_iw[4], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_iw[1]\, u0|nios2_gen2_0|cpu|E_iw[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_iw[2]~feeder\, u0|nios2_gen2_0|cpu|E_iw[2]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_iw[2]\, u0|nios2_gen2_0|cpu|E_iw[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE\, u0|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_iw[0]\, u0|nios2_gen2_0|cpu|E_iw[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ld_st_bus~0\, u0|nios2_gen2_0|cpu|E_ld_st_bus~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_ld_st_bypass\, u0|nios2_gen2_0|cpu|M_ctrl_ld_st_bypass, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ctrl_ld_st_bypass\, u0|nios2_gen2_0|cpu|A_ctrl_ld_st_bypass, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_valid_from_M\, u0|nios2_gen2_0|cpu|A_valid_from_M, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_bypass_pending\, u0|nios2_gen2_0|cpu|A_mem_bypass_pending, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_iw[3]\, u0|nios2_gen2_0|cpu|E_iw[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_dc_index_wb_inv~0\, u0|nios2_gen2_0|cpu|E_ctrl_dc_index_wb_inv~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_dc_index_wb_inv\, u0|nios2_gen2_0|cpu|M_ctrl_dc_index_wb_inv, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ctrl_dc_index_wb_inv\, u0|nios2_gen2_0|cpu|A_ctrl_dc_index_wb_inv, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_dc_addr_inv~0\, u0|nios2_gen2_0|cpu|E_ctrl_dc_addr_inv~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal222~0\, u0|nios2_gen2_0|cpu|Equal222~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_dc_addr_wb_inv\, u0|nios2_gen2_0|cpu|M_ctrl_dc_addr_wb_inv, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ctrl_dc_addr_wb_inv\, u0|nios2_gen2_0|cpu|A_ctrl_dc_addr_wb_inv, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_want_xfer~0\, u0|nios2_gen2_0|cpu|A_dc_want_xfer~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_has_started_nxt~0\, u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_has_started_nxt~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_has_started\, u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_has_started, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_starting\, u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_starting, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_offset_nxt[0]~1\, u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_offset_nxt[0]~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_offset[0]\, u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_offset[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_offset[0]~DUPLICATE\, u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_offset[0]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_offset_nxt[1]~0\, u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_offset_nxt[1]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_offset[1]\, u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_offset[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_offset_nxt[2]~2\, u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_offset_nxt[2]~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_offset[2]\, u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_offset[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_done_nxt\, u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_done_nxt, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_done\, u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_done, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_active_nxt~0\, u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_active_nxt~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_active\, u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_active, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_data_active\, u0|nios2_gen2_0|cpu|A_dc_xfer_rd_data_active, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_active\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_active, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|suppress_change_dest_id~0\, u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|suppress_change_dest_id~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_dest_id[1]\, u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_dest_id[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][67]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][67]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][67]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][67]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][67]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][67]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][67]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][67]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][67]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][67]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][67]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][67]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][67]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][67], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~10\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~10, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][67]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][67]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used~7\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used~7, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~0\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ctrl_hi_imm16~0\, u0|nios2_gen2_0|cpu|F_ctrl_hi_imm16~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_hi_imm16\, u0|nios2_gen2_0|cpu|D_ctrl_hi_imm16, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_shift_right_arith~0\, u0|nios2_gen2_0|cpu|D_ctrl_shift_right_arith~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~0\, u0|nios2_gen2_0|cpu|Equal0~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ctrl_src2_choose_imm~1\, u0|nios2_gen2_0|cpu|F_ctrl_src2_choose_imm~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ctrl_ignore_dst~0\, u0|nios2_gen2_0|cpu|F_ctrl_ignore_dst~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ctrl_src2_choose_imm~0\, u0|nios2_gen2_0|cpu|F_ctrl_src2_choose_imm~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_src2_choose_imm\, u0|nios2_gen2_0|cpu|D_ctrl_src2_choose_imm, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[1]~2\, u0|nios2_gen2_0|cpu|E_src2[1]~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_dst_regnum[4]\, u0|nios2_gen2_0|cpu|E_dst_regnum[4], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~0\, u0|mm_interconnect_0|rsp_mux_001|src_payload~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[16]~feeder\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[16]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src1_valid~1\, u0|mm_interconnect_0|cmd_demux_001|src1_valid~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|last_dest_id[1]~feeder\, u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|last_dest_id[1]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|last_dest_id[1]\, u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|last_dest_id[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal95~7\, u0|nios2_gen2_0|cpu|Equal95~7, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_cmp~2\, u0|nios2_gen2_0|cpu|D_ctrl_cmp~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal95~8\, u0|nios2_gen2_0|cpu|Equal95~8, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal95~5\, u0|nios2_gen2_0|cpu|Equal95~5, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal95~11\, u0|nios2_gen2_0|cpu|Equal95~11, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal95~9\, u0|nios2_gen2_0|cpu|Equal95~9, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal95~4\, u0|nios2_gen2_0|cpu|Equal95~4, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_cmp~0\, u0|nios2_gen2_0|cpu|D_ctrl_cmp~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_cmp~1\, u0|nios2_gen2_0|cpu|D_ctrl_cmp~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_cmp\, u0|nios2_gen2_0|cpu|E_ctrl_cmp, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result~0\, u0|nios2_gen2_0|cpu|E_alu_result~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~8\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~8, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[7]\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[7], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[7]~8\, u0|mm_interconnect_0|rsp_mux_001|src_data[7]~8, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[7]~feeder\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[7]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[14]~DUPLICATE\, u0|nios2_gen2_0|cpu|D_pc[14]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[14]\, u0|nios2_gen2_0|cpu|E_pc[14], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_exc_any~DUPLICATE\, u0|nios2_gen2_0|cpu|A_exc_any~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[10]~feeder\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[10]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_ap_offset_nxt[2]~2\, u0|nios2_gen2_0|cpu|ic_fill_ap_offset_nxt[2]~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|WideOr0~1\, u0|mm_interconnect_0|cmd_demux_001|WideOr0~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_mem16~0\, u0|nios2_gen2_0|cpu|D_ctrl_mem16~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_mem16\, u0|nios2_gen2_0|cpu|E_ctrl_mem16, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_mem_byte_en~1\, u0|nios2_gen2_0|cpu|E_mem_byte_en~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_byte_en[0]\, u0|nios2_gen2_0|cpu|M_mem_byte_en[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_byteenable_nxt[0]~0\, u0|nios2_gen2_0|cpu|d_byteenable_nxt[0]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_byte_en[0]\, u0|nios2_gen2_0|cpu|A_mem_byte_en[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_byteenable_nxt[0]~2\, u0|nios2_gen2_0|cpu|d_byteenable_nxt[0]~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_byteenable[0]\, u0|nios2_gen2_0|cpu|d_byteenable[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|WideOr0~2\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|WideOr0~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~3\, u0|mm_interconnect_0|cmd_demux|sink_ready~3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_ap_offset[0]~0\, u0|nios2_gen2_0|cpu|ic_fill_ap_offset[0]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_ap_offset[2]\, u0|nios2_gen2_0|cpu|ic_fill_ap_offset[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~12\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~12, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[8]\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[8], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[8]~10\, u0|mm_interconnect_0|rsp_mux_001|src_data[8]~10, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[8]~feeder\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[8]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~17\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~17, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28]~feeder\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~21\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~21, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[6]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[6], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[7]~feeder\, u0|nios2_gen2_0|cpu|E_src2[7]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~0\, u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~4\, u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~4, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~1\, u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~2\, u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_logic_op_raw[0]~0\, u0|nios2_gen2_0|cpu|D_logic_op_raw[0]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_logic_op[0]~1\, u0|nios2_gen2_0|cpu|D_logic_op[0]~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_op[0]\, u0|nios2_gen2_0|cpu|E_logic_op[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_logic_op_raw[1]~1\, u0|nios2_gen2_0|cpu|D_logic_op_raw[1]~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_logic_op[1]~0\, u0|nios2_gen2_0|cpu|D_logic_op[1]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_op[1]\, u0|nios2_gen2_0|cpu|E_logic_op[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[22]~feeder\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[22]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~25\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~25, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[7]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[7], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~29\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~29, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31]~feeder\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~33\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~33, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[9]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[9], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[9]~feeder\, u0|nios2_gen2_0|cpu|E_src2[9]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_dst_regnum[2]~3\, u0|nios2_gen2_0|cpu|D_dst_regnum[2]~3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_dst_regnum[2]\, u0|nios2_gen2_0|cpu|E_dst_regnum[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dst_regnum[2]\, u0|nios2_gen2_0|cpu|M_dst_regnum[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dst_regnum_from_M[2]\, u0|nios2_gen2_0|cpu|A_dst_regnum_from_M[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dst_regnum~2\, u0|nios2_gen2_0|cpu|A_dst_regnum~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dst_regnum[3]\, u0|nios2_gen2_0|cpu|M_dst_regnum[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dst_regnum_from_M[3]\, u0|nios2_gen2_0|cpu|A_dst_regnum_from_M[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dst_regnum~3\, u0|nios2_gen2_0|cpu|A_dst_regnum~3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_exc_any\, u0|nios2_gen2_0|cpu|A_exc_any, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dst_regnum[4]\, u0|nios2_gen2_0|cpu|M_dst_regnum[4], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dst_regnum_from_M[4]\, u0|nios2_gen2_0|cpu|A_dst_regnum_from_M[4], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dst_regnum~4\, u0|nios2_gen2_0|cpu|A_dst_regnum~4, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|rf_b_rd_port_addr[0]~0\, u0|nios2_gen2_0|cpu|rf_b_rd_port_addr[0]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|rf_b_rd_port_addr[1]~1\, u0|nios2_gen2_0|cpu|rf_b_rd_port_addr[1]~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|rf_b_rd_port_addr[2]~2\, u0|nios2_gen2_0|cpu|rf_b_rd_port_addr[2]~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|rf_b_rd_port_addr[3]~3\, u0|nios2_gen2_0|cpu|rf_b_rd_port_addr[3]~3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|rf_b_rd_port_addr[4]~4\, u0|nios2_gen2_0|cpu|rf_b_rd_port_addr[4]~4, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~15\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~15, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[9]\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[9], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[9]~12\, u0|mm_interconnect_0|rsp_mux_001|src_data[9]~12, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[9]~feeder\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[9]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[33]\, u0|mm_interconnect_0|cmd_mux_004|src_data[33], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|byteenable[1]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|byteenable[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~3\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[1]\, u0|nios2_gen2_0|cpu|W_wr_data[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[1]\, u0|nios2_gen2_0|cpu|M_alu_result[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1~feeder\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[36]~DUPLICATE\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[36]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr~55\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr~55, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr~56\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr~56, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[35]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[35], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~DUPLICATE\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~4\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~4, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~5\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~5, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~1\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22]~feeder\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr~17\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr~17, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[24]~13\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[24]~13, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[23]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[23], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata~1\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[32]\, u0|mm_interconnect_0|cmd_mux_004|src_data[32], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|byteenable[0]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|byteenable[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~7\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~7, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]~DUPLICATE\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_en_d1~DUPLICATE\, u0|nios2_gen2_0|cpu|A_en_d1~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_dc_index_nowb_inv~0\, u0|nios2_gen2_0|cpu|E_ctrl_dc_index_nowb_inv~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_dc_index_nowb_inv\, u0|nios2_gen2_0|cpu|M_ctrl_dc_index_nowb_inv, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ctrl_dc_index_nowb_inv\, u0|nios2_gen2_0|cpu|A_ctrl_dc_index_nowb_inv, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_en~0\, u0|nios2_gen2_0|cpu|dc_data_wr_port_en~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_dp_offset_nxt[0]~1\, u0|nios2_gen2_0|cpu|A_dc_fill_dp_offset_nxt[0]~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt[2]~1\, u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt[2]~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_dp_offset[0]\, u0|nios2_gen2_0|cpu|A_dc_fill_dp_offset[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_dp_offset_nxt[1]~2\, u0|nios2_gen2_0|cpu|A_dc_fill_dp_offset_nxt[1]~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_dp_offset[1]\, u0|nios2_gen2_0|cpu|A_dc_fill_dp_offset[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_dp_offset_nxt[2]~0\, u0|nios2_gen2_0|cpu|A_dc_fill_dp_offset_nxt[2]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_dp_offset[2]\, u0|nios2_gen2_0|cpu|A_dc_fill_dp_offset[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result~17\, u0|nios2_gen2_0|cpu|E_alu_result~17, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[9]~19\, u0|mm_interconnect_0|rsp_mux_001|src_data[9]~19, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[9]\, u0|nios2_gen2_0|cpu|i_readdata_d1[9], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|system_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a8\, u0|nios2_gen2_0|cpu|system_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a8, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add0~29\, u0|nios2_gen2_0|cpu|Add0~29, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add0~33\, u0|nios2_gen2_0|cpu|Add0~33, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[1]\, u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[1]~feeder\, u0|nios2_gen2_0|cpu|E_extra_pc[1]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc_plus_one[1]\, u0|nios2_gen2_0|cpu|D_pc_plus_one[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[1]~DUPLICATE\, u0|nios2_gen2_0|cpu|E_extra_pc[1]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[3]\, u0|nios2_gen2_0|cpu|E_alu_result[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[3]\, u0|nios2_gen2_0|cpu|M_alu_result[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_shift_right_arith~1\, u0|nios2_gen2_0|cpu|D_ctrl_shift_right_arith~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_shift_right_arith~2\, u0|nios2_gen2_0|cpu|D_ctrl_shift_right_arith~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_shift_right_arith\, u0|nios2_gen2_0|cpu|E_ctrl_shift_right_arith, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result~20\, u0|nios2_gen2_0|cpu|E_alu_result~20, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[31]\, u0|nios2_gen2_0|cpu|E_alu_result[31], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[31]\, u0|nios2_gen2_0|cpu|M_alu_result[31], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~1\, u0|mm_interconnect_0|cmd_mux_004|src_payload~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|debugaccess\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|debugaccess, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~1\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[2]\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[2]~1\, u0|mm_interconnect_0|rsp_mux|src_data[2]~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_toggle_flopped\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_toggle_flopped, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\, u0|rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\, u0|rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\, u0|rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\, u0|rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_to_in_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_006|clock_xer|out_to_in_synchronizer|din_s1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_to_in_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_006|clock_xer|out_to_in_synchronizer|dreg[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[67]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[67]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[67]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[67], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[67]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[67]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[67]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[67], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|rst1~feeder\, u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|rst1~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|rst1\, u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|rst1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[104]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[104]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[104]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[104], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[104]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[104], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[66]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[66]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[66]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[66], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[66]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[66], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[65]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[65]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[65]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[65], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[65]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[65], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~0\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_toggle\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_toggle, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_toggle~DUPLICATE\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_toggle~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|din_s1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|dreg[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][104]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][104], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_toggle_flopped~0\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_toggle_flopped~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_toggle_flopped\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_toggle_flopped, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~1\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|always0~0\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|always0~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][104]~DUPLICATE\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][104]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|read~0\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|read~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~0\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~1\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|always2~0\, u0|jtag_uart_0|always2~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|av_waitrequest~0\, u0|jtag_uart_0|av_waitrequest~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|av_waitrequest\, u0|jtag_uart_0|av_waitrequest, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|read~0\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|read~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]~1\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem_used[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem_used[0]~0\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem_used[0]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem_used[0]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem_used[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][104]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][104], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_toggle~0\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_toggle~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_toggle~DUPLICATE\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_toggle~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_to_out_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_006|clock_xer|in_to_out_synchronizer|din_s1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_to_out_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_006|clock_xer|in_to_out_synchronizer|dreg[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_valid\, u0|mm_interconnect_0|crosser_006|clock_xer|out_valid, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_to_in_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_005|clock_xer|out_to_in_synchronizer|din_s1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_to_in_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_005|clock_xer|out_to_in_synchronizer|dreg[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0\, u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|router|always1~2\, u0|mm_interconnect_0|router|always1~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|din_s1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|dreg[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|take_in_data\, u0|mm_interconnect_0|crosser_001|clock_xer|take_in_data, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle~0\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle~DUPLICATE\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|din_s1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|dreg[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[67]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[67], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[67]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[67], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sound_gen_0_as_translator|read_latency_shift_reg~0\, u0|mm_interconnect_0|sound_gen_0_as_translator|read_latency_shift_reg~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sound_gen_0_as_translator|read_latency_shift_reg[0]\, u0|mm_interconnect_0|sound_gen_0_as_translator|read_latency_shift_reg[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[66]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[66]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[66]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[66], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[66]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[66], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[65]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[65]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[65]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[65], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[65]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[65], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sound_gen_0_as_agent_rsp_fifo|mem[1][104]\, u0|mm_interconnect_0|sound_gen_0_as_agent_rsp_fifo|mem[1][104], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[104]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[104]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[104]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[104], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[104]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[104], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sound_gen_0_as_agent_rsp_fifo|mem~1\, u0|mm_interconnect_0|sound_gen_0_as_agent_rsp_fifo|mem~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sound_gen_0_as_agent_rsp_fifo|mem[0][104]~feeder\, u0|mm_interconnect_0|sound_gen_0_as_agent_rsp_fifo|mem[0][104]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sound_gen_0_as_agent_rsp_fifo|mem_used[1]~2\, u0|mm_interconnect_0|sound_gen_0_as_agent_rsp_fifo|mem_used[1]~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sound_gen_0_as_agent_rsp_fifo|mem[0][104]\, u0|mm_interconnect_0|sound_gen_0_as_agent_rsp_fifo|mem[0][104], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_toggle\, u0|mm_interconnect_0|crosser_005|clock_xer|in_data_toggle, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sound_gen_0_as_agent_rdata_fifo|read~0\, u0|mm_interconnect_0|sound_gen_0_as_agent_rdata_fifo|read~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sound_gen_0_as_agent_rdata_fifo|mem_used[1]~1\, u0|mm_interconnect_0|sound_gen_0_as_agent_rdata_fifo|mem_used[1]~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sound_gen_0_as_agent_rdata_fifo|mem_used[1]\, u0|mm_interconnect_0|sound_gen_0_as_agent_rdata_fifo|mem_used[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sound_gen_0_as_agent_rdata_fifo|mem_used[0]~0\, u0|mm_interconnect_0|sound_gen_0_as_agent_rdata_fifo|mem_used[0]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sound_gen_0_as_agent_rdata_fifo|mem_used[0]\, u0|mm_interconnect_0|sound_gen_0_as_agent_rdata_fifo|mem_used[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sound_gen_0_as_agent|uncompressor|sink_ready~0\, u0|mm_interconnect_0|sound_gen_0_as_agent|uncompressor|sink_ready~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sound_gen_0_as_agent_rsp_fifo|mem_used[1]~0\, u0|mm_interconnect_0|sound_gen_0_as_agent_rsp_fifo|mem_used[1]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sound_gen_0_as_agent_rsp_fifo|mem_used[1]\, u0|mm_interconnect_0|sound_gen_0_as_agent_rsp_fifo|mem_used[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sound_gen_0_as_agent_rsp_fifo|mem~0\, u0|mm_interconnect_0|sound_gen_0_as_agent_rsp_fifo|mem~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sound_gen_0_as_translator|wait_latency_counter~1\, u0|mm_interconnect_0|sound_gen_0_as_translator|wait_latency_counter~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sound_gen_0_as_translator|wait_latency_counter[0]\, u0|mm_interconnect_0|sound_gen_0_as_translator|wait_latency_counter[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sound_gen_0_as_translator|wait_latency_counter~0\, u0|mm_interconnect_0|sound_gen_0_as_translator|wait_latency_counter~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sound_gen_0_as_translator|wait_latency_counter[1]\, u0|mm_interconnect_0|sound_gen_0_as_translator|wait_latency_counter[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sound_gen_0_as_translator|av_waitrequest_generated~0\, u0|mm_interconnect_0|sound_gen_0_as_translator|av_waitrequest_generated~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_toggle_flopped~0\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_toggle_flopped~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_toggle_flopped\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_toggle_flopped, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sound_gen_0_as_agent|rf_source_valid~0\, u0|mm_interconnect_0|sound_gen_0_as_agent|rf_source_valid~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sound_gen_0_as_agent_rsp_fifo|mem_used[0]~1\, u0|mm_interconnect_0|sound_gen_0_as_agent_rsp_fifo|mem_used[0]~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sound_gen_0_as_agent_rsp_fifo|mem_used[0]\, u0|mm_interconnect_0|sound_gen_0_as_agent_rsp_fifo|mem_used[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_toggle~0\, u0|mm_interconnect_0|crosser_005|clock_xer|in_data_toggle~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_toggle~DUPLICATE\, u0|mm_interconnect_0|crosser_005|clock_xer|in_data_toggle~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_to_out_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_005|clock_xer|in_to_out_synchronizer|din_s1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_to_out_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_005|clock_xer|in_to_out_synchronizer|dreg[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_toggle_flopped\, u0|mm_interconnect_0|crosser_005|clock_xer|out_data_toggle_flopped, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_valid\, u0|mm_interconnect_0|crosser_005|clock_xer|out_valid, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sound_gen_0_as_agent_rdata_fifo|mem[1][0]\, u0|mm_interconnect_0|sound_gen_0_as_agent_rdata_fifo|mem[1][0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sound_gen_0_as_translator|av_readdata_pre[0]~feeder\, u0|mm_interconnect_0|sound_gen_0_as_translator|av_readdata_pre[0]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sound_gen_0_as_translator|av_readdata_pre[0]\, u0|mm_interconnect_0|sound_gen_0_as_translator|av_readdata_pre[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sound_gen_0_as_agent_rdata_fifo|mem~0\, u0|mm_interconnect_0|sound_gen_0_as_agent_rdata_fifo|mem~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sound_gen_0_as_agent_rdata_fifo|mem[0][0]~1\, u0|mm_interconnect_0|sound_gen_0_as_agent_rdata_fifo|mem[0][0]~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sound_gen_0_as_agent_rdata_fifo|mem[0][0]\, u0|mm_interconnect_0|sound_gen_0_as_agent_rdata_fifo|mem[0][0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sound_gen_0_as_agent_rdata_fifo|out_data[0]~0\, u0|mm_interconnect_0|sound_gen_0_as_agent_rdata_fifo|out_data[0]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|take_in_data\, u0|mm_interconnect_0|crosser_005|clock_xer|take_in_data, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[2]\, u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[2]\, u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[2], DE1_SoC_top_level_sdram, 1
instance = comp, \~GND\, ~GND, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[38]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[38], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[38]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[38]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[38]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[38], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|fifo_rd~0\, u0|jtag_uart_0|fifo_rd~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full\, u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|t_dav~DUPLICATE\, u0|jtag_uart_0|t_dav~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0\, u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav\, u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~1, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2\, u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|td_shift[10]\, u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|td_shift[10], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|write_stalled~0\, u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|write_stalled~0, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0], DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|state~1\, u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|state~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|state\, u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|state, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|count[2]\, u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|count[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|count[3]\, u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|count[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|count[4]\, u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|count[4], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|count[5]\, u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|count[5], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|count[6]\, u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|count[6], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|count[7]~feeder\, u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|count[7]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|count[7]\, u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|count[7], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|count[8]\, u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|count[8], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|count[9]~0\, u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|count[9]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|count[9]\, u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|count[9], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|count[9]~_wirecell\, u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|count[9]~_wirecell, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|count[0]~DUPLICATE\, u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|count[0]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|count[1]\, u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|count[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|write_stalled~1\, u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|write_stalled~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|write_stalled\, u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|write_stalled, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|t_dav\, u0|jtag_uart_0|t_dav, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|write~1\, u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|write~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|write~0\, u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|write~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|write\, u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|write, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|write1\, u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|write1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|write2\, u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|write2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|always2~0\, u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|always2~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|write_valid\, u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|write_valid, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|rst2\, u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|rst2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|t_ena~0\, u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|t_ena~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0\, u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\, u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\, u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\, u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\, u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\, u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\, u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]\, u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4\, u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]\, u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5\, u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]\, u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0\, u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0\, u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty\, u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1\, u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\, u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0\, u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1\, u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~DUPLICATE\, u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|wr_rfifo\, u0|jtag_uart_0|wr_rfifo, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|fifo_rd~1\, u0|jtag_uart_0|fifo_rd~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder\, u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|wdata[0]\, u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|wdata[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\, u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\, u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\, u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\, u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\, u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\, u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\, u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\, u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\, u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\, u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\, u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\, u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\, u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\, u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\, u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\, u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\, u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\, u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3\, u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3]\, u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4\, u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4]\, u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5\, u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5]\, u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\, u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|state~0\, u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|state~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|count[0]\, u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|count[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|rvalid\, u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|rvalid, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|td_shift~0\, u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|td_shift~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\, u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\, u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]\, u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4\, u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]\, u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5\, u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]\, u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0\, u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full\, u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1\, u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2\, u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty\, u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|r_val~0\, u0|jtag_uart_0|r_val~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|r_val\, u0|jtag_uart_0|r_val, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|rvalid0~0\, u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|rvalid0~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|r_ena1\, u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|r_ena1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|r_ena~0\, u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|r_ena~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\, u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\, u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\, u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\, u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\, u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\, u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\, u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\, u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\, u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\, u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\, u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\, u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\, u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\, u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\, u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\, u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\, u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\, u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3\, u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3]\, u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4\, u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4]\, u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5\, u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5]\, u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_data_starting\, u0|nios2_gen2_0|cpu|A_dc_xfer_rd_data_starting, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_starting\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_starting, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_offset_nxt[0]~0\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_offset_nxt[0]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_offset[0]\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_offset[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_offset[1]\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_offset[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_offset_nxt[1]~1\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_offset_nxt[1]~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_offset[1]~DUPLICATE\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_offset[1]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_offset_nxt[2]~2\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_offset_nxt[2]~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_offset[2]\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_offset[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_starting~feeder\, u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_starting~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_starting\, u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_starting, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_offset[0]\, u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_offset[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_offset_nxt[0]~0\, u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_offset_nxt[0]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_offset[0]~DUPLICATE\, u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_offset[0]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_offset_nxt[1]~1\, u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_offset_nxt[1]~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_offset[1]\, u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_offset[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_offset_nxt[2]~2\, u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_offset_nxt[2]~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_offset[2]\, u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_offset[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[2]\, u0|nios2_gen2_0|cpu|A_mem_baddr[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_addr[0]~0\, u0|nios2_gen2_0|cpu|dc_data_wr_port_addr[0]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_addr[1]~1\, u0|nios2_gen2_0|cpu|dc_data_wr_port_addr[1]~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[10]\, u0|nios2_gen2_0|cpu|D_iw[10], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[67]~feeder\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[67]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|router|always1~3\, u0|mm_interconnect_0|router|always1~3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_toggle~0\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_toggle~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_toggle\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_toggle, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[66]\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[66], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[66]\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[66], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|din_s1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|dreg[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~1\, u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[67]\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[67], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~0\, u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~2\, u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]\, u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~1\, u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[1]\, u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_waitrequest_generated~0\, u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_waitrequest_generated~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_toggle_flopped~0\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_toggle_flopped~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_toggle_flopped\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_toggle_flopped, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|din_s1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|dreg[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_ready~0\, u0|mm_interconnect_0|crosser_003|clock_xer|in_ready~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|router|always1~4\, u0|mm_interconnect_0|router|always1~4, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_channel[3]\, u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_channel[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|take_in_data~0\, u0|mm_interconnect_0|crosser_003|clock_xer|take_in_data~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|take_in_data~1\, u0|mm_interconnect_0|crosser_003|clock_xer|take_in_data~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[67]\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[67], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[67]~DUPLICATE\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[67]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~0\, u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0]\, u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[65]~feeder\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[65]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[65]\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[65], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[65]\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[65], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][104]\, u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][104], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[104]~feeder\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[104]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[104]\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[104], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[104]~feeder\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[104]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[104]\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[104], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~2\, u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~DUPLICATE\, u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_to_in_synchronizer|din_s1~feeder\, u0|mm_interconnect_0|crosser_007|clock_xer|out_to_in_synchronizer|din_s1~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_to_in_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_007|clock_xer|out_to_in_synchronizer|din_s1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_to_in_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_007|clock_xer|out_to_in_synchronizer|dreg[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rdata_fifo|read~0\, u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rdata_fifo|read~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rdata_fifo|mem_used[1]~1\, u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rdata_fifo|mem_used[1]~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rdata_fifo|mem_used[1]\, u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rdata_fifo|mem_used[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rdata_fifo|mem_used[0]~0\, u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rdata_fifo|mem_used[0]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rdata_fifo|mem_used[0]\, u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rdata_fifo|mem_used[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|always0~0\, u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|always0~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][104]\, u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][104], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|read~0\, u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|read~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|write~0\, u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|write~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~1\, u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]\, u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~0\, u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]\, u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_toggle~0\, u0|mm_interconnect_0|crosser_007|clock_xer|in_data_toggle~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_toggle\, u0|mm_interconnect_0|crosser_007|clock_xer|in_data_toggle, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_to_out_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_007|clock_xer|in_to_out_synchronizer|din_s1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_to_out_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_007|clock_xer|in_to_out_synchronizer|dreg[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_toggle_flopped\, u0|mm_interconnect_0|crosser_007|clock_xer|out_data_toggle_flopped, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_valid\, u0|mm_interconnect_0|crosser_007|clock_xer|out_valid, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[12]\, u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[12], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[12]\, u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[12], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[12]~feeder\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[12]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][12]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][12], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~2\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][12]~feeder\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][12]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|always0~0\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|always0~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][12]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][12], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|always4~0\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|always4~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|take_in_data\, u0|mm_interconnect_0|crosser_006|clock_xer|take_in_data, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[12]\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[12], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[12]\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[12], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][67]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][67], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|rf_source_valid~0\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|rf_source_valid~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~2\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][67]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][67], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][85]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][85], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][85]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][85], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_004|src0_valid~0\, u0|mm_interconnect_0|rsp_demux_004|src0_valid~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[12]~17\, u0|mm_interconnect_0|rsp_mux|src_data[12]~17, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_005|src0_valid~0\, u0|mm_interconnect_0|rsp_demux_005|src0_valid~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[38]\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[38], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[38]\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[38], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre[30]\, u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre[30], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][30]\, u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][30], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rdata_fifo|mem~0\, u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rdata_fifo|mem~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][0]~1\, u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][0]~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][0]\, u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rdata_fifo|out_data[0]~0\, u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rdata_fifo|out_data[0]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[12]~feeder\, u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[12]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|take_in_data\, u0|mm_interconnect_0|crosser_007|clock_xer|take_in_data, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[12]\, u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[12], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[12]\, u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[12], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[12]~18\, u0|mm_interconnect_0|rsp_mux|src_data[12]~18, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[12]\, u0|nios2_gen2_0|cpu|d_readdata_d1[12], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal212~0\, u0|nios2_gen2_0|cpu|Equal212~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal212~1\, u0|nios2_gen2_0|cpu|Equal212~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_ld8\, u0|nios2_gen2_0|cpu|M_ctrl_ld8, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[1]\, u0|nios2_gen2_0|cpu|M_mem_baddr[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal215~0\, u0|nios2_gen2_0|cpu|Equal215~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_ld16\, u0|nios2_gen2_0|cpu|M_ctrl_ld16, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ld_align_sh16~0\, u0|nios2_gen2_0|cpu|M_ld_align_sh16~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ld_align_sh16\, u0|nios2_gen2_0|cpu|A_ld_align_sh16, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[0]\, u0|nios2_gen2_0|cpu|M_mem_baddr[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ld_align_byte1_fill~0\, u0|nios2_gen2_0|cpu|M_ld_align_byte1_fill~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ld_align_sh8\, u0|nios2_gen2_0|cpu|M_ld_align_sh8, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ld_align_sh8\, u0|nios2_gen2_0|cpu|A_ld_align_sh8, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[4]~feeder\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[4]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[4]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[4], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[4]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[4], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[2]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[2]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[2]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[2]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[2]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[2]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[3]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[3]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[3]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[3]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[3]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[3]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[5]~feeder\, u0|nios2_gen2_0|cpu|A_mem_baddr[5]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[5]\, u0|nios2_gen2_0|cpu|A_mem_baddr[5], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[6]~feeder\, u0|nios2_gen2_0|cpu|A_mem_baddr[6]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[6]~DUPLICATE\, u0|nios2_gen2_0|cpu|A_mem_baddr[6]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[7]\, u0|nios2_gen2_0|cpu|A_mem_baddr[7], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[8]~feeder\, u0|nios2_gen2_0|cpu|E_src2[8]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add0~13\, u0|nios2_gen2_0|cpu|Add0~13, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[6]\, u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[6], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[6]~feeder\, u0|nios2_gen2_0|cpu|E_extra_pc[6]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc_plus_one[6]\, u0|nios2_gen2_0|cpu|D_pc_plus_one[6], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[6]~DUPLICATE\, u0|nios2_gen2_0|cpu|E_extra_pc[6]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[7]~1\, u0|nios2_gen2_0|cpu|E_src2[7]~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[8]\, u0|nios2_gen2_0|cpu|E_src2[8], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result~12\, u0|nios2_gen2_0|cpu|E_alu_result~12, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[8]\, u0|nios2_gen2_0|cpu|E_alu_result[8], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[8]~feeder\, u0|nios2_gen2_0|cpu|M_alu_result[8]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[8]\, u0|nios2_gen2_0|cpu|M_alu_result[8], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_regnum_b_cmp_F~1\, u0|nios2_gen2_0|cpu|M_regnum_b_cmp_F~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal312~0\, u0|nios2_gen2_0|cpu|Equal312~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ctrl_ignore_dst\, u0|nios2_gen2_0|cpu|F_ctrl_ignore_dst, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_ignore_dst\, u0|nios2_gen2_0|cpu|D_ctrl_ignore_dst, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_wr_dst_reg\, u0|nios2_gen2_0|cpu|D_wr_dst_reg, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_wr_dst_reg_from_D\, u0|nios2_gen2_0|cpu|E_wr_dst_reg_from_D, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_wr_dst_reg\, u0|nios2_gen2_0|cpu|E_wr_dst_reg, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_wr_dst_reg_from_E\, u0|nios2_gen2_0|cpu|M_wr_dst_reg_from_E, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_regnum_b_cmp_F~0\, u0|nios2_gen2_0|cpu|M_regnum_b_cmp_F~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_regnum_b_cmp_F\, u0|nios2_gen2_0|cpu|M_regnum_b_cmp_F, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_regnum_b_cmp_D\, u0|nios2_gen2_0|cpu|M_regnum_b_cmp_D, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_regnum_b_cmp_D\, u0|nios2_gen2_0|cpu|A_regnum_b_cmp_D, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[22]~6\, u0|nios2_gen2_0|cpu|D_src2_reg[22]~6, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_rot~0\, u0|nios2_gen2_0|cpu|D_ctrl_rot~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_rot\, u0|nios2_gen2_0|cpu|E_ctrl_rot, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot_left~0\, u0|nios2_gen2_0|cpu|D_ctrl_shift_rot_left~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_shift_rot_left\, u0|nios2_gen2_0|cpu|E_ctrl_shift_rot_left, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_shift_rot_right\, u0|nios2_gen2_0|cpu|E_ctrl_shift_rot_right, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_pass1~0\, u0|nios2_gen2_0|cpu|E_rot_pass1~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_pass1\, u0|nios2_gen2_0|cpu|M_rot_pass1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_mask[0]~6\, u0|nios2_gen2_0|cpu|E_rot_mask[0]~6, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_mask[0]\, u0|nios2_gen2_0|cpu|M_rot_mask[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_sel_fill1~0\, u0|nios2_gen2_0|cpu|E_rot_sel_fill1~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_sel_fill1\, u0|nios2_gen2_0|cpu|M_rot_sel_fill1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add10~3\, u0|nios2_gen2_0|cpu|Add10~3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_rn[4]~DUPLICATE\, u0|nios2_gen2_0|cpu|M_rot_rn[4]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add10~2\, u0|nios2_gen2_0|cpu|Add10~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_rn[3]\, u0|nios2_gen2_0|cpu|M_rot_rn[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[0]~3\, u0|nios2_gen2_0|cpu|D_src2_reg[0]~3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[0]~4\, u0|nios2_gen2_0|cpu|D_src2_reg[0]~4, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~3\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[4]\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[4], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[4]~3\, u0|mm_interconnect_0|rsp_mux|src_data[4]~3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[4]~3\, u0|mm_interconnect_0|rsp_mux_001|src_data[4]~3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[4]\, u0|nios2_gen2_0|cpu|i_readdata_d1[4], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~4\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~4, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[5]\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[5], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[5]~4\, u0|mm_interconnect_0|rsp_mux|src_data[5]~4, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[5]~feeder\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[5]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|writedata[3]~DUPLICATE\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|writedata[3]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~2\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~11\, u0|mm_interconnect_0|cmd_mux_004|src_payload~11, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|writedata[4]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|writedata[4], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~10\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~10, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~19\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~19, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[12]~feeder\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[12]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[12]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[12], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14]~feeder\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[0]\, u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[0]~feeder\, u0|nios2_gen2_0|cpu|E_extra_pc[0]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc_plus_one[0]\, u0|nios2_gen2_0|cpu|D_pc_plus_one[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[0]\, u0|nios2_gen2_0|cpu|E_extra_pc[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[2]\, u0|nios2_gen2_0|cpu|W_wr_data[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[27]~feeder\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[27]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[11]~feeder\, u0|nios2_gen2_0|cpu|M_st_data[11]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[5]~feeder\, u0|nios2_gen2_0|cpu|E_src2[5]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_mask[2]~3\, u0|nios2_gen2_0|cpu|E_rot_mask[2]~3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_mask[2]\, u0|nios2_gen2_0|cpu|M_rot_mask[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_ld8_ld16\, u0|nios2_gen2_0|cpu|M_ctrl_ld8_ld16, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ld_align_byte2_byte3_fill\, u0|nios2_gen2_0|cpu|M_ld_align_byte2_byte3_fill, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ld_align_byte2_byte3_fill\, u0|nios2_gen2_0|cpu|A_ld_align_byte2_byte3_fill, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_ld~0\, u0|nios2_gen2_0|cpu|D_ctrl_ld~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_ld\, u0|nios2_gen2_0|cpu|E_ctrl_ld, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_ld\, u0|nios2_gen2_0|cpu|M_ctrl_ld, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[9]~feeder\, u0|nios2_gen2_0|cpu|A_mem_baddr[9]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[9]\, u0|nios2_gen2_0|cpu|A_mem_baddr[9], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[10]~feeder\, u0|nios2_gen2_0|cpu|E_src2[10]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add0~17\, u0|nios2_gen2_0|cpu|Add0~17, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add0~21\, u0|nios2_gen2_0|cpu|Add0~21, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[8]\, u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[8], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[8]~feeder\, u0|nios2_gen2_0|cpu|E_extra_pc[8]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc_plus_one[8]~feeder\, u0|nios2_gen2_0|cpu|D_pc_plus_one[8]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc_plus_one[8]\, u0|nios2_gen2_0|cpu|D_pc_plus_one[8], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[8]\, u0|nios2_gen2_0|cpu|E_extra_pc[8], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result~10\, u0|nios2_gen2_0|cpu|E_alu_result~10, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[10]\, u0|nios2_gen2_0|cpu|E_alu_result[10], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[10]~feeder\, u0|nios2_gen2_0|cpu|M_alu_result[10]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[10]\, u0|nios2_gen2_0|cpu|M_alu_result[10], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[10]\, u0|nios2_gen2_0|cpu|W_wr_data[10], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[10]~28\, u0|nios2_gen2_0|cpu|D_src2_reg[10]~28, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[23]~feeder\, u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[23]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[23]\, u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[23], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[23]\, u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[23], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[23]\, u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[23], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[23]\, u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[23], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[23]~10\, u0|mm_interconnect_0|rsp_mux|src_data[23]~10, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[23]~feeder\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[23]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_byte_en[0]~1\, u0|nios2_gen2_0|cpu|dc_data_wr_port_byte_en[0]~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[0]~0\, u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[0]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[1]~1\, u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[1]~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[2]~2\, u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[2]~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[3]~3\, u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[3]~3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[6]\, u0|nios2_gen2_0|cpu|A_mem_baddr[6], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[4]~4\, u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[4]~4, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[5]~5\, u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[5]~5, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[6]~6\, u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[6]~6, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[7]~7\, u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[7]~7, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[8]~8\, u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[8]~8, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[1]\, u0|nios2_gen2_0|cpu|M_st_data[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[1]\, u0|nios2_gen2_0|cpu|A_st_data[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[1]\, u0|nios2_gen2_0|cpu|A_dc_st_data[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata~0\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9]~feeder\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~13\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~13, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~18\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~18, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr~47\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr~47, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[5]~9\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[5]~9, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[5]~10\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[5]~10, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[10]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[10], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7]~feeder\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19]~0\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7]~DUPLICATE\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[7]\, u0|nios2_gen2_0|cpu|E_src2_reg[7], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[7]\, u0|nios2_gen2_0|cpu|M_st_data[7], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[7]\, u0|nios2_gen2_0|cpu|A_st_data[7], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[2]~feeder\, u0|nios2_gen2_0|cpu|M_st_data[2]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[2]\, u0|nios2_gen2_0|cpu|M_st_data[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[2]\, u0|nios2_gen2_0|cpu|A_st_data[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[2]\, u0|nios2_gen2_0|cpu|A_dc_st_data[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[2]~30\, u0|nios2_gen2_0|cpu|dc_data_wr_port_data[2]~30, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[3]\, u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[3]\, u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[5]\, u0|nios2_gen2_0|cpu|E_src2_reg[5], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[5]\, u0|nios2_gen2_0|cpu|M_st_data[5], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ld_align_byte1_fill\, u0|nios2_gen2_0|cpu|A_ld_align_byte1_fill, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_data_ram_ld_align_sign_bit\, u0|nios2_gen2_0|cpu|A_data_ram_ld_align_sign_bit, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_ld_signed~0\, u0|nios2_gen2_0|cpu|E_ctrl_ld_signed~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_ld_signed\, u0|nios2_gen2_0|cpu|M_ctrl_ld_signed, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ctrl_ld_signed\, u0|nios2_gen2_0|cpu|A_ctrl_ld_signed, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[10]~DUPLICATE\, u0|nios2_gen2_0|cpu|F_pc[10]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add3~33\, u0|nios2_gen2_0|cpu|Add3~33, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add3~81\, u0|nios2_gen2_0|cpu|Add3~81, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc_plus_one[10]\, u0|nios2_gen2_0|cpu|D_pc_plus_one[10], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~14\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~14, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[14]\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[14], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[14]~30\, u0|mm_interconnect_0|rsp_mux|src_data[14]~30, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[14]~feeder\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[14]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[14]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[14], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[14]~feeder\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[14]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[14]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[14], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[14]~14\, u0|mm_interconnect_0|rsp_mux_001|src_data[14]~14, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[14]\, u0|nios2_gen2_0|cpu|i_readdata_d1[14], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~9\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~9, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[15]\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[15], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[15]~11\, u0|mm_interconnect_0|rsp_mux|src_data[15]~11, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[15]~feeder\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[15]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[5]\, u0|nios2_gen2_0|cpu|A_st_data[5], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[5]\, u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[5], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[5]~feeder\, u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[5]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[5]\, u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[5], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|wdata[4]\, u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|wdata[4], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|wdata[5]\, u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|wdata[5], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|wdata[6]\, u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|wdata[6], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|wdata[7]\, u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|wdata[7], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0\, u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|read_0\, u0|jtag_uart_0|read_0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[5]~feeder\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[5]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][5]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][5], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~18\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~18, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][5]~feeder\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][5]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][5]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][5], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[5]\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[5], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[5]\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[5], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[5]~46\, u0|mm_interconnect_0|rsp_mux|src_data[5]~46, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[5]~47\, u0|mm_interconnect_0|rsp_mux|src_data[5]~47, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[5]\, u0|nios2_gen2_0|cpu|d_readdata_d1[5], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[5]\, u0|nios2_gen2_0|cpu|A_dc_st_data[5], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[5]~28\, u0|nios2_gen2_0|cpu|dc_data_wr_port_data[5]~28, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[6]\, u0|nios2_gen2_0|cpu|E_src2_reg[6], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[6]~feeder\, u0|nios2_gen2_0|cpu|M_st_data[6]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[6]\, u0|nios2_gen2_0|cpu|M_st_data[6], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[6]\, u0|nios2_gen2_0|cpu|A_st_data[6], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[6]\, u0|nios2_gen2_0|cpu|A_dc_st_data[6], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~13\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~13, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[6]\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[6], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[6]~11\, u0|mm_interconnect_0|rsp_mux_001|src_data[6]~11, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[6]~feeder\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[6]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][6]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][6], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~7\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~7, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][6]~feeder\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][6]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][6]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][6], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[6]\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[6], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[6]\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[6], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[6]\, u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[6], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[6]\, u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[6], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[6]~28\, u0|mm_interconnect_0|rsp_mux|src_data[6]~28, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[6]~29\, u0|mm_interconnect_0|rsp_mux|src_data[6]~29, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[6]\, u0|nios2_gen2_0|cpu|d_readdata_d1[6], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[6]~16\, u0|nios2_gen2_0|cpu|dc_data_wr_port_data[6]~16, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[7]\, u0|nios2_gen2_0|cpu|A_dc_st_data[7], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[7]~feeder\, u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[7]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[7]\, u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[7], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[7]\, u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[7], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[7]~feeder\, u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[7]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[7]\, u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[7], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[7]\, u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[7], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[7]~feeder\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[7]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][7]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][7], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~0\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][7]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][7], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[7]\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[7], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[7]~feeder\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[7]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[7]\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[7], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[7]~8\, u0|mm_interconnect_0|rsp_mux|src_data[7]~8, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[7]~9\, u0|mm_interconnect_0|rsp_mux|src_data[7]~9, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[7]\, u0|nios2_gen2_0|cpu|d_readdata_d1[7], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[7]~1\, u0|nios2_gen2_0|cpu|dc_data_wr_port_data[7]~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_st~0\, u0|nios2_gen2_0|cpu|E_ctrl_st~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_st\, u0|nios2_gen2_0|cpu|M_ctrl_st, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ctrl_st\, u0|nios2_gen2_0|cpu|A_ctrl_st, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_wr_data[31]~1\, u0|nios2_gen2_0|cpu|A_dc_fill_wr_data[31]~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[11]\, u0|nios2_gen2_0|cpu|E_pc[11], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[9]\, u0|nios2_gen2_0|cpu|D_pc[9], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[9]\, u0|nios2_gen2_0|cpu|E_pc[9], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[8]\, u0|nios2_gen2_0|cpu|E_pc[8], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add7~25\, u0|nios2_gen2_0|cpu|Add7~25, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add7~17\, u0|nios2_gen2_0|cpu|Add7~17, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add7~13\, u0|nios2_gen2_0|cpu|Add7~13, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add7~1\, u0|nios2_gen2_0|cpu|Add7~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[11]\, u0|nios2_gen2_0|cpu|M_pc_plus_one[11], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_byte_en[1]~2\, u0|nios2_gen2_0|cpu|dc_data_wr_port_byte_en[1]~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_wr_data[15]~3\, u0|nios2_gen2_0|cpu|A_dc_fill_wr_data[15]~3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[9]\, u0|nios2_gen2_0|cpu|A_dc_st_data[9], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[9]~20\, u0|nios2_gen2_0|cpu|dc_data_wr_port_data[9]~20, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[10]~feeder\, u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[10]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[10]\, u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[10], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[10]\, u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[10], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|ien_AE~0\, u0|jtag_uart_0|ien_AE~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[10]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[10]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[10]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[10], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[10]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[10]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[10]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[10], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|jupdate~DUPLICATE\, u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|jupdate~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|jupdate~0\, u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|jupdate~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|jupdate~feeder\, u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|jupdate~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|jupdate\, u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|jupdate, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|jupdate1\, u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|jupdate1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|jupdate2\, u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|jupdate2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|always2~1\, u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|always2~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|t_pause~0\, u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|t_pause~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0\, u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|ac~0\, u0|jtag_uart_0|ac~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|ac\, u0|jtag_uart_0|ac, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[10]~feeder\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[10]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][10]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][10], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~4\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~4, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][10]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][10], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[10]\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[10], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[10]\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[10], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[10]~24\, u0|mm_interconnect_0|rsp_mux|src_data[10]~24, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~11\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~11, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[10]\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[10], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[10]~9\, u0|mm_interconnect_0|rsp_mux_001|src_data[10]~9, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[10]~25\, u0|mm_interconnect_0|rsp_mux|src_data[10]~25, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[10]\, u0|nios2_gen2_0|cpu|d_readdata_d1[10], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[10]\, u0|nios2_gen2_0|cpu|A_dc_st_data[10], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[10]~feeder\, u0|nios2_gen2_0|cpu|A_st_data[10]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[10]\, u0|nios2_gen2_0|cpu|A_st_data[10], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[10]~12\, u0|nios2_gen2_0|cpu|dc_data_wr_port_data[10]~12, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[11]\, u0|nios2_gen2_0|cpu|A_st_data[11], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[11]\, u0|nios2_gen2_0|cpu|A_dc_st_data[11], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[11]~feeder\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[11]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[13]~feeder\, u0|nios2_gen2_0|cpu|M_st_data[13]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[30]~19\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[30]~19, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[17]~feeder\, u0|nios2_gen2_0|cpu|D_iw[17]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[17]\, u0|nios2_gen2_0|cpu|D_iw[17], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[11]~feeder\, u0|nios2_gen2_0|cpu|E_src2[11]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[11]\, u0|nios2_gen2_0|cpu|E_src2[11], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[12]~feeder\, u0|nios2_gen2_0|cpu|E_src2[12]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[31]\, u0|nios2_gen2_0|cpu|D_iw[31], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|rf_a_rd_port_addr[4]~4\, u0|nios2_gen2_0|cpu|rf_a_rd_port_addr[4]~4, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[0]~0\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[0]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[12]~feeder\, u0|nios2_gen2_0|cpu|M_st_data[12]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[12]\, u0|nios2_gen2_0|cpu|E_src2_reg[12], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[12]\, u0|nios2_gen2_0|cpu|M_st_data[12], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[12]\, u0|nios2_gen2_0|cpu|A_st_data[12], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[12]\, u0|nios2_gen2_0|cpu|A_dc_st_data[12], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[12]~8\, u0|nios2_gen2_0|cpu|dc_data_wr_port_data[12]~8, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[13]~feeder\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[13]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[14]~feeder\, u0|nios2_gen2_0|cpu|M_st_data[14]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[17]~feeder\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[17]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[16]~feeder\, u0|nios2_gen2_0|cpu|M_st_data[16]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[16]\, u0|nios2_gen2_0|cpu|W_wr_data[16], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[14]\, u0|nios2_gen2_0|cpu|E_src2[14], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[15]~feeder\, u0|nios2_gen2_0|cpu|E_src2[15]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[15]\, u0|nios2_gen2_0|cpu|W_wr_data[15], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[15]~26\, u0|nios2_gen2_0|cpu|D_src2_reg[15]~26, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[19]~feeder\, u0|nios2_gen2_0|cpu|A_slow_inst_result[19]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~0\, u0|mm_interconnect_0|rsp_mux|src_payload~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[19]\, u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[19], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[19]\, u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[19], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]~DUPLICATE\, u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|Add1~1\, u0|jtag_uart_0|Add1~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|Add1~9\, u0|jtag_uart_0|Add1~9, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|Add1~25\, u0|jtag_uart_0|Add1~25, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|Add1~17\, u0|jtag_uart_0|Add1~17, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[19]~feeder\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[19]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][19]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][19], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~17\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~17, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][19]~feeder\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][19]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][19]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][19], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[19]\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[19], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[19]\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[19], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[19]~45\, u0|mm_interconnect_0|rsp_mux|src_data[19]~45, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[19]~feeder\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[19]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[19]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[19], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[19]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[19], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[19]\, u0|mm_interconnect_0|rsp_mux|src_data[19], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[19]\, u0|nios2_gen2_0|cpu|d_readdata_d1[19], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result_en~0\, u0|nios2_gen2_0|cpu|A_slow_inst_result_en~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[19]\, u0|nios2_gen2_0|cpu|A_slow_inst_result[19], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_sel_fill2~0\, u0|nios2_gen2_0|cpu|E_rot_sel_fill2~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_sel_fill2\, u0|nios2_gen2_0|cpu|M_rot_sel_fill2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_pass2~0\, u0|nios2_gen2_0|cpu|E_rot_pass2~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_pass2~DUPLICATE\, u0|nios2_gen2_0|cpu|M_rot_pass2~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add10~0\, u0|nios2_gen2_0|cpu|Add10~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_step1[15]~18\, u0|nios2_gen2_0|cpu|E_rot_step1[15]~18, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[20]~feeder\, u0|nios2_gen2_0|cpu|A_slow_inst_result[20]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|Add1~13\, u0|jtag_uart_0|Add1~13, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[20]~feeder\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[20]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][20]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][20], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~15\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~15, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][20]~feeder\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][20]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][20]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][20], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[20]\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[20], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[20]\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[20], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[20]~feeder\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[20]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[17]~feeder\, u0|nios2_gen2_0|cpu|M_st_data[17]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[15]\, u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[15], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[21]~feeder\, u0|nios2_gen2_0|cpu|A_slow_inst_result[21]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[21]\, u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[21], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[21]\, u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[21], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[21]~feeder\, u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[21]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[21]\, u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[21], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[21]\, u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[21], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|Add1~21\, u0|jtag_uart_0|Add1~21, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[21]~feeder\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[21]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][21]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][21], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~19\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~19, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][21]~feeder\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][21]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][21]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][21], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[21]\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[21], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[21]\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[21], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[21]~feeder\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[21]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20]~feeder\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr~23\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr~23, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[21]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[21], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[19]~feeder\, u0|nios2_gen2_0|cpu|M_st_data[19]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[19]\, u0|nios2_gen2_0|cpu|W_wr_data[19], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[17]\, u0|nios2_gen2_0|cpu|D_pc[17], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[17]~20\, u0|nios2_gen2_0|cpu|F_pc_nxt[17]~20, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[17]~feeder\, u0|nios2_gen2_0|cpu|E_pc[17]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[17]\, u0|nios2_gen2_0|cpu|E_pc[17], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[14]\, u0|nios2_gen2_0|cpu|F_pc[14], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add3~85\, u0|nios2_gen2_0|cpu|Add3~85, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add3~89\, u0|nios2_gen2_0|cpu|Add3~89, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add3~77\, u0|nios2_gen2_0|cpu|Add3~77, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add3~65\, u0|nios2_gen2_0|cpu|Add3~65, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc_plus_one[16]\, u0|nios2_gen2_0|cpu|D_pc_plus_one[16], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc_plus_one[14]\, u0|nios2_gen2_0|cpu|D_pc_plus_one[14], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add3~1\, u0|nios2_gen2_0|cpu|Add3~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add3~73\, u0|nios2_gen2_0|cpu|Add3~73, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc_plus_one[12]\, u0|nios2_gen2_0|cpu|D_pc_plus_one[12], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc_plus_one[11]\, u0|nios2_gen2_0|cpu|D_pc_plus_one[11], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~53\, u0|nios2_gen2_0|cpu|Add1~53, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~1\, u0|nios2_gen2_0|cpu|Add1~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~45\, u0|nios2_gen2_0|cpu|Add1~45, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~57\, u0|nios2_gen2_0|cpu|Add1~57, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~61\, u0|nios2_gen2_0|cpu|Add1~61, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~49\, u0|nios2_gen2_0|cpu|Add1~49, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~37\, u0|nios2_gen2_0|cpu|Add1~37, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[16]~18\, u0|nios2_gen2_0|cpu|F_pc_nxt[16]~18, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[16]\, u0|nios2_gen2_0|cpu|E_extra_pc[16], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[18]~14\, u0|nios2_gen2_0|cpu|E_logic_result[18]~14, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[18]~30\, u0|nios2_gen2_0|cpu|E_alu_result[18]~30, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[18]\, u0|nios2_gen2_0|cpu|E_alu_result[18], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[18]\, u0|nios2_gen2_0|cpu|M_alu_result[18], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[18]\, u0|nios2_gen2_0|cpu|W_wr_data[18], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[21]\, u0|nios2_gen2_0|cpu|D_pc[21], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[21]\, u0|nios2_gen2_0|cpu|E_pc[21], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[20]\, u0|nios2_gen2_0|cpu|E_pc[20], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[20]\, u0|nios2_gen2_0|cpu|M_pc[20], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[22]~feeder\, u0|nios2_gen2_0|cpu|M_target_pcb[22]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[22]\, u0|nios2_gen2_0|cpu|M_target_pcb[22], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[19]\, u0|nios2_gen2_0|cpu|D_pc[19], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[19]\, u0|nios2_gen2_0|cpu|E_pc[19], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[18]~feeder\, u0|nios2_gen2_0|cpu|D_pc[18]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[18]\, u0|nios2_gen2_0|cpu|D_pc[18], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[18]~feeder\, u0|nios2_gen2_0|cpu|E_pc[18]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[18]~DUPLICATE\, u0|nios2_gen2_0|cpu|E_pc[18]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add7~85\, u0|nios2_gen2_0|cpu|Add7~85, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add7~77\, u0|nios2_gen2_0|cpu|Add7~77, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add7~93\, u0|nios2_gen2_0|cpu|Add7~93, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add7~57\, u0|nios2_gen2_0|cpu|Add7~57, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[20]\, u0|nios2_gen2_0|cpu|M_pc_plus_one[20], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~14\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~14, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[20]\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[20], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add3~53\, u0|nios2_gen2_0|cpu|Add3~53, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add3~57\, u0|nios2_gen2_0|cpu|Add3~57, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc_plus_one[20]\, u0|nios2_gen2_0|cpu|D_pc_plus_one[20], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add3~69\, u0|nios2_gen2_0|cpu|Add3~69, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add3~61\, u0|nios2_gen2_0|cpu|Add3~61, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc_plus_one[18]\, u0|nios2_gen2_0|cpu|D_pc_plus_one[18], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~41\, u0|nios2_gen2_0|cpu|Add1~41, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~33\, u0|nios2_gen2_0|cpu|Add1~33, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~25\, u0|nios2_gen2_0|cpu|Add1~25, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~29\, u0|nios2_gen2_0|cpu|Add1~29, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[20]\, u0|nios2_gen2_0|cpu|E_extra_pc[20], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[20]\, u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[20], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[20]\, u0|nios2_gen2_0|cpu|D_pc[20], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[26]~DUPLICATE\, u0|nios2_gen2_0|cpu|D_iw[26]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[20]~14\, u0|nios2_gen2_0|cpu|F_pc_nxt[20]~14, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[20]~15\, u0|nios2_gen2_0|cpu|F_pc_nxt[20]~15, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[20]\, u0|nios2_gen2_0|cpu|F_pc[20], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[20]~DUPLICATE\, u0|nios2_gen2_0|cpu|D_pc[20]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[20]~DUPLICATE\, u0|nios2_gen2_0|cpu|E_pc[20]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add7~45\, u0|nios2_gen2_0|cpu|Add7~45, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[21]\, u0|nios2_gen2_0|cpu|M_pc_plus_one[21], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[21]~DUPLICATE\, u0|nios2_gen2_0|cpu|F_pc[21]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add3~49\, u0|nios2_gen2_0|cpu|Add3~49, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc_plus_one[21]\, u0|nios2_gen2_0|cpu|D_pc_plus_one[21], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~21\, u0|nios2_gen2_0|cpu|Add1~21, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[21]\, u0|nios2_gen2_0|cpu|E_extra_pc[21], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[23]\, u0|nios2_gen2_0|cpu|W_wr_data[23], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[23]~61\, u0|nios2_gen2_0|cpu|D_src2_reg[23]~61, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[24]\, u0|nios2_gen2_0|cpu|W_wr_data[24], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[24]~59\, u0|nios2_gen2_0|cpu|D_src2_reg[24]~59, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[24]~19\, u0|nios2_gen2_0|cpu|D_src2[24]~19, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[26]~feeder\, u0|nios2_gen2_0|cpu|A_slow_inst_result[26]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[26]~feeder\, u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[26]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[26]\, u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[26], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[26]\, u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[26], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[26]~feeder\, u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[26]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[26]\, u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[26], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[26]\, u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[26], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[26]~16\, u0|mm_interconnect_0|rsp_mux|src_data[26]~16, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[26]~feeder\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[26]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[15]~feeder\, u0|nios2_gen2_0|cpu|M_st_data[15]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[15]\, u0|nios2_gen2_0|cpu|E_src2_reg[15], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[15]\, u0|nios2_gen2_0|cpu|M_st_data[15], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[25]~feeder\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[25]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[14]\, u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[14], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[14]\, u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[14], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|woverflow~0\, u0|jtag_uart_0|woverflow~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|woverflow\, u0|jtag_uart_0|woverflow, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[14]~feeder\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[14]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][14]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][14], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~8\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~8, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][14]~feeder\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][14]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][14]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][14], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[14]\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[14], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[14]\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[14], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[14]~31\, u0|mm_interconnect_0|rsp_mux|src_data[14]~31, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[14]~32\, u0|mm_interconnect_0|rsp_mux|src_data[14]~32, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[14]\, u0|nios2_gen2_0|cpu|d_readdata_d1[14], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[14]\, u0|nios2_gen2_0|cpu|A_dc_st_data[14], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[14]~17\, u0|nios2_gen2_0|cpu|dc_data_wr_port_data[14]~17, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[15]\, u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[15], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[15]\, u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[15], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|rvalid~0\, u0|jtag_uart_0|rvalid~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|rvalid\, u0|jtag_uart_0|rvalid, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[15]~feeder\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[15]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][15]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][15], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~1\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][15]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][15], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[15]\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[15], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[15]\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[15], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[15]~12\, u0|mm_interconnect_0|rsp_mux|src_data[15]~12, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[15]~13\, u0|mm_interconnect_0|rsp_mux|src_data[15]~13, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[15]\, u0|nios2_gen2_0|cpu|d_readdata_d1[15], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[15]\, u0|nios2_gen2_0|cpu|A_dc_st_data[15], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[15]~feeder\, u0|nios2_gen2_0|cpu|A_st_data[15]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[15]\, u0|nios2_gen2_0|cpu|A_st_data[15], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[15]~2\, u0|nios2_gen2_0|cpu|dc_data_wr_port_data[15]~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_mem_byte_en[2]~3\, u0|nios2_gen2_0|cpu|E_mem_byte_en[2]~3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_byte_en[2]\, u0|nios2_gen2_0|cpu|M_mem_byte_en[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_byte_en[2]~DUPLICATE\, u0|nios2_gen2_0|cpu|A_mem_byte_en[2]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_wr_data[23]~4\, u0|nios2_gen2_0|cpu|A_dc_fill_wr_data[23]~4, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[16]\, u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[16], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[16]\, u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[16], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[16]~feeder\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[16]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][16]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][16], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~5\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~5, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][16]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][16], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[16]\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[16], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[16]\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[16], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[16]~26\, u0|mm_interconnect_0|rsp_mux|src_data[16]~26, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[16]\, u0|mm_interconnect_0|rsp_mux|src_data[16], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[16]\, u0|nios2_gen2_0|cpu|d_readdata_d1[16], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[16]\, u0|nios2_gen2_0|cpu|A_dc_st_data[16], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[16]~13\, u0|nios2_gen2_0|cpu|dc_data_wr_port_data[16]~13, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[17]\, u0|nios2_gen2_0|cpu|A_dc_st_data[17], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[17]~feeder\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[17]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][17]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][17], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~12\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~12, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][17]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][17], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[17]\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[17], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[17]\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[17], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[17]\, u0|mm_interconnect_0|rsp_mux|src_data[17], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[17]\, u0|nios2_gen2_0|cpu|d_readdata_d1[17], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[17]~21\, u0|nios2_gen2_0|cpu|dc_data_wr_port_data[17]~21, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[18]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[18], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[18]~feeder\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[18]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[18]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[18], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[18]\, u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[18], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[18]\, u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[18], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[18]~feeder\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[18]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][18]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][18], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~21\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~21, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][18]~feeder\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][18]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][18]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][18], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[18]\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[18], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[18]\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[18], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[18]~51\, u0|mm_interconnect_0|rsp_mux|src_data[18]~51, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[18]\, u0|mm_interconnect_0|rsp_mux|src_data[18], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[18]\, u0|nios2_gen2_0|cpu|d_readdata_d1[18], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[18]~feeder\, u0|nios2_gen2_0|cpu|M_st_data[18]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[18]~64\, u0|nios2_gen2_0|cpu|D_src2_reg[18]~64, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[27]\, u0|nios2_gen2_0|cpu|M_target_pcb[27], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[25]\, u0|nios2_gen2_0|cpu|D_pc[25], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[25]\, u0|nios2_gen2_0|cpu|E_pc[25], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[24]\, u0|nios2_gen2_0|cpu|M_pc[24], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[23]\, u0|nios2_gen2_0|cpu|D_pc[23], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[23]\, u0|nios2_gen2_0|cpu|E_pc[23], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[24]\, u0|nios2_gen2_0|cpu|M_target_pcb[24], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add7~37\, u0|nios2_gen2_0|cpu|Add7~37, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[22]\, u0|nios2_gen2_0|cpu|M_pc_plus_one[22], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[22]~feeder\, u0|nios2_gen2_0|cpu|M_pc[22]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[22]\, u0|nios2_gen2_0|cpu|M_pc[22], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_jmp_indirect\, u0|nios2_gen2_0|cpu|M_ctrl_jmp_indirect, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~10\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~10, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[22]\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[22], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[22]\, u0|nios2_gen2_0|cpu|D_pc[22], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add3~41\, u0|nios2_gen2_0|cpu|Add3~41, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[28]\, u0|nios2_gen2_0|cpu|D_iw[28], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc_plus_one[22]\, u0|nios2_gen2_0|cpu|D_pc_plus_one[22], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~13\, u0|nios2_gen2_0|cpu|Add1~13, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[22]~6\, u0|nios2_gen2_0|cpu|F_pc_nxt[22]~6, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[22]\, u0|nios2_gen2_0|cpu|E_extra_pc[22], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[22]\, u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[22], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[22]~7\, u0|nios2_gen2_0|cpu|F_pc_nxt[22]~7, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[22]\, u0|nios2_gen2_0|cpu|F_pc[22], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[22]~DUPLICATE\, u0|nios2_gen2_0|cpu|D_pc[22]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[22]\, u0|nios2_gen2_0|cpu|E_pc[22], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add7~69\, u0|nios2_gen2_0|cpu|Add7~69, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add7~9\, u0|nios2_gen2_0|cpu|Add7~9, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[24]\, u0|nios2_gen2_0|cpu|M_pc_plus_one[24], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[26]\, u0|nios2_gen2_0|cpu|W_wr_data[26], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add3~45\, u0|nios2_gen2_0|cpu|Add3~45, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add3~37\, u0|nios2_gen2_0|cpu|Add3~37, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc_plus_one[24]\, u0|nios2_gen2_0|cpu|D_pc_plus_one[24], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc_plus_one[23]\, u0|nios2_gen2_0|cpu|D_pc_plus_one[23], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~17\, u0|nios2_gen2_0|cpu|Add1~17, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~9\, u0|nios2_gen2_0|cpu|Add1~9, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[24]\, u0|nios2_gen2_0|cpu|E_extra_pc[24], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[26]~6\, u0|nios2_gen2_0|cpu|D_src2[26]~6, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[26]~15\, u0|nios2_gen2_0|cpu|D_src2_reg[26]~15, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[31]~feeder\, u0|nios2_gen2_0|cpu|A_slow_inst_result[31]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[31]~feeder\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[31]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[31]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[31], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[31]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[31], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[31]\, u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[31], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[31]\, u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[31], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[31]\, u0|mm_interconnect_0|rsp_mux|src_data[31], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[31]\, u0|nios2_gen2_0|cpu|d_readdata_d1[31], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[31]\, u0|nios2_gen2_0|cpu|A_slow_inst_result[31], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_pass3~0\, u0|nios2_gen2_0|cpu|E_rot_pass3~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_pass3\, u0|nios2_gen2_0|cpu|M_rot_pass3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_sel_fill3~0\, u0|nios2_gen2_0|cpu|E_rot_sel_fill3~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_sel_fill3\, u0|nios2_gen2_0|cpu|M_rot_sel_fill3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_step1[27]~17\, u0|nios2_gen2_0|cpu|E_rot_step1[27]~17, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|system_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0\, u0|nios2_gen2_0|cpu|system_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[28]~1\, u0|nios2_gen2_0|cpu|E_logic_result[28]~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result~2\, u0|nios2_gen2_0|cpu|E_alu_result~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[28]~10\, u0|nios2_gen2_0|cpu|D_src2_reg[28]~10, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|system_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0\, u0|nios2_gen2_0|cpu|system_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[28]~2\, u0|nios2_gen2_0|cpu|D_src2[28]~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[28]\, u0|nios2_gen2_0|cpu|W_wr_data[28], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[28]~11\, u0|nios2_gen2_0|cpu|D_src2_reg[28]~11, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[28]~3\, u0|nios2_gen2_0|cpu|D_src2[28]~3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[28]~SCLR_LUT\, u0|nios2_gen2_0|cpu|E_src2[28]~SCLR_LUT, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[28]~_Duplicate_1\, u0|nios2_gen2_0|cpu|E_src2[28]~_Duplicate_1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[19]\, u0|nios2_gen2_0|cpu|E_extra_pc[19], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[21]\, u0|nios2_gen2_0|cpu|W_wr_data[21], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[21]~63\, u0|nios2_gen2_0|cpu|D_src2_reg[21]~63, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[20]\, u0|nios2_gen2_0|cpu|W_wr_data[20], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[20]~23\, u0|nios2_gen2_0|cpu|D_src1_reg[20]~23, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[27]\, u0|nios2_gen2_0|cpu|D_iw[27], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[30]\, u0|nios2_gen2_0|cpu|D_iw[30], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[29]~feeder\, u0|nios2_gen2_0|cpu|D_iw[29]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[29]\, u0|nios2_gen2_0|cpu|D_iw[29], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal313~0\, u0|nios2_gen2_0|cpu|Equal313~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_regnum_a_cmp_F~0\, u0|nios2_gen2_0|cpu|D_regnum_a_cmp_F~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_regnum_a_cmp_F\, u0|nios2_gen2_0|cpu|D_regnum_a_cmp_F, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_regnum_a_cmp_D\, u0|nios2_gen2_0|cpu|E_regnum_a_cmp_D, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_hazard_E\, u0|nios2_gen2_0|cpu|D_src1_hazard_E, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[20]\, u0|nios2_gen2_0|cpu|E_src1[20], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[19]\, u0|nios2_gen2_0|cpu|M_alu_result[19], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[19]~22\, u0|nios2_gen2_0|cpu|D_src1_reg[19]~22, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[19]\, u0|nios2_gen2_0|cpu|E_src1[19], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[19]~_Duplicate_1\, u0|nios2_gen2_0|cpu|E_src2[19]~_Duplicate_1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[4]~feeder\, u0|nios2_gen2_0|cpu|E_extra_pc[4]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc_plus_one[4]~feeder\, u0|nios2_gen2_0|cpu|D_pc_plus_one[4]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc_plus_one[4]\, u0|nios2_gen2_0|cpu|D_pc_plus_one[4], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[4]\, u0|nios2_gen2_0|cpu|E_extra_pc[4], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result~14\, u0|nios2_gen2_0|cpu|E_alu_result~14, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[6]\, u0|nios2_gen2_0|cpu|E_alu_result[6], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[6]~feeder\, u0|nios2_gen2_0|cpu|M_alu_result[6]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[6]\, u0|nios2_gen2_0|cpu|M_alu_result[6], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[6]~13\, u0|nios2_gen2_0|cpu|D_src1_reg[6]~13, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[6]\, u0|nios2_gen2_0|cpu|E_src1[6], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[5]\, u0|nios2_gen2_0|cpu|E_src1[5], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[2]~DUPLICATE\, u0|nios2_gen2_0|cpu|E_src1[2]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[1]~DUPLICATE\, u0|nios2_gen2_0|cpu|E_src1[1]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add9~134\, u0|nios2_gen2_0|cpu|Add9~134, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add9~97\, u0|nios2_gen2_0|cpu|Add9~97, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add9~101\, u0|nios2_gen2_0|cpu|Add9~101, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add9~105\, u0|nios2_gen2_0|cpu|Add9~105, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add9~109\, u0|nios2_gen2_0|cpu|Add9~109, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add9~113\, u0|nios2_gen2_0|cpu|Add9~113, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add9~17\, u0|nios2_gen2_0|cpu|Add9~17, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add9~21\, u0|nios2_gen2_0|cpu|Add9~21, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add9~9\, u0|nios2_gen2_0|cpu|Add9~9, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add9~25\, u0|nios2_gen2_0|cpu|Add9~25, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add9~29\, u0|nios2_gen2_0|cpu|Add9~29, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add9~13\, u0|nios2_gen2_0|cpu|Add9~13, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add9~77\, u0|nios2_gen2_0|cpu|Add9~77, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add0~25\, u0|nios2_gen2_0|cpu|Add0~25, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[9]\, u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[9], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[9]~feeder\, u0|nios2_gen2_0|cpu|E_extra_pc[9]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc_plus_one[9]\, u0|nios2_gen2_0|cpu|D_pc_plus_one[9], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[9]\, u0|nios2_gen2_0|cpu|E_extra_pc[9], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result~6\, u0|nios2_gen2_0|cpu|E_alu_result~6, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[11]\, u0|nios2_gen2_0|cpu|E_alu_result[11], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[11]\, u0|nios2_gen2_0|cpu|M_alu_result[11], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[11]\, u0|nios2_gen2_0|cpu|W_wr_data[11], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[11]~5\, u0|nios2_gen2_0|cpu|D_src1_reg[11]~5, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[11]\, u0|nios2_gen2_0|cpu|E_src1[11], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add9~81\, u0|nios2_gen2_0|cpu|Add9~81, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add9~1\, u0|nios2_gen2_0|cpu|Add9~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add9~85\, u0|nios2_gen2_0|cpu|Add9~85, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add9~89\, u0|nios2_gen2_0|cpu|Add9~89, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add9~93\, u0|nios2_gen2_0|cpu|Add9~93, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add9~65\, u0|nios2_gen2_0|cpu|Add9~65, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add9~69\, u0|nios2_gen2_0|cpu|Add9~69, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add9~73\, u0|nios2_gen2_0|cpu|Add9~73, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add9~53\, u0|nios2_gen2_0|cpu|Add9~53, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[18]\, u0|nios2_gen2_0|cpu|E_extra_pc[18], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[20]~5\, u0|nios2_gen2_0|cpu|E_logic_result[20]~5, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[20]~23\, u0|nios2_gen2_0|cpu|E_alu_result[20]~23, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[20]\, u0|nios2_gen2_0|cpu|E_alu_result[20], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[20]\, u0|nios2_gen2_0|cpu|M_alu_result[20], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[20]~53\, u0|nios2_gen2_0|cpu|D_src2_reg[20]~53, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[20]~35\, u0|nios2_gen2_0|cpu|D_src2[20]~35, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[20]~36\, u0|nios2_gen2_0|cpu|D_src2[20]~36, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[20]~16\, u0|nios2_gen2_0|cpu|D_src2[20]~16, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[20]~SCLR_LUT\, u0|nios2_gen2_0|cpu|E_src2[20]~SCLR_LUT, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[20]~_Duplicate_1\, u0|nios2_gen2_0|cpu|E_src2[20]~_Duplicate_1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add9~57\, u0|nios2_gen2_0|cpu|Add9~57, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[21]~37\, u0|nios2_gen2_0|cpu|D_src2[21]~37, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[21]~38\, u0|nios2_gen2_0|cpu|D_src2[21]~38, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[21]~24\, u0|nios2_gen2_0|cpu|D_src2[21]~24, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[21]~SCLR_LUT\, u0|nios2_gen2_0|cpu|E_src2[21]~SCLR_LUT, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[21]~_Duplicate_1\, u0|nios2_gen2_0|cpu|E_src2[21]~_Duplicate_1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[21]~13\, u0|nios2_gen2_0|cpu|E_logic_result[21]~13, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[21]~29\, u0|nios2_gen2_0|cpu|E_alu_result[21]~29, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[21]\, u0|nios2_gen2_0|cpu|E_alu_result[21], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[21]\, u0|nios2_gen2_0|cpu|M_alu_result[21], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[21]~29\, u0|nios2_gen2_0|cpu|D_src1_reg[21]~29, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[21]\, u0|nios2_gen2_0|cpu|E_src1[21], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add9~61\, u0|nios2_gen2_0|cpu|Add9~61, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[22]~39\, u0|nios2_gen2_0|cpu|D_src2[22]~39, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[22]~12\, u0|nios2_gen2_0|cpu|E_logic_result[22]~12, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[22]~28\, u0|nios2_gen2_0|cpu|E_alu_result[22]~28, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[22]~40\, u0|nios2_gen2_0|cpu|D_src2[22]~40, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[22]\, u0|nios2_gen2_0|cpu|E_alu_result[22], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[22]\, u0|nios2_gen2_0|cpu|M_alu_result[22], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[22]\, u0|nios2_gen2_0|cpu|W_wr_data[22], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[22]~62\, u0|nios2_gen2_0|cpu|D_src2_reg[22]~62, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[22]~23\, u0|nios2_gen2_0|cpu|D_src2[22]~23, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[22]~SCLR_LUT\, u0|nios2_gen2_0|cpu|E_src2[22]~SCLR_LUT, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[22]~_Duplicate_1\, u0|nios2_gen2_0|cpu|E_src2[22]~_Duplicate_1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add9~41\, u0|nios2_gen2_0|cpu|Add9~41, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add9~45\, u0|nios2_gen2_0|cpu|Add9~45, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add9~49\, u0|nios2_gen2_0|cpu|Add9~49, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add9~33\, u0|nios2_gen2_0|cpu|Add9~33, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add9~37\, u0|nios2_gen2_0|cpu|Add9~37, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add9~125\, u0|nios2_gen2_0|cpu|Add9~125, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[28]\, u0|nios2_gen2_0|cpu|E_alu_result[28], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[28]\, u0|nios2_gen2_0|cpu|M_alu_result[28], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[28]~1\, u0|nios2_gen2_0|cpu|D_src1_reg[28]~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[28]\, u0|nios2_gen2_0|cpu|E_src1[28], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_step1[31]~22\, u0|nios2_gen2_0|cpu|E_rot_step1[31]~22, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add10~1\, u0|nios2_gen2_0|cpu|Add10~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[31]\, u0|nios2_gen2_0|cpu|M_rot_prestep2[31], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_step1[11]~21\, u0|nios2_gen2_0|cpu|E_rot_step1[11]~21, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[15]\, u0|nios2_gen2_0|cpu|M_rot_prestep2[15], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_step1[23]~16\, u0|nios2_gen2_0|cpu|E_rot_step1[23]~16, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[23]\, u0|nios2_gen2_0|cpu|M_rot_prestep2[23], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_step1[3]~23\, u0|nios2_gen2_0|cpu|E_rot_step1[3]~23, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_step1[7]~20\, u0|nios2_gen2_0|cpu|E_rot_step1[7]~20, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[7]\, u0|nios2_gen2_0|cpu|M_rot_prestep2[7], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot[7]~20\, u0|nios2_gen2_0|cpu|M_rot[7]~20, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_mask[7]~5\, u0|nios2_gen2_0|cpu|E_rot_mask[7]~5, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_mask[7]\, u0|nios2_gen2_0|cpu|M_rot_mask[7], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~20\, u0|nios2_gen2_0|cpu|A_shift_rot_result~20, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[31]\, u0|nios2_gen2_0|cpu|A_shift_rot_result[31], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[31]~50\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[31]~50, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p3[15]\, u0|nios2_gen2_0|cpu|A_mul_cell_p3[15], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[29]\, u0|nios2_gen2_0|cpu|W_wr_data[29], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[29]~9\, u0|nios2_gen2_0|cpu|D_src2_reg[29]~9, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[29]~_Duplicate_1\, u0|nios2_gen2_0|cpu|E_src2[29]~_Duplicate_1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add9~121\, u0|nios2_gen2_0|cpu|Add9~121, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[29]~5\, u0|nios2_gen2_0|cpu|D_src2_reg[29]~5, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[29]~0\, u0|nios2_gen2_0|cpu|D_src2[29]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[29]~1\, u0|nios2_gen2_0|cpu|D_src2[29]~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[29]~SCLR_LUT\, u0|nios2_gen2_0|cpu|E_src2[29]~SCLR_LUT, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[30]~_Duplicate_1\, u0|nios2_gen2_0|cpu|E_src2[30]~_Duplicate_1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result~7\, u0|nios2_gen2_0|cpu|E_alu_result~7, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[30]~20\, u0|nios2_gen2_0|cpu|D_src2_reg[30]~20, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[31]~21\, u0|nios2_gen2_0|cpu|D_src2_reg[31]~21, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[30]~feeder\, u0|nios2_gen2_0|cpu|W_wr_data[30]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[30]\, u0|nios2_gen2_0|cpu|W_wr_data[30], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[30]~22\, u0|nios2_gen2_0|cpu|D_src2_reg[30]~22, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[30]~23\, u0|nios2_gen2_0|cpu|D_src2_reg[30]~23, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[30]~8\, u0|nios2_gen2_0|cpu|D_src2[30]~8, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[30]~9\, u0|nios2_gen2_0|cpu|D_src2[30]~9, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[30]~SCLR_LUT\, u0|nios2_gen2_0|cpu|E_src2[30]~SCLR_LUT, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add11~21\, u0|nios2_gen2_0|cpu|Add11~21, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add11~61\, u0|nios2_gen2_0|cpu|Add11~61, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add11~57\, u0|nios2_gen2_0|cpu|Add11~57, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add11~29\, u0|nios2_gen2_0|cpu|Add11~29, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add11~33\, u0|nios2_gen2_0|cpu|Add11~33, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add11~53\, u0|nios2_gen2_0|cpu|Add11~53, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add11~49\, u0|nios2_gen2_0|cpu|Add11~49, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add11~45\, u0|nios2_gen2_0|cpu|Add11~45, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add11~41\, u0|nios2_gen2_0|cpu|Add11~41, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add11~37\, u0|nios2_gen2_0|cpu|Add11~37, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add11~13\, u0|nios2_gen2_0|cpu|Add11~13, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add11~9\, u0|nios2_gen2_0|cpu|Add11~9, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add11~5\, u0|nios2_gen2_0|cpu|Add11~5, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add11~1\, u0|nios2_gen2_0|cpu|Add11~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add11~17\, u0|nios2_gen2_0|cpu|Add11~17, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add11~25\, u0|nios2_gen2_0|cpu|Add11~25, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_s1[15]\, u0|nios2_gen2_0|cpu|A_mul_s1[15], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p3[14]~feeder\, u0|nios2_gen2_0|cpu|A_mul_cell_p3[14]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p3[14]\, u0|nios2_gen2_0|cpu|A_mul_cell_p3[14], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_s1[13]\, u0|nios2_gen2_0|cpu|A_mul_s1[13], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p3[12]\, u0|nios2_gen2_0|cpu|A_mul_cell_p3[12], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_s1[11]\, u0|nios2_gen2_0|cpu|A_mul_s1[11], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p3[11]\, u0|nios2_gen2_0|cpu|A_mul_cell_p3[11], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p3[10]\, u0|nios2_gen2_0|cpu|A_mul_cell_p3[10], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_s1[10]\, u0|nios2_gen2_0|cpu|A_mul_s1[10], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p3[9]\, u0|nios2_gen2_0|cpu|A_mul_cell_p3[9], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_s1[9]\, u0|nios2_gen2_0|cpu|A_mul_s1[9], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_s1[8]\, u0|nios2_gen2_0|cpu|A_mul_s1[8], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p3[8]\, u0|nios2_gen2_0|cpu|A_mul_cell_p3[8], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_s1[7]\, u0|nios2_gen2_0|cpu|A_mul_s1[7], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p3[7]\, u0|nios2_gen2_0|cpu|A_mul_cell_p3[7], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_s1[6]\, u0|nios2_gen2_0|cpu|A_mul_s1[6], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p3[6]~feeder\, u0|nios2_gen2_0|cpu|A_mul_cell_p3[6]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p3[6]\, u0|nios2_gen2_0|cpu|A_mul_cell_p3[6], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p3[5]\, u0|nios2_gen2_0|cpu|A_mul_cell_p3[5], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_s1[5]\, u0|nios2_gen2_0|cpu|A_mul_s1[5], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_s1[4]\, u0|nios2_gen2_0|cpu|A_mul_s1[4], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p3[4]\, u0|nios2_gen2_0|cpu|A_mul_cell_p3[4], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_s1[3]\, u0|nios2_gen2_0|cpu|A_mul_s1[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p3[3]\, u0|nios2_gen2_0|cpu|A_mul_cell_p3[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p3[2]\, u0|nios2_gen2_0|cpu|A_mul_cell_p3[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_s1[1]\, u0|nios2_gen2_0|cpu|A_mul_s1[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_s1[0]\, u0|nios2_gen2_0|cpu|A_mul_s1[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p3[0]~feeder\, u0|nios2_gen2_0|cpu|A_mul_cell_p3[0]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p3[0]\, u0|nios2_gen2_0|cpu|A_mul_cell_p3[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add12~21\, u0|nios2_gen2_0|cpu|Add12~21, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add12~61\, u0|nios2_gen2_0|cpu|Add12~61, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add12~57\, u0|nios2_gen2_0|cpu|Add12~57, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add12~29\, u0|nios2_gen2_0|cpu|Add12~29, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add12~33\, u0|nios2_gen2_0|cpu|Add12~33, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add12~53\, u0|nios2_gen2_0|cpu|Add12~53, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add12~49\, u0|nios2_gen2_0|cpu|Add12~49, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add12~45\, u0|nios2_gen2_0|cpu|Add12~45, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add12~41\, u0|nios2_gen2_0|cpu|Add12~41, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add12~37\, u0|nios2_gen2_0|cpu|Add12~37, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add12~13\, u0|nios2_gen2_0|cpu|Add12~13, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add12~9\, u0|nios2_gen2_0|cpu|Add12~9, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add12~5\, u0|nios2_gen2_0|cpu|Add12~5, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add12~1\, u0|nios2_gen2_0|cpu|Add12~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add12~17\, u0|nios2_gen2_0|cpu|Add12~17, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add12~25\, u0|nios2_gen2_0|cpu|Add12~25, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_iw[15]\, u0|nios2_gen2_0|cpu|E_iw[15], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_iw[12]\, u0|nios2_gen2_0|cpu|E_iw[12], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_iw[14]\, u0|nios2_gen2_0|cpu|E_iw[14], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_iw[16]\, u0|nios2_gen2_0|cpu|E_iw[16], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_iw[13]\, u0|nios2_gen2_0|cpu|E_iw[13], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal249~0\, u0|nios2_gen2_0|cpu|Equal249~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_iw[11]\, u0|nios2_gen2_0|cpu|E_iw[11], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_op_rdctl~0\, u0|nios2_gen2_0|cpu|E_op_rdctl~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_op_rdctl\, u0|nios2_gen2_0|cpu|E_op_rdctl, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_rd_ctl_reg\, u0|nios2_gen2_0|cpu|M_ctrl_rd_ctl_reg, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[31]~0\, u0|nios2_gen2_0|cpu|A_inst_result[31]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[26]~81\, u0|nios2_gen2_0|cpu|D_src2_reg[26]~81, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[26]~82\, u0|nios2_gen2_0|cpu|D_src2_reg[26]~82, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[26]\, u0|nios2_gen2_0|cpu|E_src2_reg[26], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[10]\, u0|nios2_gen2_0|cpu|E_src2_reg[10], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[26]~3\, u0|nios2_gen2_0|cpu|E_st_data[26]~3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[26]\, u0|nios2_gen2_0|cpu|M_st_data[26], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[26]\, u0|nios2_gen2_0|cpu|A_dc_st_data[26], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[26]\, u0|nios2_gen2_0|cpu|A_st_data[26], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[26]~7\, u0|nios2_gen2_0|cpu|dc_data_wr_port_data[26]~7, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[27]~feeder\, u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[27]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[27]\, u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[27], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[27]\, u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[27], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[27]~feeder\, u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[27]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[27]\, u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[27], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[27]\, u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[27], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[27]~15\, u0|mm_interconnect_0|rsp_mux|src_data[27]~15, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[27]\, u0|mm_interconnect_0|rsp_mux|src_data[27], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[27]\, u0|nios2_gen2_0|cpu|d_readdata_d1[27], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[27]~feeder\, u0|nios2_gen2_0|cpu|W_wr_data[27]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[27]\, u0|nios2_gen2_0|cpu|W_wr_data[27], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[27]~13\, u0|nios2_gen2_0|cpu|D_src2_reg[27]~13, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[27]~83\, u0|nios2_gen2_0|cpu|D_src2_reg[27]~83, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[27]~84\, u0|nios2_gen2_0|cpu|D_src2_reg[27]~84, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[27]\, u0|nios2_gen2_0|cpu|E_src2_reg[27], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[27]~4\, u0|nios2_gen2_0|cpu|E_st_data[27]~4, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[27]\, u0|nios2_gen2_0|cpu|M_st_data[27], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[27]\, u0|nios2_gen2_0|cpu|A_dc_st_data[27], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[27]~feeder\, u0|nios2_gen2_0|cpu|A_st_data[27]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[27]\, u0|nios2_gen2_0|cpu|A_st_data[27], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[27]~6\, u0|nios2_gen2_0|cpu|dc_data_wr_port_data[27]~6, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[28]~feeder\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[28]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[28]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[28], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[28]~feeder\, u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[28]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[28]\, u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[28], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[28]\, u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[28], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[28]\, u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[28], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[28]\, u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[28], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[28]~14\, u0|mm_interconnect_0|rsp_mux|src_data[28]~14, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[28]\, u0|mm_interconnect_0|rsp_mux|src_data[28], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[28]\, u0|nios2_gen2_0|cpu|d_readdata_d1[28], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[28]~85\, u0|nios2_gen2_0|cpu|D_src2_reg[28]~85, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[28]~86\, u0|nios2_gen2_0|cpu|D_src2_reg[28]~86, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[28]\, u0|nios2_gen2_0|cpu|E_src2_reg[28], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[28]~5\, u0|nios2_gen2_0|cpu|E_st_data[28]~5, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[28]\, u0|nios2_gen2_0|cpu|M_st_data[28], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[28]\, u0|nios2_gen2_0|cpu|A_dc_st_data[28], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[28]~feeder\, u0|nios2_gen2_0|cpu|A_st_data[28]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[28]\, u0|nios2_gen2_0|cpu|A_st_data[28], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[28]~5\, u0|nios2_gen2_0|cpu|dc_data_wr_port_data[28]~5, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[29]~feeder\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[29]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[23]~89\, u0|nios2_gen2_0|cpu|D_src2_reg[23]~89, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[25]~9\, u0|nios2_gen2_0|cpu|E_logic_result[25]~9, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[25]~24\, u0|nios2_gen2_0|cpu|E_alu_result[25]~24, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[25]~54\, u0|nios2_gen2_0|cpu|D_src2_reg[25]~54, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[25]~80\, u0|nios2_gen2_0|cpu|D_src2_reg[25]~80, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[25]\, u0|nios2_gen2_0|cpu|E_src2_reg[25], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[9]\, u0|nios2_gen2_0|cpu|E_src2_reg[9], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[25]~2\, u0|nios2_gen2_0|cpu|E_st_data[25]~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[25]\, u0|nios2_gen2_0|cpu|M_st_data[25], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[25]\, u0|nios2_gen2_0|cpu|A_st_data[25], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[19]\, u0|nios2_gen2_0|cpu|A_dc_st_data[19], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[19]~27\, u0|nios2_gen2_0|cpu|dc_data_wr_port_data[19]~27, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[20]~feeder\, u0|nios2_gen2_0|cpu|M_st_data[20]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[20]~75\, u0|nios2_gen2_0|cpu|D_src2_reg[20]~75, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[20]\, u0|nios2_gen2_0|cpu|E_src2_reg[20], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[23]~0\, u0|nios2_gen2_0|cpu|E_st_data[23]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[20]\, u0|nios2_gen2_0|cpu|M_st_data[20], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[20]\, u0|nios2_gen2_0|cpu|A_dc_st_data[20], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[20]\, u0|nios2_gen2_0|cpu|A_st_data[20], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[20]~25\, u0|nios2_gen2_0|cpu|dc_data_wr_port_data[20]~25, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[21]~feeder\, u0|nios2_gen2_0|cpu|M_st_data[21]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[21]~76\, u0|nios2_gen2_0|cpu|D_src2_reg[21]~76, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[21]\, u0|nios2_gen2_0|cpu|E_src2_reg[21], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[21]\, u0|nios2_gen2_0|cpu|M_st_data[21], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[21]\, u0|nios2_gen2_0|cpu|A_dc_st_data[21], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[21]\, u0|nios2_gen2_0|cpu|A_st_data[21], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[21]~29\, u0|nios2_gen2_0|cpu|dc_data_wr_port_data[21]~29, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[22]\, u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[22], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[22]\, u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[22], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|Add1~5\, u0|jtag_uart_0|Add1~5, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[22]~feeder\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[22]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][22]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][22], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~9\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~9, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][22]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][22], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[22]\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[22], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[22]~feeder\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[22]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[22]\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[22], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[22]~33\, u0|mm_interconnect_0|rsp_mux|src_data[22]~33, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[22]\, u0|mm_interconnect_0|rsp_mux|src_data[22], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[22]\, u0|nios2_gen2_0|cpu|d_readdata_d1[22], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[22]~feeder\, u0|nios2_gen2_0|cpu|M_st_data[22]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[22]~77\, u0|nios2_gen2_0|cpu|D_src2_reg[22]~77, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[22]\, u0|nios2_gen2_0|cpu|E_src2_reg[22], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[22]\, u0|nios2_gen2_0|cpu|M_st_data[22], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[22]\, u0|nios2_gen2_0|cpu|A_dc_st_data[22], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[22]\, u0|nios2_gen2_0|cpu|A_st_data[22], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[22]~18\, u0|nios2_gen2_0|cpu|dc_data_wr_port_data[22]~18, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[23]~feeder\, u0|nios2_gen2_0|cpu|M_st_data[23]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[23]~60\, u0|nios2_gen2_0|cpu|D_src2_reg[23]~60, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[23]~78\, u0|nios2_gen2_0|cpu|D_src2_reg[23]~78, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[23]\, u0|nios2_gen2_0|cpu|E_src2_reg[23], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[23]\, u0|nios2_gen2_0|cpu|M_st_data[23], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[23]\, u0|nios2_gen2_0|cpu|A_st_data[23], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[23]\, u0|nios2_gen2_0|cpu|A_dc_st_data[23], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[23]~3\, u0|nios2_gen2_0|cpu|dc_data_wr_port_data[23]~3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_byte_en[2]~3\, u0|nios2_gen2_0|cpu|dc_data_wr_port_byte_en[2]~3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|system_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a8\, u0|nios2_gen2_0|cpu|system_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a8, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[9]~feeder\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[9]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[9]\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[9], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[10]~feeder\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[10]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[10]\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[10], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[11]~feeder\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[11]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[11]\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[11], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[12]\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[12], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[13]~feeder\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[13]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[13]\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[13], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[14]~feeder\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[14]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[14]\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[14], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[15]\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[15], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[16]~feeder\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[16]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[16]\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[16], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[17]\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[17], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[18]~feeder\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[18]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[18]\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[18], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[19]\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[19], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[20]~feeder\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[20]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[20]\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[20], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[21]~feeder\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[21]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[21]\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[21], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[22]\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[22], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[23]~feeder\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[23]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[23]\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[23], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[30]~94\, u0|nios2_gen2_0|cpu|D_src2_reg[30]~94, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[30]\, u0|nios2_gen2_0|cpu|E_src2_reg[30], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[30]~7\, u0|nios2_gen2_0|cpu|E_st_data[30]~7, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[30]\, u0|nios2_gen2_0|cpu|M_st_data[30], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[30]\, u0|nios2_gen2_0|cpu|A_dc_st_data[30], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[30]\, u0|nios2_gen2_0|cpu|A_st_data[30], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[30]~10\, u0|nios2_gen2_0|cpu|dc_data_wr_port_data[30]~10, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[31]~47\, u0|nios2_gen2_0|cpu|D_src2_reg[31]~47, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[31]\, u0|nios2_gen2_0|cpu|W_wr_data[31], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[31]~48\, u0|nios2_gen2_0|cpu|D_src2_reg[31]~48, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[31]~90\, u0|nios2_gen2_0|cpu|D_src2_reg[31]~90, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[31]\, u0|nios2_gen2_0|cpu|E_src2_reg[31], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[31]~8\, u0|nios2_gen2_0|cpu|E_st_data[31]~8, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[31]\, u0|nios2_gen2_0|cpu|M_st_data[31], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[31]~feeder\, u0|nios2_gen2_0|cpu|A_st_data[31]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[31]\, u0|nios2_gen2_0|cpu|A_st_data[31], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[31]\, u0|nios2_gen2_0|cpu|A_dc_st_data[31], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[31]~4\, u0|nios2_gen2_0|cpu|dc_data_wr_port_data[31]~4, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_byte_en[3]~0\, u0|nios2_gen2_0|cpu|dc_data_wr_port_byte_en[3]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|system_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a0\, u0|nios2_gen2_0|cpu|system_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[24]\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[24], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[25]~feeder\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[25]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[25]\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[25], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[26]\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[26], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[27]\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[27], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[28]\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[28], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[29]~feeder\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[29]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[29]\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[29], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[30]\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[30], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[31]\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[31], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|system_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0\, u0|nios2_gen2_0|cpu|system_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[25]~25\, u0|nios2_gen2_0|cpu|d_writedata_nxt[25]~25, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|din_s1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|dreg[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~4\, u0|mm_interconnect_0|cmd_demux|sink_ready~4, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[14]\, u0|nios2_gen2_0|cpu|M_mem_baddr[14], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[14]\, u0|nios2_gen2_0|cpu|A_mem_baddr[14], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_actual_tag[3]~feeder\, u0|nios2_gen2_0|cpu|A_dc_actual_tag[3]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_actual_tag[3]\, u0|nios2_gen2_0|cpu|A_dc_actual_tag[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_tag[3]\, u0|nios2_gen2_0|cpu|A_dc_wb_tag[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field_nxt[3]~3\, u0|nios2_gen2_0|cpu|d_address_tag_field_nxt[3]~3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field[3]\, u0|nios2_gen2_0|cpu|d_address_tag_field[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[11]\, u0|nios2_gen2_0|cpu|M_mem_baddr[11], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[11]~DUPLICATE\, u0|nios2_gen2_0|cpu|A_mem_baddr[11]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_tag_rd_port_addr[0]~0\, u0|nios2_gen2_0|cpu|dc_tag_rd_port_addr[0]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_tag_rd_port_addr[1]~1\, u0|nios2_gen2_0|cpu|dc_tag_rd_port_addr[1]~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_tag_rd_port_addr[2]~2\, u0|nios2_gen2_0|cpu|dc_tag_rd_port_addr[2]~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_tag_rd_port_addr[3]~3\, u0|nios2_gen2_0|cpu|dc_tag_rd_port_addr[3]~3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_tag_rd_port_addr[4]~4\, u0|nios2_gen2_0|cpu|dc_tag_rd_port_addr[4]~4, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_tag_rd_port_addr[5]~5\, u0|nios2_gen2_0|cpu|dc_tag_rd_port_addr[5]~5, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[12]\, u0|nios2_gen2_0|cpu|M_mem_baddr[12], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[12]\, u0|nios2_gen2_0|cpu|A_mem_baddr[12], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[13]\, u0|nios2_gen2_0|cpu|M_mem_baddr[13], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[13]\, u0|nios2_gen2_0|cpu|A_mem_baddr[13], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[14]~DUPLICATE\, u0|nios2_gen2_0|cpu|A_mem_baddr[14]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[15]\, u0|nios2_gen2_0|cpu|M_mem_baddr[15], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[15]\, u0|nios2_gen2_0|cpu|A_mem_baddr[15], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[16]\, u0|nios2_gen2_0|cpu|M_mem_baddr[16], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[16]~feeder\, u0|nios2_gen2_0|cpu|A_mem_baddr[16]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[16]\, u0|nios2_gen2_0|cpu|A_mem_baddr[16], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[17]\, u0|nios2_gen2_0|cpu|A_mem_baddr[17], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[18]\, u0|nios2_gen2_0|cpu|A_mem_baddr[18], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[19]\, u0|nios2_gen2_0|cpu|M_mem_baddr[19], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[19]~feeder\, u0|nios2_gen2_0|cpu|A_mem_baddr[19]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[19]\, u0|nios2_gen2_0|cpu|A_mem_baddr[19], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[20]\, u0|nios2_gen2_0|cpu|M_mem_baddr[20], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[20]\, u0|nios2_gen2_0|cpu|A_mem_baddr[20], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[21]~feeder\, u0|nios2_gen2_0|cpu|M_mem_baddr[21]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[21]\, u0|nios2_gen2_0|cpu|M_mem_baddr[21], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[21]~feeder\, u0|nios2_gen2_0|cpu|A_mem_baddr[21]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[21]\, u0|nios2_gen2_0|cpu|A_mem_baddr[21], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[22]~feeder\, u0|nios2_gen2_0|cpu|M_mem_baddr[22]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[22]\, u0|nios2_gen2_0|cpu|M_mem_baddr[22], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[22]~DUPLICATE\, u0|nios2_gen2_0|cpu|A_mem_baddr[22]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[23]\, u0|nios2_gen2_0|cpu|M_mem_baddr[23], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[23]\, u0|nios2_gen2_0|cpu|A_mem_baddr[23], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[24]\, u0|nios2_gen2_0|cpu|M_mem_baddr[24], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[24]\, u0|nios2_gen2_0|cpu|A_mem_baddr[24], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[25]\, u0|nios2_gen2_0|cpu|A_mem_baddr[25], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[26]\, u0|nios2_gen2_0|cpu|M_mem_baddr[26], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[26]\, u0|nios2_gen2_0|cpu|A_mem_baddr[26], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[27]\, u0|nios2_gen2_0|cpu|M_mem_baddr[27], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[27]\, u0|nios2_gen2_0|cpu|A_mem_baddr[27], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_dc_addr_inv\, u0|nios2_gen2_0|cpu|M_ctrl_dc_addr_inv, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ctrl_dc_addr_inv\, u0|nios2_gen2_0|cpu|A_ctrl_dc_addr_inv, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_dc_index_inv\, u0|nios2_gen2_0|cpu|E_ctrl_dc_index_inv, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_dc_index_inv\, u0|nios2_gen2_0|cpu|M_ctrl_dc_index_inv, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ctrl_dc_index_inv\, u0|nios2_gen2_0|cpu|A_ctrl_dc_index_inv, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_tag_dcache_management_wr_en~0\, u0|nios2_gen2_0|cpu|A_dc_tag_dcache_management_wr_en~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_tag_wr_port_data[17]~0\, u0|nios2_gen2_0|cpu|dc_tag_wr_port_data[17]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_tag_wr_port_data[18]~1\, u0|nios2_gen2_0|cpu|dc_tag_wr_port_data[18]~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|system_nios2_gen2_0_cpu_dc_tag|the_altsyncram|auto_generated|ram_block1a0\, u0|nios2_gen2_0|cpu|system_nios2_gen2_0_cpu_dc_tag|the_altsyncram|auto_generated|ram_block1a0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_actual_tag[2]~feeder\, u0|nios2_gen2_0|cpu|A_dc_actual_tag[2]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_actual_tag[2]\, u0|nios2_gen2_0|cpu|A_dc_actual_tag[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_tag[2]\, u0|nios2_gen2_0|cpu|A_dc_wb_tag[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field_nxt[2]~1\, u0|nios2_gen2_0|cpu|d_address_tag_field_nxt[2]~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field[2]\, u0|nios2_gen2_0|cpu|d_address_tag_field[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_actual_tag[4]~feeder\, u0|nios2_gen2_0|cpu|A_dc_actual_tag[4]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_actual_tag[4]\, u0|nios2_gen2_0|cpu|A_dc_actual_tag[4], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_tag[4]\, u0|nios2_gen2_0|cpu|A_dc_wb_tag[4], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field_nxt[4]~2\, u0|nios2_gen2_0|cpu|d_address_tag_field_nxt[4]~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field[4]\, u0|nios2_gen2_0|cpu|d_address_tag_field[4], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|router|Equal1~0\, u0|mm_interconnect_0|router|Equal1~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~1\, u0|mm_interconnect_0|cmd_demux|sink_ready~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|router|Equal3~2\, u0|mm_interconnect_0|router|Equal3~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_channel[0]\, u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_channel[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|take_in_data~0\, u0|mm_interconnect_0|crosser|clock_xer|take_in_data~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|take_in_data~1\, u0|mm_interconnect_0|crosser|clock_xer|take_in_data~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_toggle\, u0|mm_interconnect_0|crosser|clock_xer|in_data_toggle, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_toggle~0\, u0|mm_interconnect_0|crosser|clock_xer|in_data_toggle~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_toggle~DUPLICATE\, u0|mm_interconnect_0|crosser|clock_xer|in_data_toggle~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|din_s1\, u0|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|din_s1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|dreg[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|i2c_slave_0_as_agent_rsp_fifo|mem~0\, u0|mm_interconnect_0|i2c_slave_0_as_agent_rsp_fifo|mem~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[66]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[66], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[66]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[66], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[67]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[67]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[67]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[67], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[67]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[67], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|i2c_slave_0_as_translator|wait_latency_counter~1\, u0|mm_interconnect_0|i2c_slave_0_as_translator|wait_latency_counter~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|i2c_slave_0_as_translator|wait_latency_counter[0]\, u0|mm_interconnect_0|i2c_slave_0_as_translator|wait_latency_counter[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|i2c_slave_0_as_translator|wait_latency_counter~0\, u0|mm_interconnect_0|i2c_slave_0_as_translator|wait_latency_counter~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|i2c_slave_0_as_translator|wait_latency_counter[1]\, u0|mm_interconnect_0|i2c_slave_0_as_translator|wait_latency_counter[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|i2c_slave_0_as_translator|av_waitrequest_generated~0\, u0|mm_interconnect_0|i2c_slave_0_as_translator|av_waitrequest_generated~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[104]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[104]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[104]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[104], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[104]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[104], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[65]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[65], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[65]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[65], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|i2c_slave_0_as_agent_rsp_fifo|mem[1][104]\, u0|mm_interconnect_0|i2c_slave_0_as_agent_rsp_fifo|mem[1][104], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|i2c_slave_0_as_agent_rsp_fifo|mem~2\, u0|mm_interconnect_0|i2c_slave_0_as_agent_rsp_fifo|mem~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|i2c_slave_0_as_agent_rsp_fifo|mem_used[0]~DUPLICATE\, u0|mm_interconnect_0|i2c_slave_0_as_agent_rsp_fifo|mem_used[0]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|i2c_slave_0_as_agent_rdata_fifo|mem_used[0]~DUPLICATE\, u0|mm_interconnect_0|i2c_slave_0_as_agent_rdata_fifo|mem_used[0]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|i2c_slave_0_as_translator|read_latency_shift_reg~0\, u0|mm_interconnect_0|i2c_slave_0_as_translator|read_latency_shift_reg~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|i2c_slave_0_as_translator|read_latency_shift_reg[0]\, u0|mm_interconnect_0|i2c_slave_0_as_translator|read_latency_shift_reg[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_toggle~0\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_toggle~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_toggle~feeder\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_toggle~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_toggle\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_toggle, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_to_out_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_004|clock_xer|in_to_out_synchronizer|din_s1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_to_out_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_004|clock_xer|in_to_out_synchronizer|dreg[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_toggle_flopped\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_toggle_flopped, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_to_in_synchronizer|din_s1~feeder\, u0|mm_interconnect_0|crosser_004|clock_xer|out_to_in_synchronizer|din_s1~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_to_in_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_004|clock_xer|out_to_in_synchronizer|din_s1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_to_in_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_004|clock_xer|out_to_in_synchronizer|dreg[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|i2c_slave_0_as_agent_rsp_fifo|mem_used[1]~1\, u0|mm_interconnect_0|i2c_slave_0_as_agent_rsp_fifo|mem_used[1]~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|i2c_slave_0_as_agent_rsp_fifo|mem[0][104]\, u0|mm_interconnect_0|i2c_slave_0_as_agent_rsp_fifo|mem[0][104], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|i2c_slave_0_as_agent_rdata_fifo|read~0\, u0|mm_interconnect_0|i2c_slave_0_as_agent_rdata_fifo|read~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|i2c_slave_0_as_agent_rdata_fifo|mem_used[1]~1\, u0|mm_interconnect_0|i2c_slave_0_as_agent_rdata_fifo|mem_used[1]~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|i2c_slave_0_as_agent_rdata_fifo|mem_used[1]\, u0|mm_interconnect_0|i2c_slave_0_as_agent_rdata_fifo|mem_used[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|i2c_slave_0_as_agent_rdata_fifo|mem_used[0]~0\, u0|mm_interconnect_0|i2c_slave_0_as_agent_rdata_fifo|mem_used[0]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|i2c_slave_0_as_agent_rdata_fifo|mem_used[0]\, u0|mm_interconnect_0|i2c_slave_0_as_agent_rdata_fifo|mem_used[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|i2c_slave_0_as_agent|uncompressor|sink_ready~0\, u0|mm_interconnect_0|i2c_slave_0_as_agent|uncompressor|sink_ready~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|i2c_slave_0_as_agent|rf_source_valid~0\, u0|mm_interconnect_0|i2c_slave_0_as_agent|rf_source_valid~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|i2c_slave_0_as_agent_rsp_fifo|mem_used[0]~2\, u0|mm_interconnect_0|i2c_slave_0_as_agent_rsp_fifo|mem_used[0]~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|i2c_slave_0_as_agent_rsp_fifo|mem_used[0]\, u0|mm_interconnect_0|i2c_slave_0_as_agent_rsp_fifo|mem_used[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|i2c_slave_0_as_agent_rsp_fifo|mem_used[1]~0\, u0|mm_interconnect_0|i2c_slave_0_as_agent_rsp_fifo|mem_used[1]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|i2c_slave_0_as_agent_rsp_fifo|mem_used[1]\, u0|mm_interconnect_0|i2c_slave_0_as_agent_rsp_fifo|mem_used[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped~0\, u0|mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped\, u0|mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|din_s1\, u0|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|din_s1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|dreg[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_ready~0\, u0|mm_interconnect_0|crosser|clock_xer|in_ready~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~1\, u0|mm_interconnect_0|cmd_demux|WideOr0~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_actual_tag[1]\, u0|nios2_gen2_0|cpu|A_dc_actual_tag[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_tag[1]~feeder\, u0|nios2_gen2_0|cpu|A_dc_wb_tag[1]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_tag[1]\, u0|nios2_gen2_0|cpu|A_dc_wb_tag[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field_nxt[1]~16\, u0|nios2_gen2_0|cpu|d_address_tag_field_nxt[1]~16, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field[1]\, u0|nios2_gen2_0|cpu|d_address_tag_field[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_actual_tag[0]\, u0|nios2_gen2_0|cpu|A_dc_actual_tag[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_tag[0]~feeder\, u0|nios2_gen2_0|cpu|A_dc_wb_tag[0]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_tag[0]\, u0|nios2_gen2_0|cpu|A_dc_wb_tag[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[11]\, u0|nios2_gen2_0|cpu|A_mem_baddr[11], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field_nxt[0]~17\, u0|nios2_gen2_0|cpu|d_address_tag_field_nxt[0]~17, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field[0]\, u0|nios2_gen2_0|cpu|d_address_tag_field[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|router|Equal1~3\, u0|mm_interconnect_0|router|Equal1~3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~0\, u0|mm_interconnect_0|cmd_demux|WideOr0~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~2\, u0|mm_interconnect_0|cmd_demux|sink_ready~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0\, u0|mm_interconnect_0|cmd_demux|WideOr0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt_nxt[0]~3\, u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt_nxt[0]~3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt[1]~0\, u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt[1]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt[0]\, u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt_nxt[1]~2\, u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt_nxt[1]~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt[1]\, u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt_nxt[2]~1\, u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt_nxt[2]~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt[2]\, u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add18~0\, u0|nios2_gen2_0|cpu|Add18~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt_nxt[3]~0\, u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt_nxt[3]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt[3]\, u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[22]~0\, u0|nios2_gen2_0|cpu|d_writedata[22]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[25]\, u0|nios2_gen2_0|cpu|d_writedata[25], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~15\, u0|mm_interconnect_0|cmd_mux_004|src_payload~15, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|writedata[25]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|writedata[25], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25]~feeder\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~14\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~14, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26]~12\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26]~12, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[26]~26\, u0|nios2_gen2_0|cpu|d_writedata_nxt[26]~26, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[26]\, u0|nios2_gen2_0|cpu|d_writedata[26], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~17\, u0|mm_interconnect_0|cmd_mux_004|src_payload~17, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|writedata[26]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|writedata[26], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~16\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~16, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[27]~27\, u0|nios2_gen2_0|cpu|d_writedata_nxt[27]~27, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[27]\, u0|nios2_gen2_0|cpu|d_writedata[27], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~18\, u0|mm_interconnect_0|cmd_mux_004|src_payload~18, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|writedata[27]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|writedata[27], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~17\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~17, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[28]~28\, u0|nios2_gen2_0|cpu|d_writedata_nxt[28]~28, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[28]\, u0|nios2_gen2_0|cpu|d_writedata[28], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~19\, u0|mm_interconnect_0|cmd_mux_004|src_payload~19, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|writedata[28]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|writedata[28], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~18\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~18, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[29]~87\, u0|nios2_gen2_0|cpu|D_src2_reg[29]~87, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[29]~88\, u0|nios2_gen2_0|cpu|D_src2_reg[29]~88, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[29]\, u0|nios2_gen2_0|cpu|E_src2_reg[29], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[29]~6\, u0|nios2_gen2_0|cpu|E_st_data[29]~6, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[29]\, u0|nios2_gen2_0|cpu|M_st_data[29], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[29]\, u0|nios2_gen2_0|cpu|A_st_data[29], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[29]~29\, u0|nios2_gen2_0|cpu|d_writedata_nxt[29]~29, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[29]\, u0|nios2_gen2_0|cpu|d_writedata[29], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~20\, u0|mm_interconnect_0|cmd_mux_004|src_payload~20, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|writedata[29]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|writedata[29], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~14\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~14, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~19\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~19, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[30]~30\, u0|nios2_gen2_0|cpu|d_writedata_nxt[30]~30, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[30]\, u0|nios2_gen2_0|cpu|d_writedata[30], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~21\, u0|mm_interconnect_0|cmd_mux_004|src_payload~21, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|writedata[30]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|writedata[30], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~20\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~20, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[31]~31\, u0|nios2_gen2_0|cpu|d_writedata_nxt[31]~31, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[31]\, u0|nios2_gen2_0|cpu|d_writedata[31], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~22\, u0|mm_interconnect_0|cmd_mux_004|src_payload~22, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|writedata[31]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|writedata[31], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~21\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~21, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[35]\, u0|mm_interconnect_0|cmd_mux_004|src_data[35], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|byteenable[3]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|byteenable[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~2\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|system_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|system_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[29]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[29], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[29]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[29], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[29]\, u0|mm_interconnect_0|rsp_mux|src_data[29], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[29]\, u0|nios2_gen2_0|cpu|d_readdata_d1[29], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[29]\, u0|nios2_gen2_0|cpu|A_dc_st_data[29], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[29]~0\, u0|nios2_gen2_0|cpu|dc_data_wr_port_data[29]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[31]~9\, u0|nios2_gen2_0|cpu|M_inst_result[31]~9, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[31]\, u0|nios2_gen2_0|cpu|A_inst_result[31], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[31]~49\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[31]~49, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[31]~51\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[31]~51, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[9]\, u0|nios2_gen2_0|cpu|D_iw[9], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[19]~33\, u0|nios2_gen2_0|cpu|D_src2[19]~33, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[19]~34\, u0|nios2_gen2_0|cpu|D_src2[19]~34, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[19]~15\, u0|nios2_gen2_0|cpu|D_src2[19]~15, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[19]~SCLR_LUT\, u0|nios2_gen2_0|cpu|E_src2[19]~SCLR_LUT, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_s1[12]\, u0|nios2_gen2_0|cpu|A_mul_s1[12], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_mask[4]~1\, u0|nios2_gen2_0|cpu|E_rot_mask[4]~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_mask[4]\, u0|nios2_gen2_0|cpu|M_rot_mask[4], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_step1[0]~14\, u0|nios2_gen2_0|cpu|E_rot_step1[0]~14, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_step1[4]~15\, u0|nios2_gen2_0|cpu|E_rot_step1[4]~15, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[4]\, u0|nios2_gen2_0|cpu|M_rot_prestep2[4], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_step1[24]~8\, u0|nios2_gen2_0|cpu|E_rot_step1[24]~8, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[28]\, u0|nios2_gen2_0|cpu|M_rot_prestep2[28], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_rn[4]\, u0|nios2_gen2_0|cpu|M_rot_rn[4], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_step1[8]~12\, u0|nios2_gen2_0|cpu|E_rot_step1[8]~12, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_step1[12]~13\, u0|nios2_gen2_0|cpu|E_rot_step1[12]~13, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[12]\, u0|nios2_gen2_0|cpu|M_rot_prestep2[12], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_step1[16]~10\, u0|nios2_gen2_0|cpu|E_rot_step1[16]~10, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_step1[20]~11\, u0|nios2_gen2_0|cpu|E_rot_step1[20]~11, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[20]\, u0|nios2_gen2_0|cpu|M_rot_prestep2[20], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot[4]~1\, u0|nios2_gen2_0|cpu|M_rot[4]~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~1\, u0|nios2_gen2_0|cpu|A_shift_rot_result~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[28]\, u0|nios2_gen2_0|cpu|A_shift_rot_result[28], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[28]~feeder\, u0|nios2_gen2_0|cpu|A_slow_inst_result[28]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[28]\, u0|nios2_gen2_0|cpu|A_slow_inst_result[28], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[28]~4\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[28]~4, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[28]~1\, u0|nios2_gen2_0|cpu|M_inst_result[28]~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[28]\, u0|nios2_gen2_0|cpu|A_inst_result[28], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[28]~5\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[28]~5, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[28]~6\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[28]~6, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[26]~14\, u0|nios2_gen2_0|cpu|D_src2_reg[26]~14, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[26]~7\, u0|nios2_gen2_0|cpu|D_src2[26]~7, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[26]~SCLR_LUT\, u0|nios2_gen2_0|cpu|E_src2[26]~SCLR_LUT, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[26]~_Duplicate_1\, u0|nios2_gen2_0|cpu|E_src2[26]~_Duplicate_1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[26]~3\, u0|nios2_gen2_0|cpu|E_logic_result[26]~3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[26]~4\, u0|nios2_gen2_0|cpu|E_alu_result[26]~4, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[26]\, u0|nios2_gen2_0|cpu|E_alu_result[26], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[26]\, u0|nios2_gen2_0|cpu|M_alu_result[26], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[26]~3\, u0|nios2_gen2_0|cpu|D_src1_reg[26]~3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[26]\, u0|nios2_gen2_0|cpu|E_src1[26], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[26]\, u0|nios2_gen2_0|cpu|M_target_pcb[26], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~9\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~9, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[24]\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[24], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[24]~0\, u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[24]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[24]\, u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[24], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[24]~4\, u0|nios2_gen2_0|cpu|F_pc_nxt[24]~4, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[24]~5\, u0|nios2_gen2_0|cpu|F_pc_nxt[24]~5, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[24]\, u0|nios2_gen2_0|cpu|F_pc[24], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[24]\, u0|nios2_gen2_0|cpu|D_pc[24], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[24]~feeder\, u0|nios2_gen2_0|cpu|E_pc[24]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[24]\, u0|nios2_gen2_0|cpu|E_pc[24], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add7~5\, u0|nios2_gen2_0|cpu|Add7~5, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[25]\, u0|nios2_gen2_0|cpu|M_pc_plus_one[25], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[3]~1\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[3]~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[3]~0\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[3]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[25]\, u0|nios2_gen2_0|cpu|M_pc[25], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~1\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[25]\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[25], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[25]\, u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[25], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[25]~2\, u0|nios2_gen2_0|cpu|F_pc_nxt[25]~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[25]~3\, u0|nios2_gen2_0|cpu|F_pc_nxt[25]~3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[25]\, u0|nios2_gen2_0|cpu|F_pc[25], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add3~5\, u0|nios2_gen2_0|cpu|Add3~5, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc_plus_one[25]\, u0|nios2_gen2_0|cpu|D_pc_plus_one[25], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~5\, u0|nios2_gen2_0|cpu|Add1~5, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[25]~feeder\, u0|nios2_gen2_0|cpu|E_extra_pc[25]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[25]\, u0|nios2_gen2_0|cpu|E_extra_pc[25], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[27]~3\, u0|nios2_gen2_0|cpu|E_alu_result[27]~3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[27]~12\, u0|nios2_gen2_0|cpu|D_src2_reg[27]~12, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[21]\, u0|nios2_gen2_0|cpu|D_iw[21], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[27]~4\, u0|nios2_gen2_0|cpu|D_src2[27]~4, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[27]~5\, u0|nios2_gen2_0|cpu|D_src2[27]~5, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[27]~SCLR_LUT\, u0|nios2_gen2_0|cpu|E_src2[27]~SCLR_LUT, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[27]~_Duplicate_1\, u0|nios2_gen2_0|cpu|E_src2[27]~_Duplicate_1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[27]\, u0|nios2_gen2_0|cpu|E_alu_result[27], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[27]\, u0|nios2_gen2_0|cpu|M_alu_result[27], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[27]~2\, u0|nios2_gen2_0|cpu|M_inst_result[27]~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[15]~1\, u0|nios2_gen2_0|cpu|A_inst_result[15]~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[27]\, u0|nios2_gen2_0|cpu|A_inst_result[27], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[27]~8\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[27]~8, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[27]~feeder\, u0|nios2_gen2_0|cpu|A_slow_inst_result[27]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[27]\, u0|nios2_gen2_0|cpu|A_slow_inst_result[27], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[3]\, u0|nios2_gen2_0|cpu|M_rot_prestep2[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[11]\, u0|nios2_gen2_0|cpu|M_rot_prestep2[11], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[27]\, u0|nios2_gen2_0|cpu|M_rot_prestep2[27], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot[3]~2\, u0|nios2_gen2_0|cpu|M_rot[3]~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_mask[3]~2\, u0|nios2_gen2_0|cpu|E_rot_mask[3]~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_mask[3]\, u0|nios2_gen2_0|cpu|M_rot_mask[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~2\, u0|nios2_gen2_0|cpu|A_shift_rot_result~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[27]\, u0|nios2_gen2_0|cpu|A_shift_rot_result[27], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[27]~7\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[27]~7, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[27]~9\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[27]~9, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[18]~73\, u0|nios2_gen2_0|cpu|D_src2_reg[18]~73, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[18]\, u0|nios2_gen2_0|cpu|E_src2_reg[18], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[18]\, u0|nios2_gen2_0|cpu|M_st_data[18], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[18]\, u0|nios2_gen2_0|cpu|A_dc_st_data[18], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[18]\, u0|nios2_gen2_0|cpu|A_st_data[18], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[18]~31\, u0|nios2_gen2_0|cpu|dc_data_wr_port_data[18]~31, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[8]~feeder\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[8]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[8]\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[8], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[24]~24\, u0|nios2_gen2_0|cpu|d_writedata_nxt[24]~24, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[24]\, u0|nios2_gen2_0|cpu|d_writedata[24], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~10\, u0|mm_interconnect_0|cmd_mux_004|src_payload~10, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|writedata[24]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|writedata[24], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24]~feeder\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~9\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~9, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[25]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[25], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[25]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[25], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[25]\, u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[25], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[25]~feeder\, u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[25]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[25]\, u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[25], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[25]\, u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[25], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[25]\, u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[25], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[25]~38\, u0|mm_interconnect_0|rsp_mux|src_data[25]~38, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[25]\, u0|mm_interconnect_0|rsp_mux|src_data[25], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[25]\, u0|nios2_gen2_0|cpu|d_readdata_d1[25], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[25]~DUPLICATE\, u0|nios2_gen2_0|cpu|M_st_data[25]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[25]\, u0|nios2_gen2_0|cpu|A_dc_st_data[25], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[25]~22\, u0|nios2_gen2_0|cpu|dc_data_wr_port_data[25]~22, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[7]~feeder\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[7]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[7]\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[7], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[15]~15\, u0|nios2_gen2_0|cpu|d_writedata_nxt[15]~15, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[15]\, u0|nios2_gen2_0|cpu|d_writedata[15], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~26\, u0|mm_interconnect_0|cmd_mux_004|src_payload~26, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|writedata[15]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|writedata[15], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18]~feeder\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15]~feeder\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~25\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~25, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[26]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[26], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[26]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[26], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[26]\, u0|mm_interconnect_0|rsp_mux|src_data[26], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[26]\, u0|nios2_gen2_0|cpu|d_readdata_d1[26], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[26]\, u0|nios2_gen2_0|cpu|A_slow_inst_result[26], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_step1[6]~28\, u0|nios2_gen2_0|cpu|E_rot_step1[6]~28, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_step1[10]~29\, u0|nios2_gen2_0|cpu|E_rot_step1[10]~29, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[10]\, u0|nios2_gen2_0|cpu|M_rot_prestep2[10], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_step1[30]~30\, u0|nios2_gen2_0|cpu|E_rot_step1[30]~30, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_step1[2]~31\, u0|nios2_gen2_0|cpu|E_rot_step1[2]~31, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[2]\, u0|nios2_gen2_0|cpu|M_rot_prestep2[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_step1[14]~26\, u0|nios2_gen2_0|cpu|E_rot_step1[14]~26, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_step1[18]~27\, u0|nios2_gen2_0|cpu|E_rot_step1[18]~27, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[18]\, u0|nios2_gen2_0|cpu|M_rot_prestep2[18], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot[2]~3\, u0|nios2_gen2_0|cpu|M_rot[2]~3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~3\, u0|nios2_gen2_0|cpu|A_shift_rot_result~3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[26]\, u0|nios2_gen2_0|cpu|A_shift_rot_result[26], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[26]~11\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[26]~11, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[26]~3\, u0|nios2_gen2_0|cpu|M_inst_result[26]~3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[26]\, u0|nios2_gen2_0|cpu|A_inst_result[26], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[26]~10\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[26]~10, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[26]~12\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[26]~12, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[24]~26\, u0|nios2_gen2_0|cpu|D_src1_reg[24]~26, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[24]\, u0|nios2_gen2_0|cpu|E_src1[24], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[24]~10\, u0|nios2_gen2_0|cpu|E_logic_result[24]~10, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[24]~26\, u0|nios2_gen2_0|cpu|E_alu_result[24]~26, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[24]~58\, u0|nios2_gen2_0|cpu|D_src2_reg[24]~58, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[24]~20\, u0|nios2_gen2_0|cpu|D_src2[24]~20, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[24]~SCLR_LUT\, u0|nios2_gen2_0|cpu|E_src2[24]~SCLR_LUT, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[24]~_Duplicate_1\, u0|nios2_gen2_0|cpu|E_src2[24]~_Duplicate_1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[24]\, u0|nios2_gen2_0|cpu|E_alu_result[24], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[24]\, u0|nios2_gen2_0|cpu|M_alu_result[24], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[24]~13\, u0|nios2_gen2_0|cpu|M_inst_result[24]~13, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[24]\, u0|nios2_gen2_0|cpu|A_inst_result[24], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[24]~65\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[24]~65, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[8]\, u0|nios2_gen2_0|cpu|M_rot_prestep2[8], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[24]\, u0|nios2_gen2_0|cpu|M_rot_prestep2[24], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[16]\, u0|nios2_gen2_0|cpu|M_rot_prestep2[16], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot[0]~26\, u0|nios2_gen2_0|cpu|M_rot[0]~26, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~26\, u0|nios2_gen2_0|cpu|A_shift_rot_result~26, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[24]\, u0|nios2_gen2_0|cpu|A_shift_rot_result[24], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[24]~feeder\, u0|nios2_gen2_0|cpu|A_slow_inst_result[24]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[24]~feeder\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[24]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[24]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[24], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[24]~feeder\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[24]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[24]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[24], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[24]\, u0|mm_interconnect_0|rsp_mux|src_data[24], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[24]\, u0|nios2_gen2_0|cpu|d_readdata_d1[24], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[24]\, u0|nios2_gen2_0|cpu|A_slow_inst_result[24], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[24]~66\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[24]~66, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[24]~67\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[24]~67, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[23]~21\, u0|nios2_gen2_0|cpu|D_src2[23]~21, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[23]~22\, u0|nios2_gen2_0|cpu|D_src2[23]~22, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[23]~SCLR_LUT\, u0|nios2_gen2_0|cpu|E_src2[23]~SCLR_LUT, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[23]~_Duplicate_1\, u0|nios2_gen2_0|cpu|E_src2[23]~_Duplicate_1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[23]~11\, u0|nios2_gen2_0|cpu|E_logic_result[23]~11, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[23]~27\, u0|nios2_gen2_0|cpu|E_alu_result[23]~27, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[23]\, u0|nios2_gen2_0|cpu|E_alu_result[23], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[23]\, u0|nios2_gen2_0|cpu|M_alu_result[23], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[23]~15\, u0|nios2_gen2_0|cpu|M_inst_result[23]~15, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[23]~DUPLICATE\, u0|nios2_gen2_0|cpu|A_inst_result[23]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[23]~68\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[23]~68, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot[7]~27\, u0|nios2_gen2_0|cpu|M_rot[7]~27, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~27\, u0|nios2_gen2_0|cpu|A_shift_rot_result~27, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[23]\, u0|nios2_gen2_0|cpu|A_shift_rot_result[23], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[23]~feeder\, u0|nios2_gen2_0|cpu|A_slow_inst_result[23]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[23]\, u0|nios2_gen2_0|cpu|A_slow_inst_result[23], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[23]~69\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[23]~69, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[23]~70\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[23]~70, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[18]~30\, u0|nios2_gen2_0|cpu|D_src1_reg[18]~30, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[18]\, u0|nios2_gen2_0|cpu|E_src1[18], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[16]\, u0|nios2_gen2_0|cpu|M_pc[16], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[18]~feeder\, u0|nios2_gen2_0|cpu|M_target_pcb[18]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[18]\, u0|nios2_gen2_0|cpu|M_target_pcb[18], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[15]~DUPLICATE\, u0|nios2_gen2_0|cpu|D_pc[15]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[15]~feeder\, u0|nios2_gen2_0|cpu|E_pc[15]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[15]\, u0|nios2_gen2_0|cpu|E_pc[15], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add7~29\, u0|nios2_gen2_0|cpu|Add7~29, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add7~65\, u0|nios2_gen2_0|cpu|Add7~65, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add7~97\, u0|nios2_gen2_0|cpu|Add7~97, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[16]\, u0|nios2_gen2_0|cpu|M_pc_plus_one[16], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~16\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~16, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[16]\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[16], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[16]~feeder\, u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[16]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[16]\, u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[16], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[16]~19\, u0|nios2_gen2_0|cpu|F_pc_nxt[16]~19, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[16]\, u0|nios2_gen2_0|cpu|F_pc[16], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[16]~feeder\, u0|nios2_gen2_0|cpu|D_pc[16]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[16]\, u0|nios2_gen2_0|cpu|D_pc[16], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[16]\, u0|nios2_gen2_0|cpu|E_pc[16], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[17]\, u0|nios2_gen2_0|cpu|M_pc_plus_one[17], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[19]\, u0|nios2_gen2_0|cpu|M_target_pcb[19], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[17]\, u0|nios2_gen2_0|cpu|M_pc[17], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~17\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~17, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[17]\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[17], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[17]~feeder\, u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[17]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[17]\, u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[17], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[17]~21\, u0|nios2_gen2_0|cpu|F_pc_nxt[17]~21, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[17]\, u0|nios2_gen2_0|cpu|F_pc[17], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc_plus_one[17]\, u0|nios2_gen2_0|cpu|D_pc_plus_one[17], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[17]\, u0|nios2_gen2_0|cpu|E_extra_pc[17], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[19]~4\, u0|nios2_gen2_0|cpu|E_logic_result[19]~4, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[19]~22\, u0|nios2_gen2_0|cpu|E_alu_result[19]~22, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[19]\, u0|nios2_gen2_0|cpu|E_alu_result[19], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[19]~DUPLICATE\, u0|nios2_gen2_0|cpu|M_alu_result[19]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[19]~52\, u0|nios2_gen2_0|cpu|D_src2_reg[19]~52, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[19]~74\, u0|nios2_gen2_0|cpu|D_src2_reg[19]~74, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[19]\, u0|nios2_gen2_0|cpu|E_src2_reg[19], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[19]~DUPLICATE\, u0|nios2_gen2_0|cpu|M_st_data[19]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[19]\, u0|nios2_gen2_0|cpu|A_st_data[19], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[19]\, u0|nios2_gen2_0|cpu|M_st_data[19], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[19]~19\, u0|nios2_gen2_0|cpu|d_writedata_nxt[19]~19, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[19]\, u0|nios2_gen2_0|cpu|d_writedata[19], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~9\, u0|mm_interconnect_0|cmd_mux_004|src_payload~9, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|writedata[19]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|writedata[19], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~8\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~8, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20]~DUPLICATE\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[20]~20\, u0|nios2_gen2_0|cpu|d_writedata_nxt[20]~20, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[20]\, u0|nios2_gen2_0|cpu|d_writedata[20], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~8\, u0|mm_interconnect_0|cmd_mux_004|src_payload~8, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|writedata[20]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|writedata[20], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~7\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~7, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[21]~21\, u0|nios2_gen2_0|cpu|d_writedata_nxt[21]~21, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[21]\, u0|nios2_gen2_0|cpu|d_writedata[21], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~4\, u0|mm_interconnect_0|cmd_mux_004|src_payload~4, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|writedata[21]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|writedata[21], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21]~feeder\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~2\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[22]~22\, u0|nios2_gen2_0|cpu|d_writedata_nxt[22]~22, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[22]\, u0|nios2_gen2_0|cpu|d_writedata[22], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~6\, u0|mm_interconnect_0|cmd_mux_004|src_payload~6, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|writedata[22]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|writedata[22], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~4\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~4, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[23]~23\, u0|nios2_gen2_0|cpu|d_writedata_nxt[23]~23, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[23]\, u0|nios2_gen2_0|cpu|d_writedata[23], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~7\, u0|mm_interconnect_0|cmd_mux_004|src_payload~7, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|writedata[23]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|writedata[23], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~6\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~6, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_byteenable_nxt[2]~4\, u0|nios2_gen2_0|cpu|d_byteenable_nxt[2]~4, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_byteenable[2]\, u0|nios2_gen2_0|cpu|d_byteenable[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[34]\, u0|mm_interconnect_0|cmd_mux_004|src_data[34], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|byteenable[2]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|byteenable[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~1\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|system_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|system_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~9\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~9, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[18]~18\, u0|nios2_gen2_0|cpu|d_writedata_nxt[18]~18, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[18]\, u0|nios2_gen2_0|cpu|d_writedata[18], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~13\, u0|mm_interconnect_0|cmd_mux_004|src_payload~13, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|writedata[18]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|writedata[18], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~12\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~12, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[21]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[21], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[21]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[21], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[21]~48\, u0|mm_interconnect_0|rsp_mux|src_data[21]~48, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[21]\, u0|mm_interconnect_0|rsp_mux|src_data[21], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[21]\, u0|nios2_gen2_0|cpu|d_readdata_d1[21], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[21]\, u0|nios2_gen2_0|cpu|A_slow_inst_result[21], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_mask[5]~0\, u0|nios2_gen2_0|cpu|E_rot_mask[5]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_mask[5]\, u0|nios2_gen2_0|cpu|M_rot_mask[5], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_step1[1]~6\, u0|nios2_gen2_0|cpu|E_rot_step1[1]~6, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_step1[5]~7\, u0|nios2_gen2_0|cpu|E_rot_step1[5]~7, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[5]\, u0|nios2_gen2_0|cpu|M_rot_prestep2[5], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_step1[17]~2\, u0|nios2_gen2_0|cpu|E_rot_step1[17]~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_step1[21]~3\, u0|nios2_gen2_0|cpu|E_rot_step1[21]~3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[21]\, u0|nios2_gen2_0|cpu|M_rot_prestep2[21], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_step1[9]~4\, u0|nios2_gen2_0|cpu|E_rot_step1[9]~4, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_step1[13]~5\, u0|nios2_gen2_0|cpu|E_rot_step1[13]~5, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[13]\, u0|nios2_gen2_0|cpu|M_rot_prestep2[13], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_step1[25]~0\, u0|nios2_gen2_0|cpu|E_rot_step1[25]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_step1[29]~1\, u0|nios2_gen2_0|cpu|E_rot_step1[29]~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[29]\, u0|nios2_gen2_0|cpu|M_rot_prestep2[29], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot[5]~29\, u0|nios2_gen2_0|cpu|M_rot[5]~29, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~29\, u0|nios2_gen2_0|cpu|A_shift_rot_result~29, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[21]\, u0|nios2_gen2_0|cpu|A_shift_rot_result[21], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[21]~75\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[21]~75, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[19]\, u0|nios2_gen2_0|cpu|M_pc_plus_one[19], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[21]~29\, u0|nios2_gen2_0|cpu|M_inst_result[21]~29, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[21]\, u0|nios2_gen2_0|cpu|A_inst_result[21], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[21]~74\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[21]~74, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[21]~76\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[21]~76, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[17]\, u0|nios2_gen2_0|cpu|W_wr_data[17], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[17]\, u0|nios2_gen2_0|cpu|M_alu_result[17], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[17]~31\, u0|nios2_gen2_0|cpu|D_src1_reg[17]~31, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[17]\, u0|nios2_gen2_0|cpu|E_src1[17], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[15]\, u0|nios2_gen2_0|cpu|D_pc[15], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[15]~24\, u0|nios2_gen2_0|cpu|F_pc_nxt[15]~24, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[15]\, u0|nios2_gen2_0|cpu|M_pc[15], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[15]\, u0|nios2_gen2_0|cpu|M_pc_plus_one[15], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[17]\, u0|nios2_gen2_0|cpu|M_target_pcb[17], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~19\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~19, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[15]\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[15], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[15]~25\, u0|nios2_gen2_0|cpu|F_pc_nxt[15]~25, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[15]\, u0|nios2_gen2_0|cpu|F_pc[15], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc_plus_one[15]\, u0|nios2_gen2_0|cpu|D_pc_plus_one[15], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[15]\, u0|nios2_gen2_0|cpu|E_extra_pc[15], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[17]~15\, u0|nios2_gen2_0|cpu|E_logic_result[17]~15, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[17]~31\, u0|nios2_gen2_0|cpu|E_alu_result[17]~31, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[17]\, u0|nios2_gen2_0|cpu|E_alu_result[17], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[17]~65\, u0|nios2_gen2_0|cpu|D_src2_reg[17]~65, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[17]~72\, u0|nios2_gen2_0|cpu|D_src2_reg[17]~72, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[17]\, u0|nios2_gen2_0|cpu|E_src2_reg[17], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[17]\, u0|nios2_gen2_0|cpu|M_st_data[17], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[17]~feeder\, u0|nios2_gen2_0|cpu|A_st_data[17]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[17]\, u0|nios2_gen2_0|cpu|A_st_data[17], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[17]~17\, u0|nios2_gen2_0|cpu|d_writedata_nxt[17]~17, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[17]\, u0|nios2_gen2_0|cpu|d_writedata[17], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~14\, u0|mm_interconnect_0|cmd_mux_004|src_payload~14, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|writedata[17]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|writedata[17], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~13\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~13, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[20]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[20], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[20]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[20], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[20]\, u0|mm_interconnect_0|rsp_mux|src_data[20], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[20]\, u0|nios2_gen2_0|cpu|d_readdata_d1[20], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[20]\, u0|nios2_gen2_0|cpu|A_slow_inst_result[20], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot[4]~23\, u0|nios2_gen2_0|cpu|M_rot[4]~23, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~23\, u0|nios2_gen2_0|cpu|A_shift_rot_result~23, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[20]\, u0|nios2_gen2_0|cpu|A_shift_rot_result[20], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[20]~58\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[20]~58, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[18]\, u0|nios2_gen2_0|cpu|M_pc_plus_one[18], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[20]~25\, u0|nios2_gen2_0|cpu|M_inst_result[20]~25, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[20]\, u0|nios2_gen2_0|cpu|A_inst_result[20], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[20]~57\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[20]~57, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[20]~59\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[20]~59, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[16]~10\, u0|nios2_gen2_0|cpu|D_src1_reg[16]~10, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[16]\, u0|nios2_gen2_0|cpu|E_src1[16], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_step1[19]~19\, u0|nios2_gen2_0|cpu|E_rot_step1[19]~19, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[19]\, u0|nios2_gen2_0|cpu|M_rot_prestep2[19], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot[3]~22\, u0|nios2_gen2_0|cpu|M_rot[3]~22, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~22\, u0|nios2_gen2_0|cpu|A_shift_rot_result~22, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[19]\, u0|nios2_gen2_0|cpu|A_shift_rot_result[19], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[19]~55\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[19]~55, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[19]~27\, u0|nios2_gen2_0|cpu|M_inst_result[19]~27, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[19]\, u0|nios2_gen2_0|cpu|A_inst_result[19], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[19]~54\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[19]~54, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[19]~56\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[19]~56, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[15]~27\, u0|nios2_gen2_0|cpu|D_src2_reg[15]~27, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[15]\, u0|nios2_gen2_0|cpu|E_src2[15], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_s1[2]\, u0|nios2_gen2_0|cpu|A_mul_s1[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[18]~31\, u0|nios2_gen2_0|cpu|M_inst_result[18]~31, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[18]\, u0|nios2_gen2_0|cpu|A_inst_result[18], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[18]~77\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[18]~77, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[18]~feeder\, u0|nios2_gen2_0|cpu|A_slow_inst_result[18]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[18]\, u0|nios2_gen2_0|cpu|A_slow_inst_result[18], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot[2]~30\, u0|nios2_gen2_0|cpu|M_rot[2]~30, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~30\, u0|nios2_gen2_0|cpu|A_shift_rot_result~30, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[18]\, u0|nios2_gen2_0|cpu|A_shift_rot_result[18], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[18]~78\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[18]~78, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[18]~79\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[18]~79, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[14]\, u0|nios2_gen2_0|cpu|E_extra_pc[14], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[16]~6\, u0|nios2_gen2_0|cpu|E_logic_result[16]~6, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[16]~11\, u0|nios2_gen2_0|cpu|E_alu_result[16]~11, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[18]\, u0|mm_interconnect_0|rsp_mux_001|src_data[18], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[18]\, u0|nios2_gen2_0|cpu|i_readdata_d1[18], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[19]\, u0|mm_interconnect_0|rsp_mux_001|src_data[19], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[19]\, u0|nios2_gen2_0|cpu|i_readdata_d1[19], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[20]\, u0|mm_interconnect_0|rsp_mux_001|src_data[20], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[20]\, u0|nios2_gen2_0|cpu|i_readdata_d1[20], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[21]\, u0|mm_interconnect_0|rsp_mux_001|src_data[21], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[21]\, u0|nios2_gen2_0|cpu|i_readdata_d1[21], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|system_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6\, u0|nios2_gen2_0|cpu|system_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[6]\, u0|nios2_gen2_0|cpu|D_iw[6], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[16]~27\, u0|nios2_gen2_0|cpu|D_src2[16]~27, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[16]~28\, u0|nios2_gen2_0|cpu|D_src2[16]~28, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[16]~10\, u0|nios2_gen2_0|cpu|D_src2[16]~10, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[16]~SCLR_LUT\, u0|nios2_gen2_0|cpu|E_src2[16]~SCLR_LUT, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[16]~_Duplicate_1\, u0|nios2_gen2_0|cpu|E_src2[16]~_Duplicate_1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[16]\, u0|nios2_gen2_0|cpu|E_alu_result[16], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[16]\, u0|nios2_gen2_0|cpu|M_alu_result[16], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[16]~30\, u0|nios2_gen2_0|cpu|D_src2_reg[16]~30, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[16]~71\, u0|nios2_gen2_0|cpu|D_src2_reg[16]~71, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[16]\, u0|nios2_gen2_0|cpu|E_src2_reg[16], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[16]\, u0|nios2_gen2_0|cpu|M_st_data[16], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[16]~feeder\, u0|nios2_gen2_0|cpu|A_st_data[16]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[16]\, u0|nios2_gen2_0|cpu|A_st_data[16], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[16]~16\, u0|nios2_gen2_0|cpu|d_writedata_nxt[16]~16, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[16]\, u0|nios2_gen2_0|cpu|d_writedata[16], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~12\, u0|mm_interconnect_0|cmd_mux_004|src_payload~12, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|writedata[16]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|writedata[16], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr~28\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr~28, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[19]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[19], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16]~feeder\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~11\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~11, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[17]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[17], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[17]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[17], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[17]\, u0|mm_interconnect_0|rsp_mux_001|src_data[17], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[17]\, u0|nios2_gen2_0|cpu|i_readdata_d1[17], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[20]\, u0|nios2_gen2_0|cpu|D_iw[20], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[14]~feeder\, u0|nios2_gen2_0|cpu|E_src2[14]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[14]~DUPLICATE\, u0|nios2_gen2_0|cpu|E_src2[14]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p3[1]\, u0|nios2_gen2_0|cpu|A_mul_cell_p3[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[17]~DUPLICATE\, u0|nios2_gen2_0|cpu|M_alu_result[17]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[17]~21\, u0|nios2_gen2_0|cpu|M_inst_result[17]~21, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[17]\, u0|nios2_gen2_0|cpu|A_inst_result[17], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[17]~80\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[17]~80, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[17]\, u0|nios2_gen2_0|cpu|A_slow_inst_result[17], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[1]\, u0|nios2_gen2_0|cpu|M_rot_prestep2[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[25]\, u0|nios2_gen2_0|cpu|M_rot_prestep2[25], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[9]\, u0|nios2_gen2_0|cpu|M_rot_prestep2[9], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[17]\, u0|nios2_gen2_0|cpu|M_rot_prestep2[17], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot[1]~31\, u0|nios2_gen2_0|cpu|M_rot[1]~31, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_mask[1]~7\, u0|nios2_gen2_0|cpu|E_rot_mask[1]~7, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_mask[1]\, u0|nios2_gen2_0|cpu|M_rot_mask[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~31\, u0|nios2_gen2_0|cpu|A_shift_rot_result~31, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[17]\, u0|nios2_gen2_0|cpu|A_shift_rot_result[17], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[17]~81\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[17]~81, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[17]~82\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[17]~82, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[12]\, u0|nios2_gen2_0|cpu|E_extra_pc[12], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result~25\, u0|nios2_gen2_0|cpu|E_alu_result~25, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[14]\, u0|nios2_gen2_0|cpu|E_alu_result[14], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[14]~feeder\, u0|nios2_gen2_0|cpu|W_wr_data[14]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[14]\, u0|nios2_gen2_0|cpu|W_wr_data[14], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[14]\, u0|nios2_gen2_0|cpu|M_alu_result[14], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[14]~56\, u0|nios2_gen2_0|cpu|D_src2_reg[14]~56, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[14]~57\, u0|nios2_gen2_0|cpu|D_src2_reg[14]~57, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[14]\, u0|nios2_gen2_0|cpu|E_src2_reg[14], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[14]\, u0|nios2_gen2_0|cpu|M_st_data[14], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[14]\, u0|nios2_gen2_0|cpu|A_st_data[14], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[14]~14\, u0|nios2_gen2_0|cpu|d_writedata_nxt[14]~14, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[14]\, u0|nios2_gen2_0|cpu|d_writedata[14], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~31\, u0|mm_interconnect_0|cmd_mux_004|src_payload~31, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|writedata[14]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|writedata[14], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~30\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~30, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[13]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[13], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[13]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[13], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~10\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~10, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[13]\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[13], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[13]~22\, u0|mm_interconnect_0|rsp_mux|src_data[13]~22, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~0\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[13]~feeder\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[13]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][13]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][13], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~3\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][13]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][13], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[13]\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[13], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[13]\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[13], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[13]~23\, u0|mm_interconnect_0|rsp_mux|src_data[13]~23, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[13]\, u0|nios2_gen2_0|cpu|d_readdata_d1[13], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[13]\, u0|nios2_gen2_0|cpu|A_dc_st_data[13], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[13]~11\, u0|nios2_gen2_0|cpu|dc_data_wr_port_data[13]~11, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[16]~DUPLICATE\, u0|nios2_gen2_0|cpu|M_alu_result[16]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[16]~11\, u0|nios2_gen2_0|cpu|M_inst_result[16]~11, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[16]\, u0|nios2_gen2_0|cpu|A_inst_result[16], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[16]~28\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[16]~28, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[16]~feeder\, u0|nios2_gen2_0|cpu|A_slow_inst_result[16]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[16]\, u0|nios2_gen2_0|cpu|A_slow_inst_result[16], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_pass2\, u0|nios2_gen2_0|cpu|M_rot_pass2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot[0]~10\, u0|nios2_gen2_0|cpu|M_rot[0]~10, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~10\, u0|nios2_gen2_0|cpu|A_shift_rot_result~10, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[16]\, u0|nios2_gen2_0|cpu|A_shift_rot_result[16], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[16]~29\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[16]~29, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[16]~30\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[16]~30, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[15]~8\, u0|nios2_gen2_0|cpu|D_src1_reg[15]~8, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[15]\, u0|nios2_gen2_0|cpu|E_src1[15], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result~9\, u0|nios2_gen2_0|cpu|E_alu_result~9, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[13]\, u0|nios2_gen2_0|cpu|E_extra_pc[13], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[15]\, u0|nios2_gen2_0|cpu|E_alu_result[15], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[15]\, u0|nios2_gen2_0|cpu|M_alu_result[15], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[12]\, u0|nios2_gen2_0|cpu|D_pc[12], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[12]\, u0|nios2_gen2_0|cpu|E_pc[12], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add7~53\, u0|nios2_gen2_0|cpu|Add7~53, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add7~21\, u0|nios2_gen2_0|cpu|Add7~21, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[13]\, u0|nios2_gen2_0|cpu|M_pc_plus_one[13], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[15]~8\, u0|nios2_gen2_0|cpu|M_inst_result[15]~8, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[15]\, u0|nios2_gen2_0|cpu|A_inst_result[15], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[15]~24\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[15]~24, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot[7]~8\, u0|nios2_gen2_0|cpu|M_rot[7]~8, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~8\, u0|nios2_gen2_0|cpu|A_shift_rot_result~8, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[15]\, u0|nios2_gen2_0|cpu|A_shift_rot_result[15], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p1[15]\, u0|nios2_gen2_0|cpu|A_mul_cell_p1[15], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_ld_byte1_data_aligned_nxt[7]~3\, u0|nios2_gen2_0|cpu|A_slow_ld_byte1_data_aligned_nxt[7]~3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[15]\, u0|nios2_gen2_0|cpu|A_slow_inst_result[15], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[15]~25\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[15]~25, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[12]\, u0|nios2_gen2_0|cpu|W_wr_data[12], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[12]~feeder\, u0|nios2_gen2_0|cpu|M_alu_result[12]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[12]\, u0|nios2_gen2_0|cpu|M_alu_result[12], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[12]~4\, u0|nios2_gen2_0|cpu|D_src1_reg[12]~4, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[12]\, u0|nios2_gen2_0|cpu|E_src1[12], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result~5\, u0|nios2_gen2_0|cpu|E_alu_result~5, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[12]\, u0|nios2_gen2_0|cpu|E_alu_result[12], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[12]~16\, u0|nios2_gen2_0|cpu|D_src2_reg[12]~16, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[12]~17\, u0|nios2_gen2_0|cpu|D_src2_reg[12]~17, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[12]\, u0|nios2_gen2_0|cpu|E_src2[12], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_s1[14]\, u0|nios2_gen2_0|cpu|A_mul_s1[14], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_mask[6]~4\, u0|nios2_gen2_0|cpu|E_rot_mask[6]~4, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_mask[6]\, u0|nios2_gen2_0|cpu|M_rot_mask[6], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[14]\, u0|nios2_gen2_0|cpu|M_rot_prestep2[14], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_step1[26]~25\, u0|nios2_gen2_0|cpu|E_rot_step1[26]~25, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[30]\, u0|nios2_gen2_0|cpu|M_rot_prestep2[30], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[22]\, u0|nios2_gen2_0|cpu|M_rot_prestep2[22], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[6]\, u0|nios2_gen2_0|cpu|M_rot_prestep2[6], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot[6]~6\, u0|nios2_gen2_0|cpu|M_rot[6]~6, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~6\, u0|nios2_gen2_0|cpu|A_shift_rot_result~6, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[30]\, u0|nios2_gen2_0|cpu|A_shift_rot_result[30], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[30]~feeder\, u0|nios2_gen2_0|cpu|A_slow_inst_result[30]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[30]\, u0|nios2_gen2_0|cpu|A_slow_inst_result[30], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[30]~20\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[30]~20, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[30]~21\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[30]~21, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[30]~6\, u0|nios2_gen2_0|cpu|D_src1_reg[30]~6, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[30]\, u0|nios2_gen2_0|cpu|E_src1[30], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add9~129\, u0|nios2_gen2_0|cpu|Add9~129, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[30]\, u0|nios2_gen2_0|cpu|E_alu_result[30], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[30]\, u0|nios2_gen2_0|cpu|M_alu_result[30], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[30]~6\, u0|nios2_gen2_0|cpu|M_inst_result[30]~6, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[30]\, u0|nios2_gen2_0|cpu|A_inst_result[30], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[12]\, u0|nios2_gen2_0|cpu|M_pc_plus_one[12], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[14]~17\, u0|nios2_gen2_0|cpu|M_inst_result[14]~17, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[14]\, u0|nios2_gen2_0|cpu|A_inst_result[14], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[14]~63\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[14]~63, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_ld_byte1_data_aligned_nxt[6]~7\, u0|nios2_gen2_0|cpu|A_slow_ld_byte1_data_aligned_nxt[6]~7, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[14]\, u0|nios2_gen2_0|cpu|A_slow_inst_result[14], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p1[14]\, u0|nios2_gen2_0|cpu|A_mul_cell_p1[14], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot[6]~25\, u0|nios2_gen2_0|cpu|M_rot[6]~25, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~25\, u0|nios2_gen2_0|cpu|A_shift_rot_result~25, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[14]\, u0|nios2_gen2_0|cpu|A_shift_rot_result[14], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[14]~64\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[14]~64, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[13]\, u0|nios2_gen2_0|cpu|W_wr_data[13], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[13]~24\, u0|nios2_gen2_0|cpu|D_src2_reg[13]~24, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[13]~25\, u0|nios2_gen2_0|cpu|D_src2_reg[13]~25, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[13]\, u0|nios2_gen2_0|cpu|E_src2_reg[13], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[13]\, u0|nios2_gen2_0|cpu|M_st_data[13], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[13]\, u0|nios2_gen2_0|cpu|A_st_data[13], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[13]~13\, u0|nios2_gen2_0|cpu|d_writedata_nxt[13]~13, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[13]\, u0|nios2_gen2_0|cpu|d_writedata[13], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~27\, u0|mm_interconnect_0|cmd_mux_004|src_payload~27, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|writedata[13]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|writedata[13], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr~45\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr~45, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[16]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[16], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16]~feeder\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13]~feeder\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~26\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~26, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[11]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[11], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[11]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[11], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[11]~feeder\, u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[11]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[11]\, u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[11], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[11]\, u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[11], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[11]\, u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[11], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[11]\, u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[11], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[11]~19\, u0|mm_interconnect_0|rsp_mux|src_data[11]~19, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[11]~20\, u0|mm_interconnect_0|rsp_mux|src_data[11]~20, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[11]\, u0|nios2_gen2_0|cpu|d_readdata_d1[11], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[11]~9\, u0|nios2_gen2_0|cpu|dc_data_wr_port_data[11]~9, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[13]~7\, u0|nios2_gen2_0|cpu|M_inst_result[13]~7, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[13]\, u0|nios2_gen2_0|cpu|A_inst_result[13], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[13]~22\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[13]~22, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot[5]~7\, u0|nios2_gen2_0|cpu|M_rot[5]~7, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~7\, u0|nios2_gen2_0|cpu|A_shift_rot_result~7, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[13]\, u0|nios2_gen2_0|cpu|A_shift_rot_result[13], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_ld_byte1_data_aligned_nxt[5]~2\, u0|nios2_gen2_0|cpu|A_slow_ld_byte1_data_aligned_nxt[5]~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[13]\, u0|nios2_gen2_0|cpu|A_slow_inst_result[13], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p1[13]\, u0|nios2_gen2_0|cpu|A_mul_cell_p1[13], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[13]~23\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[13]~23, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[24]~79\, u0|nios2_gen2_0|cpu|D_src2_reg[24]~79, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[24]\, u0|nios2_gen2_0|cpu|E_src2_reg[24], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[8]\, u0|nios2_gen2_0|cpu|E_src2_reg[8], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[24]~1\, u0|nios2_gen2_0|cpu|E_st_data[24]~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[24]\, u0|nios2_gen2_0|cpu|M_st_data[24], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[24]\, u0|nios2_gen2_0|cpu|A_st_data[24], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[24]~DUPLICATE\, u0|nios2_gen2_0|cpu|M_st_data[24]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[24]\, u0|nios2_gen2_0|cpu|A_dc_st_data[24], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[24]~15\, u0|nios2_gen2_0|cpu|dc_data_wr_port_data[24]~15, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[6]~feeder\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[6]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[6]\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[6], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[12]~12\, u0|nios2_gen2_0|cpu|d_writedata_nxt[12]~12, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[12]\, u0|nios2_gen2_0|cpu|d_writedata[12], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~23\, u0|mm_interconnect_0|cmd_mux_004|src_payload~23, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|writedata[12]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|writedata[12], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~22\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~22, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[15]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[15], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[15]~feeder\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[15]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[15]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[15], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[15]~15\, u0|mm_interconnect_0|rsp_mux_001|src_data[15]~15, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[15]\, u0|nios2_gen2_0|cpu|i_readdata_d1[15], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add0~41\, u0|nios2_gen2_0|cpu|Add0~41, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[10]\, u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[10], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~66\, u0|nios2_gen2_0|cpu|Add1~66, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[10]\, u0|nios2_gen2_0|cpu|E_extra_pc[10], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[10]\, u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[10], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[10]\, u0|nios2_gen2_0|cpu|D_pc[10], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[10]~26\, u0|nios2_gen2_0|cpu|F_pc_nxt[10]~26, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[12]\, u0|nios2_gen2_0|cpu|M_target_pcb[12], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[10]\, u0|nios2_gen2_0|cpu|M_pc[10], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~20\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~20, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[10]\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[10], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[10]~27\, u0|nios2_gen2_0|cpu|F_pc_nxt[10]~27, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[10]\, u0|nios2_gen2_0|cpu|F_pc[10], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[10]~DUPLICATE\, u0|nios2_gen2_0|cpu|D_pc[10]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[10]\, u0|nios2_gen2_0|cpu|E_pc[10], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[10]\, u0|nios2_gen2_0|cpu|M_pc_plus_one[10], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[12]~4\, u0|nios2_gen2_0|cpu|M_inst_result[12]~4, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[12]\, u0|nios2_gen2_0|cpu|A_inst_result[12], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[12]~13\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[12]~13, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_ld_byte1_data_aligned_nxt[4]~0\, u0|nios2_gen2_0|cpu|A_slow_ld_byte1_data_aligned_nxt[4]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[12]\, u0|nios2_gen2_0|cpu|A_slow_inst_result[12], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot[4]~4\, u0|nios2_gen2_0|cpu|M_rot[4]~4, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~4\, u0|nios2_gen2_0|cpu|A_shift_rot_result~4, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[12]\, u0|nios2_gen2_0|cpu|A_shift_rot_result[12], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p1[12]\, u0|nios2_gen2_0|cpu|A_mul_cell_p1[12], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[12]~16\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[12]~16, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[4]~70\, u0|nios2_gen2_0|cpu|D_src2_reg[4]~70, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[4]\, u0|nios2_gen2_0|cpu|E_src2_reg[4], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[4]~feeder\, u0|nios2_gen2_0|cpu|M_st_data[4]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[4]\, u0|nios2_gen2_0|cpu|M_st_data[4], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[4]\, u0|nios2_gen2_0|cpu|A_st_data[4], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[4]\, u0|nios2_gen2_0|cpu|A_dc_st_data[4], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[4]~24\, u0|nios2_gen2_0|cpu|dc_data_wr_port_data[4]~24, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[5]\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[5], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[5]~5\, u0|nios2_gen2_0|cpu|d_writedata_nxt[5]~5, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[5]\, u0|nios2_gen2_0|cpu|d_writedata[5], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[5]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[5], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[5]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[5]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[5]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[5], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[6]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[6]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[6]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[6], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[6]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[6]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[6]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[6], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[7]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[7], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[7]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[7]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[7]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[7], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0\, u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|td_shift~12\, u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|td_shift~12, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|td_shift[8]\, u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|td_shift[8], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|td_shift~11\, u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|td_shift~11, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|td_shift[7]\, u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|td_shift[7], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder\, u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|wdata[3]\, u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|wdata[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[3]~feeder\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[3]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][3]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~16\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~16, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][3]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[3]\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[3]\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[3]~feeder\, u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[3]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[3]\, u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[3]\, u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[3]~43\, u0|mm_interconnect_0|rsp_mux|src_data[3]~43, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~2\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[3]\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[3]~2\, u0|mm_interconnect_0|rsp_mux|src_data[3]~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[3]~44\, u0|mm_interconnect_0|rsp_mux|src_data[3]~44, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[3]\, u0|nios2_gen2_0|cpu|d_readdata_d1[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[3]\, u0|nios2_gen2_0|cpu|A_dc_st_data[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[3]~26\, u0|nios2_gen2_0|cpu|dc_data_wr_port_data[3]~26, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[4]~feeder\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[4]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[4]\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[4], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[7]~7\, u0|nios2_gen2_0|cpu|d_writedata_nxt[7]~7, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[7]\, u0|nios2_gen2_0|cpu|d_writedata[7], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~25\, u0|mm_interconnect_0|cmd_mux_004|src_payload~25, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|writedata[7]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|writedata[7], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~24\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~24, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[1]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[1]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|ien_AE~feeder\, u0|jtag_uart_0|ien_AE~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|ien_AE\, u0|jtag_uart_0|ien_AE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[1]~feeder\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[1]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][1]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~10\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~10, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][1]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[1]\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[1]\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[1]~feeder\, u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[1]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[1]\, u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[1]\, u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~34\, u0|mm_interconnect_0|rsp_mux|src_data[1]~34, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~35\, u0|mm_interconnect_0|rsp_mux|src_data[1]~35, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[1]\, u0|nios2_gen2_0|cpu|d_readdata_d1[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[1]~19\, u0|nios2_gen2_0|cpu|dc_data_wr_port_data[1]~19, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[3]\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[6]~6\, u0|nios2_gen2_0|cpu|d_writedata_nxt[6]~6, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[6]\, u0|nios2_gen2_0|cpu|d_writedata[6], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~30\, u0|mm_interconnect_0|cmd_mux_004|src_payload~30, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|writedata[6]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|writedata[6], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6]~feeder\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~29\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~29, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[23]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[23], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[23]~feeder\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[23]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[23]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[23], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[23]\, u0|mm_interconnect_0|rsp_mux|src_data[23], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[23]\, u0|nios2_gen2_0|cpu|d_readdata_d1[23], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[1]~DUPLICATE\, u0|nios2_gen2_0|cpu|M_mem_baddr[1]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[1]\, u0|nios2_gen2_0|cpu|A_mem_baddr[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[0]~feeder\, u0|nios2_gen2_0|cpu|A_mem_baddr[0]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[0]\, u0|nios2_gen2_0|cpu|A_mem_baddr[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ctrl_ld16\, u0|nios2_gen2_0|cpu|A_ctrl_ld16, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_ld_data_sign_bit~0\, u0|nios2_gen2_0|cpu|A_slow_ld_data_sign_bit~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_ld_data_fill_bit~0\, u0|nios2_gen2_0|cpu|A_slow_ld_data_fill_bit~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_ld_byte1_data_aligned_nxt[3]~1\, u0|nios2_gen2_0|cpu|A_slow_ld_byte1_data_aligned_nxt[3]~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[11]\, u0|nios2_gen2_0|cpu|A_slow_inst_result[11], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[9]\, u0|nios2_gen2_0|cpu|M_pc_plus_one[9], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[11]~5\, u0|nios2_gen2_0|cpu|M_inst_result[11]~5, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[11]\, u0|nios2_gen2_0|cpu|A_inst_result[11], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[11]~17\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[11]~17, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot[3]~5\, u0|nios2_gen2_0|cpu|M_rot[3]~5, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~5\, u0|nios2_gen2_0|cpu|A_shift_rot_result~5, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[11]\, u0|nios2_gen2_0|cpu|A_shift_rot_result[11], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p1[11]\, u0|nios2_gen2_0|cpu|A_mul_cell_p1[11], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[11]~18\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[11]~18, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[10]~29\, u0|nios2_gen2_0|cpu|D_src2_reg[10]~29, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[10]\, u0|nios2_gen2_0|cpu|E_src2[10], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[10]\, u0|nios2_gen2_0|cpu|M_mem_baddr[10], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[10]\, u0|nios2_gen2_0|cpu|A_mem_baddr[10], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[22]~18\, u0|nios2_gen2_0|cpu|M_inst_result[22]~18, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[22]\, u0|nios2_gen2_0|cpu|A_inst_result[22], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[22]~71\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[22]~71, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot[6]~28\, u0|nios2_gen2_0|cpu|M_rot[6]~28, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~28\, u0|nios2_gen2_0|cpu|A_shift_rot_result~28, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[22]\, u0|nios2_gen2_0|cpu|A_shift_rot_result[22], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[22]~feeder\, u0|nios2_gen2_0|cpu|A_slow_inst_result[22]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[22]\, u0|nios2_gen2_0|cpu|A_slow_inst_result[22], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[22]~72\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[22]~72, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[22]~73\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[22]~73, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[22]~28\, u0|nios2_gen2_0|cpu|D_src1_reg[22]~28, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[22]\, u0|nios2_gen2_0|cpu|E_src1[22], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_step1[22]~24\, u0|nios2_gen2_0|cpu|E_rot_step1[22]~24, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[26]\, u0|nios2_gen2_0|cpu|M_rot_prestep2[26], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot[2]~9\, u0|nios2_gen2_0|cpu|M_rot[2]~9, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~9\, u0|nios2_gen2_0|cpu|A_shift_rot_result~9, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[10]\, u0|nios2_gen2_0|cpu|A_shift_rot_result[10], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_ld_byte1_data_aligned_nxt[2]~4\, u0|nios2_gen2_0|cpu|A_slow_ld_byte1_data_aligned_nxt[2]~4, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[10]\, u0|nios2_gen2_0|cpu|A_slow_inst_result[10], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p1[10]\, u0|nios2_gen2_0|cpu|A_mul_cell_p1[10], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[8]\, u0|nios2_gen2_0|cpu|M_pc_plus_one[8], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[10]~10\, u0|nios2_gen2_0|cpu|M_inst_result[10]~10, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[10]\, u0|nios2_gen2_0|cpu|A_inst_result[10], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[10]~26\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[10]~26, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[10]~27\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[10]~27, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[5]\, u0|nios2_gen2_0|cpu|W_wr_data[5], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[5]~43\, u0|nios2_gen2_0|cpu|D_src2_reg[5]~43, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[5]~44\, u0|nios2_gen2_0|cpu|D_src2_reg[5]~44, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[5]\, u0|nios2_gen2_0|cpu|E_src2[5], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p3[13]\, u0|nios2_gen2_0|cpu|A_mul_cell_p3[13], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[29]~2\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[29]~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[29]~feeder\, u0|nios2_gen2_0|cpu|A_slow_inst_result[29]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[29]\, u0|nios2_gen2_0|cpu|A_slow_inst_result[29], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot[5]~0\, u0|nios2_gen2_0|cpu|M_rot[5]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~0\, u0|nios2_gen2_0|cpu|A_shift_rot_result~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[29]\, u0|nios2_gen2_0|cpu|A_shift_rot_result[29], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[29]~1\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[29]~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[29]~3\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[29]~3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[29]~0\, u0|nios2_gen2_0|cpu|D_src1_reg[29]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[29]\, u0|nios2_gen2_0|cpu|E_src1[29], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[29]~0\, u0|nios2_gen2_0|cpu|E_logic_result[29]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result~1\, u0|nios2_gen2_0|cpu|E_alu_result~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[29]\, u0|nios2_gen2_0|cpu|E_alu_result[29], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[29]\, u0|nios2_gen2_0|cpu|M_alu_result[29], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[29]~0\, u0|nios2_gen2_0|cpu|M_inst_result[29]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[29]\, u0|nios2_gen2_0|cpu|A_inst_result[29], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[3]\, u0|nios2_gen2_0|cpu|M_pc_plus_one[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[5]~28\, u0|nios2_gen2_0|cpu|M_inst_result[5]~28, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[5]\, u0|nios2_gen2_0|cpu|A_inst_result[5], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[5]~45\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[5]~45, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_ld_byte0_data_aligned_nxt[5]~6\, u0|nios2_gen2_0|cpu|A_slow_ld_byte0_data_aligned_nxt[5]~6, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[5]\, u0|nios2_gen2_0|cpu|A_slow_inst_result[5], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p1[5]\, u0|nios2_gen2_0|cpu|A_mul_cell_p1[5], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_pass0~0\, u0|nios2_gen2_0|cpu|E_rot_pass0~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_pass0\, u0|nios2_gen2_0|cpu|M_rot_pass0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot[5]~18\, u0|nios2_gen2_0|cpu|M_rot[5]~18, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~18\, u0|nios2_gen2_0|cpu|A_shift_rot_result~18, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[5]\, u0|nios2_gen2_0|cpu|A_shift_rot_result[5], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[5]~46\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[5]~46, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[11]~18\, u0|nios2_gen2_0|cpu|D_src2_reg[11]~18, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[11]~19\, u0|nios2_gen2_0|cpu|D_src2_reg[11]~19, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[11]\, u0|nios2_gen2_0|cpu|E_src2_reg[11], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[11]\, u0|nios2_gen2_0|cpu|M_st_data[11], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[11]~11\, u0|nios2_gen2_0|cpu|d_writedata_nxt[11]~11, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[11]\, u0|nios2_gen2_0|cpu|d_writedata[11], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~24\, u0|mm_interconnect_0|cmd_mux_004|src_payload~24, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|writedata[11]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|writedata[11], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~23\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~23, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[27]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[27], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[27]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[27], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[27]\, u0|mm_interconnect_0|rsp_mux_001|src_data[27], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[27]\, u0|nios2_gen2_0|cpu|i_readdata_d1[27], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[28]\, u0|mm_interconnect_0|rsp_mux_001|src_data[28], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[28]\, u0|nios2_gen2_0|cpu|i_readdata_d1[28], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[29]\, u0|mm_interconnect_0|rsp_mux_001|src_data[29], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[29]\, u0|nios2_gen2_0|cpu|i_readdata_d1[29], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[30]\, u0|mm_interconnect_0|rsp_mux_001|src_data[30], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[30]\, u0|nios2_gen2_0|cpu|i_readdata_d1[30], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[31]\, u0|mm_interconnect_0|rsp_mux_001|src_data[31], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[31]\, u0|nios2_gen2_0|cpu|i_readdata_d1[31], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|system_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a1\, u0|nios2_gen2_0|cpu|system_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|rf_a_rd_port_addr[3]~3\, u0|nios2_gen2_0|cpu|rf_a_rd_port_addr[3]~3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[2]~19\, u0|nios2_gen2_0|cpu|D_src1_reg[2]~19, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[2]\, u0|nios2_gen2_0|cpu|E_src1[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result~19\, u0|nios2_gen2_0|cpu|E_alu_result~19, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[2]\, u0|nios2_gen2_0|cpu|E_alu_result[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[2]~feeder\, u0|nios2_gen2_0|cpu|M_alu_result[2]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[2]\, u0|nios2_gen2_0|cpu|M_alu_result[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[2]~45\, u0|nios2_gen2_0|cpu|D_src2_reg[2]~45, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[2]~68\, u0|nios2_gen2_0|cpu|D_src2_reg[2]~68, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[2]\, u0|nios2_gen2_0|cpu|E_src2_reg[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[10]~feeder\, u0|nios2_gen2_0|cpu|M_st_data[10]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[10]\, u0|nios2_gen2_0|cpu|M_st_data[10], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[10]~10\, u0|nios2_gen2_0|cpu|d_writedata_nxt[10]~10, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[10]\, u0|nios2_gen2_0|cpu|d_writedata[10], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~28\, u0|mm_interconnect_0|cmd_mux_004|src_payload~28, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|writedata[10]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|writedata[10], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~17\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~17, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~27\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~27, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14]~feeder\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr~49\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr~49, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[24]~54\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[24]~54, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr~50\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr~50, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[15]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[15], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15]~feeder\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~15\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~15, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr~52\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr~52, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[13]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[13], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13]~feeder\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr~51\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr~51, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[14]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[14], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~16\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~16, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11]~feeder\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr~53\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr~53, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[12]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[12], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[10]~feeder\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[10]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[10]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[10], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr~48\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr~48, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[11]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[11], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11]~feeder\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]~21\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]~21, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]~DUPLICATE\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~feeder\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr~46\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr~46, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[9]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[9], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[5]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[5], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr~31\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr~31, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[6]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[6], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6]~feeder\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr~42\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr~42, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr~43\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr~43, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[7]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[7], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7]~feeder\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr~44\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr~44, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[8]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[8], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8]~feeder\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~10\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~10, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5]~DUPLICATE\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~16\, u0|mm_interconnect_0|cmd_mux_004|src_payload~16, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|writedata[5]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|writedata[5], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~15\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~15, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~6\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~6, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~5\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~5, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[5]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[5], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[5]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[5], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[5]~4\, u0|mm_interconnect_0|rsp_mux_001|src_data[5]~4, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[5]\, u0|nios2_gen2_0|cpu|i_readdata_d1[5], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|rf_a_rd_port_addr[2]~2\, u0|nios2_gen2_0|cpu|rf_a_rd_port_addr[2]~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[27]~2\, u0|nios2_gen2_0|cpu|D_src1_reg[27]~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[27]\, u0|nios2_gen2_0|cpu|E_src1[27], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[27]~2\, u0|nios2_gen2_0|cpu|E_logic_result[27]~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal337~1\, u0|nios2_gen2_0|cpu|Equal337~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal337~0\, u0|nios2_gen2_0|cpu|Equal337~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal337~2\, u0|nios2_gen2_0|cpu|Equal337~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal337~7\, u0|nios2_gen2_0|cpu|Equal337~7, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal337~8\, u0|nios2_gen2_0|cpu|Equal337~8, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal337~6\, u0|nios2_gen2_0|cpu|Equal337~6, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal337~5\, u0|nios2_gen2_0|cpu|Equal337~5, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal337~4\, u0|nios2_gen2_0|cpu|Equal337~4, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal337~3\, u0|nios2_gen2_0|cpu|Equal337~3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal337~9\, u0|nios2_gen2_0|cpu|Equal337~9, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal337~12\, u0|nios2_gen2_0|cpu|Equal337~12, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal337~13\, u0|nios2_gen2_0|cpu|Equal337~13, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal337~14\, u0|nios2_gen2_0|cpu|Equal337~14, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal337~11\, u0|nios2_gen2_0|cpu|Equal337~11, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal337~15\, u0|nios2_gen2_0|cpu|Equal337~15, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_compare_op[1]\, u0|nios2_gen2_0|cpu|E_compare_op[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_compare_op[0]\, u0|nios2_gen2_0|cpu|E_compare_op[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_br_result~0\, u0|nios2_gen2_0|cpu|E_br_result~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add9~117\, u0|nios2_gen2_0|cpu|Add9~117, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add9~5\, u0|nios2_gen2_0|cpu|Add9~5, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[0]\, u0|nios2_gen2_0|cpu|E_alu_result[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[0]\, u0|nios2_gen2_0|cpu|M_alu_result[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[0]\, u0|nios2_gen2_0|cpu|W_wr_data[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[0]~15\, u0|nios2_gen2_0|cpu|D_src1_reg[0]~15, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[0]\, u0|nios2_gen2_0|cpu|E_src1[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[0]~8\, u0|nios2_gen2_0|cpu|E_logic_result[0]~8, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[0]~15\, u0|nios2_gen2_0|cpu|E_alu_result[0]~15, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[0]~39\, u0|nios2_gen2_0|cpu|D_src2_reg[0]~39, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[0]~40\, u0|nios2_gen2_0|cpu|D_src2_reg[0]~40, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[0]~66\, u0|nios2_gen2_0|cpu|D_src2_reg[0]~66, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[0]\, u0|nios2_gen2_0|cpu|E_src2_reg[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[8]~feeder\, u0|nios2_gen2_0|cpu|M_st_data[8]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[8]\, u0|nios2_gen2_0|cpu|M_st_data[8], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[8]\, u0|nios2_gen2_0|cpu|A_st_data[8], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|Add0~21\, u0|jtag_uart_0|Add0~21, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|Add0~25\, u0|jtag_uart_0|Add0~25, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|Add0~17\, u0|jtag_uart_0|Add0~17, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|Add0~1\, u0|jtag_uart_0|Add0~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|Add0~5\, u0|jtag_uart_0|Add0~5, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|LessThan1~0\, u0|jtag_uart_0|LessThan1~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|Add0~9\, u0|jtag_uart_0|Add0~9, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|Add0~13\, u0|jtag_uart_0|Add0~13, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|LessThan1~1\, u0|jtag_uart_0|LessThan1~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|fifo_AF\, u0|jtag_uart_0|fifo_AF, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|pause_irq~0\, u0|jtag_uart_0|pause_irq~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|pause_irq\, u0|jtag_uart_0|pause_irq, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|av_readdata[8]~0\, u0|jtag_uart_0|av_readdata[8]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[8]~feeder\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[8]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][8]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][8], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~6\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~6, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][8]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][8], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[8]\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[8], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[8]\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[8], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[8]~27\, u0|mm_interconnect_0|rsp_mux|src_data[8]~27, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[8]\, u0|nios2_gen2_0|cpu|d_readdata_d1[8], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[8]\, u0|nios2_gen2_0|cpu|A_dc_st_data[8], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[8]~14\, u0|nios2_gen2_0|cpu|dc_data_wr_port_data[8]~14, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_data_ram_ld_align_sign_bit_16_hi~0\, u0|nios2_gen2_0|cpu|M_data_ram_ld_align_sign_bit_16_hi~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_data_ram_ld_align_sign_bit_16_hi\, u0|nios2_gen2_0|cpu|M_data_ram_ld_align_sign_bit_16_hi, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_data_ram_ld_align_sign_bit~0\, u0|nios2_gen2_0|cpu|M_data_ram_ld_align_sign_bit~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_data_ram_ld_align_sign_bit~DUPLICATE\, u0|nios2_gen2_0|cpu|A_data_ram_ld_align_sign_bit~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[25]\, u0|nios2_gen2_0|cpu|E_alu_result[25], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[25]\, u0|nios2_gen2_0|cpu|M_alu_result[25], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[23]\, u0|nios2_gen2_0|cpu|M_pc_plus_one[23], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[25]~22\, u0|nios2_gen2_0|cpu|M_inst_result[25]~22, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[25]\, u0|nios2_gen2_0|cpu|A_inst_result[25], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[25]~60\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[25]~60, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[25]~feeder\, u0|nios2_gen2_0|cpu|A_slow_inst_result[25]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[25]\, u0|nios2_gen2_0|cpu|A_slow_inst_result[25], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot[1]~24\, u0|nios2_gen2_0|cpu|M_rot[1]~24, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~24\, u0|nios2_gen2_0|cpu|A_shift_rot_result~24, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[25]\, u0|nios2_gen2_0|cpu|A_shift_rot_result[25], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[25]~61\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[25]~61, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[25]~62\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[25]~62, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[25]~feeder\, u0|nios2_gen2_0|cpu|W_wr_data[25]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[25]\, u0|nios2_gen2_0|cpu|W_wr_data[25], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[25]~24\, u0|nios2_gen2_0|cpu|D_src1_reg[25]~24, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[25]\, u0|nios2_gen2_0|cpu|E_src1[25], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_step1[28]~9\, u0|nios2_gen2_0|cpu|E_rot_step1[28]~9, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[0]\, u0|nios2_gen2_0|cpu|M_rot_prestep2[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot[0]~11\, u0|nios2_gen2_0|cpu|M_rot[0]~11, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~11\, u0|nios2_gen2_0|cpu|A_shift_rot_result~11, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[8]\, u0|nios2_gen2_0|cpu|A_shift_rot_result[8], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_ld_byte1_data_aligned_nxt[0]~5\, u0|nios2_gen2_0|cpu|A_slow_ld_byte1_data_aligned_nxt[0]~5, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[8]\, u0|nios2_gen2_0|cpu|A_slow_inst_result[8], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[6]~feeder\, u0|nios2_gen2_0|cpu|M_pc_plus_one[6]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[6]\, u0|nios2_gen2_0|cpu|M_pc_plus_one[6], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[8]~12\, u0|nios2_gen2_0|cpu|M_inst_result[8]~12, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[8]\, u0|nios2_gen2_0|cpu|A_inst_result[8], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[8]~31\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[8]~31, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p1[8]\, u0|nios2_gen2_0|cpu|A_mul_cell_p1[8], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[8]~32\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[8]~32, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[8]\, u0|nios2_gen2_0|cpu|W_wr_data[8], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[8]~31\, u0|nios2_gen2_0|cpu|D_src2_reg[8]~31, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[8]~32\, u0|nios2_gen2_0|cpu|D_src2_reg[8]~32, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[8]~DUPLICATE\, u0|nios2_gen2_0|cpu|E_src2[8]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[8]\, u0|nios2_gen2_0|cpu|M_mem_baddr[8], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[8]\, u0|nios2_gen2_0|cpu|A_mem_baddr[8], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[2]~feeder\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[2]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[2]\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[4]~4\, u0|nios2_gen2_0|cpu|d_writedata_nxt[4]~4, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[4]\, u0|nios2_gen2_0|cpu|d_writedata[4], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[4]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[4], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[4]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[4]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[4]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[4], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|td_shift~10\, u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|td_shift~10, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|td_shift[6]\, u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|td_shift[6], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder\, u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|wdata[2]\, u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|wdata[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[4]~feeder\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[4]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][4]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][4], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~14\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~14, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][4]~feeder\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][4]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][4]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][4], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[4]\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[4], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[4]\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[4], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[4]~42\, u0|mm_interconnect_0|rsp_mux|src_data[4]~42, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[4]\, u0|nios2_gen2_0|cpu|d_readdata_d1[4], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_ld_byte0_data_aligned_nxt[4]~4\, u0|nios2_gen2_0|cpu|A_slow_ld_byte0_data_aligned_nxt[4]~4, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[4]\, u0|nios2_gen2_0|cpu|A_slow_inst_result[4], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot[4]~16\, u0|nios2_gen2_0|cpu|M_rot[4]~16, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~16\, u0|nios2_gen2_0|cpu|A_shift_rot_result~16, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[4]\, u0|nios2_gen2_0|cpu|A_shift_rot_result[4], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p1[4]\, u0|nios2_gen2_0|cpu|A_mul_cell_p1[4], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[2]\, u0|nios2_gen2_0|cpu|M_pc_plus_one[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst~0\, u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst\, u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|hbreak_req~0\, u0|nios2_gen2_0|cpu|hbreak_req~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|hbreak_req~2\, u0|nios2_gen2_0|cpu|hbreak_req~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_exc_trap_inst_pri15_nxt~0\, u0|nios2_gen2_0|cpu|A_exc_trap_inst_pri15_nxt~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_exc_trap_inst_pri15\, u0|nios2_gen2_0|cpu|A_exc_trap_inst_pri15, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_exc_norm_intr_pri5_nxt~0\, u0|nios2_gen2_0|cpu|A_exc_norm_intr_pri5_nxt~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_exc_norm_intr_pri5\, u0|nios2_gen2_0|cpu|A_exc_norm_intr_pri5, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_exc_highest_pri_cause_code[1]~0\, u0|nios2_gen2_0|cpu|A_exc_highest_pri_cause_code[1]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_exception_reg_cause[2]~0\, u0|nios2_gen2_0|cpu|W_exception_reg_cause[2]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_exc_active_no_break\, u0|nios2_gen2_0|cpu|A_exc_active_no_break, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_exception_reg_cause[2]\, u0|nios2_gen2_0|cpu|W_exception_reg_cause[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[7]\, u0|nios2_gen2_0|cpu|D_iw[7], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_iw[7]\, u0|nios2_gen2_0|cpu|E_iw[7], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_iw[6]\, u0|nios2_gen2_0|cpu|E_iw[6], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_iw[8]\, u0|nios2_gen2_0|cpu|E_iw[8], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_iw[9]\, u0|nios2_gen2_0|cpu|E_iw[9], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_iw[10]\, u0|nios2_gen2_0|cpu|E_iw[10], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal348~0\, u0|nios2_gen2_0|cpu|Equal348~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_control_reg_rddata_muxed[4]~1\, u0|nios2_gen2_0|cpu|E_control_reg_rddata_muxed[4]~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_control_reg_rddata[4]\, u0|nios2_gen2_0|cpu|M_control_reg_rddata[4], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[2]~2\, u0|nios2_gen2_0|cpu|A_inst_result[2]~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[4]~24\, u0|nios2_gen2_0|cpu|M_inst_result[4]~24, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[4]\, u0|nios2_gen2_0|cpu|A_inst_result[4], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[4]~41\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[4]~41, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[4]~42\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[4]~42, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[4]\, u0|nios2_gen2_0|cpu|W_wr_data[4], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[4]~41\, u0|nios2_gen2_0|cpu|D_src2_reg[4]~41, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[4]~41\, u0|nios2_gen2_0|cpu|D_src2[4]~41, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[4]~47\, u0|nios2_gen2_0|cpu|D_src2[4]~47, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[4]\, u0|nios2_gen2_0|cpu|E_src2[4], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[4]\, u0|nios2_gen2_0|cpu|M_mem_baddr[4], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[4]\, u0|nios2_gen2_0|cpu|A_mem_baddr[4], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_addr[2]~2\, u0|nios2_gen2_0|cpu|dc_data_wr_port_addr[2]~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[1]~feeder\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[1]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[1]\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[1]~1\, u0|nios2_gen2_0|cpu|d_writedata_nxt[1]~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[1]\, u0|nios2_gen2_0|cpu|d_writedata[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[1]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[1]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[1]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[1]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[1]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[1]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|td_shift~8\, u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|td_shift~8, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|td_shift[4]\, u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|td_shift[4], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|td_shift~7\, u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|td_shift~7, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|td_shift[3]\, u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|td_shift[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|td_shift~6\, u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|td_shift~6, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|td_shift[2]\, u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|td_shift[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|td_shift~5\, u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|td_shift~5, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|td_shift[1]\, u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|td_shift[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|td_shift~1\, u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|td_shift~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]\, u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|td_shift[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0\, u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid\, u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|read~0\, u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|read~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|read~feeder\, u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|read~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|read\, u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|read, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|read1\, u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|read1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|read2\, u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|read2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|read_req\, u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|read_req, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|rvalid0~1\, u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|rvalid0~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|rvalid0\, u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|rvalid0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0\, u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\, u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\, u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\, u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\, u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0\, u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1\, u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~DUPLICATE\, u0|jtag_uart_0|the_system_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|fifo_wr~0\, u0|jtag_uart_0|fifo_wr~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|fifo_wr\, u0|jtag_uart_0|fifo_wr, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|td_shift~3\, u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|td_shift~3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|td_shift[9]\, u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|td_shift[9], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|td_shift~4\, u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|td_shift~4, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|td_shift~9\, u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|td_shift~9, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|td_shift[5]\, u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|td_shift[5], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder\, u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|wdata[1]\, u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|wdata[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]~DUPLICATE\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[2]~feeder\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[2]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][2]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~20\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~20, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][2]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[2]\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[2]\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[2]~49\, u0|mm_interconnect_0|rsp_mux|src_data[2]~49, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[2]~50\, u0|mm_interconnect_0|rsp_mux|src_data[2]~50, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[2]\, u0|nios2_gen2_0|cpu|d_readdata_d1[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_ld_byte0_data_aligned_nxt[2]~7\, u0|nios2_gen2_0|cpu|A_slow_ld_byte0_data_aligned_nxt[2]~7, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[2]\, u0|nios2_gen2_0|cpu|A_slow_inst_result[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p1[2]~feeder\, u0|nios2_gen2_0|cpu|A_mul_cell_p1[2]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p1[2]\, u0|nios2_gen2_0|cpu|A_mul_cell_p1[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[0]~0\, u0|nios2_gen2_0|cpu|M_pc_plus_one[0]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[0]\, u0|nios2_gen2_0|cpu|M_pc_plus_one[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_flush_pipe_always~2\, u0|nios2_gen2_0|cpu|D_ctrl_flush_pipe_always~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_illegal~3\, u0|nios2_gen2_0|cpu|D_ctrl_illegal~3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal149~3\, u0|nios2_gen2_0|cpu|Equal149~3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal149~2\, u0|nios2_gen2_0|cpu|Equal149~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_illegal~1\, u0|nios2_gen2_0|cpu|D_ctrl_illegal~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_illegal~0\, u0|nios2_gen2_0|cpu|D_ctrl_illegal~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_illegal~2\, u0|nios2_gen2_0|cpu|D_ctrl_illegal~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_illegal\, u0|nios2_gen2_0|cpu|E_ctrl_illegal, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_exc_illegal_inst_pri15\, u0|nios2_gen2_0|cpu|M_exc_illegal_inst_pri15, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_exc_illegal_inst_pri15_nxt~0\, u0|nios2_gen2_0|cpu|A_exc_illegal_inst_pri15_nxt~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_exc_illegal_inst_pri15\, u0|nios2_gen2_0|cpu|A_exc_illegal_inst_pri15, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_exc_highest_pri_cause_code[0]~1\, u0|nios2_gen2_0|cpu|A_exc_highest_pri_cause_code[0]~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_exception_reg_cause[0]\, u0|nios2_gen2_0|cpu|W_exception_reg_cause[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_control_reg_rddata_muxed[2]~3\, u0|nios2_gen2_0|cpu|E_control_reg_rddata_muxed[2]~3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_control_reg_rddata[2]\, u0|nios2_gen2_0|cpu|M_control_reg_rddata[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[2]~30\, u0|nios2_gen2_0|cpu|M_inst_result[2]~30, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[2]\, u0|nios2_gen2_0|cpu|A_inst_result[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[2]~47\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[2]~47, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot[2]~19\, u0|nios2_gen2_0|cpu|M_rot[2]~19, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~19\, u0|nios2_gen2_0|cpu|A_shift_rot_result~19, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[2]\, u0|nios2_gen2_0|cpu|A_shift_rot_result[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[2]~48\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[2]~48, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[3]~42\, u0|nios2_gen2_0|cpu|D_src2_reg[3]~42, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[3]~69\, u0|nios2_gen2_0|cpu|D_src2_reg[3]~69, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[3]\, u0|nios2_gen2_0|cpu|E_src2_reg[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[3]~feeder\, u0|nios2_gen2_0|cpu|M_st_data[3]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[3]\, u0|nios2_gen2_0|cpu|M_st_data[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[3]\, u0|nios2_gen2_0|cpu|A_st_data[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[3]~3\, u0|nios2_gen2_0|cpu|d_writedata_nxt[3]~3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[3]\, u0|nios2_gen2_0|cpu|d_writedata[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~0\, u0|mm_interconnect_0|cmd_mux_004|src_payload~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|writedata[3]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|writedata[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata~2\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[3]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[3]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[3]~2\, u0|mm_interconnect_0|rsp_mux_001|src_data[3]~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[3]\, u0|nios2_gen2_0|cpu|i_readdata_d1[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|rf_a_rd_port_addr[1]~1\, u0|nios2_gen2_0|cpu|rf_a_rd_port_addr[1]~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[31]~20\, u0|nios2_gen2_0|cpu|D_src1_reg[31]~20, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[31]\, u0|nios2_gen2_0|cpu|E_src1[31], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_fill_bit~0\, u0|nios2_gen2_0|cpu|E_rot_fill_bit~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_fill_bit\, u0|nios2_gen2_0|cpu|M_rot_fill_bit, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot[3]~17\, u0|nios2_gen2_0|cpu|M_rot[3]~17, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~17\, u0|nios2_gen2_0|cpu|A_shift_rot_result~17, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[3]\, u0|nios2_gen2_0|cpu|A_shift_rot_result[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[1]\, u0|nios2_gen2_0|cpu|M_pc_plus_one[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[3]~DUPLICATE\, u0|nios2_gen2_0|cpu|M_alu_result[3]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_exception_reg_cause[1]\, u0|nios2_gen2_0|cpu|W_exception_reg_cause[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_control_reg_rddata_muxed[3]~2\, u0|nios2_gen2_0|cpu|E_control_reg_rddata_muxed[3]~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_control_reg_rddata[3]\, u0|nios2_gen2_0|cpu|M_control_reg_rddata[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[3]~26\, u0|nios2_gen2_0|cpu|M_inst_result[3]~26, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[3]\, u0|nios2_gen2_0|cpu|A_inst_result[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~43\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~43, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p1[3]\, u0|nios2_gen2_0|cpu|A_mul_cell_p1[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_ld_byte0_data_aligned_nxt[3]~5\, u0|nios2_gen2_0|cpu|A_slow_ld_byte0_data_aligned_nxt[3]~5, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[3]\, u0|nios2_gen2_0|cpu|A_slow_inst_result[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~44\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~44, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[3]\, u0|nios2_gen2_0|cpu|W_wr_data[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[3]~17\, u0|nios2_gen2_0|cpu|D_src1_reg[3]~17, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[3]\, u0|nios2_gen2_0|cpu|E_src1[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[3]\, u0|nios2_gen2_0|cpu|M_mem_baddr[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[3]\, u0|nios2_gen2_0|cpu|A_mem_baddr[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_wr_data~0\, u0|nios2_gen2_0|cpu|A_dc_fill_wr_data~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_wr_data[7]~2\, u0|nios2_gen2_0|cpu|A_dc_fill_wr_data[7]~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[0]\, u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[0]\, u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|i2c_slave_0_as_agent_rdata_fifo|mem[1][0]\, u0|mm_interconnect_0|i2c_slave_0_as_agent_rdata_fifo|mem[1][0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|state~26\, u0|i2c_slave_0|state~26, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|Add0~13\, u0|i2c_slave_0|Add0~13, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|Add0~9\, u0|i2c_slave_0|Add0~9, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|sclk_counter[1]\, u0|i2c_slave_0|sclk_counter[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|Add0~5\, u0|i2c_slave_0|Add0~5, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|sclk_counter[2]\, u0|i2c_slave_0|sclk_counter[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|Add0~29\, u0|i2c_slave_0|Add0~29, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|sclk_counter[3]\, u0|i2c_slave_0|sclk_counter[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|Add0~25\, u0|i2c_slave_0|Add0~25, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|sclk_counter[4]\, u0|i2c_slave_0|sclk_counter[4], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|Add0~21\, u0|i2c_slave_0|Add0~21, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|sclk_counter[5]\, u0|i2c_slave_0|sclk_counter[5], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|Add0~17\, u0|i2c_slave_0|Add0~17, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|sclk_counter[6]\, u0|i2c_slave_0|sclk_counter[6], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|Add0~1\, u0|i2c_slave_0|Add0~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|sclk_counter[7]\, u0|i2c_slave_0|sclk_counter[7], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|LessThan0~0\, u0|i2c_slave_0|LessThan0~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|LessThan0~1\, u0|i2c_slave_0|LessThan0~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|sclk_counter[0]\, u0|i2c_slave_0|sclk_counter[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|sclk_counter[7]~DUPLICATE\, u0|i2c_slave_0|sclk_counter[7]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|Equal0~0\, u0|i2c_slave_0|Equal0~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|Equal0~1\, u0|i2c_slave_0|Equal0~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|high_en\, u0|i2c_slave_0|high_en, DE1_SoC_top_level_sdram, 1
instance = comp, \FPGA_I2C_SDAT~input\, FPGA_I2C_SDAT~input, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|state.Q_WAIT_LSB_ACK~0\, u0|i2c_slave_0|state.Q_WAIT_LSB_ACK~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|state.Q_WAIT_LSB_ACK\, u0|i2c_slave_0|state.Q_WAIT_LSB_ACK, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|state~33\, u0|i2c_slave_0|state~33, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|state~34\, u0|i2c_slave_0|state~34, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|state.Q_STOP\, u0|i2c_slave_0|state.Q_STOP, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|Equal1~0\, u0|i2c_slave_0|Equal1~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|low_en\, u0|i2c_slave_0|low_en, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|state~31\, u0|i2c_slave_0|state~31, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|state.Q_DONE\, u0|i2c_slave_0|state.Q_DONE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|state.Q_END\, u0|i2c_slave_0|state.Q_END, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|state.Q_WAIT_ADDRESS_ACK~0\, u0|i2c_slave_0|state.Q_WAIT_ADDRESS_ACK~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|state.Q_WAIT_ADDRESS_ACK\, u0|i2c_slave_0|state.Q_WAIT_ADDRESS_ACK, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|state.Q_SEND_ADDRESS~0\, u0|i2c_slave_0|state.Q_SEND_ADDRESS~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|state.Q_WAIT_MSB_ACK~0\, u0|i2c_slave_0|state.Q_WAIT_MSB_ACK~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|state.Q_WAIT_MSB_ACK\, u0|i2c_slave_0|state.Q_WAIT_MSB_ACK, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|i2c_sdat~1\, u0|i2c_slave_0|i2c_sdat~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|state~25\, u0|i2c_slave_0|state~25, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|state~35\, u0|i2c_slave_0|state~35, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|state.Q_IDLE~0\, u0|i2c_slave_0|state.Q_IDLE~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|state.Q_IDLE\, u0|i2c_slave_0|state.Q_IDLE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|state.Q_START~0\, u0|i2c_slave_0|state.Q_START~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|state.Q_START\, u0|i2c_slave_0|state.Q_START, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|state.Q_SEND_ADDRESS~1\, u0|i2c_slave_0|state.Q_SEND_ADDRESS~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|state.Q_SEND_ADDRESS\, u0|i2c_slave_0|state.Q_SEND_ADDRESS, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|index~1\, u0|i2c_slave_0|index~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|Selector29~0\, u0|i2c_slave_0|Selector29~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|state~32\, u0|i2c_slave_0|state~32, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|index[0]~9\, u0|i2c_slave_0|index[0]~9, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|index~8\, u0|i2c_slave_0|index~8, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|index~10\, u0|i2c_slave_0|index~10, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|index[0]~12\, u0|i2c_slave_0|index[0]~12, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|index~11\, u0|i2c_slave_0|index~11, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|index[0]~13\, u0|i2c_slave_0|index[0]~13, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|index[0]\, u0|i2c_slave_0|index[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|index~14\, u0|i2c_slave_0|index~14, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|index~15\, u0|i2c_slave_0|index~15, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|index[1]\, u0|i2c_slave_0|index[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|index~16\, u0|i2c_slave_0|index~16, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|index~17\, u0|i2c_slave_0|index~17, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|index[2]\, u0|i2c_slave_0|index[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|index~0\, u0|i2c_slave_0|index~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|index~5\, u0|i2c_slave_0|index~5, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|index~6\, u0|i2c_slave_0|index~6, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|index~7\, u0|i2c_slave_0|index~7, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|index[3]\, u0|i2c_slave_0|index[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|index~3\, u0|i2c_slave_0|index~3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|index~2\, u0|i2c_slave_0|index~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|index~4\, u0|i2c_slave_0|index~4, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|index[4]\, u0|i2c_slave_0|index[4], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|state~24\, u0|i2c_slave_0|state~24, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|state~29\, u0|i2c_slave_0|state~29, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|state~30\, u0|i2c_slave_0|state~30, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|state.Q_SEND_LSB\, u0|i2c_slave_0|state.Q_SEND_LSB, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|state~23\, u0|i2c_slave_0|state~23, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|state~27\, u0|i2c_slave_0|state~27, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|state~28\, u0|i2c_slave_0|state~28, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|state.Q_SEND_MSB\, u0|i2c_slave_0|state.Q_SEND_MSB, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|Selector31~0\, u0|i2c_slave_0|Selector31~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|pulse_done~0\, u0|i2c_slave_0|pulse_done~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|pulse_done~1\, u0|i2c_slave_0|pulse_done~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|pulse_done\, u0|i2c_slave_0|pulse_done, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[39]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[39], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[39]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[39], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[38]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[38], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[38]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[38], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|reg_i2c_data[15]~0\, u0|i2c_slave_0|reg_i2c_data[15]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|reg_busy~0\, u0|i2c_slave_0|reg_busy~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|reg_busy\, u0|i2c_slave_0|reg_busy, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|as_readdata[0]~0\, u0|i2c_slave_0|as_readdata[0]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|as_readdata[0]\, u0|i2c_slave_0|as_readdata[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|i2c_slave_0_as_translator|av_readdata_pre[0]\, u0|mm_interconnect_0|i2c_slave_0_as_translator|av_readdata_pre[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|i2c_slave_0_as_agent_rdata_fifo|mem~0\, u0|mm_interconnect_0|i2c_slave_0_as_agent_rdata_fifo|mem~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|i2c_slave_0_as_agent_rdata_fifo|mem[0][0]~1\, u0|mm_interconnect_0|i2c_slave_0_as_agent_rdata_fifo|mem[0][0]~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|i2c_slave_0_as_agent_rdata_fifo|mem[0][0]\, u0|mm_interconnect_0|i2c_slave_0_as_agent_rdata_fifo|mem[0][0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|i2c_slave_0_as_agent_rdata_fifo|out_data[0]~0\, u0|mm_interconnect_0|i2c_slave_0_as_agent_rdata_fifo|out_data[0]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|take_in_data\, u0|mm_interconnect_0|crosser_004|clock_xer|take_in_data, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[0]\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[0]~feeder\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[0]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[0]\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[0]\, u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[0]\, u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~39\, u0|mm_interconnect_0|rsp_mux|src_data[0]~39, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[0]~feeder\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[0]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][0]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~13\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~13, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][0]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[0]\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[0]\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~40\, u0|mm_interconnect_0|rsp_mux|src_data[0]~40, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|writedata[0]~DUPLICATE\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|writedata[0]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]~0\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata[0]~1\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata[0]~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[0]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[0]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~41\, u0|mm_interconnect_0|rsp_mux|src_data[0]~41, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[0]\, u0|nios2_gen2_0|cpu|d_readdata_d1[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[0]\, u0|nios2_gen2_0|cpu|M_st_data[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[0]\, u0|nios2_gen2_0|cpu|A_dc_st_data[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[0]\, u0|nios2_gen2_0|cpu|A_st_data[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[0]~23\, u0|nios2_gen2_0|cpu|dc_data_wr_port_data[0]~23, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[0]~feeder\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[0]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[0]\, u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[2]~2\, u0|nios2_gen2_0|cpu|d_writedata_nxt[2]~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[2]\, u0|nios2_gen2_0|cpu|d_writedata[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~5\, u0|mm_interconnect_0|cmd_mux_004|src_payload~5, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|writedata[2]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|writedata[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~3\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~8\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~8, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr~26\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr~26, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[5]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[5], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~3\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~feeder\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr~5\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr~5, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr~6\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr~6, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr~7\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr~7, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[0]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[0]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~feeder\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr~8\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr~8, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[1]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1]~feeder\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr~11\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr~11, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[2]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2]~feeder\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]~feeder\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr~16\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr~16, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[3]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[3]~feeder\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[3]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[3]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr~20\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr~20, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[4]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[4], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1]~feeder\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~3\, u0|mm_interconnect_0|cmd_mux_004|src_payload~3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|writedata[1]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|writedata[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~1\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[2]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[2]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[2]~1\, u0|mm_interconnect_0|rsp_mux_001|src_data[2]~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[2]\, u0|nios2_gen2_0|cpu|i_readdata_d1[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|rf_a_rd_port_addr[0]~0\, u0|nios2_gen2_0|cpu|rf_a_rd_port_addr[0]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[1]~14\, u0|nios2_gen2_0|cpu|D_src1_reg[1]~14, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[1]\, u0|nios2_gen2_0|cpu|E_src1[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[1]~7\, u0|nios2_gen2_0|cpu|E_logic_result[1]~7, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[1]\, u0|nios2_gen2_0|cpu|E_alu_result[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[1]~37\, u0|nios2_gen2_0|cpu|D_src2_reg[1]~37, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[1]~67\, u0|nios2_gen2_0|cpu|D_src2_reg[1]~67, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[1]\, u0|nios2_gen2_0|cpu|E_src2_reg[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[9]~feeder\, u0|nios2_gen2_0|cpu|M_st_data[9]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[9]\, u0|nios2_gen2_0|cpu|M_st_data[9], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[9]\, u0|nios2_gen2_0|cpu|A_st_data[9], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[9]~9\, u0|nios2_gen2_0|cpu|d_writedata_nxt[9]~9, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[9]\, u0|nios2_gen2_0|cpu|d_writedata[9], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~32\, u0|mm_interconnect_0|cmd_mux_004|src_payload~32, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|writedata[9]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|writedata[9], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~31\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~31, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[9]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[9], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[9]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[9], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|LessThan0~0\, u0|jtag_uart_0|LessThan0~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|LessThan0~1\, u0|jtag_uart_0|LessThan0~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|fifo_AE\, u0|jtag_uart_0|fifo_AE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|av_readdata[9]\, u0|jtag_uart_0|av_readdata[9], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[9]~feeder\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[9]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][9]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][9], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~11\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem~11, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][9]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][9], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[9]\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[9], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[9]\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[9], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[9]~feeder\, u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[9]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[9]\, u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[9], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[9]\, u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[9], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[9]~36\, u0|mm_interconnect_0|rsp_mux|src_data[9]~36, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[9]~37\, u0|mm_interconnect_0|rsp_mux|src_data[9]~37, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[9]\, u0|nios2_gen2_0|cpu|d_readdata_d1[9], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_ld_byte0_data_aligned_nxt[1]~2\, u0|nios2_gen2_0|cpu|A_slow_ld_byte0_data_aligned_nxt[1]~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[1]\, u0|nios2_gen2_0|cpu|A_slow_inst_result[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result~21\, u0|nios2_gen2_0|cpu|E_alu_result~21, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[7]\, u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[7], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[7]~feeder\, u0|nios2_gen2_0|cpu|E_extra_pc[7]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc_plus_one[7]\, u0|nios2_gen2_0|cpu|D_pc_plus_one[7], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[7]\, u0|nios2_gen2_0|cpu|E_extra_pc[7], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[9]\, u0|nios2_gen2_0|cpu|E_alu_result[9], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[9]\, u0|nios2_gen2_0|cpu|M_alu_result[9], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[9]~20\, u0|nios2_gen2_0|cpu|M_inst_result[9]~20, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[9]\, u0|nios2_gen2_0|cpu|A_inst_result[9], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[1]~19\, u0|nios2_gen2_0|cpu|M_inst_result[1]~19, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[1]\, u0|nios2_gen2_0|cpu|A_inst_result[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[1]~37\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[1]~37, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot[1]~14\, u0|nios2_gen2_0|cpu|M_rot[1]~14, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~14\, u0|nios2_gen2_0|cpu|A_shift_rot_result~14, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[1]\, u0|nios2_gen2_0|cpu|A_shift_rot_result[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p1[1]\, u0|nios2_gen2_0|cpu|A_mul_cell_p1[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[1]~38\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[1]~38, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[9]\, u0|nios2_gen2_0|cpu|W_wr_data[9], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[9]~50\, u0|nios2_gen2_0|cpu|D_src2_reg[9]~50, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[9]~51\, u0|nios2_gen2_0|cpu|D_src2_reg[9]~51, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[9]\, u0|nios2_gen2_0|cpu|E_src2[9], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[9]\, u0|nios2_gen2_0|cpu|M_mem_baddr[9], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_line[4]~feeder\, u0|nios2_gen2_0|cpu|A_dc_wb_line[4]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_line[4]\, u0|nios2_gen2_0|cpu|A_dc_wb_line[4], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_line_field_nxt[4]~2\, u0|nios2_gen2_0|cpu|d_address_line_field_nxt[4]~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_line_field[4]\, u0|nios2_gen2_0|cpu|d_address_line_field[4], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[45]\, u0|mm_interconnect_0|cmd_mux_004|src_data[45], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|address[7]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|address[7], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr~40\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr~40, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[32]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[32], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[8]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[8], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_line[3]~feeder\, u0|nios2_gen2_0|cpu|A_dc_wb_line[3]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_line[3]\, u0|nios2_gen2_0|cpu|A_dc_wb_line[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_line_field_nxt[3]~3\, u0|nios2_gen2_0|cpu|d_address_line_field_nxt[3]~3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_line_field[3]\, u0|nios2_gen2_0|cpu|d_address_line_field[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[44]\, u0|mm_interconnect_0|cmd_mux_004|src_data[44], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|address[6]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|address[6], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[22]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[22], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[22]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[22], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[22]\, u0|mm_interconnect_0|rsp_mux_001|src_data[22], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[22]\, u0|nios2_gen2_0|cpu|i_readdata_d1[22], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[23]\, u0|mm_interconnect_0|rsp_mux_001|src_data[23], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[23]\, u0|nios2_gen2_0|cpu|i_readdata_d1[23], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[24]\, u0|mm_interconnect_0|rsp_mux_001|src_data[24], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[24]\, u0|nios2_gen2_0|cpu|i_readdata_d1[24], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[25]\, u0|mm_interconnect_0|rsp_mux_001|src_data[25], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[25]\, u0|nios2_gen2_0|cpu|i_readdata_d1[25], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[26]\, u0|mm_interconnect_0|rsp_mux_001|src_data[26], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[26]\, u0|nios2_gen2_0|cpu|i_readdata_d1[26], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|system_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0\, u0|nios2_gen2_0|cpu|system_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[23]\, u0|nios2_gen2_0|cpu|D_iw[23], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal314~0\, u0|nios2_gen2_0|cpu|Equal314~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[4]~8\, u0|nios2_gen2_0|cpu|D_src2_reg[4]~8, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[3]~42\, u0|nios2_gen2_0|cpu|D_src2[3]~42, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[3]~43\, u0|nios2_gen2_0|cpu|D_src2[3]~43, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[3]\, u0|nios2_gen2_0|cpu|E_src2[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_sel_fill0~0\, u0|nios2_gen2_0|cpu|E_rot_sel_fill0~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_sel_fill0\, u0|nios2_gen2_0|cpu|M_rot_sel_fill0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot[7]~12\, u0|nios2_gen2_0|cpu|M_rot[7]~12, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~12\, u0|nios2_gen2_0|cpu|A_shift_rot_result~12, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[7]\, u0|nios2_gen2_0|cpu|A_shift_rot_result[7], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[7]~feeder\, u0|nios2_gen2_0|cpu|M_alu_result[7]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[7]\, u0|nios2_gen2_0|cpu|M_alu_result[7], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[5]\, u0|nios2_gen2_0|cpu|M_pc_plus_one[5], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[7]~14\, u0|nios2_gen2_0|cpu|M_inst_result[7]~14, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[7]\, u0|nios2_gen2_0|cpu|A_inst_result[7], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[15]~DUPLICATE\, u0|nios2_gen2_0|cpu|A_inst_result[15]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[23]\, u0|nios2_gen2_0|cpu|A_inst_result[23], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[7]~33\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[7]~33, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_ld_byte0_data_aligned_nxt[7]~0\, u0|nios2_gen2_0|cpu|A_slow_ld_byte0_data_aligned_nxt[7]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[7]\, u0|nios2_gen2_0|cpu|A_slow_inst_result[7], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p1[7]\, u0|nios2_gen2_0|cpu|A_mul_cell_p1[7], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[7]~34\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[7]~34, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[7]\, u0|nios2_gen2_0|cpu|W_wr_data[7], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[7]~12\, u0|nios2_gen2_0|cpu|D_src1_reg[7]~12, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[7]\, u0|nios2_gen2_0|cpu|E_src1[7], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result~13\, u0|nios2_gen2_0|cpu|E_alu_result~13, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[5]~DUPLICATE\, u0|nios2_gen2_0|cpu|E_extra_pc[5]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[7]\, u0|nios2_gen2_0|cpu|E_alu_result[7], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[7]~33\, u0|nios2_gen2_0|cpu|D_src2_reg[7]~33, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[7]~34\, u0|nios2_gen2_0|cpu|D_src2_reg[7]~34, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[7]\, u0|nios2_gen2_0|cpu|E_src2[7], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[7]\, u0|nios2_gen2_0|cpu|M_mem_baddr[7], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_line[2]\, u0|nios2_gen2_0|cpu|A_dc_wb_line[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_line_field_nxt[2]~4\, u0|nios2_gen2_0|cpu|d_address_line_field_nxt[2]~4, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_line_field[2]\, u0|nios2_gen2_0|cpu|d_address_line_field[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[43]\, u0|mm_interconnect_0|cmd_mux_004|src_data[43], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|address[5]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|address[5], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[28]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[28], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr~34\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr~34, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[29]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[29], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29]~feeder\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[5]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[5], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[41]\, u0|mm_interconnect_0|cmd_mux_004|src_data[41], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|address[3]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|address[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[8]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[8], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[8]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[8], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[8]~20\, u0|mm_interconnect_0|rsp_mux_001|src_data[8]~20, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[8]\, u0|nios2_gen2_0|cpu|i_readdata_d1[8], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[8]\, u0|nios2_gen2_0|cpu|D_iw[8], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[2]~46\, u0|nios2_gen2_0|cpu|D_src2_reg[2]~46, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[2]~12\, u0|nios2_gen2_0|cpu|D_src2[2]~12, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[2]\, u0|nios2_gen2_0|cpu|E_src2[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[2]\, u0|nios2_gen2_0|cpu|M_mem_baddr[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~2\, u0|mm_interconnect_0|cmd_demux|WideOr0~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_addr_accepted~0\, u0|nios2_gen2_0|cpu|av_addr_accepted~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_rd_data_starting\, u0|nios2_gen2_0|cpu|A_dc_wb_rd_data_starting, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_rd_data_first\, u0|nios2_gen2_0|cpu|A_dc_wb_rd_data_first, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_rd_data_first_nxt~0\, u0|nios2_gen2_0|cpu|A_dc_wb_rd_data_first_nxt~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_rd_data_first~DUPLICATE\, u0|nios2_gen2_0|cpu|A_dc_wb_rd_data_first~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_has_started_nxt~0\, u0|nios2_gen2_0|cpu|A_dc_fill_has_started_nxt~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_has_started\, u0|nios2_gen2_0|cpu|A_dc_fill_has_started, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_offset_field[0]~0\, u0|nios2_gen2_0|cpu|d_address_offset_field[0]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_offset_field_nxt[0]~1\, u0|nios2_gen2_0|cpu|d_address_offset_field_nxt[0]~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_offset_field[0]\, u0|nios2_gen2_0|cpu|d_address_offset_field[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add19~0\, u0|nios2_gen2_0|cpu|Add19~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_offset_field_nxt[2]~0\, u0|nios2_gen2_0|cpu|d_address_offset_field_nxt[2]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_offset_field[2]\, u0|nios2_gen2_0|cpu|d_address_offset_field[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[40]\, u0|mm_interconnect_0|cmd_mux_004|src_data[40], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|address[2]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|address[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[10]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[10], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[10]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[10], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[10]~18\, u0|mm_interconnect_0|rsp_mux_001|src_data[10]~18, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[10]\, u0|nios2_gen2_0|cpu|i_readdata_d1[10], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[18]~feeder\, u0|nios2_gen2_0|cpu|D_iw[18]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[18]~DUPLICATE\, u0|nios2_gen2_0|cpu|D_iw[18]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_dst_regnum[1]~0\, u0|nios2_gen2_0|cpu|D_dst_regnum[1]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_dst_regnum[1]\, u0|nios2_gen2_0|cpu|E_dst_regnum[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dst_regnum[1]\, u0|nios2_gen2_0|cpu|M_dst_regnum[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dst_regnum_from_M[1]\, u0|nios2_gen2_0|cpu|A_dst_regnum_from_M[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dst_regnum~1\, u0|nios2_gen2_0|cpu|A_dst_regnum~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[14]~25\, u0|nios2_gen2_0|cpu|D_src1_reg[14]~25, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[14]\, u0|nios2_gen2_0|cpu|E_src1[14], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[18]\, u0|nios2_gen2_0|cpu|D_iw[18], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[12]~22\, u0|nios2_gen2_0|cpu|F_pc_nxt[12]~22, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[14]\, u0|nios2_gen2_0|cpu|M_target_pcb[14], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[12]\, u0|nios2_gen2_0|cpu|M_pc[12], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~18\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~18, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[12]\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[12], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[12]\, u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[12], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[12]~23\, u0|nios2_gen2_0|cpu|F_pc_nxt[12]~23, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[12]\, u0|nios2_gen2_0|cpu|F_pc[12], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc_plus_one[13]\, u0|nios2_gen2_0|cpu|D_pc_plus_one[13], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[13]\, u0|nios2_gen2_0|cpu|D_pc[13], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[13]~28\, u0|nios2_gen2_0|cpu|F_pc_nxt[13]~28, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[13]~feeder\, u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[13]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[13]\, u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[13], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[15]\, u0|nios2_gen2_0|cpu|M_target_pcb[15], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[13]~feeder\, u0|nios2_gen2_0|cpu|M_pc[13]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[13]\, u0|nios2_gen2_0|cpu|M_pc[13], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~21\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~21, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[13]\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[13], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[13]~29\, u0|nios2_gen2_0|cpu|F_pc_nxt[13]~29, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[13]~DUPLICATE\, u0|nios2_gen2_0|cpu|F_pc[13]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[13]~DUPLICATE\, u0|nios2_gen2_0|cpu|D_pc[13]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[13]~feeder\, u0|nios2_gen2_0|cpu|E_pc[13]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[13]\, u0|nios2_gen2_0|cpu|E_pc[13], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[14]\, u0|nios2_gen2_0|cpu|M_pc_plus_one[14], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[14]\, u0|nios2_gen2_0|cpu|M_pc[14], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[16]\, u0|nios2_gen2_0|cpu|M_target_pcb[16], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~22\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~22, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[14]\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[14], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[14]~feeder\, u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[14]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[14]\, u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[14], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[14]~30\, u0|nios2_gen2_0|cpu|F_pc_nxt[14]~30, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[14]~31\, u0|nios2_gen2_0|cpu|F_pc_nxt[14]~31, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[14]~DUPLICATE\, u0|nios2_gen2_0|cpu|F_pc[14]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[14]\, u0|nios2_gen2_0|cpu|D_pc[14], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_tag[4]\, u0|nios2_gen2_0|cpu|ic_fill_tag[4], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_tag[9]\, u0|nios2_gen2_0|cpu|ic_fill_tag[9], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_tag[5]\, u0|nios2_gen2_0|cpu|ic_fill_tag[5], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_tag[7]\, u0|nios2_gen2_0|cpu|ic_fill_tag[7], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_tag[8]\, u0|nios2_gen2_0|cpu|ic_fill_tag[8], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_tag[6]\, u0|nios2_gen2_0|cpu|ic_fill_tag[6], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal1~2\, u0|mm_interconnect_0|router_001|Equal1~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|WideOr0~0\, u0|mm_interconnect_0|cmd_demux_001|WideOr0~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|WideOr0~2\, u0|mm_interconnect_0|cmd_demux_001|WideOr0~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_ap_offset_nxt[1]~1\, u0|nios2_gen2_0|cpu|ic_fill_ap_offset_nxt[1]~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_ap_offset[1]\, u0|nios2_gen2_0|cpu|ic_fill_ap_offset[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[39]\, u0|mm_interconnect_0|cmd_mux_004|src_data[39], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|address[1]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|address[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[7]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[7], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[7]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[7], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[7]~17\, u0|mm_interconnect_0|rsp_mux_001|src_data[7]~17, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[7]\, u0|nios2_gen2_0|cpu|i_readdata_d1[7], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[19]\, u0|nios2_gen2_0|cpu|D_iw[19], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[13]~feeder\, u0|nios2_gen2_0|cpu|E_src2[13]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[13]\, u0|nios2_gen2_0|cpu|E_src2[13], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result~8\, u0|nios2_gen2_0|cpu|E_alu_result~8, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[11]\, u0|nios2_gen2_0|cpu|E_extra_pc[11], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[13]\, u0|nios2_gen2_0|cpu|E_alu_result[13], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[13]\, u0|nios2_gen2_0|cpu|M_alu_result[13], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[13]~7\, u0|nios2_gen2_0|cpu|D_src1_reg[13]~7, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[13]\, u0|nios2_gen2_0|cpu|E_src1[13], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[13]\, u0|nios2_gen2_0|cpu|M_target_pcb[13], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[11]\, u0|nios2_gen2_0|cpu|M_pc[11], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~0\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[11]\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[11], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[11]\, u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[11], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[11]\, u0|nios2_gen2_0|cpu|D_pc[11], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[11]~0\, u0|nios2_gen2_0|cpu|F_pc_nxt[11]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[11]~1\, u0|nios2_gen2_0|cpu|F_pc_nxt[11]~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[11]\, u0|nios2_gen2_0|cpu|F_pc[11], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[11]~DUPLICATE\, u0|nios2_gen2_0|cpu|D_pc[11]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_tag[1]\, u0|nios2_gen2_0|cpu|ic_fill_tag[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_tag[3]~DUPLICATE\, u0|nios2_gen2_0|cpu|ic_fill_tag[3]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_tag[2]~DUPLICATE\, u0|nios2_gen2_0|cpu|ic_fill_tag[2]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_tag[0]\, u0|nios2_gen2_0|cpu|ic_fill_tag[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal1~0\, u0|mm_interconnect_0|router_001|Equal1~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal1~3\, u0|mm_interconnect_0|router_001|Equal1~3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|last_dest_id[0]~0\, u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|last_dest_id[0]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|last_dest_id[0]\, u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|last_dest_id[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|suppress_change_dest_id~0\, u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|suppress_change_dest_id~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|save_dest_id~0\, u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|save_dest_id~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_ap_offset_nxt[0]~0\, u0|nios2_gen2_0|cpu|ic_fill_ap_offset_nxt[0]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_ap_offset[0]\, u0|nios2_gen2_0|cpu|ic_fill_ap_offset[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[38]\, u0|mm_interconnect_0|cmd_mux_004|src_data[38], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|address[0]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|address[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[16]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[16], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[16]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[16], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[16]\, u0|mm_interconnect_0|rsp_mux_001|src_data[16], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[16]\, u0|nios2_gen2_0|cpu|i_readdata_d1[16], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[25]\, u0|nios2_gen2_0|cpu|D_iw[25], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_dst_regnum[3]~4\, u0|nios2_gen2_0|cpu|D_dst_regnum[3]~4, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_dst_regnum[3]\, u0|nios2_gen2_0|cpu|E_dst_regnum[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_regnum_b_cmp_F~1\, u0|nios2_gen2_0|cpu|E_regnum_b_cmp_F~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_regnum_b_cmp_F~0\, u0|nios2_gen2_0|cpu|E_regnum_b_cmp_F~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_regnum_b_cmp_F\, u0|nios2_gen2_0|cpu|E_regnum_b_cmp_F, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_regnum_b_cmp_D~DUPLICATE\, u0|nios2_gen2_0|cpu|M_regnum_b_cmp_D~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_regnum_b_cmp_F~0\, u0|nios2_gen2_0|cpu|A_regnum_b_cmp_F~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_regnum_b_cmp_F~1\, u0|nios2_gen2_0|cpu|A_regnum_b_cmp_F~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_regnum_b_cmp_F\, u0|nios2_gen2_0|cpu|A_regnum_b_cmp_F, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_regnum_b_cmp_D\, u0|nios2_gen2_0|cpu|W_regnum_b_cmp_D, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[22]~0\, u0|nios2_gen2_0|cpu|D_src2_reg[22]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[22]~2\, u0|nios2_gen2_0|cpu|D_src2_reg[22]~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[1]~38\, u0|nios2_gen2_0|cpu|D_src2_reg[1]~38, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[1]~11\, u0|nios2_gen2_0|cpu|D_src2[1]~11, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[1]\, u0|nios2_gen2_0|cpu|E_src2[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_mem_byte_en[1]~2\, u0|nios2_gen2_0|cpu|E_mem_byte_en[1]~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_byte_en[1]\, u0|nios2_gen2_0|cpu|M_mem_byte_en[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_byte_en[1]\, u0|nios2_gen2_0|cpu|A_mem_byte_en[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_byteenable_nxt[1]~1\, u0|nios2_gen2_0|cpu|d_byteenable_nxt[1]~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_byteenable[1]\, u0|nios2_gen2_0|cpu|d_byteenable[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|WideOr0~0\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|WideOr0~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|write~0\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|write~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[1]~4\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[1]~4, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[2]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used~9\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used~9, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[3]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used~8\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used~8, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[4]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[4], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used~6\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used~6, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[5]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[5], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used~3\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used~3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[6]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[6], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always6~0\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always6~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][67]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][67], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always5~0\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always5~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][67]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][67], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always4~0\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always4~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][67]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][67], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always3~0\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always3~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][67]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][67], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always2~0\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always2~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][67]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][67], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always1~0\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always1~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][67]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][67], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[0]~1\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[0]~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always0~0\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|always0~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][67]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][67], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[67]\, u0|mm_interconnect_0|cmd_mux_005|src_data[67], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][49]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][49]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][49]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][49]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][49]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][49]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][49]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][49]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][49]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][49]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][49]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][49], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~11\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~11, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][49]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][49]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][49]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][49], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][49]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][49], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][49]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][49], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][49]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][49], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][49]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][49], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][49]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][49], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][49]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][49], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_005|src1_valid~0\, u0|mm_interconnect_0|rsp_demux_005|src1_valid~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_005|src1_valid~1\, u0|mm_interconnect_0|rsp_demux_005|src1_valid~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[13]~13\, u0|mm_interconnect_0|rsp_mux_001|src_data[13]~13, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[13]\, u0|nios2_gen2_0|cpu|i_readdata_d1[13], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[26]\, u0|nios2_gen2_0|cpu|D_iw[26], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_dst_regnum[4]~1\, u0|nios2_gen2_0|cpu|D_dst_regnum[4]~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_regnum_b_cmp_F~0\, u0|nios2_gen2_0|cpu|D_regnum_b_cmp_F~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_regnum_b_cmp_F\, u0|nios2_gen2_0|cpu|D_regnum_b_cmp_F, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_regnum_b_cmp_D\, u0|nios2_gen2_0|cpu|E_regnum_b_cmp_D, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[22]~1\, u0|nios2_gen2_0|cpu|D_src2_reg[22]~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[17]~29\, u0|nios2_gen2_0|cpu|D_src2[17]~29, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[17]~30\, u0|nios2_gen2_0|cpu|D_src2[17]~30, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[17]~26\, u0|nios2_gen2_0|cpu|D_src2[17]~26, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[17]~SCLR_LUT\, u0|nios2_gen2_0|cpu|E_src2[17]~SCLR_LUT, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[17]~_Duplicate_1\, u0|nios2_gen2_0|cpu|E_src2[17]~_Duplicate_1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[17]\, u0|nios2_gen2_0|cpu|M_mem_baddr[17], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_actual_tag[6]~feeder\, u0|nios2_gen2_0|cpu|A_dc_actual_tag[6]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_actual_tag[6]\, u0|nios2_gen2_0|cpu|A_dc_actual_tag[6], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_tag[6]~feeder\, u0|nios2_gen2_0|cpu|A_dc_wb_tag[6]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_tag[6]\, u0|nios2_gen2_0|cpu|A_dc_wb_tag[6], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field_nxt[6]~14\, u0|nios2_gen2_0|cpu|d_address_tag_field_nxt[6]~14, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field[6]\, u0|nios2_gen2_0|cpu|d_address_tag_field[6], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_actual_tag[10]\, u0|nios2_gen2_0|cpu|A_dc_actual_tag[10], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_tag[10]\, u0|nios2_gen2_0|cpu|A_dc_wb_tag[10], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field_nxt[10]~10\, u0|nios2_gen2_0|cpu|d_address_tag_field_nxt[10]~10, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field[10]\, u0|nios2_gen2_0|cpu|d_address_tag_field[10], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_actual_tag[8]~feeder\, u0|nios2_gen2_0|cpu|A_dc_actual_tag[8]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_actual_tag[8]\, u0|nios2_gen2_0|cpu|A_dc_actual_tag[8], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_tag[8]~feeder\, u0|nios2_gen2_0|cpu|A_dc_wb_tag[8]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_tag[8]\, u0|nios2_gen2_0|cpu|A_dc_wb_tag[8], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field_nxt[8]~12\, u0|nios2_gen2_0|cpu|d_address_tag_field_nxt[8]~12, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field[8]\, u0|nios2_gen2_0|cpu|d_address_tag_field[8], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_actual_tag[5]\, u0|nios2_gen2_0|cpu|A_dc_actual_tag[5], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_tag[5]~feeder\, u0|nios2_gen2_0|cpu|A_dc_wb_tag[5]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_tag[5]\, u0|nios2_gen2_0|cpu|A_dc_wb_tag[5], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field_nxt[5]~15\, u0|nios2_gen2_0|cpu|d_address_tag_field_nxt[5]~15, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field[5]\, u0|nios2_gen2_0|cpu|d_address_tag_field[5], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_actual_tag[9]\, u0|nios2_gen2_0|cpu|A_dc_actual_tag[9], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_tag[9]\, u0|nios2_gen2_0|cpu|A_dc_wb_tag[9], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field_nxt[9]~11\, u0|nios2_gen2_0|cpu|d_address_tag_field_nxt[9]~11, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field[9]\, u0|nios2_gen2_0|cpu|d_address_tag_field[9], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|router|Equal1~2\, u0|mm_interconnect_0|router|Equal1~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|router|Equal3~1\, u0|mm_interconnect_0|router|Equal3~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_dest_id[0]~0\, u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_dest_id[0]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_dest_id[0]\, u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_dest_id[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|Equal0~0\, u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|Equal0~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|router|src_data[90]~2\, u0|mm_interconnect_0|router|src_data[90]~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_dest_id[2]\, u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_dest_id[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|Equal0~1\, u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|Equal0~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|suppress_change_dest_id~1\, u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|suppress_change_dest_id~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_wb_rd_port_en~0\, u0|nios2_gen2_0|cpu|dc_wb_rd_port_en~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_wb_rd_port_en\, u0|nios2_gen2_0|cpu|dc_wb_rd_port_en, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[8]~8\, u0|nios2_gen2_0|cpu|d_writedata_nxt[8]~8, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[8]\, u0|nios2_gen2_0|cpu|d_writedata[8], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~29\, u0|mm_interconnect_0|cmd_mux_004|src_payload~29, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|writedata[8]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|writedata[8], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~28\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~28, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[12]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[12], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[12]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[12], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[12]~6\, u0|mm_interconnect_0|rsp_mux_001|src_data[12]~6, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[12]\, u0|nios2_gen2_0|cpu|i_readdata_d1[12], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[22]\, u0|nios2_gen2_0|cpu|D_iw[22], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_dst_regnum[0]~2\, u0|nios2_gen2_0|cpu|D_dst_regnum[0]~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_dst_regnum[0]\, u0|nios2_gen2_0|cpu|E_dst_regnum[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dst_regnum[0]\, u0|nios2_gen2_0|cpu|M_dst_regnum[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dst_regnum_from_M[0]\, u0|nios2_gen2_0|cpu|A_dst_regnum_from_M[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dst_regnum~0\, u0|nios2_gen2_0|cpu|A_dst_regnum~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[0]~51\, u0|nios2_gen2_0|cpu|D_src2[0]~51, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[0]\, u0|nios2_gen2_0|cpu|E_src2[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_mem_byte_en[3]~0\, u0|nios2_gen2_0|cpu|E_mem_byte_en[3]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_byte_en[3]\, u0|nios2_gen2_0|cpu|M_mem_byte_en[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_byte_en[3]\, u0|nios2_gen2_0|cpu|A_mem_byte_en[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_byteenable_nxt[3]~3\, u0|nios2_gen2_0|cpu|d_byteenable_nxt[3]~3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_byteenable[3]\, u0|nios2_gen2_0|cpu|d_byteenable[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[35]\, u0|mm_interconnect_0|cmd_mux_005|src_data[35], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[1]~0\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[1]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|byteen_reg[1]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|byteen_reg[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|WideOr0~1\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|WideOr0~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|rf_source_data[86]~0\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|rf_source_data[86]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|src5_valid~2\, u0|mm_interconnect_0|cmd_demux|src5_valid~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_channel[5]\, u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_channel[5], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|src5_valid~0\, u0|mm_interconnect_0|cmd_demux|src5_valid~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|rf_source_data[86]~1\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|rf_source_data[86]~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][86]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][86]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][86]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][86]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][86]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][86]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][86]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][86]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][86]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][86]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][86]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][86]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][86]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][86], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~5\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~5, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][86]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][86], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][86]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][86], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][86]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][86], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][86]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][86], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][86]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][86], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][86]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][86], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][86]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][86], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|comb~0\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|comb~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[7]~0\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[7]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[7]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[7], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][84]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][84], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~6\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~6, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][55]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][55], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][55]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][55], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][55]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][55], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][55]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][55], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][55]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][55], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][55]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][55], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][55]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][55], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~7\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~7, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[11]\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[11], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[11]~7\, u0|mm_interconnect_0|rsp_mux|src_data[11]~7, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[11]~7\, u0|mm_interconnect_0|rsp_mux_001|src_data[11]~7, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[11]\, u0|nios2_gen2_0|cpu|i_readdata_d1[11], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[24]\, u0|nios2_gen2_0|cpu|D_iw[24], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[18]~16\, u0|nios2_gen2_0|cpu|F_pc_nxt[18]~16, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[18]\, u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[18], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[18]\, u0|nios2_gen2_0|cpu|E_pc[18], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[18]~feeder\, u0|nios2_gen2_0|cpu|M_pc[18]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[18]\, u0|nios2_gen2_0|cpu|M_pc[18], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[20]\, u0|nios2_gen2_0|cpu|M_target_pcb[20], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~15\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~15, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[18]\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[18], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[18]~17\, u0|nios2_gen2_0|cpu|F_pc_nxt[18]~17, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[18]\, u0|nios2_gen2_0|cpu|F_pc[18], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc_plus_one[19]\, u0|nios2_gen2_0|cpu|D_pc_plus_one[19], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[19]~12\, u0|nios2_gen2_0|cpu|F_pc_nxt[19]~12, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[21]\, u0|nios2_gen2_0|cpu|M_target_pcb[21], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[19]\, u0|nios2_gen2_0|cpu|M_pc[19], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~13\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~13, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[19]\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[19], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[19]\, u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[19], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[19]~13\, u0|nios2_gen2_0|cpu|F_pc_nxt[19]~13, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[19]\, u0|nios2_gen2_0|cpu|F_pc[19], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_invalidate_i~0\, u0|nios2_gen2_0|cpu|E_ctrl_invalidate_i~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_invalidate_i~1\, u0|nios2_gen2_0|cpu|E_ctrl_invalidate_i~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_invalidate_i\, u0|nios2_gen2_0|cpu|M_ctrl_invalidate_i, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ctrl_invalidate_i\, u0|nios2_gen2_0|cpu|A_ctrl_invalidate_i, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_tag_clr_valid_bits_nxt\, u0|nios2_gen2_0|cpu|ic_tag_clr_valid_bits_nxt, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_tag_clr_valid_bits~0\, u0|nios2_gen2_0|cpu|ic_tag_clr_valid_bits~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_tag_clr_valid_bits\, u0|nios2_gen2_0|cpu|ic_tag_clr_valid_bits, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_tag_wren\, u0|nios2_gen2_0|cpu|ic_tag_wren, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ctrl_invalidate_i~DUPLICATE\, u0|nios2_gen2_0|cpu|A_ctrl_invalidate_i~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt[0]~7\, u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt[0]~7, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_tag_wraddress[0]\, u0|nios2_gen2_0|cpu|ic_tag_wraddress[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[4]\, u0|nios2_gen2_0|cpu|M_pc_plus_one[4], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[6]~16\, u0|nios2_gen2_0|cpu|M_inst_result[6]~16, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[6]\, u0|nios2_gen2_0|cpu|A_inst_result[6], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt[1]~8\, u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt[1]~8, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_tag_wraddress[1]\, u0|nios2_gen2_0|cpu|ic_tag_wraddress[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt[2]~9\, u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt[2]~9, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_tag_wraddress[2]\, u0|nios2_gen2_0|cpu|ic_tag_wraddress[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt[3]~10\, u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt[3]~10, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_tag_wraddress[3]\, u0|nios2_gen2_0|cpu|ic_tag_wraddress[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt[4]~11\, u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt[4]~11, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_tag_wraddress[4]\, u0|nios2_gen2_0|cpu|ic_tag_wraddress[4], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt[5]~12\, u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt[5]~12, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_tag_wraddress[5]\, u0|nios2_gen2_0|cpu|ic_tag_wraddress[5], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[11]~DUPLICATE\, u0|nios2_gen2_0|cpu|A_inst_result[11]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt[6]~13\, u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt[6]~13, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_tag_wraddress[6]\, u0|nios2_gen2_0|cpu|ic_tag_wraddress[6], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_tag[7]~DUPLICATE\, u0|nios2_gen2_0|cpu|ic_fill_tag[7]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_tag[10]\, u0|nios2_gen2_0|cpu|ic_fill_tag[10], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_tag[12]\, u0|nios2_gen2_0|cpu|ic_fill_tag[12], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_tag[13]~feeder\, u0|nios2_gen2_0|cpu|ic_fill_tag[13]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_tag[13]\, u0|nios2_gen2_0|cpu|ic_fill_tag[13], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_tag[14]\, u0|nios2_gen2_0|cpu|ic_fill_tag[14], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_tag[15]\, u0|nios2_gen2_0|cpu|ic_fill_tag[15], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt~6\, u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt~6, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_dp_offset_en~0\, u0|nios2_gen2_0|cpu|ic_fill_dp_offset_en~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_valid_bits_en\, u0|nios2_gen2_0|cpu|ic_fill_valid_bits_en, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_valid_bits[0]\, u0|nios2_gen2_0|cpu|ic_fill_valid_bits[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt~4\, u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt~4, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_valid_bits[1]\, u0|nios2_gen2_0|cpu|ic_fill_valid_bits[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt~7\, u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt~7, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_valid_bits[2]\, u0|nios2_gen2_0|cpu|ic_fill_valid_bits[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt~5\, u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt~5, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_valid_bits[3]\, u0|nios2_gen2_0|cpu|ic_fill_valid_bits[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt~2\, u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_valid_bits[4]\, u0|nios2_gen2_0|cpu|ic_fill_valid_bits[4], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt~0\, u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_valid_bits[5]\, u0|nios2_gen2_0|cpu|ic_fill_valid_bits[5], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt~3\, u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt~3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_valid_bits[6]\, u0|nios2_gen2_0|cpu|ic_fill_valid_bits[6], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt~1\, u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_valid_bits[7]\, u0|nios2_gen2_0|cpu|ic_fill_valid_bits[7], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|system_nios2_gen2_0_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0\, u0|nios2_gen2_0|cpu|system_nios2_gen2_0_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_hit~1\, u0|nios2_gen2_0|cpu|F_ic_hit~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_hit~2\, u0|nios2_gen2_0|cpu|F_ic_hit~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_valid~4\, u0|nios2_gen2_0|cpu|F_ic_valid~4, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_valid~0\, u0|nios2_gen2_0|cpu|F_ic_valid~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[13]\, u0|nios2_gen2_0|cpu|F_pc[13], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_hit~4\, u0|nios2_gen2_0|cpu|F_ic_hit~4, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_hit~6\, u0|nios2_gen2_0|cpu|F_ic_hit~6, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_hit~3\, u0|nios2_gen2_0|cpu|F_ic_hit~3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_hit~5\, u0|nios2_gen2_0|cpu|F_ic_hit~5, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_hit~7\, u0|nios2_gen2_0|cpu|F_ic_hit~7, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_hit\, u0|nios2_gen2_0|cpu|F_ic_hit, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw_valid\, u0|nios2_gen2_0|cpu|D_iw_valid, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal95~1\, u0|nios2_gen2_0|cpu|Equal95~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_older_non_sequential~0\, u0|nios2_gen2_0|cpu|F_older_non_sequential~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal95~2\, u0|nios2_gen2_0|cpu|Equal95~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ctrl_br~0\, u0|nios2_gen2_0|cpu|F_ctrl_br~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_br\, u0|nios2_gen2_0|cpu|D_ctrl_br, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ctrl_br_uncond~0\, u0|nios2_gen2_0|cpu|F_ctrl_br_uncond~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_br_uncond\, u0|nios2_gen2_0|cpu|D_ctrl_br_uncond, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_br_pred_taken~0\, u0|nios2_gen2_0|cpu|D_br_pred_taken~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_raw_refetch~0\, u0|nios2_gen2_0|cpu|D_raw_refetch~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_valid_jmp_indirect~0\, u0|nios2_gen2_0|cpu|E_valid_jmp_indirect~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_valid_jmp_indirect\, u0|nios2_gen2_0|cpu|E_valid_jmp_indirect, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_kill\, u0|nios2_gen2_0|cpu|F_kill, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_kill\, u0|nios2_gen2_0|cpu|D_kill, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[1]~0\, u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[1]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~15\, u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~15, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[9]\, u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[9], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[11]~feeder\, u0|nios2_gen2_0|cpu|M_target_pcb[11]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[11]\, u0|nios2_gen2_0|cpu|M_target_pcb[11], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[9]\, u0|nios2_gen2_0|cpu|M_pc[9], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~8\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~8, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[9]\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[9], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~14\, u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~14, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~11\, u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~11, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[9]\, u0|nios2_gen2_0|cpu|F_pc[9], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[9]~DUPLICATE\, u0|nios2_gen2_0|cpu|D_pc[9]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt~0\, u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_line[6]\, u0|nios2_gen2_0|cpu|ic_fill_line[6], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_regnum_a_cmp_F~1\, u0|nios2_gen2_0|cpu|E_regnum_a_cmp_F~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_regnum_a_cmp_F~0\, u0|nios2_gen2_0|cpu|E_regnum_a_cmp_F~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_regnum_a_cmp_F\, u0|nios2_gen2_0|cpu|E_regnum_a_cmp_F, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_regnum_a_cmp_D\, u0|nios2_gen2_0|cpu|M_regnum_a_cmp_D, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_regnum_a_cmp_F~1\, u0|nios2_gen2_0|cpu|A_regnum_a_cmp_F~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_regnum_a_cmp_F~0\, u0|nios2_gen2_0|cpu|A_regnum_a_cmp_F~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_regnum_a_cmp_F\, u0|nios2_gen2_0|cpu|A_regnum_a_cmp_F, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_regnum_a_cmp_F~0\, u0|nios2_gen2_0|cpu|M_regnum_a_cmp_F~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_regnum_a_cmp_F~1\, u0|nios2_gen2_0|cpu|M_regnum_a_cmp_F~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_regnum_a_cmp_F\, u0|nios2_gen2_0|cpu|M_regnum_a_cmp_F, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_regnum_a_cmp_D\, u0|nios2_gen2_0|cpu|A_regnum_a_cmp_D, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_regnum_a_cmp_D\, u0|nios2_gen2_0|cpu|W_regnum_a_cmp_D, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[1]~0\, u0|nios2_gen2_0|cpu|E_src1[1]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[10]~9\, u0|nios2_gen2_0|cpu|D_src1_reg[10]~9, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[10]\, u0|nios2_gen2_0|cpu|E_src1[10], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[8]\, u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[8], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[10]\, u0|nios2_gen2_0|cpu|M_target_pcb[10], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[8]~feeder\, u0|nios2_gen2_0|cpu|M_pc[8]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[8]\, u0|nios2_gen2_0|cpu|M_pc[8], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~7\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~7, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[8]\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[8], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[5]~12\, u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[5]~12, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[5]~13\, u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[5]~13, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[5]~10\, u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[5]~10, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[8]\, u0|nios2_gen2_0|cpu|F_pc[8], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[8]\, u0|nios2_gen2_0|cpu|D_pc[8], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt~6\, u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt~6, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_line[5]\, u0|nios2_gen2_0|cpu|ic_fill_line[5], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[5]\, u0|nios2_gen2_0|cpu|D_iw[5], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_iw[5]\, u0|nios2_gen2_0|cpu|E_iw[5], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_ld_non_io~0\, u0|nios2_gen2_0|cpu|E_ctrl_ld_non_io~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ld_bus~0\, u0|nios2_gen2_0|cpu|E_ld_bus~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_ld_bypass\, u0|nios2_gen2_0|cpu|M_ctrl_ld_bypass, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ctrl_ld_bypass\, u0|nios2_gen2_0|cpu|A_ctrl_ld_bypass, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_sel_nxt~0\, u0|nios2_gen2_0|cpu|A_slow_inst_sel_nxt~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_sel\, u0|nios2_gen2_0|cpu|A_slow_inst_sel, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[29]~15\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[29]~15, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot[1]~21\, u0|nios2_gen2_0|cpu|M_rot[1]~21, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~21\, u0|nios2_gen2_0|cpu|A_shift_rot_result~21, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[9]\, u0|nios2_gen2_0|cpu|A_shift_rot_result[9], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_ld_byte1_data_aligned_nxt[1]~6\, u0|nios2_gen2_0|cpu|A_slow_ld_byte1_data_aligned_nxt[1]~6, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[9]\, u0|nios2_gen2_0|cpu|A_slow_inst_result[9], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[9]~52\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[9]~52, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p1[9]\, u0|nios2_gen2_0|cpu|A_mul_cell_p1[9], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[9]~53\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[9]~53, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[9]~21\, u0|nios2_gen2_0|cpu|D_src1_reg[9]~21, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[9]\, u0|nios2_gen2_0|cpu|E_src1[9], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[9]\, u0|nios2_gen2_0|cpu|M_target_pcb[9], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[7]~feeder\, u0|nios2_gen2_0|cpu|M_pc[7]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[7]\, u0|nios2_gen2_0|cpu|M_pc[7], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~6\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~6, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[7]\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[7], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[7]\, u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[7], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[4]~16\, u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[4]~16, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[4]~17\, u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[4]~17, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[4]~9\, u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[4]~9, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[7]\, u0|nios2_gen2_0|cpu|F_pc[7], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[7]\, u0|nios2_gen2_0|cpu|D_pc[7], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt~5\, u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt~5, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_line[4]\, u0|nios2_gen2_0|cpu|ic_fill_line[4], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[0]\, u0|nios2_gen2_0|cpu|D_iw[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal95~3\, u0|nios2_gen2_0|cpu|Equal95~3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_late_result~2\, u0|nios2_gen2_0|cpu|D_ctrl_late_result~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_mul_lsw~0\, u0|nios2_gen2_0|cpu|D_ctrl_mul_lsw~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_mul_lsw\, u0|nios2_gen2_0|cpu|E_ctrl_mul_lsw, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_mul_lsw~feeder\, u0|nios2_gen2_0|cpu|M_ctrl_mul_lsw~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_mul_lsw\, u0|nios2_gen2_0|cpu|M_ctrl_mul_lsw, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ctrl_mul_lsw\, u0|nios2_gen2_0|cpu|A_ctrl_mul_lsw, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[0]~14\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[0]~14, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot[0]~15\, u0|nios2_gen2_0|cpu|M_rot[0]~15, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~15\, u0|nios2_gen2_0|cpu|A_shift_rot_result~15, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[0]\, u0|nios2_gen2_0|cpu|A_shift_rot_result[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_iw[4]\, u0|nios2_gen2_0|cpu|M_iw[4], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_iw[4]\, u0|nios2_gen2_0|cpu|A_iw[4], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_iw[3]\, u0|nios2_gen2_0|cpu|M_iw[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_iw[3]\, u0|nios2_gen2_0|cpu|A_iw[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_iw[1]\, u0|nios2_gen2_0|cpu|M_iw[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_iw[1]\, u0|nios2_gen2_0|cpu|A_iw[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_iw[2]\, u0|nios2_gen2_0|cpu|M_iw[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_iw[2]\, u0|nios2_gen2_0|cpu|A_iw[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_op_eret~1\, u0|nios2_gen2_0|cpu|A_op_eret~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_iw[11]~feeder\, u0|nios2_gen2_0|cpu|M_iw[11]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_iw[11]\, u0|nios2_gen2_0|cpu|M_iw[11], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_iw[11]~feeder\, u0|nios2_gen2_0|cpu|A_iw[11]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_iw[11]\, u0|nios2_gen2_0|cpu|A_iw[11], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_iw[5]\, u0|nios2_gen2_0|cpu|M_iw[5], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_iw[5]\, u0|nios2_gen2_0|cpu|A_iw[5], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_iw[0]\, u0|nios2_gen2_0|cpu|M_iw[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_iw[0]\, u0|nios2_gen2_0|cpu|A_iw[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_iw[16]~feeder\, u0|nios2_gen2_0|cpu|M_iw[16]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_iw[16]\, u0|nios2_gen2_0|cpu|M_iw[16], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_iw[16]\, u0|nios2_gen2_0|cpu|A_iw[16], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_iw[13]~feeder\, u0|nios2_gen2_0|cpu|M_iw[13]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_iw[13]\, u0|nios2_gen2_0|cpu|M_iw[13], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_iw[13]~feeder\, u0|nios2_gen2_0|cpu|A_iw[13]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_iw[13]\, u0|nios2_gen2_0|cpu|A_iw[13], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_iw[15]~feeder\, u0|nios2_gen2_0|cpu|M_iw[15]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_iw[15]\, u0|nios2_gen2_0|cpu|M_iw[15], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_iw[15]\, u0|nios2_gen2_0|cpu|A_iw[15], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_iw[12]~feeder\, u0|nios2_gen2_0|cpu|M_iw[12]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_iw[12]\, u0|nios2_gen2_0|cpu|M_iw[12], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_iw[12]\, u0|nios2_gen2_0|cpu|A_iw[12], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_op_eret~0\, u0|nios2_gen2_0|cpu|A_op_eret~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_op_eret~2\, u0|nios2_gen2_0|cpu|A_op_eret~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_iw[10]~feeder\, u0|nios2_gen2_0|cpu|M_iw[10]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_iw[10]\, u0|nios2_gen2_0|cpu|M_iw[10], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_iw[10]\, u0|nios2_gen2_0|cpu|A_iw[10], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_iw[9]~feeder\, u0|nios2_gen2_0|cpu|M_iw[9]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_iw[9]\, u0|nios2_gen2_0|cpu|M_iw[9], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_iw[9]\, u0|nios2_gen2_0|cpu|A_iw[9], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_iw[8]~feeder\, u0|nios2_gen2_0|cpu|M_iw[8]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_iw[8]\, u0|nios2_gen2_0|cpu|M_iw[8], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_iw[8]\, u0|nios2_gen2_0|cpu|A_iw[8], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_op_wrctl\, u0|nios2_gen2_0|cpu|E_op_wrctl, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_wrctl_inst\, u0|nios2_gen2_0|cpu|M_ctrl_wrctl_inst, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ctrl_wrctl_inst\, u0|nios2_gen2_0|cpu|A_ctrl_wrctl_inst, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wrctl_status~0\, u0|nios2_gen2_0|cpu|A_wrctl_status~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_iw[6]\, u0|nios2_gen2_0|cpu|M_iw[6], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_iw[6]\, u0|nios2_gen2_0|cpu|A_iw[6], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_iw[7]~DUPLICATE\, u0|nios2_gen2_0|cpu|E_iw[7]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_iw[7]\, u0|nios2_gen2_0|cpu|M_iw[7], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_iw[7]~feeder\, u0|nios2_gen2_0|cpu|A_iw[7]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_iw[7]\, u0|nios2_gen2_0|cpu|A_iw[7], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_status_reg_pie_nxt~0\, u0|nios2_gen2_0|cpu|W_status_reg_pie_nxt~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_estatus_reg_pie_nxt~0\, u0|nios2_gen2_0|cpu|W_estatus_reg_pie_nxt~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_estatus_reg_pie_nxt~1\, u0|nios2_gen2_0|cpu|W_estatus_reg_pie_nxt~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_estatus_reg_pie\, u0|nios2_gen2_0|cpu|W_estatus_reg_pie, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_status_reg_pie_nxt~1\, u0|nios2_gen2_0|cpu|W_status_reg_pie_nxt~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_iw[14]\, u0|nios2_gen2_0|cpu|M_iw[14], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_iw[14]\, u0|nios2_gen2_0|cpu|A_iw[14], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_status_reg_pie_nxt~2\, u0|nios2_gen2_0|cpu|W_status_reg_pie_nxt~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_status_reg_pie_nxt~3\, u0|nios2_gen2_0|cpu|W_status_reg_pie_nxt~3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_status_reg_pie\, u0|nios2_gen2_0|cpu|W_status_reg_pie, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_bstatus_reg_pie_nxt~0\, u0|nios2_gen2_0|cpu|W_bstatus_reg_pie_nxt~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_bstatus_reg_pie_nxt~1\, u0|nios2_gen2_0|cpu|W_bstatus_reg_pie_nxt~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_bstatus_reg_pie\, u0|nios2_gen2_0|cpu|W_bstatus_reg_pie, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_ienable_reg_irq0~0\, u0|nios2_gen2_0|cpu|W_ienable_reg_irq0~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_ienable_reg_irq0\, u0|nios2_gen2_0|cpu|W_ienable_reg_irq0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_control_reg_rddata_muxed[0]~0\, u0|nios2_gen2_0|cpu|D_control_reg_rddata_muxed[0]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_control_reg_rddata_muxed[0]~1\, u0|nios2_gen2_0|cpu|D_control_reg_rddata_muxed[0]~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_control_reg_rddata[0]\, u0|nios2_gen2_0|cpu|E_control_reg_rddata[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_control_reg_rddata_muxed[0]~0\, u0|nios2_gen2_0|cpu|E_control_reg_rddata_muxed[0]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_control_reg_rddata[0]\, u0|nios2_gen2_0|cpu|M_control_reg_rddata[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[0]~23\, u0|nios2_gen2_0|cpu|M_inst_result[0]~23, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[0]\, u0|nios2_gen2_0|cpu|A_inst_result[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[0]~39\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[0]~39, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p1[0]\, u0|nios2_gen2_0|cpu|A_mul_cell_p1[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_ld_byte0_data_aligned_nxt[0]~3\, u0|nios2_gen2_0|cpu|A_slow_ld_byte0_data_aligned_nxt[0]~3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[0]\, u0|nios2_gen2_0|cpu|A_slow_inst_result[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[0]~40\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[0]~40, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[8]~11\, u0|nios2_gen2_0|cpu|D_src1_reg[8]~11, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[8]\, u0|nios2_gen2_0|cpu|E_src1[8], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[6]\, u0|nios2_gen2_0|cpu|M_pc[6], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[8]\, u0|nios2_gen2_0|cpu|M_target_pcb[8], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~5\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~5, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[6]\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[6], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[6]\, u0|nios2_gen2_0|cpu|E_extra_pc[6], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[6]\, u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[6], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[3]~6\, u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[3]~6, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[3]~7\, u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[3]~7, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[6]\, u0|nios2_gen2_0|cpu|F_pc[6], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[6]\, u0|nios2_gen2_0|cpu|D_pc[6], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt~4\, u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt~4, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_line[3]\, u0|nios2_gen2_0|cpu|ic_fill_line[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[4]\, u0|nios2_gen2_0|cpu|D_iw[4], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_br_cond_nxt~0\, u0|nios2_gen2_0|cpu|E_ctrl_br_cond_nxt~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_br_cond\, u0|nios2_gen2_0|cpu|E_ctrl_br_cond, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_br_cond\, u0|nios2_gen2_0|cpu|M_ctrl_br_cond, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_bht_wr_en_unfiltered\, u0|nios2_gen2_0|cpu|M_bht_wr_en_unfiltered, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_br_mispredict~0\, u0|nios2_gen2_0|cpu|E_br_mispredict~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_bht_data[1]\, u0|nios2_gen2_0|cpu|E_bht_data[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_br_mispredict\, u0|nios2_gen2_0|cpu|E_br_mispredict, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_br_mispredict\, u0|nios2_gen2_0|cpu|M_br_mispredict, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_br_mispredict~_wirecell\, u0|nios2_gen2_0|cpu|M_br_mispredict~_wirecell, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[0]\, u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_bht_ptr_nxt[0]~0\, u0|nios2_gen2_0|cpu|F_bht_ptr_nxt[0]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[0]~4\, u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[0]~4, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_br_result~2\, u0|nios2_gen2_0|cpu|E_br_result~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_br_cond_taken_history[0]~0\, u0|nios2_gen2_0|cpu|M_br_cond_taken_history[0]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_br_cond_taken_history[0]\, u0|nios2_gen2_0|cpu|M_br_cond_taken_history[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[2]~feeder\, u0|nios2_gen2_0|cpu|M_target_pcb[2]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[2]\, u0|nios2_gen2_0|cpu|M_target_pcb[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[0]\, u0|nios2_gen2_0|cpu|M_pc[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~23\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~23, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[0]\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_bht_ptr_nxt[0]\, u0|nios2_gen2_0|cpu|F_bht_ptr_nxt[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_bht_ptr[0]\, u0|nios2_gen2_0|cpu|F_bht_ptr[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_bht_ptr[0]\, u0|nios2_gen2_0|cpu|D_bht_ptr[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_bht_ptr[0]\, u0|nios2_gen2_0|cpu|E_bht_ptr[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[0]~feeder\, u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[0]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[0]\, u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_br_cond_taken_history[1]\, u0|nios2_gen2_0|cpu|M_br_cond_taken_history[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[3]\, u0|nios2_gen2_0|cpu|M_target_pcb[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[1]~feeder\, u0|nios2_gen2_0|cpu|M_pc[1]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[1]\, u0|nios2_gen2_0|cpu|M_pc[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~24\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~24, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[1]\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[1]\, u0|nios2_gen2_0|cpu|E_extra_pc[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[1]\, u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_bht_ptr_nxt[1]~1\, u0|nios2_gen2_0|cpu|F_bht_ptr_nxt[1]~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_bht_ptr_nxt[1]\, u0|nios2_gen2_0|cpu|F_bht_ptr_nxt[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_bht_ptr[1]\, u0|nios2_gen2_0|cpu|F_bht_ptr[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_bht_ptr[1]\, u0|nios2_gen2_0|cpu|D_bht_ptr[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_bht_ptr[1]~feeder\, u0|nios2_gen2_0|cpu|E_bht_ptr[1]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_bht_ptr[1]\, u0|nios2_gen2_0|cpu|E_bht_ptr[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[1]\, u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[2]\, u0|nios2_gen2_0|cpu|M_pc[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[4]\, u0|nios2_gen2_0|cpu|M_target_pcb[4], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~25\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~25, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[2]\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add0~37\, u0|nios2_gen2_0|cpu|Add0~37, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[2]\, u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[2]~feeder\, u0|nios2_gen2_0|cpu|E_extra_pc[2]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc_plus_one[2]\, u0|nios2_gen2_0|cpu|D_pc_plus_one[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[2]\, u0|nios2_gen2_0|cpu|E_extra_pc[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[2]\, u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_bht_ptr_nxt[2]~2\, u0|nios2_gen2_0|cpu|F_bht_ptr_nxt[2]~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_br_cond_taken_history[2]\, u0|nios2_gen2_0|cpu|M_br_cond_taken_history[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[2]~8\, u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[2]~8, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_bht_ptr_nxt[2]\, u0|nios2_gen2_0|cpu|F_bht_ptr_nxt[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_bht_ptr[2]\, u0|nios2_gen2_0|cpu|F_bht_ptr[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_bht_ptr[2]\, u0|nios2_gen2_0|cpu|D_bht_ptr[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_bht_ptr[2]~feeder\, u0|nios2_gen2_0|cpu|E_bht_ptr[2]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_bht_ptr[2]\, u0|nios2_gen2_0|cpu|E_bht_ptr[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[2]\, u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_br_cond_taken_history[3]\, u0|nios2_gen2_0|cpu|M_br_cond_taken_history[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[3]\, u0|nios2_gen2_0|cpu|D_pc[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add0~1\, u0|nios2_gen2_0|cpu|Add0~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[3]~DUPLICATE\, u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[3]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[0]~0\, u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[0]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[3]\, u0|nios2_gen2_0|cpu|M_pc[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[5]~feeder\, u0|nios2_gen2_0|cpu|M_target_pcb[5]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[5]\, u0|nios2_gen2_0|cpu|M_target_pcb[5], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~2\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[3]~feeder\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[3]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[3]\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[3]\, u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[3]~feeder\, u0|nios2_gen2_0|cpu|E_extra_pc[3]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc_plus_one[3]\, u0|nios2_gen2_0|cpu|D_pc_plus_one[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[3]\, u0|nios2_gen2_0|cpu|E_extra_pc[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[3]\, u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_bht_ptr_nxt[3]~3\, u0|nios2_gen2_0|cpu|F_bht_ptr_nxt[3]~3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_bht_ptr_nxt[3]\, u0|nios2_gen2_0|cpu|F_bht_ptr_nxt[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_bht_ptr[3]\, u0|nios2_gen2_0|cpu|F_bht_ptr[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_bht_ptr[3]\, u0|nios2_gen2_0|cpu|D_bht_ptr[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_bht_ptr[3]\, u0|nios2_gen2_0|cpu|E_bht_ptr[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[3]~feeder\, u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[3]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[3]\, u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[6]\, u0|nios2_gen2_0|cpu|M_target_pcb[6], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[4]\, u0|nios2_gen2_0|cpu|M_pc[4], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~3\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[4]\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[4], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_br_cond_taken_history[4]\, u0|nios2_gen2_0|cpu|M_br_cond_taken_history[4], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[4]\, u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[4], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_bht_ptr_nxt[4]~4\, u0|nios2_gen2_0|cpu|F_bht_ptr_nxt[4]~4, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_bht_ptr_nxt[4]\, u0|nios2_gen2_0|cpu|F_bht_ptr_nxt[4], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_bht_ptr[4]\, u0|nios2_gen2_0|cpu|F_bht_ptr[4], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_bht_ptr[4]~feeder\, u0|nios2_gen2_0|cpu|D_bht_ptr[4]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_bht_ptr[4]\, u0|nios2_gen2_0|cpu|D_bht_ptr[4], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_bht_ptr[4]\, u0|nios2_gen2_0|cpu|E_bht_ptr[4], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[4]~feeder\, u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[4]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[4]\, u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[4], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_br_cond_taken_history[5]~feeder\, u0|nios2_gen2_0|cpu|M_br_cond_taken_history[5]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_br_cond_taken_history[5]~DUPLICATE\, u0|nios2_gen2_0|cpu|M_br_cond_taken_history[5]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[2]~4\, u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[2]~4, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[5]~feeder\, u0|nios2_gen2_0|cpu|M_pc[5]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[5]\, u0|nios2_gen2_0|cpu|M_pc[5], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[7]\, u0|nios2_gen2_0|cpu|M_target_pcb[7], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~4\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~4, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[5]\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[5], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_bht_ptr_nxt[5]~5\, u0|nios2_gen2_0|cpu|F_bht_ptr_nxt[5]~5, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_bht_ptr_nxt[5]\, u0|nios2_gen2_0|cpu|F_bht_ptr_nxt[5], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_bht_ptr[5]\, u0|nios2_gen2_0|cpu|F_bht_ptr[5], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_bht_ptr[5]\, u0|nios2_gen2_0|cpu|D_bht_ptr[5], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_bht_ptr[5]~feeder\, u0|nios2_gen2_0|cpu|E_bht_ptr[5]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_bht_ptr[5]\, u0|nios2_gen2_0|cpu|E_bht_ptr[5], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[5]\, u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[5], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_bht_ptr_nxt[6]~6\, u0|nios2_gen2_0|cpu|F_bht_ptr_nxt[6]~6, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_br_cond_taken_history[5]\, u0|nios2_gen2_0|cpu|M_br_cond_taken_history[5], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_br_cond_taken_history[6]~DUPLICATE\, u0|nios2_gen2_0|cpu|M_br_cond_taken_history[6]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_bht_ptr_nxt[6]\, u0|nios2_gen2_0|cpu|F_bht_ptr_nxt[6], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_bht_ptr[6]\, u0|nios2_gen2_0|cpu|F_bht_ptr[6], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_bht_ptr[6]\, u0|nios2_gen2_0|cpu|D_bht_ptr[6], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_bht_ptr[6]~feeder\, u0|nios2_gen2_0|cpu|E_bht_ptr[6]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_bht_ptr[6]\, u0|nios2_gen2_0|cpu|E_bht_ptr[6], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[6]\, u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[6], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_bht_ptr_nxt[7]~7\, u0|nios2_gen2_0|cpu|F_bht_ptr_nxt[7]~7, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_br_cond_taken_history[6]\, u0|nios2_gen2_0|cpu|M_br_cond_taken_history[6], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_br_cond_taken_history[7]~feeder\, u0|nios2_gen2_0|cpu|M_br_cond_taken_history[7]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_br_cond_taken_history[7]\, u0|nios2_gen2_0|cpu|M_br_cond_taken_history[7], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[4]~8\, u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[4]~8, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_bht_ptr_nxt[7]\, u0|nios2_gen2_0|cpu|F_bht_ptr_nxt[7], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_bht_ptr[7]\, u0|nios2_gen2_0|cpu|F_bht_ptr[7], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_bht_ptr[7]\, u0|nios2_gen2_0|cpu|D_bht_ptr[7], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_bht_ptr[7]~feeder\, u0|nios2_gen2_0|cpu|E_bht_ptr[7]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_bht_ptr[7]\, u0|nios2_gen2_0|cpu|E_bht_ptr[7], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[7]\, u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[7], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|system_nios2_gen2_0_cpu_bht|the_altsyncram|auto_generated|ram_block1a0\, u0|nios2_gen2_0|cpu|system_nios2_gen2_0_cpu_bht|the_altsyncram|auto_generated|ram_block1a0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_bht_data[0]\, u0|nios2_gen2_0|cpu|E_bht_data[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_bht_data[0]\, u0|nios2_gen2_0|cpu|M_bht_data[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_bht_data[1]\, u0|nios2_gen2_0|cpu|M_bht_data[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_bht_wr_data_unfiltered[1]~0\, u0|nios2_gen2_0|cpu|M_bht_wr_data_unfiltered[1]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_br_pred_not_taken\, u0|nios2_gen2_0|cpu|D_br_pred_not_taken, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[5]\, u0|nios2_gen2_0|cpu|E_extra_pc[5], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[5]\, u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[5], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[2]~5\, u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[2]~5, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[5]\, u0|nios2_gen2_0|cpu|F_pc[5], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[5]\, u0|nios2_gen2_0|cpu|D_pc[5], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt~3\, u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt~3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_line[2]\, u0|nios2_gen2_0|cpu|ic_fill_line[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[4]\, u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[4], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[1]~2\, u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[1]~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[1]~3\, u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[1]~3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[4]\, u0|nios2_gen2_0|cpu|F_pc[4], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[4]\, u0|nios2_gen2_0|cpu|D_pc[4], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt~2\, u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_line[1]\, u0|nios2_gen2_0|cpu|ic_fill_line[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[15]\, u0|nios2_gen2_0|cpu|D_iw[15], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~1\, u0|nios2_gen2_0|cpu|D_ctrl_retaddr~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~0\, u0|nios2_gen2_0|cpu|D_ctrl_retaddr~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_retaddr\, u0|nios2_gen2_0|cpu|E_ctrl_retaddr, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result~18\, u0|nios2_gen2_0|cpu|E_alu_result~18, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[5]\, u0|nios2_gen2_0|cpu|E_alu_result[5], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[5]~feeder\, u0|nios2_gen2_0|cpu|M_alu_result[5]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[5]\, u0|nios2_gen2_0|cpu|M_alu_result[5], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[5]~18\, u0|nios2_gen2_0|cpu|D_src1_reg[5]~18, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[5]~DUPLICATE\, u0|nios2_gen2_0|cpu|E_src1[5]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[0]~1\, u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[0]~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[3]\, u0|nios2_gen2_0|cpu|F_pc[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[3]~DUPLICATE\, u0|nios2_gen2_0|cpu|D_pc[3]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt~1\, u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_line[0]\, u0|nios2_gen2_0|cpu|ic_fill_line[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[13]\, u0|nios2_gen2_0|cpu|D_iw[13], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_logic~0\, u0|nios2_gen2_0|cpu|D_ctrl_logic~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_logic~1\, u0|nios2_gen2_0|cpu|D_ctrl_logic~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_logic\, u0|nios2_gen2_0|cpu|E_ctrl_logic, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result~16\, u0|nios2_gen2_0|cpu|E_alu_result~16, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[4]\, u0|nios2_gen2_0|cpu|E_alu_result[4], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[4]~feeder\, u0|nios2_gen2_0|cpu|M_alu_result[4]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[4]\, u0|nios2_gen2_0|cpu|M_alu_result[4], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[4]~16\, u0|nios2_gen2_0|cpu|D_src1_reg[4]~16, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[4]\, u0|nios2_gen2_0|cpu|E_src1[4], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[2]~9\, u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[2]~9, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[2]\, u0|nios2_gen2_0|cpu|F_pc[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[2]\, u0|nios2_gen2_0|cpu|D_pc[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_initial_offset[2]\, u0|nios2_gen2_0|cpu|ic_fill_initial_offset[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_dp_offset_nxt[2]~0\, u0|nios2_gen2_0|cpu|ic_fill_dp_offset_nxt[2]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_dp_offset[2]~feeder\, u0|nios2_gen2_0|cpu|ic_fill_dp_offset[2]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_dp_offset[2]\, u0|nios2_gen2_0|cpu|ic_fill_dp_offset[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ctrl_a_not_src~0\, u0|nios2_gen2_0|cpu|F_ctrl_a_not_src~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_a_not_src\, u0|nios2_gen2_0|cpu|D_ctrl_a_not_src, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[1]~1\, u0|nios2_gen2_0|cpu|E_src1[1]~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[23]~27\, u0|nios2_gen2_0|cpu|D_src1_reg[23]~27, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[23]\, u0|nios2_gen2_0|cpu|E_src1[23], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[23]~feeder\, u0|nios2_gen2_0|cpu|M_target_pcb[23]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[23]\, u0|nios2_gen2_0|cpu|M_target_pcb[23], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[21]~feeder\, u0|nios2_gen2_0|cpu|M_pc[21]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[21]\, u0|nios2_gen2_0|cpu|M_pc[21], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~12\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~12, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[21]\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[21], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[21]\, u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[21], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[21]~10\, u0|nios2_gen2_0|cpu|F_pc_nxt[21]~10, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[21]~11\, u0|nios2_gen2_0|cpu|F_pc_nxt[21]~11, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[21]\, u0|nios2_gen2_0|cpu|F_pc[21], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[21]~DUPLICATE\, u0|nios2_gen2_0|cpu|D_pc[21]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_tag[11]\, u0|nios2_gen2_0|cpu|ic_fill_tag[11], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal1~1\, u0|mm_interconnect_0|router_001|Equal1~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_valid~0\, u0|mm_interconnect_0|cmd_mux_005|src_valid~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|write~1\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|write~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used~5\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used~5, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[1]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[0]~2\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[0]~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[0]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem_used[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_ready\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|internal_out_ready, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~0\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[1]\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~0\, u0|mm_interconnect_0|rsp_mux|src_data[1]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[1]~0\, u0|mm_interconnect_0|rsp_mux_001|src_data[1]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[1]\, u0|nios2_gen2_0|cpu|i_readdata_d1[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ctrl_b_is_dst~0\, u0|nios2_gen2_0|cpu|F_ctrl_b_is_dst~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst\, u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_regnum_b_cmp_D~DUPLICATE\, u0|nios2_gen2_0|cpu|W_regnum_b_cmp_D~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[22]~7\, u0|nios2_gen2_0|cpu|D_src2_reg[22]~7, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[25]~55\, u0|nios2_gen2_0|cpu|D_src2_reg[25]~55, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[25]~17\, u0|nios2_gen2_0|cpu|D_src2[25]~17, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[25]~18\, u0|nios2_gen2_0|cpu|D_src2[25]~18, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[25]~SCLR_LUT\, u0|nios2_gen2_0|cpu|E_src2[25]~SCLR_LUT, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[25]~_Duplicate_1\, u0|nios2_gen2_0|cpu|E_src2[25]~_Duplicate_1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[25]\, u0|nios2_gen2_0|cpu|M_mem_baddr[25], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_hit~0\, u0|nios2_gen2_0|cpu|M_dc_hit~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_hit\, u0|nios2_gen2_0|cpu|M_dc_hit, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_hit\, u0|nios2_gen2_0|cpu|A_dc_hit, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_cache~0\, u0|nios2_gen2_0|cpu|E_st_cache~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_st_cache\, u0|nios2_gen2_0|cpu|M_ctrl_st_cache, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ctrl_st_cache\, u0|nios2_gen2_0|cpu|A_ctrl_st_cache, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_valid_st_cache_hit\, u0|nios2_gen2_0|cpu|A_dc_valid_st_cache_hit, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_baddr[7]\, u0|nios2_gen2_0|cpu|W_mem_baddr[7], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_baddr[9]\, u0|nios2_gen2_0|cpu|W_mem_baddr[9], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_baddr[8]\, u0|nios2_gen2_0|cpu|W_mem_baddr[8], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_dirty~4\, u0|nios2_gen2_0|cpu|M_dc_dirty~4, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_baddr[5]\, u0|nios2_gen2_0|cpu|W_mem_baddr[5], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_baddr[6]\, u0|nios2_gen2_0|cpu|W_mem_baddr[6], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_dc_valid_st_cache_hit\, u0|nios2_gen2_0|cpu|W_dc_valid_st_cache_hit, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_dirty~3\, u0|nios2_gen2_0|cpu|M_dc_dirty~3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_dirty~0\, u0|nios2_gen2_0|cpu|M_dc_dirty~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_dirty~1\, u0|nios2_gen2_0|cpu|M_dc_dirty~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_dirty~2\, u0|nios2_gen2_0|cpu|M_dc_dirty~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_baddr[10]\, u0|nios2_gen2_0|cpu|W_mem_baddr[10], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[10]~DUPLICATE\, u0|nios2_gen2_0|cpu|M_mem_baddr[10]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal331~0\, u0|nios2_gen2_0|cpu|Equal331~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_dirty\, u0|nios2_gen2_0|cpu|M_dc_dirty, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_dirty\, u0|nios2_gen2_0|cpu|A_dc_dirty, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_tag_wr_port_en~0\, u0|nios2_gen2_0|cpu|dc_tag_wr_port_en~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_hit~4\, u0|nios2_gen2_0|cpu|M_dc_hit~4, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_hit~1\, u0|nios2_gen2_0|cpu|M_dc_hit~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_hit~7\, u0|nios2_gen2_0|cpu|M_dc_hit~7, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_hit~2\, u0|nios2_gen2_0|cpu|M_dc_hit~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_hit~6\, u0|nios2_gen2_0|cpu|M_dc_hit~6, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_hit~3\, u0|nios2_gen2_0|cpu|M_dc_hit~3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_hit~5\, u0|nios2_gen2_0|cpu|M_dc_hit~5, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ld_st_cache~0\, u0|nios2_gen2_0|cpu|E_ld_st_cache~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_ld_st_cache\, u0|nios2_gen2_0|cpu|M_ctrl_ld_st_cache, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_want_fill\, u0|nios2_gen2_0|cpu|M_dc_want_fill, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_want_fill\, u0|nios2_gen2_0|cpu|A_dc_want_fill, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_offset_field[0]~1\, u0|nios2_gen2_0|cpu|d_address_offset_field[0]~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_offset_field[0]~2\, u0|nios2_gen2_0|cpu|d_address_offset_field[0]~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_offset_field[1]\, u0|nios2_gen2_0|cpu|d_address_offset_field[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_offset_field_nxt[1]~2\, u0|nios2_gen2_0|cpu|d_address_offset_field_nxt[1]~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_offset_field[1]~DUPLICATE\, u0|nios2_gen2_0|cpu|d_address_offset_field[1]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|router|src_data[89]~1\, u0|mm_interconnect_0|router|src_data[89]~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|save_dest_id~0\, u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|save_dest_id~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|save_dest_id~1\, u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|save_dest_id~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|response_sink_accepted~0\, u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|response_sink_accepted~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][105]\, u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][105], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~0\, u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][105]\, u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][105], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[104]~feeder\, u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[104]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[104]\, u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[104], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[104]\, u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[104], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|response_sink_accepted~1\, u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|response_sink_accepted~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|i2c_slave_0_as_agent_rsp_fifo|mem[1][105]\, u0|mm_interconnect_0|i2c_slave_0_as_agent_rsp_fifo|mem[1][105], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|i2c_slave_0_as_agent_rsp_fifo|mem~1\, u0|mm_interconnect_0|i2c_slave_0_as_agent_rsp_fifo|mem~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|i2c_slave_0_as_agent_rsp_fifo|mem[0][105]\, u0|mm_interconnect_0|i2c_slave_0_as_agent_rsp_fifo|mem[0][105], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[104]~feeder\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[104]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[104]\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[104], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[104]\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[104], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sound_gen_0_as_agent_rsp_fifo|mem[1][105]\, u0|mm_interconnect_0|sound_gen_0_as_agent_rsp_fifo|mem[1][105], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sound_gen_0_as_agent_rsp_fifo|mem~2\, u0|mm_interconnect_0|sound_gen_0_as_agent_rsp_fifo|mem~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sound_gen_0_as_agent_rsp_fifo|mem[0][105]~feeder\, u0|mm_interconnect_0|sound_gen_0_as_agent_rsp_fifo|mem[0][105]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sound_gen_0_as_agent_rsp_fifo|mem[0][105]\, u0|mm_interconnect_0|sound_gen_0_as_agent_rsp_fifo|mem[0][105], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[104]\, u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[104], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[104]\, u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[104], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|response_sink_accepted~2\, u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|response_sink_accepted~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][105]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][105], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~0\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][105]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][105], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[104]~0\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[104]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[104]\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[104], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[104]\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[104], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][105]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][105], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][105]~DUPLICATE\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][105]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|response_sink_accepted~3\, u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|response_sink_accepted~3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|pending_response_count[3]~0\, u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|pending_response_count[3]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|pending_response_count[0]\, u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|pending_response_count[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|response_sink_accepted~4\, u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|response_sink_accepted~4, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|Add0~2\, u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|Add0~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|pending_response_count[1]\, u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|pending_response_count[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|Add0~1\, u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|Add0~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|pending_response_count[2]\, u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|pending_response_count[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|Add0~0\, u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|Add0~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|pending_response_count[3]\, u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|pending_response_count[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|has_pending_responses~0\, u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|has_pending_responses~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|has_pending_responses~1\, u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|has_pending_responses~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|has_pending_responses\, u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|has_pending_responses, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_channel[4]\, u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_channel[4], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|src4_valid~0\, u0|mm_interconnect_0|cmd_demux|src4_valid~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|src4_valid~1\, u0|mm_interconnect_0|cmd_demux|src4_valid~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|packet_in_progress~0\, u0|mm_interconnect_0|cmd_mux_004|packet_in_progress~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|packet_in_progress\, u0|mm_interconnect_0|cmd_mux_004|packet_in_progress, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|update_grant~0\, u0|mm_interconnect_0|cmd_mux_004|update_grant~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|saved_grant[1]\, u0|mm_interconnect_0|cmd_mux_004|saved_grant[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[46]\, u0|mm_interconnect_0|cmd_mux_004|src_data[46], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|address[8]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|address[8], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[30]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[30], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[30]\, u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[30], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[30]\, u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[30], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[30]~feeder\, u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[30]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[30]\, u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[30], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[30]\, u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[30], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[30]~21\, u0|mm_interconnect_0|rsp_mux|src_data[30]~21, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[30]\, u0|mm_interconnect_0|rsp_mux|src_data[30], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[30]\, u0|nios2_gen2_0|cpu|d_readdata_d1[30], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[6]~DUPLICATE\, u0|nios2_gen2_0|cpu|d_readdata_d1[6]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_ld_byte0_data_aligned_nxt[6]~1\, u0|nios2_gen2_0|cpu|A_slow_ld_byte0_data_aligned_nxt[6]~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[6]\, u0|nios2_gen2_0|cpu|A_slow_inst_result[6], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot[6]~13\, u0|nios2_gen2_0|cpu|M_rot[6]~13, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~13\, u0|nios2_gen2_0|cpu|A_shift_rot_result~13, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[6]\, u0|nios2_gen2_0|cpu|A_shift_rot_result[6], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[6]~35\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[6]~35, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p1[6]\, u0|nios2_gen2_0|cpu|A_mul_cell_p1[6], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[6]~36\, u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[6]~36, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[6]\, u0|nios2_gen2_0|cpu|W_wr_data[6], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[6]~35\, u0|nios2_gen2_0|cpu|D_src2_reg[6]~35, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[6]~36\, u0|nios2_gen2_0|cpu|D_src2_reg[6]~36, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[6]\, u0|nios2_gen2_0|cpu|E_src2[6], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[6]\, u0|nios2_gen2_0|cpu|M_mem_baddr[6], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_line[1]\, u0|nios2_gen2_0|cpu|A_dc_wb_line[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_line_field_nxt[1]~0\, u0|nios2_gen2_0|cpu|d_address_line_field_nxt[1]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_line_field[1]\, u0|nios2_gen2_0|cpu|d_address_line_field[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[42]\, u0|mm_interconnect_0|cmd_mux_004|src_data[42], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|address[4]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|address[4], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]~feeder\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[6]~feeder\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[6]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[6]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|readdata[6], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[6]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[6], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[6]~16\, u0|mm_interconnect_0|rsp_mux_001|src_data[6]~16, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[6]\, u0|nios2_gen2_0|cpu|i_readdata_d1[6], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[21]~DUPLICATE\, u0|nios2_gen2_0|cpu|D_iw[21]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[23]\, u0|nios2_gen2_0|cpu|E_extra_pc[23], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[23]~feeder\, u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[23]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[23]\, u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[23], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[25]\, u0|nios2_gen2_0|cpu|M_target_pcb[25], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[23]\, u0|nios2_gen2_0|cpu|M_pc[23], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~11\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~11, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[23]\, u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[23], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[23]~8\, u0|nios2_gen2_0|cpu|F_pc_nxt[23]~8, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[23]~9\, u0|nios2_gen2_0|cpu|F_pc_nxt[23]~9, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[23]\, u0|nios2_gen2_0|cpu|F_pc[23], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_hit~0\, u0|nios2_gen2_0|cpu|F_ic_hit~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_issue~0\, u0|nios2_gen2_0|cpu|F_issue~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_issue\, u0|nios2_gen2_0|cpu|F_issue, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_issue\, u0|nios2_gen2_0|cpu|D_issue, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[1]~1\, u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[1]~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[1]~6\, u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[1]~6, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[1]~7\, u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[1]~7, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[1]\, u0|nios2_gen2_0|cpu|F_pc[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[1]\, u0|nios2_gen2_0|cpu|D_pc[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_initial_offset[1]\, u0|nios2_gen2_0|cpu|ic_fill_initial_offset[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_dp_offset_nxt[1]~2\, u0|nios2_gen2_0|cpu|ic_fill_dp_offset_nxt[1]~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_dp_offset[1]~feeder\, u0|nios2_gen2_0|cpu|ic_fill_dp_offset[1]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_dp_offset[1]\, u0|nios2_gen2_0|cpu|ic_fill_dp_offset[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[11]\, u0|nios2_gen2_0|cpu|D_iw[11], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal149~1\, u0|nios2_gen2_0|cpu|Equal149~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_trap_inst_nxt\, u0|nios2_gen2_0|cpu|E_ctrl_trap_inst_nxt, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_trap_inst\, u0|nios2_gen2_0|cpu|E_ctrl_trap_inst, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_exc_trap_inst_pri15\, u0|nios2_gen2_0|cpu|M_exc_trap_inst_pri15, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_op_break\, u0|nios2_gen2_0|cpu|E_op_break, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_exc_break_inst_pri15\, u0|nios2_gen2_0|cpu|M_exc_break_inst_pri15, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_unimp_trap~0\, u0|nios2_gen2_0|cpu|D_ctrl_unimp_trap~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_unimp_trap~1\, u0|nios2_gen2_0|cpu|D_ctrl_unimp_trap~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_unimp_trap\, u0|nios2_gen2_0|cpu|E_ctrl_unimp_trap, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_exc_unimp_inst_pri15\, u0|nios2_gen2_0|cpu|M_exc_unimp_inst_pri15, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_exc_any~0\, u0|nios2_gen2_0|cpu|M_exc_any~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_exc_any\, u0|nios2_gen2_0|cpu|M_exc_any, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal149~5\, u0|nios2_gen2_0|cpu|Equal149~5, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_flush_pipe_always~0\, u0|nios2_gen2_0|cpu|D_ctrl_flush_pipe_always~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_flush_pipe_always~1\, u0|nios2_gen2_0|cpu|D_ctrl_flush_pipe_always~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_flush_pipe_always\, u0|nios2_gen2_0|cpu|E_ctrl_flush_pipe_always, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_flush_pipe_always\, u0|nios2_gen2_0|cpu|M_ctrl_flush_pipe_always, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_nxt~0\, u0|nios2_gen2_0|cpu|A_pipe_flush_nxt~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush\, u0|nios2_gen2_0|cpu|A_pipe_flush, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[1]~2\, u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[1]~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[0]~5\, u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[0]~5, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[0]~feeder\, u0|nios2_gen2_0|cpu|F_pc[0]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[0]\, u0|nios2_gen2_0|cpu|F_pc[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[0]~feeder\, u0|nios2_gen2_0|cpu|D_pc[0]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[0]\, u0|nios2_gen2_0|cpu|D_pc[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_initial_offset[0]\, u0|nios2_gen2_0|cpu|ic_fill_initial_offset[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_dp_offset_nxt[0]~1\, u0|nios2_gen2_0|cpu|ic_fill_dp_offset_nxt[0]~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_dp_offset[0]~feeder\, u0|nios2_gen2_0|cpu|ic_fill_dp_offset[0]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_dp_offset[0]\, u0|nios2_gen2_0|cpu|ic_fill_dp_offset[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ctrl_unsigned_lo_imm16~1\, u0|nios2_gen2_0|cpu|F_ctrl_unsigned_lo_imm16~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ctrl_unsigned_lo_imm16~0\, u0|nios2_gen2_0|cpu|F_ctrl_unsigned_lo_imm16~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16\, u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[19]~0\, u0|nios2_gen2_0|cpu|E_src2[19]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[18]~31\, u0|nios2_gen2_0|cpu|D_src2[18]~31, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[18]~32\, u0|nios2_gen2_0|cpu|D_src2[18]~32, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[18]~25\, u0|nios2_gen2_0|cpu|D_src2[18]~25, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[18]~SCLR_LUT\, u0|nios2_gen2_0|cpu|E_src2[18]~SCLR_LUT, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[18]~_Duplicate_1\, u0|nios2_gen2_0|cpu|E_src2[18]~_Duplicate_1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[18]\, u0|nios2_gen2_0|cpu|M_mem_baddr[18], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_actual_tag[7]\, u0|nios2_gen2_0|cpu|A_dc_actual_tag[7], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_tag[7]\, u0|nios2_gen2_0|cpu|A_dc_wb_tag[7], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field_nxt[7]~13\, u0|nios2_gen2_0|cpu|d_address_tag_field_nxt[7]~13, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field[7]\, u0|nios2_gen2_0|cpu|d_address_tag_field[7], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[54]\, u0|mm_interconnect_0|cmd_mux_005|src_data[54], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[18]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[18], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[36]~12\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[36]~12, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|wr_address~0\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|wr_address~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|wr_address\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|wr_address, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|m0_write~1\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|m0_write~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_0[43]~0\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_0[43]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_0[35]\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_0[35], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[43]~0\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[43]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[35]\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[35], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|rd_data[35]~25\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|rd_data[35]~25, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|init_done~DUPLICATE\, u0|sdram_controller_0|init_done~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|active_rnw~0\, u0|sdram_controller_0|active_rnw~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|active_rnw~1\, u0|sdram_controller_0|active_rnw~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|m_state.100000000\, u0|sdram_controller_0|m_state.100000000, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|active_rnw~2\, u0|sdram_controller_0|active_rnw~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|active_addr[17]\, u0|sdram_controller_0|active_addr[17], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Equal3~8\, u0|sdram_controller_0|Equal3~8, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[53]\, u0|mm_interconnect_0|cmd_mux_005|src_data[53], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[17]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[17], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[35]~11\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[35]~11, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_0[34]\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_0[34], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[34]\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[34], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|rd_data[34]~24\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|rd_data[34]~24, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|active_addr[16]\, u0|sdram_controller_0|active_addr[16], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Equal3~7\, u0|sdram_controller_0|Equal3~7, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[52]\, u0|mm_interconnect_0|cmd_mux_005|src_data[52], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[16]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[16], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[34]~10\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[34]~10, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[33]\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[33], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_0[33]\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_0[33], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|rd_data[33]~23\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|rd_data[33]~23, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|active_addr[15]\, u0|sdram_controller_0|active_addr[15], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Equal3~6\, u0|sdram_controller_0|Equal3~6, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[51]\, u0|mm_interconnect_0|cmd_mux_005|src_data[51], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[15]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[15], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[33]~9\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[33]~9, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[32]\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[32], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_0[32]\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_0[32], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|rd_data[32]~22\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|rd_data[32]~22, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|active_addr[14]\, u0|sdram_controller_0|active_addr[14], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Equal3~5\, u0|sdram_controller_0|Equal3~5, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[55]\, u0|mm_interconnect_0|cmd_mux_005|src_data[55], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[19]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[19], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[37]~13\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[37]~13, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[36]\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[36], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_0[36]\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_0[36], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|rd_data[36]~26\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|rd_data[36]~26, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|active_addr[18]\, u0|sdram_controller_0|active_addr[18], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Equal3~9\, u0|sdram_controller_0|Equal3~9, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[56]\, u0|mm_interconnect_0|cmd_mux_005|src_data[56], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[20]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[20], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[38]~14\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[38]~14, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_0[37]\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_0[37], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[37]\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[37], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|rd_data[37]~27\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|rd_data[37]~27, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|active_addr[19]\, u0|sdram_controller_0|active_addr[19], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Equal3~10\, u0|sdram_controller_0|Equal3~10, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|pending~3\, u0|sdram_controller_0|pending~3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[58]\, u0|mm_interconnect_0|cmd_mux_005|src_data[58], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[22]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[22], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[40]~3\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[40]~3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_0[39]\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_0[39], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[39]\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[39], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|rd_data[39]~1\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|rd_data[39]~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|active_addr[21]\, u0|sdram_controller_0|active_addr[21], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[57]\, u0|mm_interconnect_0|cmd_mux_005|src_data[57], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[21]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[21], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[39]~2\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[39]~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[38]\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[38], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_0[38]\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_0[38], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|rd_data[38]~0\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|rd_data[38]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|active_addr[20]\, u0|sdram_controller_0|active_addr[20], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_actual_tag[12]\, u0|nios2_gen2_0|cpu|A_dc_actual_tag[12], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_tag[12]\, u0|nios2_gen2_0|cpu|A_dc_wb_tag[12], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field_nxt[12]~8\, u0|nios2_gen2_0|cpu|d_address_tag_field_nxt[12]~8, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field[12]\, u0|nios2_gen2_0|cpu|d_address_tag_field[12], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[59]\, u0|mm_interconnect_0|cmd_mux_005|src_data[59], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[23]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[23], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[41]~4\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[41]~4, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_0[40]\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_0[40], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[40]\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[40], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|rd_data[40]~20\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|rd_data[40]~20, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|active_addr[22]\, u0|sdram_controller_0|active_addr[22], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Equal3~2\, u0|sdram_controller_0|Equal3~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_actual_tag[13]\, u0|nios2_gen2_0|cpu|A_dc_actual_tag[13], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_tag[13]~feeder\, u0|nios2_gen2_0|cpu|A_dc_wb_tag[13]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_tag[13]\, u0|nios2_gen2_0|cpu|A_dc_wb_tag[13], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field_nxt[13]~7\, u0|nios2_gen2_0|cpu|d_address_tag_field_nxt[13]~7, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field[13]\, u0|nios2_gen2_0|cpu|d_address_tag_field[13], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[60]\, u0|mm_interconnect_0|cmd_mux_005|src_data[60], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[24]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[24], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[42]~5\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[42]~5, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[41]\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[41], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_0[41]\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_0[41], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|rd_data[41]~21\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|rd_data[41]~21, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|active_addr[23]\, u0|sdram_controller_0|active_addr[23], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Equal3~3\, u0|sdram_controller_0|Equal3~3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|pending~0\, u0|sdram_controller_0|pending~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_tag[2]\, u0|nios2_gen2_0|cpu|ic_fill_tag[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[50]\, u0|mm_interconnect_0|cmd_mux_005|src_data[50], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[14]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[14], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[32]~1\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[32]~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_0[31]\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_0[31], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[31]\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[31], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|rd_data[31]~19\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|rd_data[31]~19, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|active_addr[13]\, u0|sdram_controller_0|active_addr[13], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Equal3~1\, u0|sdram_controller_0|Equal3~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[48]\, u0|mm_interconnect_0|cmd_mux_005|src_data[48], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[12]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[12], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[30]~8\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[30]~8, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_0[29]\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_0[29], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[29]\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[29], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|rd_data[29]~16\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|rd_data[29]~16, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|active_addr[11]\, u0|sdram_controller_0|active_addr[11], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Equal3~4\, u0|sdram_controller_0|Equal3~4, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Selector25~0\, u0|sdram_controller_0|Selector25~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|active_cs_n~0\, u0|sdram_controller_0|active_cs_n~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|active_cs_n\, u0|sdram_controller_0|active_cs_n, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|m0_write\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|m0_write, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[43]\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[43], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_0[43]\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_0[43], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|rd_data[43]~17\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|rd_data[43]~17, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|active_rnw\, u0|sdram_controller_0|active_rnw, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|pending~1\, u0|sdram_controller_0|pending~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_actual_tag[14]\, u0|nios2_gen2_0|cpu|A_dc_actual_tag[14], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_tag[14]\, u0|nios2_gen2_0|cpu|A_dc_wb_tag[14], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field_nxt[14]~6\, u0|nios2_gen2_0|cpu|d_address_tag_field_nxt[14]~6, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field[14]\, u0|nios2_gen2_0|cpu|d_address_tag_field[14], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[61]\, u0|mm_interconnect_0|cmd_mux_005|src_data[61], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[25]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[25], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[43]~7\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[43]~7, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_0[42]\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_0[42], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[42]\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[42], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|rd_data[42]~3\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|rd_data[42]~3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[47]\, u0|mm_interconnect_0|cmd_mux_005|src_data[47], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[11]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[11], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[29]~6\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[29]~6, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[28]\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[28], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_0[28]\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_0[28], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|rd_data[28]~2\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|rd_data[28]~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|active_addr[10]\, u0|sdram_controller_0|active_addr[10], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|active_addr[24]\, u0|sdram_controller_0|active_addr[24], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|pending~2\, u0|sdram_controller_0|pending~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[49]\, u0|mm_interconnect_0|cmd_mux_005|src_data[49], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[13]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[13], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[31]~0\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[31]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_0[30]\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_0[30], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[30]\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[30], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|rd_data[30]~18\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|rd_data[30]~18, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|active_addr[12]\, u0|sdram_controller_0|active_addr[12], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Equal3~0\, u0|sdram_controller_0|Equal3~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Selector41~0\, u0|sdram_controller_0|Selector41~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entries[0]~1\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entries[0]~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entries[0]\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entries[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|Equal1~0\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|Equal1~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Selector25~1\, u0|sdram_controller_0|Selector25~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|m_state.000000010\, u0|sdram_controller_0|m_state.000000010, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|pending~4\, u0|sdram_controller_0|pending~4, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|m_next~17\, u0|sdram_controller_0|m_next~17, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Selector29~0\, u0|sdram_controller_0|Selector29~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|m_state.000100000\, u0|sdram_controller_0|m_state.000100000, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Selector30~0\, u0|sdram_controller_0|Selector30~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|m_state.001000000\, u0|sdram_controller_0|m_state.001000000, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|WideOr8~0\, u0|sdram_controller_0|WideOr8~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Selector31~2\, u0|sdram_controller_0|Selector31~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|m_state.000000001\, u0|sdram_controller_0|m_state.000000001, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Selector31~1\, u0|sdram_controller_0|Selector31~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Selector31~3\, u0|sdram_controller_0|Selector31~3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Selector39~0\, u0|sdram_controller_0|Selector39~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Selector26~0\, u0|sdram_controller_0|Selector26~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Selector26~1\, u0|sdram_controller_0|Selector26~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|m_state.000000100\, u0|sdram_controller_0|m_state.000000100, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|m_addr[9]~1\, u0|sdram_controller_0|m_addr[9]~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Selector33~0\, u0|sdram_controller_0|Selector33~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Selector33~1\, u0|sdram_controller_0|Selector33~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Selector33~2\, u0|sdram_controller_0|Selector33~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Selector33~3\, u0|sdram_controller_0|Selector33~3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|m_next.000000001\, u0|sdram_controller_0|m_next.000000001, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Selector24~0\, u0|sdram_controller_0|Selector24~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|m_state.000000001~DUPLICATE\, u0|sdram_controller_0|m_state.000000001~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Selector23~0\, u0|sdram_controller_0|Selector23~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|ack_refresh_request\, u0|sdram_controller_0|ack_refresh_request, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|refresh_request~0\, u0|sdram_controller_0|refresh_request~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|refresh_request~DUPLICATE\, u0|sdram_controller_0|refresh_request~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Selector28~3\, u0|sdram_controller_0|Selector28~3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Selector28~4\, u0|sdram_controller_0|Selector28~4, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Selector28~0\, u0|sdram_controller_0|Selector28~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Selector28~1\, u0|sdram_controller_0|Selector28~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Selector28~2\, u0|sdram_controller_0|Selector28~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Selector34~0\, u0|sdram_controller_0|Selector34~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Selector34~1\, u0|sdram_controller_0|Selector34~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Selector34~2\, u0|sdram_controller_0|Selector34~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|m_next.000001000\, u0|sdram_controller_0|m_next.000001000, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Selector27~0\, u0|sdram_controller_0|Selector27~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|m_state.000001000\, u0|sdram_controller_0|m_state.000001000, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Selector35~0\, u0|sdram_controller_0|Selector35~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|m_next.000010000\, u0|sdram_controller_0|m_next.000010000, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Selector28~5\, u0|sdram_controller_0|Selector28~5, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|m_state.000010000\, u0|sdram_controller_0|m_state.000010000, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|WideOr9~0\, u0|sdram_controller_0|WideOr9~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Selector32~0\, u0|sdram_controller_0|Selector32~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|m_state.100000000~DUPLICATE\, u0|sdram_controller_0|m_state.100000000~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Selector19~1\, u0|sdram_controller_0|Selector19~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Selector37~0\, u0|sdram_controller_0|Selector37~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Selector37~1\, u0|sdram_controller_0|Selector37~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Selector39~3\, u0|sdram_controller_0|Selector39~3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Selector39~1\, u0|sdram_controller_0|Selector39~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Selector39~2\, u0|sdram_controller_0|Selector39~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Selector39~4\, u0|sdram_controller_0|Selector39~4, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|m_count[0]\, u0|sdram_controller_0|m_count[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Selector37~2\, u0|sdram_controller_0|Selector37~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Selector37~3\, u0|sdram_controller_0|Selector37~3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|m_count[2]\, u0|sdram_controller_0|m_count[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Selector38~0\, u0|sdram_controller_0|Selector38~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Selector38~1\, u0|sdram_controller_0|Selector38~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Selector38~2\, u0|sdram_controller_0|Selector38~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Selector38~3\, u0|sdram_controller_0|Selector38~3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|m_count[1]\, u0|sdram_controller_0|m_count[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|LessThan1~0\, u0|sdram_controller_0|LessThan1~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Selector31~0\, u0|sdram_controller_0|Selector31~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Selector36~0\, u0|sdram_controller_0|Selector36~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|m_next.010000000\, u0|sdram_controller_0|m_next.010000000, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Selector31~4\, u0|sdram_controller_0|Selector31~4, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|m_state.010000000\, u0|sdram_controller_0|m_state.010000000, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|always5~0\, u0|sdram_controller_0|always5~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Selector2~0\, u0|sdram_controller_0|Selector2~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|i_cmd[1]\, u0|sdram_controller_0|i_cmd[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Selector21~0\, u0|sdram_controller_0|Selector21~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|m_cmd[1]~_Duplicate_1\, u0|sdram_controller_0|m_cmd[1]~_Duplicate_1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Selector1~0\, u0|sdram_controller_0|Selector1~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|i_cmd[2]\, u0|sdram_controller_0|i_cmd[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Selector20~0\, u0|sdram_controller_0|Selector20~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|m_cmd[2]~_Duplicate_1\, u0|sdram_controller_0|m_cmd[2]~_Duplicate_1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Selector3~0\, u0|sdram_controller_0|Selector3~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|i_cmd[0]\, u0|sdram_controller_0|i_cmd[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Selector22~0\, u0|sdram_controller_0|Selector22~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|m_cmd[0]~_Duplicate_1\, u0|sdram_controller_0|m_cmd[0]~_Duplicate_1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Equal4~0\, u0|sdram_controller_0|Equal4~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|rd_valid[0]\, u0|sdram_controller_0|rd_valid[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|rd_valid[1]\, u0|sdram_controller_0|rd_valid[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|rd_valid[2]~feeder\, u0|sdram_controller_0|rd_valid[2]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|rd_valid[2]\, u0|sdram_controller_0|rd_valid[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|za_valid\, u0|sdram_controller_0|za_valid, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|next_full~0\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|next_full~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|next_full~1\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|next_full~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|full\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|full, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|write\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rdata_fifo|write, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~5\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg~5, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[0]\, u0|mm_interconnect_0|sdram_controller_0_s1_rsp_width_adapter|data_reg[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~5\, u0|mm_interconnect_0|rsp_mux|src_data[0]~5, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~5\, u0|mm_interconnect_0|rsp_mux_001|src_data[0]~5, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[0]\, u0|nios2_gen2_0|cpu|i_readdata_d1[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[16]\, u0|nios2_gen2_0|cpu|D_iw[16], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal149~0\, u0|nios2_gen2_0|cpu|Equal149~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal95~10\, u0|nios2_gen2_0|cpu|Equal95~10, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal95~6\, u0|nios2_gen2_0|cpu|Equal95~6, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_signed_comparison~0\, u0|nios2_gen2_0|cpu|D_ctrl_alu_signed_comparison~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal149~4\, u0|nios2_gen2_0|cpu|Equal149~4, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_signed_comparison~1\, u0|nios2_gen2_0|cpu|D_ctrl_alu_signed_comparison~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_alu_signed_comparison\, u0|nios2_gen2_0|cpu|E_ctrl_alu_signed_comparison, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_bus~0\, u0|nios2_gen2_0|cpu|E_st_bus~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_st_bypass\, u0|nios2_gen2_0|cpu|M_ctrl_st_bypass, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_bypass_delayed~0\, u0|nios2_gen2_0|cpu|A_st_bypass_delayed~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_bypass_delayed\, u0|nios2_gen2_0|cpu|A_st_bypass_delayed, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_bypass_delayed_started~0\, u0|nios2_gen2_0|cpu|A_st_bypass_delayed_started~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_bypass_delayed_started\, u0|nios2_gen2_0|cpu|A_st_bypass_delayed_started, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_write_nxt~0\, u0|nios2_gen2_0|cpu|d_write_nxt~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_write_nxt~1\, u0|nios2_gen2_0|cpu|d_write_nxt~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_write\, u0|nios2_gen2_0|cpu|d_write, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_wr_active_nxt~0\, u0|nios2_gen2_0|cpu|A_dc_wb_wr_active_nxt~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_wr_active\, u0|nios2_gen2_0|cpu|A_dc_wb_wr_active, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_wr_want_dmaster\, u0|nios2_gen2_0|cpu|A_dc_wb_wr_want_dmaster, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_line[5]\, u0|nios2_gen2_0|cpu|A_dc_wb_line[5], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_line_field_nxt[5]~1\, u0|nios2_gen2_0|cpu|d_address_line_field_nxt[5]~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_line_field[5]\, u0|nios2_gen2_0|cpu|d_address_line_field[5], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|router|Equal3~0\, u0|mm_interconnect_0|router|Equal3~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|router|always1~1\, u0|mm_interconnect_0|router|always1~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|router|Equal5~0\, u0|mm_interconnect_0|router|Equal5~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_channel[2]\, u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_channel[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|take_in_data~0\, u0|mm_interconnect_0|crosser_002|clock_xer|take_in_data~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|take_in_data~1\, u0|mm_interconnect_0|crosser_002|clock_xer|take_in_data~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[0]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[0]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|ien_AF~feeder\, u0|jtag_uart_0|ien_AF~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|ien_AF\, u0|jtag_uart_0|ien_AF, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|av_irq\, u0|jtag_uart_0|av_irq, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|irq_synchronizer|sync|sync[0].u|din_s1\, u0|irq_synchronizer|sync|sync[0].u|din_s1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|irq_synchronizer|sync|sync[0].u|dreg[0]~feeder\, u0|irq_synchronizer|sync|sync[0].u|dreg[0]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|irq_synchronizer|sync|sync[0].u|dreg[0]\, u0|irq_synchronizer|sync|sync[0].u|dreg[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|irq_synchronizer|sync|sync[0].u|dreg[1]\, u0|irq_synchronizer|sync|sync[0].u|dreg[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_ipending_reg_irq0_nxt\, u0|nios2_gen2_0|cpu|W_ipending_reg_irq0_nxt, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_ipending_reg_irq0\, u0|nios2_gen2_0|cpu|W_ipending_reg_irq0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|norm_intr_req\, u0|nios2_gen2_0|cpu|norm_intr_req, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_norm_intr_req\, u0|nios2_gen2_0|cpu|M_norm_intr_req, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_exc_break~0\, u0|nios2_gen2_0|cpu|M_exc_break~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_exc_break\, u0|nios2_gen2_0|cpu|A_exc_break, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_debug_mode_nxt~0\, u0|nios2_gen2_0|cpu|W_debug_mode_nxt~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_debug_mode\, u0|nios2_gen2_0|cpu|W_debug_mode, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|latched_oci_tb_hbreak_req_next~0\, u0|nios2_gen2_0|cpu|latched_oci_tb_hbreak_req_next~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|latched_oci_tb_hbreak_req\, u0|nios2_gen2_0|cpu|latched_oci_tb_hbreak_req, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|hbreak_req~1\, u0|nios2_gen2_0|cpu|hbreak_req~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_ld_cache_nxt~0\, u0|nios2_gen2_0|cpu|M_ctrl_ld_cache_nxt~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_ld_cache\, u0|nios2_gen2_0|cpu|M_ctrl_ld_cache, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~13\, u0|nios2_gen2_0|cpu|M_dc_raw_hazard~13, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_byte_en[2]\, u0|nios2_gen2_0|cpu|A_mem_byte_en[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal330~0\, u0|nios2_gen2_0|cpu|Equal330~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~1\, u0|nios2_gen2_0|cpu|M_dc_raw_hazard~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~0\, u0|nios2_gen2_0|cpu|M_dc_raw_hazard~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~2\, u0|nios2_gen2_0|cpu|M_dc_raw_hazard~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_baddr[14]\, u0|nios2_gen2_0|cpu|W_mem_baddr[14], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_baddr[15]\, u0|nios2_gen2_0|cpu|W_mem_baddr[15], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_baddr[16]\, u0|nios2_gen2_0|cpu|W_mem_baddr[16], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~5\, u0|nios2_gen2_0|cpu|M_dc_raw_hazard~5, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_byte_en[3]\, u0|nios2_gen2_0|cpu|W_mem_byte_en[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~3\, u0|nios2_gen2_0|cpu|M_dc_raw_hazard~3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_byte_en[0]\, u0|nios2_gen2_0|cpu|W_mem_byte_en[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_byte_en[2]\, u0|nios2_gen2_0|cpu|W_mem_byte_en[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_byte_en[1]~feeder\, u0|nios2_gen2_0|cpu|W_mem_byte_en[1]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_byte_en[1]\, u0|nios2_gen2_0|cpu|W_mem_byte_en[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal332~0\, u0|nios2_gen2_0|cpu|Equal332~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_baddr[18]\, u0|nios2_gen2_0|cpu|W_mem_baddr[18], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_baddr[19]\, u0|nios2_gen2_0|cpu|W_mem_baddr[19], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_baddr[17]~feeder\, u0|nios2_gen2_0|cpu|W_mem_baddr[17]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_baddr[17]\, u0|nios2_gen2_0|cpu|W_mem_baddr[17], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~4\, u0|nios2_gen2_0|cpu|M_dc_raw_hazard~4, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_baddr[2]\, u0|nios2_gen2_0|cpu|W_mem_baddr[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_baddr[4]\, u0|nios2_gen2_0|cpu|W_mem_baddr[4], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_baddr[3]\, u0|nios2_gen2_0|cpu|W_mem_baddr[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~7\, u0|nios2_gen2_0|cpu|M_dc_raw_hazard~7, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_baddr[11]\, u0|nios2_gen2_0|cpu|W_mem_baddr[11], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_baddr[13]\, u0|nios2_gen2_0|cpu|W_mem_baddr[13], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_baddr[12]\, u0|nios2_gen2_0|cpu|W_mem_baddr[12], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~6\, u0|nios2_gen2_0|cpu|M_dc_raw_hazard~6, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~8\, u0|nios2_gen2_0|cpu|M_dc_raw_hazard~8, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_baddr[27]\, u0|nios2_gen2_0|cpu|W_mem_baddr[27], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_baddr[26]\, u0|nios2_gen2_0|cpu|W_mem_baddr[26], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~9\, u0|nios2_gen2_0|cpu|M_dc_raw_hazard~9, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_baddr[21]\, u0|nios2_gen2_0|cpu|W_mem_baddr[21], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_baddr[20]\, u0|nios2_gen2_0|cpu|W_mem_baddr[20], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_baddr[22]\, u0|nios2_gen2_0|cpu|W_mem_baddr[22], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~10\, u0|nios2_gen2_0|cpu|M_dc_raw_hazard~10, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_baddr[23]\, u0|nios2_gen2_0|cpu|W_mem_baddr[23], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_baddr[24]\, u0|nios2_gen2_0|cpu|W_mem_baddr[24], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_baddr[25]\, u0|nios2_gen2_0|cpu|W_mem_baddr[25], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~11\, u0|nios2_gen2_0|cpu|M_dc_raw_hazard~11, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~12\, u0|nios2_gen2_0|cpu|M_dc_raw_hazard~12, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall_nxt~1\, u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall_nxt~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall_nxt~5\, u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall_nxt~5, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall_nxt~4\, u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall_nxt~4, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall_nxt~0\, u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall_nxt~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[22]\, u0|nios2_gen2_0|cpu|A_mem_baddr[22], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall_nxt~2\, u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall_nxt~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall_nxt~3\, u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall_nxt~3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall_nxt~6\, u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall_nxt~6, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~14\, u0|nios2_gen2_0|cpu|M_dc_raw_hazard~14, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_valid~0\, u0|nios2_gen2_0|cpu|M_valid~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ld_st_dcache_management_bus~0\, u0|nios2_gen2_0|cpu|E_ld_st_dcache_management_bus~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_ld_st_bypass_or_dcache_management\, u0|nios2_gen2_0|cpu|M_ctrl_ld_st_bypass_or_dcache_management, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_done~DUPLICATE\, u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_done~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_dc_nowb_inv\, u0|nios2_gen2_0|cpu|E_ctrl_dc_nowb_inv, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_dc_nowb_inv\, u0|nios2_gen2_0|cpu|M_ctrl_dc_nowb_inv, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ctrl_dc_nowb_inv\, u0|nios2_gen2_0|cpu|A_ctrl_dc_nowb_inv, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_dcache_management_done_nxt~0\, u0|nios2_gen2_0|cpu|A_dc_dcache_management_done_nxt~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_dcache_management_done_nxt\, u0|nios2_gen2_0|cpu|A_dc_dcache_management_done_nxt, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_dcache_management_done\, u0|nios2_gen2_0|cpu|A_dc_dcache_management_done, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_rd_last_transfer_d1\, u0|nios2_gen2_0|cpu|A_dc_rd_last_transfer_d1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ld_stnon32_cache~0\, u0|nios2_gen2_0|cpu|E_ld_stnon32_cache~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_ld_stnon32_cache\, u0|nios2_gen2_0|cpu|M_ctrl_ld_stnon32_cache, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall_nxt~7\, u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall_nxt~7, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall_nxt~8\, u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall_nxt~8, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall\, u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_stall_nxt~2\, u0|nios2_gen2_0|cpu|A_mem_stall_nxt~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ctrl_st_bypass\, u0|nios2_gen2_0|cpu|A_ctrl_st_bypass, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_stall_nxt~1\, u0|nios2_gen2_0|cpu|A_mem_stall_nxt~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_stall_nxt~3\, u0|nios2_gen2_0|cpu|A_mem_stall_nxt~3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_stall_nxt~0\, u0|nios2_gen2_0|cpu|A_mem_stall_nxt~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_stall\, u0|nios2_gen2_0|cpu|A_mem_stall, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_late_result\, u0|nios2_gen2_0|cpu|M_ctrl_late_result, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_data_depend~1\, u0|nios2_gen2_0|cpu|D_data_depend~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_stall~0\, u0|nios2_gen2_0|cpu|F_stall~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[14]\, u0|nios2_gen2_0|cpu|D_iw[14], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~2\, u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~1\, u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~3\, u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~0\, u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_alu_subtract\, u0|nios2_gen2_0|cpu|E_ctrl_alu_subtract, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[5]\, u0|nios2_gen2_0|cpu|M_mem_baddr[5], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_line[0]~feeder\, u0|nios2_gen2_0|cpu|A_dc_wb_line[0]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_line[0]\, u0|nios2_gen2_0|cpu|A_dc_wb_line[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_line_field_nxt[0]~5\, u0|nios2_gen2_0|cpu|d_address_line_field_nxt[0]~5, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_line_field[0]\, u0|nios2_gen2_0|cpu|d_address_line_field[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|router|always1~0\, u0|mm_interconnect_0|router|always1~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|router|src_data[90]~3\, u0|mm_interconnect_0|router|src_data[90]~3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|router|src_data[90]~0\, u0|mm_interconnect_0|router|src_data[90]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0]~0\, u0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0]~1\, u0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0]~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0]\, u0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[1]\, u0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|src5_valid~1\, u0|mm_interconnect_0|cmd_demux|src5_valid~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|arb|grant[1]~1\, u0|mm_interconnect_0|cmd_mux_005|arb|grant[1]~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|saved_grant[1]\, u0|mm_interconnect_0|cmd_mux_005|saved_grant[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[73]\, u0|mm_interconnect_0|cmd_mux_005|src_data[73], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|update_grant~0\, u0|mm_interconnect_0|cmd_mux_005|update_grant~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|saved_grant[0]~DUPLICATE\, u0|mm_interconnect_0|cmd_mux_005|saved_grant[0]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[34]\, u0|mm_interconnect_0|cmd_mux_005|src_data[34], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|byteen_reg[0]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|byteen_reg[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|m0_write~0\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|m0_write~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|always2~0\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|always2~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entries[1]~0\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entries[1]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entries[1]\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entries[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|Equal0~0\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|Equal0~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|cp_ready\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|cp_ready, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg~0\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[1]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[19]~15\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[19]~15, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][19]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][19]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][19]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][19]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][19]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][19]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][19]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][19]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][19]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][19]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][19]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][19]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][19]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][19], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~8\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~8, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][19]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][19]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][19]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][19], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][19]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][19], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][19]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][19], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][19]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][19], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][19]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][19], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][19]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][19], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][19]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][19], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_address_base~0\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_address_base~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_address_base[1]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_address_base[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][58]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][58], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~13\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~13, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][58]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][58]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][58]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][58], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][58]~12\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][58]~12, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][58]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][58], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][58]~9\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][58]~9, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][58]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][58], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][58]~4\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][58]~4, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][58]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][58], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][58]~3\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][58]~3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][58]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][58], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][58]~2\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][58]~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][58]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][58], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][58]~1\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][58]~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][58]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][58], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|Add2~5\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|Add2~5, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|p1_burst_uncompress_address_offset[0]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|p1_burst_uncompress_address_offset[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_address_offset[0]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_address_offset[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|Add2~1\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|Add2~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|p1_burst_uncompress_address_offset[1]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|p1_burst_uncompress_address_offset[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_address_offset[1]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|burst_uncompress_address_offset[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~0\, u0|mm_interconnect_0|sdram_controller_0_s1_agent|uncompressor|source_addr[1]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|WideOr1~0\, u0|mm_interconnect_0|rsp_mux|WideOr1~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg[0]~DUPLICATE\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg[0]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|WideOr1~1\, u0|mm_interconnect_0|rsp_mux|WideOr1~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|WideOr1\, u0|mm_interconnect_0|rsp_mux|WideOr1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdatavalid_d1\, u0|nios2_gen2_0|cpu|d_readdatavalid_d1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt_nxt[0]~3\, u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt_nxt[0]~3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt[2]~0\, u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt[2]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt[0]\, u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt_nxt[1]~2\, u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt_nxt[1]~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt[1]\, u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt_nxt[2]~1\, u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt_nxt[2]~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt[2]\, u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt_nxt[3]~0\, u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt_nxt[3]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt[3]\, u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ld_bypass_done\, u0|nios2_gen2_0|cpu|A_ld_bypass_done, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_active_nxt~0\, u0|nios2_gen2_0|cpu|A_dc_fill_active_nxt~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_active\, u0|nios2_gen2_0|cpu|A_dc_fill_active, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt[2]~0\, u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt[2]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt[0]\, u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt_nxt[1]~2\, u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt_nxt[1]~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt[1]\, u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt_nxt[2]~1\, u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt_nxt[2]~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt[2]\, u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add20~0\, u0|nios2_gen2_0|cpu|Add20~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt_nxt[3]~0\, u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt_nxt[3]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt[3]\, u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ld_bypass_delayed~0\, u0|nios2_gen2_0|cpu|A_ld_bypass_delayed~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ld_bypass_delayed\, u0|nios2_gen2_0|cpu|A_ld_bypass_delayed, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ld_bypass_delayed_started~0\, u0|nios2_gen2_0|cpu|A_ld_bypass_delayed_started~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ld_bypass_delayed_started\, u0|nios2_gen2_0|cpu|A_ld_bypass_delayed_started, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_read_nxt~0\, u0|nios2_gen2_0|cpu|d_read_nxt~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_read_nxt~1\, u0|nios2_gen2_0|cpu|d_read_nxt~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_read_nxt~2\, u0|nios2_gen2_0|cpu|d_read_nxt~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_read\, u0|nios2_gen2_0|cpu|d_read, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_wr_starting\, u0|nios2_gen2_0|cpu|A_dc_wb_wr_starting, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_update_av_writedata~0\, u0|nios2_gen2_0|cpu|A_dc_wb_update_av_writedata~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_update_av_writedata\, u0|nios2_gen2_0|cpu|A_dc_wb_update_av_writedata, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[0]~0\, u0|nios2_gen2_0|cpu|d_writedata_nxt[0]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[0]\, u0|nios2_gen2_0|cpu|d_writedata[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~2\, u0|mm_interconnect_0|cmd_mux_004|src_payload~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|writedata[0]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|writedata[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19]~feeder\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr~24\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr~24, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[20]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[20], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20]~feeder\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17]~feeder\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr~29\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr~29, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[18]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[18], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16]~feeder\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr~27\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr~27, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[17]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[17], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17]~feeder\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[10]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[10], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~1\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|read~0\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|read~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|read\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|read, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg[0]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_004|src1_valid~0\, u0|mm_interconnect_0|rsp_demux_004|src1_valid~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|WideOr1\, u0|mm_interconnect_0|rsp_mux_001|WideOr1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdatavalid_d1\, u0|nios2_gen2_0|cpu|i_readdatavalid_d1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[1]\, u0|nios2_gen2_0|cpu|D_iw[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal95~0\, u0|nios2_gen2_0|cpu|Equal95~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~1\, u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_late_result~1\, u0|nios2_gen2_0|cpu|D_ctrl_late_result~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_late_result~0\, u0|nios2_gen2_0|cpu|D_ctrl_late_result~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_late_result\, u0|nios2_gen2_0|cpu|E_ctrl_late_result, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_data_depend~0\, u0|nios2_gen2_0|cpu|D_data_depend~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_valid\, u0|nios2_gen2_0|cpu|D_valid, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_valid_from_D\, u0|nios2_gen2_0|cpu|E_valid_from_D, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_valid\, u0|nios2_gen2_0|cpu|E_valid, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_valid_from_E\, u0|nios2_gen2_0|cpu|M_valid_from_E, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_exc_allowed~0\, u0|nios2_gen2_0|cpu|M_exc_allowed~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_exc_allowed\, u0|nios2_gen2_0|cpu|A_exc_allowed, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_exc_any_active\, u0|nios2_gen2_0|cpu|A_exc_any_active, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_wr_dst_reg~0\, u0|nios2_gen2_0|cpu|M_wr_dst_reg~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_dst_reg_from_M\, u0|nios2_gen2_0|cpu|A_wr_dst_reg_from_M, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_dst_reg~0\, u0|nios2_gen2_0|cpu|A_wr_dst_reg~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[31]~13\, u0|nios2_gen2_0|cpu|D_src2[31]~13, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[31]~49\, u0|nios2_gen2_0|cpu|D_src2_reg[31]~49, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[31]~14\, u0|nios2_gen2_0|cpu|D_src2[31]~14, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[31]~_Duplicate_1\, u0|nios2_gen2_0|cpu|E_src2[31]~_Duplicate_1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal337~10\, u0|nios2_gen2_0|cpu|Equal337~10, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_br_result~1\, u0|nios2_gen2_0|cpu|E_br_result~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_nxt\, u0|nios2_gen2_0|cpu|M_pipe_flush_nxt, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush\, u0|nios2_gen2_0|cpu|M_pipe_flush, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~0\, u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~10\, u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~10, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~11\, u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~11, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~12\, u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~12, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~1\, u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~2\, u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~4\, u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~4, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_tag[3]\, u0|nios2_gen2_0|cpu|ic_fill_tag[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~5\, u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~5, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~6\, u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~6, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~3\, u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~7\, u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~7, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~8\, u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~8, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~9\, u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~9, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line\, u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ic_fill_same_tag_line\, u0|nios2_gen2_0|cpu|D_ic_fill_same_tag_line, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_prevent_refill_nxt\, u0|nios2_gen2_0|cpu|ic_fill_prevent_refill_nxt, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_prevent_refill\, u0|nios2_gen2_0|cpu|ic_fill_prevent_refill, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_active_nxt~0\, u0|nios2_gen2_0|cpu|ic_fill_active_nxt~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_active_nxt~1\, u0|nios2_gen2_0|cpu|ic_fill_active_nxt~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_active\, u0|nios2_gen2_0|cpu|ic_fill_active, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ic_fill_starting~0\, u0|nios2_gen2_0|cpu|D_ic_fill_starting~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ic_fill_starting\, u0|nios2_gen2_0|cpu|D_ic_fill_starting, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_ap_cnt_nxt[0]~3\, u0|nios2_gen2_0|cpu|ic_fill_ap_cnt_nxt[0]~3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_ap_cnt[0]\, u0|nios2_gen2_0|cpu|ic_fill_ap_cnt[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_ap_cnt[0]~DUPLICATE\, u0|nios2_gen2_0|cpu|ic_fill_ap_cnt[0]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_ap_cnt_nxt[1]~2\, u0|nios2_gen2_0|cpu|ic_fill_ap_cnt_nxt[1]~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_ap_cnt[1]\, u0|nios2_gen2_0|cpu|ic_fill_ap_cnt[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_ap_cnt_nxt[2]~1\, u0|nios2_gen2_0|cpu|ic_fill_ap_cnt_nxt[2]~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_ap_cnt[2]\, u0|nios2_gen2_0|cpu|ic_fill_ap_cnt[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_ap_cnt_nxt[3]~0\, u0|nios2_gen2_0|cpu|ic_fill_ap_cnt_nxt[3]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_ap_cnt[3]\, u0|nios2_gen2_0|cpu|ic_fill_ap_cnt[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_read_nxt~0\, u0|nios2_gen2_0|cpu|i_read_nxt~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_read_nxt~1\, u0|nios2_gen2_0|cpu|i_read_nxt~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_read\, u0|nios2_gen2_0|cpu|i_read, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src1_valid~0\, u0|mm_interconnect_0|cmd_demux_001|src1_valid~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|arb|grant[0]~0\, u0|mm_interconnect_0|cmd_mux_005|arb|grant[0]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|saved_grant[0]\, u0|mm_interconnect_0|cmd_mux_005|saved_grant[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~0\, u0|mm_interconnect_0|cmd_demux|sink_ready~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|av_waitrequest\, u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|av_waitrequest, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_active_nxt~0\, u0|nios2_gen2_0|cpu|A_dc_wb_active_nxt~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_active\, u0|nios2_gen2_0|cpu|A_dc_wb_active, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_starting~0\, u0|nios2_gen2_0|cpu|A_dc_fill_starting~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field_nxt~0\, u0|nios2_gen2_0|cpu|d_address_tag_field_nxt~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_actual_tag[11]\, u0|nios2_gen2_0|cpu|A_dc_actual_tag[11], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_tag[11]\, u0|nios2_gen2_0|cpu|A_dc_wb_tag[11], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field_nxt[11]~9\, u0|nios2_gen2_0|cpu|d_address_tag_field_nxt[11]~9, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field[11]\, u0|nios2_gen2_0|cpu|d_address_tag_field[11], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_actual_tag[15]\, u0|nios2_gen2_0|cpu|A_dc_actual_tag[15], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_tag[15]~feeder\, u0|nios2_gen2_0|cpu|A_dc_wb_tag[15]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_tag[15]\, u0|nios2_gen2_0|cpu|A_dc_wb_tag[15], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field_nxt[15]~5\, u0|nios2_gen2_0|cpu|d_address_tag_field_nxt[15]~5, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field[15]\, u0|nios2_gen2_0|cpu|d_address_tag_field[15], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_actual_tag[16]\, u0|nios2_gen2_0|cpu|A_dc_actual_tag[16], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_tag[16]~feeder\, u0|nios2_gen2_0|cpu|A_dc_wb_tag[16]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_tag[16]\, u0|nios2_gen2_0|cpu|A_dc_wb_tag[16], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field_nxt[16]~4\, u0|nios2_gen2_0|cpu|d_address_tag_field_nxt[16]~4, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field[16]\, u0|nios2_gen2_0|cpu|d_address_tag_field[16], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|router|Equal1~1\, u0|mm_interconnect_0|router|Equal1~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|router|src_channel~0\, u0|mm_interconnect_0|router|src_channel~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|router|src_channel~1\, u0|mm_interconnect_0|router|src_channel~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|WideOr1\, u0|mm_interconnect_0|cmd_mux_005|WideOr1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~0\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|use_reg, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|endofpacket_reg\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|endofpacket_reg, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_endofpacket~0\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_endofpacket~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][87]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][87]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][87]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][87]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][87]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][87]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][87]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][87]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][87]~feeder\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][87]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][87]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[7][87], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~7\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem~7, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][87]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[6][87], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][87]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[5][87], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][87]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[4][87], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][87]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[3][87], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][87]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[2][87], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][87]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[1][87], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][87]\, u0|mm_interconnect_0|sdram_controller_0_s1_agent_rsp_fifo|mem[0][87], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][105]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][105], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|pending_response_count[3]~0\, u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|pending_response_count[3]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|pending_response_count[0]\, u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|pending_response_count[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|response_sink_accepted~0\, u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|response_sink_accepted~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|Add0~2\, u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|Add0~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|pending_response_count[1]\, u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|pending_response_count[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|Add0~1\, u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|Add0~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|pending_response_count[2]\, u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|pending_response_count[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|Add0~0\, u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|Add0~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|pending_response_count[3]\, u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|pending_response_count[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|has_pending_responses~0\, u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|has_pending_responses~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|has_pending_responses~1\, u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|has_pending_responses~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|has_pending_responses\, u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|has_pending_responses, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|last_channel[0]\, u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|last_channel[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src0_valid~0\, u0|mm_interconnect_0|cmd_demux_001|src0_valid~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~0\, u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[1]\, u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|arb|grant[1]~1\, u0|mm_interconnect_0|cmd_mux_004|arb|grant[1]~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~1\, u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]\, u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|arb|grant[0]~0\, u0|mm_interconnect_0|cmd_mux_004|arb|grant[0]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|saved_grant[0]\, u0|mm_interconnect_0|cmd_mux_004|saved_grant[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|WideOr1\, u0|mm_interconnect_0|cmd_mux_004|WideOr1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|write~0\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|write~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|write\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|write, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr~37\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr~37, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr~39\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr~39, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[31]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[31], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29]~feeder\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr~35\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr~35, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[30]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[30], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30]~feeder\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]~feeder\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr~33\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr~33, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[28]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[28], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26]~20\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26]~20, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26]~11\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26]~11, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26]~DUPLICATE\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr~32\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr~32, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[27]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[27], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25]~feeder\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr~30\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr~30, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[26]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[26], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23]~feeder\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr~22\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr~22, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[24]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[24], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~feeder\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr~25\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr~25, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[25]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[25], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr~15\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr~15, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[34]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[34], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0], DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0], DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]~feeder\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1], DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1], DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2], DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6], DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5], DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4], DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3], DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2], DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3], DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2], DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1], DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0], DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0], DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~DUPLICATE\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3], DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2], DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~DUPLICATE\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4], DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1], DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3], DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2], DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1], DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0], DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0], DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1], DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2], DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3], DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3], DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2], DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1], DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0], DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|adapted_tdo~feeder\, u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|adapted_tdo~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|adapted_tdo\, u0|jtag_uart_0|system_jtag_uart_0_alt_jtag_atlantic|adapted_tdo, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1], DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~1, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~DUPLICATE\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1], DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4], DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3], DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~DUPLICATE\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0], DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2], DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3], DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2], DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1], DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0], DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0], DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[21]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[21], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr~12\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr~12, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[22]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[22], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22]~feeder\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22]\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_debug_slave_wrapper|the_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest\, u0|nios2_gen2_0|cpu|the_system_nios2_gen2_0_cpu_nios2_oci|the_system_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest, DE1_SoC_top_level_sdram, 1
instance = comp, \KEY_N[0]~input\, KEY_N[0]~input, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|rst_controller_002|rst_controller|merged_reset~0\, u0|rst_controller_002|rst_controller|merged_reset~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER\, u0|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0\, u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|WideOr17~0\, u0|sdram_controller_0|WideOr17~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|m_data[15]~0\, u0|sdram_controller_0|m_data[15]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~0\, u0|mm_interconnect_0|cmd_mux_005|src_payload~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[0]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[0]~25\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[0]~25, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_0[0]\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_0[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[0]\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|rd_data[0]~28\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|rd_data[0]~28, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|active_data[0]\, u0|sdram_controller_0|active_data[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|m_data[0]~_Duplicate_1\, u0|sdram_controller_0|m_data[0]~_Duplicate_1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Selector116~0\, u0|sdram_controller_0|Selector116~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|m_data[0]\, u0|sdram_controller_0|m_data[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|oe\, u0|sdram_controller_0|oe, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~1\, u0|mm_interconnect_0|cmd_mux_005|src_payload~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[1]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[1]~26\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[1]~26, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_0[1]\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_0[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[1]\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|rd_data[1]~29\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|rd_data[1]~29, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|active_data[1]\, u0|sdram_controller_0|active_data[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|m_data[1]~_Duplicate_1\, u0|sdram_controller_0|m_data[1]~_Duplicate_1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Selector115~0\, u0|sdram_controller_0|Selector115~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|m_data[1]\, u0|sdram_controller_0|m_data[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|oe~_Duplicate_1\, u0|sdram_controller_0|oe~_Duplicate_1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~2\, u0|mm_interconnect_0|cmd_mux_005|src_payload~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[2]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[2]~27\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[2]~27, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[2]\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_0[2]\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_0[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|rd_data[2]~30\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|rd_data[2]~30, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|m_data[2]~_Duplicate_1\, u0|sdram_controller_0|m_data[2]~_Duplicate_1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|active_data[2]\, u0|sdram_controller_0|active_data[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Selector114~0\, u0|sdram_controller_0|Selector114~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|m_data[2]\, u0|sdram_controller_0|m_data[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|oe~_Duplicate_2\, u0|sdram_controller_0|oe~_Duplicate_2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~3\, u0|mm_interconnect_0|cmd_mux_005|src_payload~3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[3]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[3]~28\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[3]~28, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_0[3]\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_0[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[3]~feeder\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[3]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[3]\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|rd_data[3]~31\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|rd_data[3]~31, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|active_data[3]\, u0|sdram_controller_0|active_data[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|m_data[3]~_Duplicate_1\, u0|sdram_controller_0|m_data[3]~_Duplicate_1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Selector113~0\, u0|sdram_controller_0|Selector113~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|m_data[3]\, u0|sdram_controller_0|m_data[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|oe~_Duplicate_3\, u0|sdram_controller_0|oe~_Duplicate_3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~4\, u0|mm_interconnect_0|cmd_mux_005|src_payload~4, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[4]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[4], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[4]~29\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[4]~29, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_0[4]\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_0[4], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[4]\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[4], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|rd_data[4]~32\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|rd_data[4]~32, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|m_data[4]~_Duplicate_1\, u0|sdram_controller_0|m_data[4]~_Duplicate_1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|active_data[4]\, u0|sdram_controller_0|active_data[4], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Selector112~0\, u0|sdram_controller_0|Selector112~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|m_data[4]\, u0|sdram_controller_0|m_data[4], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|oe~_Duplicate_4\, u0|sdram_controller_0|oe~_Duplicate_4, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~5\, u0|mm_interconnect_0|cmd_mux_005|src_payload~5, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[5]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[5], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[5]~30\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[5]~30, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[5]~feeder\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[5]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[5]\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[5], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_0[5]\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_0[5], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|rd_data[5]~33\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|rd_data[5]~33, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|active_data[5]\, u0|sdram_controller_0|active_data[5], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|m_data[5]~_Duplicate_1\, u0|sdram_controller_0|m_data[5]~_Duplicate_1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Selector111~0\, u0|sdram_controller_0|Selector111~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|m_data[5]\, u0|sdram_controller_0|m_data[5], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|oe~_Duplicate_5\, u0|sdram_controller_0|oe~_Duplicate_5, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~6\, u0|mm_interconnect_0|cmd_mux_005|src_payload~6, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[6]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[6], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[6]~31\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[6]~31, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_0[6]\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_0[6], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[6]~feeder\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[6]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[6]\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[6], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|rd_data[6]~34\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|rd_data[6]~34, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|m_data[6]~_Duplicate_1\, u0|sdram_controller_0|m_data[6]~_Duplicate_1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|active_data[6]\, u0|sdram_controller_0|active_data[6], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Selector110~0\, u0|sdram_controller_0|Selector110~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|m_data[6]\, u0|sdram_controller_0|m_data[6], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|oe~_Duplicate_6\, u0|sdram_controller_0|oe~_Duplicate_6, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~7\, u0|mm_interconnect_0|cmd_mux_005|src_payload~7, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[7]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[7], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[7]~32\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[7]~32, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[7]~feeder\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[7]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[7]\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[7], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_0[7]\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_0[7], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|rd_data[7]~35\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|rd_data[7]~35, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|m_data[7]~_Duplicate_1\, u0|sdram_controller_0|m_data[7]~_Duplicate_1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|active_data[7]\, u0|sdram_controller_0|active_data[7], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Selector109~0\, u0|sdram_controller_0|Selector109~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|m_data[7]\, u0|sdram_controller_0|m_data[7], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|oe~_Duplicate_7\, u0|sdram_controller_0|oe~_Duplicate_7, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~8\, u0|mm_interconnect_0|cmd_mux_005|src_payload~8, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[8]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[8], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[8]~33\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[8]~33, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[8]~feeder\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[8]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[8]\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[8], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_0[8]\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_0[8], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|rd_data[8]~36\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|rd_data[8]~36, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|m_data[8]~_Duplicate_1\, u0|sdram_controller_0|m_data[8]~_Duplicate_1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|active_data[8]\, u0|sdram_controller_0|active_data[8], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Selector108~0\, u0|sdram_controller_0|Selector108~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|m_data[8]\, u0|sdram_controller_0|m_data[8], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|oe~_Duplicate_8\, u0|sdram_controller_0|oe~_Duplicate_8, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~9\, u0|mm_interconnect_0|cmd_mux_005|src_payload~9, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[9]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[9], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[9]~34\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[9]~34, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_0[9]\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_0[9], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[9]~feeder\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[9]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[9]\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[9], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|rd_data[9]~37\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|rd_data[9]~37, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|active_data[9]\, u0|sdram_controller_0|active_data[9], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|m_data[9]~_Duplicate_1\, u0|sdram_controller_0|m_data[9]~_Duplicate_1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Selector107~0\, u0|sdram_controller_0|Selector107~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|m_data[9]\, u0|sdram_controller_0|m_data[9], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|oe~_Duplicate_9\, u0|sdram_controller_0|oe~_Duplicate_9, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~10\, u0|mm_interconnect_0|cmd_mux_005|src_payload~10, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[10]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[10], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[10]~35\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[10]~35, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_0[10]\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_0[10], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[10]\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[10], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|rd_data[10]~38\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|rd_data[10]~38, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|m_data[10]~_Duplicate_1\, u0|sdram_controller_0|m_data[10]~_Duplicate_1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|active_data[10]\, u0|sdram_controller_0|active_data[10], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Selector106~0\, u0|sdram_controller_0|Selector106~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|m_data[10]\, u0|sdram_controller_0|m_data[10], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|oe~_Duplicate_10\, u0|sdram_controller_0|oe~_Duplicate_10, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~11\, u0|mm_interconnect_0|cmd_mux_005|src_payload~11, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[11]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[11], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[11]~36\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[11]~36, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_0[11]\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_0[11], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[11]\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[11], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|rd_data[11]~39\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|rd_data[11]~39, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|active_data[11]\, u0|sdram_controller_0|active_data[11], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|m_data[11]~_Duplicate_1\, u0|sdram_controller_0|m_data[11]~_Duplicate_1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Selector105~0\, u0|sdram_controller_0|Selector105~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|m_data[11]\, u0|sdram_controller_0|m_data[11], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|oe~_Duplicate_11\, u0|sdram_controller_0|oe~_Duplicate_11, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[28]~DUPLICATE\, u0|nios2_gen2_0|cpu|d_writedata[28]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~12\, u0|mm_interconnect_0|cmd_mux_005|src_payload~12, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[12]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[12], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[12]~37\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[12]~37, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_0[12]\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_0[12], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[12]\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[12], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|rd_data[12]~40\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|rd_data[12]~40, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|active_data[12]\, u0|sdram_controller_0|active_data[12], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|m_data[12]~_Duplicate_1\, u0|sdram_controller_0|m_data[12]~_Duplicate_1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Selector104~0\, u0|sdram_controller_0|Selector104~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|m_data[12]\, u0|sdram_controller_0|m_data[12], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|oe~_Duplicate_12\, u0|sdram_controller_0|oe~_Duplicate_12, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~13\, u0|mm_interconnect_0|cmd_mux_005|src_payload~13, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[13]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[13], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[13]~38\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[13]~38, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_0[13]\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_0[13], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[13]~feeder\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[13]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[13]\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[13], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|rd_data[13]~41\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|rd_data[13]~41, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|m_data[13]~_Duplicate_1\, u0|sdram_controller_0|m_data[13]~_Duplicate_1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|active_data[13]\, u0|sdram_controller_0|active_data[13], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Selector103~0\, u0|sdram_controller_0|Selector103~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|m_data[13]\, u0|sdram_controller_0|m_data[13], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|oe~_Duplicate_13\, u0|sdram_controller_0|oe~_Duplicate_13, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~14\, u0|mm_interconnect_0|cmd_mux_005|src_payload~14, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[14]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[14], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[14]~39\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[14]~39, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[14]\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[14], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_0[14]\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_0[14], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|rd_data[14]~42\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|rd_data[14]~42, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|m_data[14]~_Duplicate_1\, u0|sdram_controller_0|m_data[14]~_Duplicate_1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|active_data[14]\, u0|sdram_controller_0|active_data[14], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Selector102~0\, u0|sdram_controller_0|Selector102~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|m_data[14]\, u0|sdram_controller_0|m_data[14], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|oe~_Duplicate_14\, u0|sdram_controller_0|oe~_Duplicate_14, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~15\, u0|mm_interconnect_0|cmd_mux_005|src_payload~15, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[15]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|data_reg[15], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[15]~40\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[15]~40, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_0[15]\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_0[15], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[15]\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[15], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|rd_data[15]~43\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|rd_data[15]~43, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|active_data[15]\, u0|sdram_controller_0|active_data[15], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|m_data[15]~_Duplicate_1\, u0|sdram_controller_0|m_data[15]~_Duplicate_1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Selector101~0\, u0|sdram_controller_0|Selector101~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|m_data[15]\, u0|sdram_controller_0|m_data[15], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|oe~_Duplicate_15\, u0|sdram_controller_0|oe~_Duplicate_15, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[12]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[12]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[12]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[12], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[12]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[12], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|reg_i2c_data[15]~1\, u0|i2c_slave_0|reg_i2c_data[15]~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|reg_i2c_data[12]\, u0|i2c_slave_0|reg_i2c_data[12], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[13]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[13], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[13]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[13], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|reg_i2c_data[13]\, u0|i2c_slave_0|reg_i2c_data[13], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[14]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[14]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[14]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[14], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[14]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[14], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|reg_i2c_data[14]\, u0|i2c_slave_0|reg_i2c_data[14], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[15]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[15]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[15]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[15], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[15]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[15], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|reg_i2c_data[15]\, u0|i2c_slave_0|reg_i2c_data[15], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|Mux58~3\, u0|i2c_slave_0|Mux58~3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[1]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[1]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[1]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[1]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|reg_i2c_data[1]\, u0|i2c_slave_0|reg_i2c_data[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[0]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[0]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[0]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[0]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|reg_i2c_data[0]\, u0|i2c_slave_0|reg_i2c_data[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[3]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[3]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|reg_i2c_data[3]\, u0|i2c_slave_0|reg_i2c_data[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[2]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[2]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[2]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[2]~DUPLICATE\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[2]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|reg_i2c_data[2]\, u0|i2c_slave_0|reg_i2c_data[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|Mux58~0\, u0|i2c_slave_0|Mux58~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[8]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[8]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[8]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[8], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[8]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[8]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[8]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[8], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|reg_i2c_data[8]\, u0|i2c_slave_0|reg_i2c_data[8], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[9]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[9], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[9]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[9], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|reg_i2c_data[9]~feeder\, u0|i2c_slave_0|reg_i2c_data[9]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|reg_i2c_data[9]\, u0|i2c_slave_0|reg_i2c_data[9], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[11]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[11]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[11]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[11], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[11]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[11], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|reg_i2c_data[11]\, u0|i2c_slave_0|reg_i2c_data[11], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[10]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[10]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[10]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[10], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[10]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[10], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|reg_i2c_data[10]~feeder\, u0|i2c_slave_0|reg_i2c_data[10]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|reg_i2c_data[10]\, u0|i2c_slave_0|reg_i2c_data[10], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|Mux58~2\, u0|i2c_slave_0|Mux58~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[6]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[6]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[6]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[6], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[6]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[6], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|reg_i2c_data[6]~feeder\, u0|i2c_slave_0|reg_i2c_data[6]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|reg_i2c_data[6]\, u0|i2c_slave_0|reg_i2c_data[6], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[5]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[5], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[5]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[5], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|reg_i2c_data[5]\, u0|i2c_slave_0|reg_i2c_data[5], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[4]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[4], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[4]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[4], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|reg_i2c_data[4]~feeder\, u0|i2c_slave_0|reg_i2c_data[4]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|reg_i2c_data[4]\, u0|i2c_slave_0|reg_i2c_data[4], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[7]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[7], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[7]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[7], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|reg_i2c_data[7]\, u0|i2c_slave_0|reg_i2c_data[7], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|Mux58~1\, u0|i2c_slave_0|Mux58~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|Mux58~4\, u0|i2c_slave_0|Mux58~4, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[2]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|reg_i2c_address[7]~0\, u0|i2c_slave_0|reg_i2c_address[7]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|reg_i2c_address[2]\, u0|i2c_slave_0|reg_i2c_address[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|reg_i2c_address[1]\, u0|i2c_slave_0|reg_i2c_address[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|reg_i2c_address[3]~feeder\, u0|i2c_slave_0|reg_i2c_address[3]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|reg_i2c_address[3]\, u0|i2c_slave_0|reg_i2c_address[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|reg_i2c_address[0]\, u0|i2c_slave_0|reg_i2c_address[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|Mux57~4\, u0|i2c_slave_0|Mux57~4, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|reg_i2c_address[7]~feeder\, u0|i2c_slave_0|reg_i2c_address[7]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|reg_i2c_address[7]\, u0|i2c_slave_0|reg_i2c_address[7], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|reg_i2c_address[6]\, u0|i2c_slave_0|reg_i2c_address[6], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|reg_i2c_address[5]\, u0|i2c_slave_0|reg_i2c_address[5], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|reg_i2c_address[4]~feeder\, u0|i2c_slave_0|reg_i2c_address[4]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|reg_i2c_address[4]\, u0|i2c_slave_0|reg_i2c_address[4], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|Mux57~0\, u0|i2c_slave_0|Mux57~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|Selector31~1\, u0|i2c_slave_0|Selector31~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|i2c_sdat~reg0\, u0|i2c_slave_0|i2c_sdat~reg0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|Selector29~1\, u0|i2c_slave_0|Selector29~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|i2c_sdat~en\, u0|i2c_slave_0|i2c_sdat~en, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|LessThan1~0\, u0|i2c_slave_0|LessThan1~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|sclk\, u0|i2c_slave_0|sclk, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|sclk_en~1\, u0|i2c_slave_0|sclk_en~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|sclk_en~0\, u0|i2c_slave_0|sclk_en~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|sclk_en~2\, u0|i2c_slave_0|sclk_en~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|sclk_en\, u0|i2c_slave_0|sclk_en, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|i2c_sclk~0\, u0|i2c_slave_0|i2c_sclk~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|debug_sclk\, u0|i2c_slave_0|debug_sclk, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|debug_sdat~reg0\, u0|i2c_slave_0|debug_sdat~reg0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|debug_sdat~en\, u0|i2c_slave_0|debug_sdat~en, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|pll_0|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER\, u0|pll_0|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|pll_0|altera_pll_i|outclk_wire[3]~CLKENA0\, u0|pll_0|altera_pll_i|outclk_wire[3]~CLKENA0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[39]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[39], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[39]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[39], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sound_gen_0_as_translator|wait_latency_counter[1]~DUPLICATE\, u0|mm_interconnect_0|sound_gen_0_as_translator|wait_latency_counter[1]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sound_gen_0_as_translator|wait_latency_counter[0]~DUPLICATE\, u0|mm_interconnect_0|sound_gen_0_as_translator|wait_latency_counter[0]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|note_step[12]~0\, u0|sound_gen_0|note_step[12]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[38]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[38], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[38]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[38], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|reg_on~0\, u0|sound_gen_0|reg_on~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|reg_on\, u0|sound_gen_0|reg_on, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|Add0~29\, u0|sound_gen_0|Add0~29, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|sclk_counter[0]\, u0|sound_gen_0|sclk_counter[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|Add0~9\, u0|sound_gen_0|Add0~9, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|sclk_counter[1]\, u0|sound_gen_0|sclk_counter[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|Add0~5\, u0|sound_gen_0|Add0~5, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|sclk_counter[2]\, u0|sound_gen_0|sclk_counter[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|Add0~25\, u0|sound_gen_0|Add0~25, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|sclk_counter[3]\, u0|sound_gen_0|sclk_counter[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|Add0~13\, u0|sound_gen_0|Add0~13, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|sclk_counter[4]\, u0|sound_gen_0|sclk_counter[4], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|Add0~17\, u0|sound_gen_0|Add0~17, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|sclk_counter[5]\, u0|sound_gen_0|sclk_counter[5], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|Add0~21\, u0|sound_gen_0|Add0~21, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|sclk_counter[6]\, u0|sound_gen_0|sclk_counter[6], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|Add0~1\, u0|sound_gen_0|Add0~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|sclk_counter[7]\, u0|sound_gen_0|sclk_counter[7], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|LessThan0~0\, u0|sound_gen_0|LessThan0~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|LessThan0~1\, u0|sound_gen_0|LessThan0~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|sclk_en~DUPLICATE\, u0|sound_gen_0|sclk_en~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|aud_daclrck~0\, u0|sound_gen_0|aud_daclrck~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|debug_daclrck\, u0|sound_gen_0|debug_daclrck, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[12]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[12], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[12]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[12], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[15]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[15]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[15]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[15], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[15]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[15], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[14]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[14], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[14]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[14], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|linear_diff_instance|Mux0~0\, u0|sound_gen_0|linear_diff_instance|Mux0~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[13]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[13], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[13]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[13], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[9]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[9], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[9]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[9], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[11]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[11], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[11]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[11], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[10]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[10], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[10]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[10], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[8]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[8], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[8]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[8], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|linear_diff_instance|Mux0~1\, u0|sound_gen_0|linear_diff_instance|Mux0~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|linear_diff_instance|Mux0~2\, u0|sound_gen_0|linear_diff_instance|Mux0~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[23]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[23]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[23]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[23], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[23]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[23], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[22]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[22]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[22]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[22], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[22]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[22]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[22]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[22], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[20]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[20]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[20]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[20], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[20]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[20], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[21]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[21], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[21]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[21]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[21]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[21], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|note_step[12]~1\, u0|sound_gen_0|note_step[12]~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[18]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[18], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[18]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[18]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[18]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[18], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[17]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[17], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[17]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[17], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[16]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[16], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[16]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[16], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|note_step[12]~2\, u0|sound_gen_0|note_step[12]~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[19]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[19]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[19]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[19], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[19]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[19], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|note_step[12]~3\, u0|sound_gen_0|note_step[12]~3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|note_step[12]\, u0|sound_gen_0|note_step[12], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|linear_diff_instance|Mux1~1\, u0|sound_gen_0|linear_diff_instance|Mux1~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|linear_diff_instance|Mux1~0\, u0|sound_gen_0|linear_diff_instance|Mux1~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|linear_diff_instance|Mux1~2\, u0|sound_gen_0|linear_diff_instance|Mux1~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|note_step[11]\, u0|sound_gen_0|note_step[11], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|linear_diff_instance|Mux2~0\, u0|sound_gen_0|linear_diff_instance|Mux2~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|linear_diff_instance|Mux2~1\, u0|sound_gen_0|linear_diff_instance|Mux2~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|note_step[10]\, u0|sound_gen_0|note_step[10], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|linear_diff_instance|Mux3~1\, u0|sound_gen_0|linear_diff_instance|Mux3~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|linear_diff_instance|Mux3~0\, u0|sound_gen_0|linear_diff_instance|Mux3~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|linear_diff_instance|Mux3~2\, u0|sound_gen_0|linear_diff_instance|Mux3~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|linear_diff_instance|Mux3~3\, u0|sound_gen_0|linear_diff_instance|Mux3~3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|note_step[9]\, u0|sound_gen_0|note_step[9], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|linear_diff_instance|Mux4~3\, u0|sound_gen_0|linear_diff_instance|Mux4~3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|linear_diff_instance|Mux4~2\, u0|sound_gen_0|linear_diff_instance|Mux4~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|linear_diff_instance|Mux4~1\, u0|sound_gen_0|linear_diff_instance|Mux4~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|linear_diff_instance|Mux4~0\, u0|sound_gen_0|linear_diff_instance|Mux4~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|linear_diff_instance|Mux4~4\, u0|sound_gen_0|linear_diff_instance|Mux4~4, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|note_step[8]\, u0|sound_gen_0|note_step[8], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|linear_diff_instance|Mux5~2\, u0|sound_gen_0|linear_diff_instance|Mux5~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|linear_diff_instance|Mux5~0\, u0|sound_gen_0|linear_diff_instance|Mux5~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|linear_diff_instance|Mux5~1\, u0|sound_gen_0|linear_diff_instance|Mux5~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|linear_diff_instance|Mux5~3\, u0|sound_gen_0|linear_diff_instance|Mux5~3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|note_step[7]\, u0|sound_gen_0|note_step[7], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|linear_diff_instance|Mux6~3\, u0|sound_gen_0|linear_diff_instance|Mux6~3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|linear_diff_instance|Mux6~2\, u0|sound_gen_0|linear_diff_instance|Mux6~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|linear_diff_instance|Mux6~1\, u0|sound_gen_0|linear_diff_instance|Mux6~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|linear_diff_instance|Mux6~0\, u0|sound_gen_0|linear_diff_instance|Mux6~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|linear_diff_instance|Mux6~4\, u0|sound_gen_0|linear_diff_instance|Mux6~4, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|note_step[6]\, u0|sound_gen_0|note_step[6], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|linear_diff_instance|Mux7~2\, u0|sound_gen_0|linear_diff_instance|Mux7~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|linear_diff_instance|Mux7~3\, u0|sound_gen_0|linear_diff_instance|Mux7~3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|linear_diff_instance|Mux7~1\, u0|sound_gen_0|linear_diff_instance|Mux7~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|linear_diff_instance|Mux7~0\, u0|sound_gen_0|linear_diff_instance|Mux7~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|linear_diff_instance|Mux7~4\, u0|sound_gen_0|linear_diff_instance|Mux7~4, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|note_step[5]\, u0|sound_gen_0|note_step[5], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|linear_diff_instance|Mux8~1\, u0|sound_gen_0|linear_diff_instance|Mux8~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|linear_diff_instance|Mux8~3\, u0|sound_gen_0|linear_diff_instance|Mux8~3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|linear_diff_instance|Mux8~2\, u0|sound_gen_0|linear_diff_instance|Mux8~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|linear_diff_instance|Mux8~0\, u0|sound_gen_0|linear_diff_instance|Mux8~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|linear_diff_instance|Mux8~4\, u0|sound_gen_0|linear_diff_instance|Mux8~4, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|note_step[4]\, u0|sound_gen_0|note_step[4], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|linear_diff_instance|Mux9~2\, u0|sound_gen_0|linear_diff_instance|Mux9~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|linear_diff_instance|Mux9~3\, u0|sound_gen_0|linear_diff_instance|Mux9~3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|linear_diff_instance|Mux9~1\, u0|sound_gen_0|linear_diff_instance|Mux9~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|linear_diff_instance|Mux9~0\, u0|sound_gen_0|linear_diff_instance|Mux9~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|linear_diff_instance|Mux9~4\, u0|sound_gen_0|linear_diff_instance|Mux9~4, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|note_step[3]\, u0|sound_gen_0|note_step[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|linear_diff_instance|Mux10~3\, u0|sound_gen_0|linear_diff_instance|Mux10~3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|linear_diff_instance|Mux10~2\, u0|sound_gen_0|linear_diff_instance|Mux10~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|linear_diff_instance|Mux10~1\, u0|sound_gen_0|linear_diff_instance|Mux10~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|linear_diff_instance|Mux10~0\, u0|sound_gen_0|linear_diff_instance|Mux10~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|linear_diff_instance|Mux10~4\, u0|sound_gen_0|linear_diff_instance|Mux10~4, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|note_step[2]\, u0|sound_gen_0|note_step[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|linear_diff_instance|Mux11~3\, u0|sound_gen_0|linear_diff_instance|Mux11~3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|linear_diff_instance|Mux11~2\, u0|sound_gen_0|linear_diff_instance|Mux11~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|linear_diff_instance|Mux11~1\, u0|sound_gen_0|linear_diff_instance|Mux11~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|linear_diff_instance|Mux11~0\, u0|sound_gen_0|linear_diff_instance|Mux11~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|linear_diff_instance|Mux11~4\, u0|sound_gen_0|linear_diff_instance|Mux11~4, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|note_step[1]\, u0|sound_gen_0|note_step[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|linear_diff_instance|Mux12~3\, u0|sound_gen_0|linear_diff_instance|Mux12~3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|linear_diff_instance|Mux12~2\, u0|sound_gen_0|linear_diff_instance|Mux12~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|linear_diff_instance|Mux12~1\, u0|sound_gen_0|linear_diff_instance|Mux12~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|linear_diff_instance|Mux12~0\, u0|sound_gen_0|linear_diff_instance|Mux12~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|linear_diff_instance|Mux12~4\, u0|sound_gen_0|linear_diff_instance|Mux12~4, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|note_step[0]\, u0|sound_gen_0|note_step[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|Add2~1\, u0|sound_gen_0|Add2~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|sample[30]~DUPLICATE\, u0|sound_gen_0|sample[30]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|Add2~57\, u0|sound_gen_0|Add2~57, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|Add2~29\, u0|sound_gen_0|Add2~29, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|sample[14]\, u0|sound_gen_0|sample[14], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|Add2~61\, u0|sound_gen_0|Add2~61, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|sample[15]\, u0|sound_gen_0|sample[15], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|Add2~65\, u0|sound_gen_0|Add2~65, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|sample[16]\, u0|sound_gen_0|sample[16], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|Add2~121\, u0|sound_gen_0|Add2~121, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|sample[17]\, u0|sound_gen_0|sample[17], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|Add2~117\, u0|sound_gen_0|Add2~117, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|sample[18]\, u0|sound_gen_0|sample[18], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|Add2~113\, u0|sound_gen_0|Add2~113, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|sample[19]\, u0|sound_gen_0|sample[19], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|Add2~109\, u0|sound_gen_0|Add2~109, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|sample[20]\, u0|sound_gen_0|sample[20], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|Add2~105\, u0|sound_gen_0|Add2~105, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|sample[21]\, u0|sound_gen_0|sample[21], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|Add2~101\, u0|sound_gen_0|Add2~101, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|sample[22]\, u0|sound_gen_0|sample[22], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|Add2~85\, u0|sound_gen_0|Add2~85, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|sample[23]\, u0|sound_gen_0|sample[23], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|Add2~81\, u0|sound_gen_0|Add2~81, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|sample[24]\, u0|sound_gen_0|sample[24], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|Add2~73\, u0|sound_gen_0|Add2~73, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|sample[25]\, u0|sound_gen_0|sample[25], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|Add2~77\, u0|sound_gen_0|Add2~77, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|sample[26]\, u0|sound_gen_0|sample[26], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|Add2~89\, u0|sound_gen_0|Add2~89, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|sample[27]~DUPLICATE\, u0|sound_gen_0|sample[27]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|Add2~93\, u0|sound_gen_0|Add2~93, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|sample[28]\, u0|sound_gen_0|sample[28], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|Add2~97\, u0|sound_gen_0|Add2~97, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|sample[29]\, u0|sound_gen_0|sample[29], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|Add2~69\, u0|sound_gen_0|Add2~69, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|sample[30]\, u0|sound_gen_0|sample[30], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|LessThan2~3\, u0|sound_gen_0|LessThan2~3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|sample[7]\, u0|sound_gen_0|sample[7], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|sample[1]~DUPLICATE\, u0|sound_gen_0|sample[1]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|LessThan2~1\, u0|sound_gen_0|LessThan2~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|sample[27]\, u0|sound_gen_0|sample[27], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|LessThan2~4\, u0|sound_gen_0|LessThan2~4, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|sample[17]~DUPLICATE\, u0|sound_gen_0|sample[17]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|LessThan2~5\, u0|sound_gen_0|LessThan2~5, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|sample[3]~DUPLICATE\, u0|sound_gen_0|sample[3]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|LessThan2~2\, u0|sound_gen_0|LessThan2~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|sample[11]~DUPLICATE\, u0|sound_gen_0|sample[11]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|LessThan2~0\, u0|sound_gen_0|LessThan2~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|LessThan2~6\, u0|sound_gen_0|LessThan2~6, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|sample[0]\, u0|sound_gen_0|sample[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|Add2~33\, u0|sound_gen_0|Add2~33, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|sample[1]\, u0|sound_gen_0|sample[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|Add2~5\, u0|sound_gen_0|Add2~5, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|sample[2]\, u0|sound_gen_0|sample[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|Add2~37\, u0|sound_gen_0|Add2~37, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|sample[3]\, u0|sound_gen_0|sample[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|Add2~9\, u0|sound_gen_0|Add2~9, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|sample[4]\, u0|sound_gen_0|sample[4], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|Add2~41\, u0|sound_gen_0|Add2~41, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|sample[5]~DUPLICATE\, u0|sound_gen_0|sample[5]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|Add2~13\, u0|sound_gen_0|Add2~13, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|sample[6]\, u0|sound_gen_0|sample[6], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|Add2~45\, u0|sound_gen_0|Add2~45, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|sample[7]~DUPLICATE\, u0|sound_gen_0|sample[7]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|Add2~17\, u0|sound_gen_0|Add2~17, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|sample[8]\, u0|sound_gen_0|sample[8], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|Add2~49\, u0|sound_gen_0|Add2~49, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|sample[9]\, u0|sound_gen_0|sample[9], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|Add2~21\, u0|sound_gen_0|Add2~21, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|sample[10]\, u0|sound_gen_0|sample[10], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|Add2~53\, u0|sound_gen_0|Add2~53, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|sample[11]\, u0|sound_gen_0|sample[11], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|Add2~25\, u0|sound_gen_0|Add2~25, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|sample[12]\, u0|sound_gen_0|sample[12], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|sample[13]\, u0|sound_gen_0|sample[13], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|audio[29]\, u0|sound_gen_0|audio[29], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|audio[27]\, u0|sound_gen_0|audio[27], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|sclk_en\, u0|sound_gen_0|sclk_en, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|sample_bits_counter~5\, u0|sound_gen_0|sample_bits_counter~5, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|state\, u0|sound_gen_0|state, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|sample_bits_counter[0]~4\, u0|sound_gen_0|sample_bits_counter[0]~4, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|sample_bits_counter[0]\, u0|sound_gen_0|sample_bits_counter[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|sample_bits_counter[2]~DUPLICATE\, u0|sound_gen_0|sample_bits_counter[2]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|sample_bits_counter[1]~1\, u0|sound_gen_0|sample_bits_counter[1]~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|sample_bits_counter[1]\, u0|sound_gen_0|sample_bits_counter[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|sample_bits_counter~2\, u0|sound_gen_0|sample_bits_counter~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|sample_bits_counter[4]~6\, u0|sound_gen_0|sample_bits_counter[4]~6, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|sample_bits_counter[4]\, u0|sound_gen_0|sample_bits_counter[4], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|sample_bits_counter[3]~3\, u0|sound_gen_0|sample_bits_counter[3]~3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|sample_bits_counter[3]\, u0|sound_gen_0|sample_bits_counter[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|sample_bits_counter~0\, u0|sound_gen_0|sample_bits_counter~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|sample_bits_counter[2]~7\, u0|sound_gen_0|sample_bits_counter[2]~7, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|sample_bits_counter[2]\, u0|sound_gen_0|sample_bits_counter[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|audio[25]\, u0|sound_gen_0|audio[25], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|sample[15]~DUPLICATE\, u0|sound_gen_0|sample[15]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|audio[31]\, u0|sound_gen_0|audio[31], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|Mux17~3\, u0|sound_gen_0|Mux17~3, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|audio[18]\, u0|sound_gen_0|audio[18], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|audio[16]\, u0|sound_gen_0|audio[16], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|audio[22]\, u0|sound_gen_0|audio[22], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|audio[20]\, u0|sound_gen_0|audio[20], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|Mux17~0\, u0|sound_gen_0|Mux17~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|sample[5]\, u0|sound_gen_0|sample[5], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|audio[21]\, u0|sound_gen_0|audio[21], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|audio[17]~feeder\, u0|sound_gen_0|audio[17]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|audio[17]\, u0|sound_gen_0|audio[17], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|audio[23]\, u0|sound_gen_0|audio[23], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|audio[19]\, u0|sound_gen_0|audio[19], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|Mux17~2\, u0|sound_gen_0|Mux17~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|audio[26]\, u0|sound_gen_0|audio[26], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|audio[24]\, u0|sound_gen_0|audio[24], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|audio[30]\, u0|sound_gen_0|audio[30], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|audio[28]\, u0|sound_gen_0|audio[28], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|Mux17~1\, u0|sound_gen_0|Mux17~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|Mux17~4\, u0|sound_gen_0|Mux17~4, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|debug_dacdat\, u0|sound_gen_0|debug_dacdat, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|aud_daclrck\, u0|sound_gen_0|aud_daclrck, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sound_gen_0|aud_dacdat\, u0|sound_gen_0|aud_dacdat, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[18]\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[18], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_0[18]\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_0[18], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|rd_data[18]~4\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|rd_data[18]~4, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|active_addr[0]\, u0|sdram_controller_0|active_addr[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|i_addr[12]\, u0|sdram_controller_0|i_addr[12], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|m_addr[9]~0\, u0|sdram_controller_0|m_addr[9]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Selector98~0\, u0|sdram_controller_0|Selector98~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|m_addr[9]~2\, u0|sdram_controller_0|m_addr[9]~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|m_addr[0]\, u0|sdram_controller_0|m_addr[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|active_addr[12]~DUPLICATE\, u0|sdram_controller_0|active_addr[12]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[38]\, u0|mm_interconnect_0|cmd_mux_005|src_data[38], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[2]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[20]~16\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[20]~16, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[19]\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[19], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_0[19]\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_0[19], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|rd_data[19]~5\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|rd_data[19]~5, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|active_addr[1]\, u0|sdram_controller_0|active_addr[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Selector97~0\, u0|sdram_controller_0|Selector97~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|m_addr[1]\, u0|sdram_controller_0|m_addr[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_ap_offset[1]~DUPLICATE\, u0|nios2_gen2_0|cpu|ic_fill_ap_offset[1]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[39]\, u0|mm_interconnect_0|cmd_mux_005|src_data[39], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[3]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[21]~17\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[21]~17, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[20]~feeder\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[20]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[20]\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[20], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_0[20]\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_0[20], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|rd_data[20]~6\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|rd_data[20]~6, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|active_addr[2]\, u0|sdram_controller_0|active_addr[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Selector96~0\, u0|sdram_controller_0|Selector96~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|m_addr[2]\, u0|sdram_controller_0|m_addr[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[40]\, u0|mm_interconnect_0|cmd_mux_005|src_data[40], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[4]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[4], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[22]~18\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[22]~18, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[21]\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[21], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_0[21]\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_0[21], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|rd_data[21]~7\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|rd_data[21]~7, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|active_addr[3]\, u0|sdram_controller_0|active_addr[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Selector95~0\, u0|sdram_controller_0|Selector95~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|m_addr[3]\, u0|sdram_controller_0|m_addr[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[41]\, u0|mm_interconnect_0|cmd_mux_005|src_data[41], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[5]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[5], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[23]~19\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[23]~19, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_0[22]\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_0[22], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[22]\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[22], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|rd_data[22]~8\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|rd_data[22]~8, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|active_addr[4]\, u0|sdram_controller_0|active_addr[4], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Selector94~0\, u0|sdram_controller_0|Selector94~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Selector94~1\, u0|sdram_controller_0|Selector94~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|m_addr[4]\, u0|sdram_controller_0|m_addr[4], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[42]\, u0|mm_interconnect_0|cmd_mux_005|src_data[42], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[6]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[6], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[24]~20\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[24]~20, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_0[23]\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_0[23], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[23]\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[23], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|rd_data[23]~9\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|rd_data[23]~9, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|active_addr[5]\, u0|sdram_controller_0|active_addr[5], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Selector93~0\, u0|sdram_controller_0|Selector93~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|m_addr[5]\, u0|sdram_controller_0|m_addr[5], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[43]\, u0|mm_interconnect_0|cmd_mux_005|src_data[43], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[7]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[7], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[25]~21\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[25]~21, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_0[24]\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_0[24], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[24]\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[24], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|rd_data[24]~10\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|rd_data[24]~10, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|active_addr[6]\, u0|sdram_controller_0|active_addr[6], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Selector92~0\, u0|sdram_controller_0|Selector92~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|m_addr[6]\, u0|sdram_controller_0|m_addr[6], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[44]\, u0|mm_interconnect_0|cmd_mux_005|src_data[44], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[8]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[8], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[26]~22\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[26]~22, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_0[25]\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_0[25], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[25]\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[25], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|rd_data[25]~11\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|rd_data[25]~11, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|active_addr[7]\, u0|sdram_controller_0|active_addr[7], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Selector91~0\, u0|sdram_controller_0|Selector91~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|m_addr[7]\, u0|sdram_controller_0|m_addr[7], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[45]\, u0|mm_interconnect_0|cmd_mux_005|src_data[45], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[9]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[9], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[27]~23\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[27]~23, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[26]\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[26], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_0[26]\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_0[26], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|rd_data[26]~12\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|rd_data[26]~12, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|active_addr[8]\, u0|sdram_controller_0|active_addr[8], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Selector90~0\, u0|sdram_controller_0|Selector90~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|m_addr[8]\, u0|sdram_controller_0|m_addr[8], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[46]\, u0|mm_interconnect_0|cmd_mux_005|src_data[46], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[10]\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|address_reg[10], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[28]~24\, u0|mm_interconnect_0|sdram_controller_0_s1_cmd_width_adapter|out_data[28]~24, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[27]\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[27], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_0[27]\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_0[27], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|rd_data[27]~13\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|rd_data[27]~13, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|active_addr[9]\, u0|sdram_controller_0|active_addr[9], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Selector89~0\, u0|sdram_controller_0|Selector89~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|m_addr[9]\, u0|sdram_controller_0|m_addr[9], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Selector88~0\, u0|sdram_controller_0|Selector88~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|m_addr[10]\, u0|sdram_controller_0|m_addr[10], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|active_addr[22]~DUPLICATE\, u0|sdram_controller_0|active_addr[22]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Selector87~0\, u0|sdram_controller_0|Selector87~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|m_addr[11]\, u0|sdram_controller_0|m_addr[11], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|active_addr[23]~DUPLICATE\, u0|sdram_controller_0|active_addr[23]~DUPLICATE, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Selector86~0\, u0|sdram_controller_0|Selector86~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|m_addr[12]\, u0|sdram_controller_0|m_addr[12], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|m_dqm[0]~0\, u0|sdram_controller_0|m_dqm[0]~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Selector100~0\, u0|sdram_controller_0|Selector100~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|WideOr16~0\, u0|sdram_controller_0|WideOr16~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|m_bank[0]\, u0|sdram_controller_0|m_bank[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Selector99~0\, u0|sdram_controller_0|Selector99~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|m_bank[1]\, u0|sdram_controller_0|m_bank[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|m_cmd[1]\, u0|sdram_controller_0|m_cmd[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|pll_0|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER\, u0|pll_0|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|pll_0|altera_pll_i|outclk_wire[2]~CLKENA0\, u0|pll_0|altera_pll_i|outclk_wire[2]~CLKENA0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Selector0~0\, u0|sdram_controller_0|Selector0~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|i_cmd[3]\, u0|sdram_controller_0|i_cmd[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Selector19~0\, u0|sdram_controller_0|Selector19~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Selector19~2\, u0|sdram_controller_0|Selector19~2, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|m_cmd[3]\, u0|sdram_controller_0|m_cmd[3], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|comb~0\, u0|sdram_controller_0|comb~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_0[16]\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_0[16], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[16]~feeder\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[16]~feeder, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[16]\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[16], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|rd_data[16]~14\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|rd_data[16]~14, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|active_dqm[0]\, u0|sdram_controller_0|active_dqm[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Selector118~0\, u0|sdram_controller_0|Selector118~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|m_dqm[0]\, u0|sdram_controller_0|m_dqm[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|m_cmd[2]\, u0|sdram_controller_0|m_cmd[2], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|comb~1\, u0|sdram_controller_0|comb~1, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_0[17]\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_0[17], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[17]\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|entry_1[17], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|rd_data[17]~15\, u0|sdram_controller_0|the_system_sdram_controller_0_input_efifo_module|rd_data[17]~15, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|active_dqm[1]\, u0|sdram_controller_0|active_dqm[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|Selector117~0\, u0|sdram_controller_0|Selector117~0, DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|m_dqm[1]\, u0|sdram_controller_0|m_dqm[1], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|sdram_controller_0|m_cmd[0]\, u0|sdram_controller_0|m_cmd[0], DE1_SoC_top_level_sdram, 1
instance = comp, \u0|i2c_slave_0|i2c_sclk\, u0|i2c_slave_0|i2c_sclk, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|~GND\, auto_hub|~GND, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell, DE1_SoC_top_level_sdram, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell, DE1_SoC_top_level_sdram, 1
instance = comp, \KEY_N[1]~input\, KEY_N[1]~input, DE1_SoC_top_level_sdram, 1
instance = comp, \KEY_N[2]~input\, KEY_N[2]~input, DE1_SoC_top_level_sdram, 1
instance = comp, \KEY_N[3]~input\, KEY_N[3]~input, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_0_D[2]~input\, GPIO_0_D[2]~input, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_0_D[3]~input\, GPIO_0_D[3]~input, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_0_D[4]~input\, GPIO_0_D[4]~input, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_0_D[5]~input\, GPIO_0_D[5]~input, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_0_D[6]~input\, GPIO_0_D[6]~input, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_0_D[7]~input\, GPIO_0_D[7]~input, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_0_D[8]~input\, GPIO_0_D[8]~input, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_0_D[9]~input\, GPIO_0_D[9]~input, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_0_D[10]~input\, GPIO_0_D[10]~input, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_0_D[11]~input\, GPIO_0_D[11]~input, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_0_D[12]~input\, GPIO_0_D[12]~input, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_0_D[13]~input\, GPIO_0_D[13]~input, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_0_D[14]~input\, GPIO_0_D[14]~input, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_0_D[15]~input\, GPIO_0_D[15]~input, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_0_D[16]~input\, GPIO_0_D[16]~input, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_0_D[17]~input\, GPIO_0_D[17]~input, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_0_D[18]~input\, GPIO_0_D[18]~input, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_0_D[19]~input\, GPIO_0_D[19]~input, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_0_D[20]~input\, GPIO_0_D[20]~input, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_0_D[21]~input\, GPIO_0_D[21]~input, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_0_D[22]~input\, GPIO_0_D[22]~input, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_0_D[23]~input\, GPIO_0_D[23]~input, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_0_D[24]~input\, GPIO_0_D[24]~input, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_0_D[25]~input\, GPIO_0_D[25]~input, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_0_D[26]~input\, GPIO_0_D[26]~input, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_0_D[27]~input\, GPIO_0_D[27]~input, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_0_D[28]~input\, GPIO_0_D[28]~input, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_0_D[29]~input\, GPIO_0_D[29]~input, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_0_D[30]~input\, GPIO_0_D[30]~input, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_0_D[31]~input\, GPIO_0_D[31]~input, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_0_D[32]~input\, GPIO_0_D[32]~input, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_0_D[33]~input\, GPIO_0_D[33]~input, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_0_D[34]~input\, GPIO_0_D[34]~input, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_0_D[35]~input\, GPIO_0_D[35]~input, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_1_D[3]~input\, GPIO_1_D[3]~input, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_1_D[4]~input\, GPIO_1_D[4]~input, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_1_D[5]~input\, GPIO_1_D[5]~input, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_1_D[6]~input\, GPIO_1_D[6]~input, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_1_D[7]~input\, GPIO_1_D[7]~input, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_1_D[8]~input\, GPIO_1_D[8]~input, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_1_D[9]~input\, GPIO_1_D[9]~input, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_1_D[10]~input\, GPIO_1_D[10]~input, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_1_D[11]~input\, GPIO_1_D[11]~input, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_1_D[12]~input\, GPIO_1_D[12]~input, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_1_D[13]~input\, GPIO_1_D[13]~input, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_1_D[14]~input\, GPIO_1_D[14]~input, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_1_D[15]~input\, GPIO_1_D[15]~input, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_1_D[16]~input\, GPIO_1_D[16]~input, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_1_D[17]~input\, GPIO_1_D[17]~input, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_1_D[18]~input\, GPIO_1_D[18]~input, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_1_D[19]~input\, GPIO_1_D[19]~input, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_1_D[20]~input\, GPIO_1_D[20]~input, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_1_D[21]~input\, GPIO_1_D[21]~input, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_1_D[22]~input\, GPIO_1_D[22]~input, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_1_D[23]~input\, GPIO_1_D[23]~input, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_1_D[24]~input\, GPIO_1_D[24]~input, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_1_D[25]~input\, GPIO_1_D[25]~input, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_1_D[26]~input\, GPIO_1_D[26]~input, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_1_D[27]~input\, GPIO_1_D[27]~input, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_1_D[28]~input\, GPIO_1_D[28]~input, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_1_D[29]~input\, GPIO_1_D[29]~input, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_1_D[30]~input\, GPIO_1_D[30]~input, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_1_D[31]~input\, GPIO_1_D[31]~input, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_1_D[32]~input\, GPIO_1_D[32]~input, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_1_D[33]~input\, GPIO_1_D[33]~input, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_1_D[34]~input\, GPIO_1_D[34]~input, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_1_D[35]~input\, GPIO_1_D[35]~input, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_0_D[0]~input\, GPIO_0_D[0]~input, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_0_D[1]~input\, GPIO_0_D[1]~input, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_1_D[0]~input\, GPIO_1_D[0]~input, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_1_D[1]~input\, GPIO_1_D[1]~input, DE1_SoC_top_level_sdram, 1
instance = comp, \GPIO_1_D[2]~input\, GPIO_1_D[2]~input, DE1_SoC_top_level_sdram, 1
