<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>DPC++ Runtime: sycl::_V1::ext::intel::esimd::detail Namespace Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">DPC++ Runtime
   </div>
   <div id="projectbrief">Runtime libraries for oneAPI DPC++</div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.svg"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">sycl::_V1::ext::intel::esimd::detail Namespace Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail_1_1LocalAccessorMarker.html">LocalAccessorMarker</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail_1_1is__saturation__tag.html">is_saturation_tag</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail_1_1cache__hint__wrap.html">cache_hint_wrap</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail_1_1lsc__expand__type.html">lsc_expand_type</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail_1_1simd__mask__impl.html">simd_mask_impl</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">This class is a <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail_1_1simd__obj__impl.html" title="This is a base class for all ESIMD simd classes with real storage (simd, simd_mask_impl).">simd_obj_impl</a> specialization representing a simd mask, which is basically a <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail_1_1simd__obj__impl.html" title="This is a base class for all ESIMD simd classes with real storage (simd, simd_mask_impl).">simd_obj_impl</a> with fixed element type and limited set of APIs.  <a href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail_1_1simd__mask__impl.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail_1_1simd__obj__impl.html">simd_obj_impl</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">This is a base class for all ESIMD simd classes with real storage (simd, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail_1_1simd__mask__impl.html" title="This class is a simd_obj_impl specialization representing a simd mask, which is basically a simd_obj_...">simd_mask_impl</a>).  <a href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail_1_1simd__obj__impl.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail_1_1simd__view__impl.html">simd_view_impl</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base class for "simd view" types.  <a href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail_1_1simd__view__impl.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail_1_1esimd__apply__sum.html">esimd_apply_sum</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail_1_1esimd__apply__prod.html">esimd_apply_prod</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail_1_1esimd__apply__reduced__max.html">esimd_apply_reduced_max</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail_1_1esimd__apply__reduced__min.html">esimd_apply_reduced_min</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail_1_1get__ext__oneapi__properties.html">get_ext_oneapi_properties</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">This helper returns the <a class="el" href="classsycl_1_1__V1_1_1ext_1_1oneapi_1_1experimental_1_1properties.html">ext::oneapi::experimental::properties</a> class for <a class="el" href="classsycl_1_1__V1_1_1ext_1_1oneapi_1_1experimental_1_1properties.html">ext::oneapi::experimental::properties</a> and it's child in esimd namespace.  <a href="structsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail_1_1get__ext__oneapi__properties.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail_1_1get__ext__oneapi__properties_3_01ext_1_e2b3b6ed70f9c20cf21ad34d09d6609b.html">get_ext_oneapi_properties&lt; ext::oneapi::experimental::properties&lt; PropertiesT &gt; &gt;</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail_1_1get__ext__oneapi__properties_3_01properties_3_01PropertiesT_01_4_01_4.html">get_ext_oneapi_properties&lt; properties&lt; PropertiesT &gt; &gt;</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail_1_1add__alignment__property__helper.html">add_alignment_property_helper</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Simply returns 'PropertyListT' as it already has the alignment property.  <a href="structsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail_1_1add__alignment__property__helper.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail_1_1add__alignment__property__helper_3_01Prc548ecd2bdd0293f389a87032f4d486f.html">add_alignment_property_helper&lt; PropertyListT, Alignment, false &gt;</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a new property list type that contains the properties from 'PropertyListT' and the newly added alignment property.  <a href="structsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail_1_1add__alignment__property__helper_3_01Prc548ecd2bdd0293f389a87032f4d486f.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail_1_1add__alignment__property.html">add_alignment_property</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail_1_1remove__alignment__property.html">remove_alignment_property</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail_1_1remove__alignment__property_3_01propert530b38bd6c66e1a742ebc93357295106.html">remove_alignment_property&lt; properties&lt; std::tuple&lt; alignment_key::value_t&lt; Alignment &gt;, LastTs... &gt; &gt; &gt;</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail_1_1remove__alignment__property_3_01propert586b9eb9ddeeba1cd4d0161a11bcfc9d.html">remove_alignment_property&lt; properties&lt; std::tuple&lt; FirstT, alignment_key::value_t&lt; Alignment &gt;, LastTs... &gt; &gt; &gt;</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail_1_1add__or__replace__alignment__property.html">add_or_replace_alignment_property</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail_1_1make__L1__L2__alignment__properties.html">make_L1_L2_alignment_properties</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail_1_1make__L1__L2__properties.html">make_L1_L2_properties</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:aefe3bb028a9f7c3cda660fa6e5edb650"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#aefe3bb028a9f7c3cda660fa6e5edb650">DeviceAccessorOffsetT</a> = uint32_t</td></tr>
<tr class="separator:aefe3bb028a9f7c3cda660fa6e5edb650"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d97f279f4125cd56107ead8b50aaaf2"><td class="memTemplParams" colspan="2">template&lt;typename PropsT &gt; </td></tr>
<tr class="memitem:a2d97f279f4125cd56107ead8b50aaaf2"><td class="memTemplItemLeft" align="right" valign="top">using&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a2d97f279f4125cd56107ead8b50aaaf2">is_property_list</a> = <a class="el" href="structsycl_1_1__V1_1_1ext_1_1oneapi_1_1experimental_1_1is__property__list.html">ext::oneapi::experimental::is_property_list</a>&lt; PropsT &gt;</td></tr>
<tr class="separator:a2d97f279f4125cd56107ead8b50aaaf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5251ee68c592b33f3caf61770ee1c55e"><td class="memTemplParams" colspan="2">template&lt;typename PropertyListT , size_t Alignment&gt; </td></tr>
<tr class="memitem:a5251ee68c592b33f3caf61770ee1c55e"><td class="memTemplItemLeft" align="right" valign="top">using&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a5251ee68c592b33f3caf61770ee1c55e">add_alignment_property_t</a> = typename <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail_1_1add__alignment__property.html">add_alignment_property</a>&lt; PropertyListT, Alignment &gt;::type</td></tr>
<tr class="separator:a5251ee68c592b33f3caf61770ee1c55e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8df98f515562a59a61468fd70fd2a96f"><td class="memTemplParams" colspan="2">template&lt;typename PropertyListT &gt; </td></tr>
<tr class="memitem:a8df98f515562a59a61468fd70fd2a96f"><td class="memTemplItemLeft" align="right" valign="top">using&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a8df98f515562a59a61468fd70fd2a96f">remove_alignment_property_t</a> = typename <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail_1_1remove__alignment__property.html">remove_alignment_property</a>&lt; PropertyListT &gt;::type</td></tr>
<tr class="separator:a8df98f515562a59a61468fd70fd2a96f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ebd321bdcde397f50e98bf399ae31b5"><td class="memTemplParams" colspan="2">template&lt;typename PropertyListT , size_t Alignment&gt; </td></tr>
<tr class="memitem:a1ebd321bdcde397f50e98bf399ae31b5"><td class="memTemplItemLeft" align="right" valign="top">using&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a1ebd321bdcde397f50e98bf399ae31b5">add_or_replace_alignment_property_t</a> = typename <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail_1_1add__or__replace__alignment__property.html">add_or_replace_alignment_property</a>&lt; PropertyListT, Alignment &gt;::type</td></tr>
<tr class="separator:a1ebd321bdcde397f50e98bf399ae31b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06c2d9df952d0740fded2e14c749c26d"><td class="memTemplParams" colspan="2">template&lt;cache_hint L1H, cache_hint L2H, size_t Alignment&gt; </td></tr>
<tr class="memitem:a06c2d9df952d0740fded2e14c749c26d"><td class="memTemplItemLeft" align="right" valign="top">using&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a06c2d9df952d0740fded2e14c749c26d">make_L1_L2_alignment_properties_t</a> = typename <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail_1_1make__L1__L2__alignment__properties.html">make_L1_L2_alignment_properties</a>&lt; L1H, L2H, Alignment &gt;::type</td></tr>
<tr class="separator:a06c2d9df952d0740fded2e14c749c26d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3353a03525deaa41b5334ae0c0ed6658"><td class="memTemplParams" colspan="2">template&lt;cache_hint L1H, cache_hint L2H&gt; </td></tr>
<tr class="memitem:a3353a03525deaa41b5334ae0c0ed6658"><td class="memTemplItemLeft" align="right" valign="top">using&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a3353a03525deaa41b5334ae0c0ed6658">make_L1_L2_properties_t</a> = typename <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail_1_1make__L1__L2__properties.html">make_L1_L2_properties</a>&lt; L1H, L2H &gt;::type</td></tr>
<tr class="separator:a3353a03525deaa41b5334ae0c0ed6658"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:a9bd99917636b94d50409d390ed3d53dd"><td class="memItemLeft" align="right" valign="top">enum class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a9bd99917636b94d50409d390ed3d53dd">lsc_data_size</a> : uint8_t { <br />
&#160;&#160;<a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a9bd99917636b94d50409d390ed3d53dda6bad67b5e8990b5f40b54dddd984ea08">default_size</a> = 0
, <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a9bd99917636b94d50409d390ed3d53dda077393852be20e37026d6281827662f2">u8</a> = 1
, <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a9bd99917636b94d50409d390ed3d53ddade59a481c9d8ace262670bda2b39cb1f">u16</a> = 2
, <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a9bd99917636b94d50409d390ed3d53ddaa311a831b48d59687cf0822a612c9032">u32</a> = 3
, <br />
&#160;&#160;<a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a9bd99917636b94d50409d390ed3d53dda476bf781fb66b23778b1004edc3a1028">u64</a> = 4
, <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a9bd99917636b94d50409d390ed3d53ddad2981f2caa06d6d029ad139601e2928c">u8u32</a> = 5
, <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a9bd99917636b94d50409d390ed3d53ddab4bce9967afc33faa1555f0b3e5d5e7a">u16u32</a> = 6
, <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a9bd99917636b94d50409d390ed3d53dda80183f786c01dfd7ba108c789d57472e">u16u32h</a> = 7
<br />
 }</td></tr>
<tr class="memdesc:a9bd99917636b94d50409d390ed3d53dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data size or format to read or store.  <a href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a9bd99917636b94d50409d390ed3d53dd">More...</a><br /></td></tr>
<tr class="separator:a9bd99917636b94d50409d390ed3d53dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d16eecacd9a367bc8958447211aa1a4"><td class="memItemLeft" align="right" valign="top">enum class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a9d16eecacd9a367bc8958447211aa1a4">lsc_vector_size</a> : uint8_t { <br />
&#160;&#160;<a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a9d16eecacd9a367bc8958447211aa1a4ac82561ec215a6e31807ceedf3b3bd25e">n1</a> = 1
, <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a9d16eecacd9a367bc8958447211aa1a4aa6bbc91ae73dd21c0533f735470a9cd0">n2</a> = 2
, <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a9d16eecacd9a367bc8958447211aa1a4a4443aee183b279f76a95c13c7f5bca0d">n3</a> = 3
, <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a9d16eecacd9a367bc8958447211aa1a4aed23e9d533a3992b2bfeef6f8601a945">n4</a> = 4
, <br />
&#160;&#160;<a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a9d16eecacd9a367bc8958447211aa1a4a5849253c0c07f8894c9ff2e5b69e834a">n8</a> = 5
, <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a9d16eecacd9a367bc8958447211aa1a4a584ca0f1368aa7a4debffbbdb7aa1730">n16</a> = 6
, <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a9d16eecacd9a367bc8958447211aa1a4ad41af18a5acb8c8c6036c730692f79ab">n32</a> = 7
, <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a9d16eecacd9a367bc8958447211aa1a4a30a70bd7077f1149c5dd752f5b7e197b">n64</a> = 8
<br />
 }</td></tr>
<tr class="separator:a9d16eecacd9a367bc8958447211aa1a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa51d5bd9f01c7e57f02b73e72dd8aab3"><td class="memItemLeft" align="right" valign="top">enum class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#aa51d5bd9f01c7e57f02b73e72dd8aab3">lsc_data_order</a> : uint8_t { <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#aa51d5bd9f01c7e57f02b73e72dd8aab3ab107fbef2987a7a123cda38bae79017c">nontranspose</a> = 1
, <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#aa51d5bd9f01c7e57f02b73e72dd8aab3a382eb179a7d78f25d89c085988b37e95">transpose</a> = 2
 }</td></tr>
<tr class="separator:aa51d5bd9f01c7e57f02b73e72dd8aab3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ae7b427d4fffbef9d0ef2010f84e68a"><td class="memItemLeft" align="right" valign="top">enum class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a7ae7b427d4fffbef9d0ef2010f84e68a">cache_action</a> { <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a7ae7b427d4fffbef9d0ef2010f84e68aa4c203b76e2847e3b6e1bdf7bf2ad63a2">prefetch</a>
, <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a7ae7b427d4fffbef9d0ef2010f84e68aaec4d1eb36b22d19728e9d1d23ca84d1c">load</a>
, <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a7ae7b427d4fffbef9d0ef2010f84e68aa8cd892b7b97ef9489ae4479d3f4ef0fc">store</a>
, <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a7ae7b427d4fffbef9d0ef2010f84e68aa23d33884d600e542d097cd3933df2ae4">atomic</a>
 }</td></tr>
<tr class="separator:a7ae7b427d4fffbef9d0ef2010f84e68a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ae1810c383d33e257f39a6d97ae15a0a7"><td class="memItemLeft" align="right" valign="top">constexpr ESIMD_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#ae1810c383d33e257f39a6d97ae15a0a7">isPowerOf2</a> (unsigned int n)</td></tr>
<tr class="memdesc:ae1810c383d33e257f39a6d97ae15a0a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if a given 32 bit positive integer is a power of 2 at compile time.  <a href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#ae1810c383d33e257f39a6d97ae15a0a7">More...</a><br /></td></tr>
<tr class="separator:ae1810c383d33e257f39a6d97ae15a0a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a178ebdde7dd7fa5778a6a645c13cac7d"><td class="memItemLeft" align="right" valign="top">constexpr ESIMD_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a178ebdde7dd7fa5778a6a645c13cac7d">isPowerOf2</a> (unsigned int n, unsigned int limit)</td></tr>
<tr class="memdesc:a178ebdde7dd7fa5778a6a645c13cac7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check at compile time if given 32 bit positive integer is both:  <a href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a178ebdde7dd7fa5778a6a645c13cac7d">More...</a><br /></td></tr>
<tr class="separator:a178ebdde7dd7fa5778a6a645c13cac7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1662ee86cbb4152bb90856d41d92af34"><td class="memTemplParams" colspan="2">template&lt;sycl::ext::intel::esimd::atomic_op Op&gt; </td></tr>
<tr class="memitem:a1662ee86cbb4152bb90856d41d92af34"><td class="memTemplItemLeft" align="right" valign="top">constexpr bool&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a1662ee86cbb4152bb90856d41d92af34">has_lsc_equivalent</a> ()</td></tr>
<tr class="separator:a1662ee86cbb4152bb90856d41d92af34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e9755c1f2ee60693a661cc61e52181a"><td class="memTemplParams" colspan="2">template&lt;sycl::ext::intel::esimd::atomic_op Op&gt; </td></tr>
<tr class="memitem:a3e9755c1f2ee60693a661cc61e52181a"><td class="memTemplItemLeft" align="right" valign="top">constexpr sycl::ext::intel::esimd::native::lsc::atomic_op&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a3e9755c1f2ee60693a661cc61e52181a">to_lsc_atomic_op</a> ()</td></tr>
<tr class="separator:a3e9755c1f2ee60693a661cc61e52181a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01f39e9f0d284e32a4a529761293fb55"><td class="memTemplParams" colspan="2">template&lt;sycl::ext::intel::esimd::native::lsc::atomic_op Op&gt; </td></tr>
<tr class="memitem:a01f39e9f0d284e32a4a529761293fb55"><td class="memTemplItemLeft" align="right" valign="top">constexpr <a class="el" href="group__sycl__esimd__core.html#gad3d821293325e83ff7ea04b0562225aa">sycl::ext::intel::esimd::atomic_op</a>&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a01f39e9f0d284e32a4a529761293fb55">to_atomic_op</a> ()</td></tr>
<tr class="separator:a01f39e9f0d284e32a4a529761293fb55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7d8875258bb034314255df666d2c1b3"><td class="memTemplParams" colspan="2">template&lt;sycl::ext::intel::esimd::atomic_op Op&gt; </td></tr>
<tr class="memitem:ac7d8875258bb034314255df666d2c1b3"><td class="memTemplItemLeft" align="right" valign="top">constexpr int&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#ac7d8875258bb034314255df666d2c1b3">get_num_args</a> ()</td></tr>
<tr class="separator:ac7d8875258bb034314255df666d2c1b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26d497bffbf69d4f7bb3db12cc85a8a5"><td class="memTemplParams" colspan="2">template&lt;typename T , lsc_data_size DS&gt; </td></tr>
<tr class="memitem:a26d497bffbf69d4f7bb3db12cc85a8a5"><td class="memTemplItemLeft" align="right" valign="top">constexpr void&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a26d497bffbf69d4f7bb3db12cc85a8a5">check_lsc_data_size</a> ()</td></tr>
<tr class="separator:a26d497bffbf69d4f7bb3db12cc85a8a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67147b76eb13e4c162d3997fbc1348e8"><td class="memTemplParams" colspan="2">template&lt;typename T , lsc_data_size DS&gt; </td></tr>
<tr class="memitem:a67147b76eb13e4c162d3997fbc1348e8"><td class="memTemplItemLeft" align="right" valign="top">constexpr <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a9bd99917636b94d50409d390ed3d53dd">lsc_data_size</a>&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a67147b76eb13e4c162d3997fbc1348e8">finalize_data_size</a> ()</td></tr>
<tr class="separator:a67147b76eb13e4c162d3997fbc1348e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ebd202acba01570ac3621f6ce43709a"><td class="memTemplParams" colspan="2">template&lt;int VS&gt; </td></tr>
<tr class="memitem:a9ebd202acba01570ac3621f6ce43709a"><td class="memTemplItemLeft" align="right" valign="top">constexpr void&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a9ebd202acba01570ac3621f6ce43709a">check_lsc_vector_size</a> ()</td></tr>
<tr class="separator:a9ebd202acba01570ac3621f6ce43709a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6643fa11a7c97aabcd81a3a2053cf11e"><td class="memTemplParams" colspan="2">template&lt;lsc_vector_size VS&gt; </td></tr>
<tr class="memitem:a6643fa11a7c97aabcd81a3a2053cf11e"><td class="memTemplItemLeft" align="right" valign="top">constexpr uint8_t&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a6643fa11a7c97aabcd81a3a2053cf11e">to_int</a> ()</td></tr>
<tr class="separator:a6643fa11a7c97aabcd81a3a2053cf11e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a692c60b320376f7b56e5e9d0a58471"><td class="memTemplParams" colspan="2">template&lt;int VS&gt; </td></tr>
<tr class="memitem:a1a692c60b320376f7b56e5e9d0a58471"><td class="memTemplItemLeft" align="right" valign="top">constexpr <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a9d16eecacd9a367bc8958447211aa1a4">lsc_vector_size</a>&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a1a692c60b320376f7b56e5e9d0a58471">to_lsc_vector_size</a> ()</td></tr>
<tr class="separator:a1a692c60b320376f7b56e5e9d0a58471"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bd5a4f8e34e3012bf0854ebfa83af23"><td class="memTemplParams" colspan="2">template&lt;cache_hint Val&gt; </td></tr>
<tr class="memitem:a9bd5a4f8e34e3012bf0854ebfa83af23"><td class="memTemplItemLeft" align="right" valign="top">constexpr bool&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a9bd5a4f8e34e3012bf0854ebfa83af23">are_all</a> (<a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd.html#a4a6d2e5ce8bbe9ce80bac4d1467b1e6c">cache_hint</a> First, <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd.html#a4a6d2e5ce8bbe9ce80bac4d1467b1e6c">cache_hint</a> Second)</td></tr>
<tr class="separator:a9bd5a4f8e34e3012bf0854ebfa83af23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3e013fff28c097d80cf60c125fca3ae"><td class="memTemplParams" colspan="2">template&lt;typename PropertyListT &gt; </td></tr>
<tr class="memitem:aa3e013fff28c097d80cf60c125fca3ae"><td class="memTemplItemLeft" align="right" valign="top">constexpr bool&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#aa3e013fff28c097d80cf60c125fca3ae">has_cache_hints</a> ()</td></tr>
<tr class="separator:aa3e013fff28c097d80cf60c125fca3ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af69245a342fad4d59268b46f730e8a8b"><td class="memTemplParams" colspan="2">template&lt;cache_action Action, typename PropertyListT &gt; </td></tr>
<tr class="memitem:af69245a342fad4d59268b46f730e8a8b"><td class="memTemplItemLeft" align="right" valign="top">void&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#af69245a342fad4d59268b46f730e8a8b">check_cache_hints</a> ()</td></tr>
<tr class="separator:af69245a342fad4d59268b46f730e8a8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea9a2e455d3653285955b0587dd482a9"><td class="memItemLeft" align="right" valign="top">constexpr <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a9bd99917636b94d50409d390ed3d53dd">lsc_data_size</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#aea9a2e455d3653285955b0587dd482a9">expand_data_size</a> (<a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a9bd99917636b94d50409d390ed3d53dd">lsc_data_size</a> DS)</td></tr>
<tr class="separator:aea9a2e455d3653285955b0587dd482a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a989dc5905ea60503f083bf70c1615809"><td class="memTemplParams" colspan="2">template&lt;class T1 , class T2 , int N, template&lt; class, int &gt; class SimdT, class SimdTx  = SimdT&lt;T1, N&gt;, class  = std::enable_if_t&lt;  std::is_integral_v&lt;T1&gt; &amp;&amp;std::is_integral_v&lt;T2&gt;  &gt;&gt; </td></tr>
<tr class="memitem:a989dc5905ea60503f083bf70c1615809"><td class="memTemplItemLeft" align="right" valign="top">auto&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a989dc5905ea60503f083bf70c1615809">operator^</a> (const __ESIMD_DNS::simd_obj_impl&lt; __raw_t&lt; T1 &gt;, N, SimdT&lt; T1, N &gt;&gt; &amp;LHS, const __ESIMD_DNS::simd_obj_impl&lt; __raw_t&lt; T2 &gt;, N, SimdT&lt; T2, N &gt;&gt; &amp;RHS)</td></tr>
<tr class="separator:a989dc5905ea60503f083bf70c1615809"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae605c438bebe173b9798723b05579456"><td class="memTemplParams" colspan="2">template&lt;class T1 , int N1, template&lt; class, int &gt; class SimdT1, class T2 , class SimdTx  = SimdT1&lt;T1, N1&gt;, class  = std::enable_if_t&lt;  std::is_integral_v&lt;T1&gt; &amp;&amp;std::is_integral_v&lt;T2&gt;  &gt;&gt; </td></tr>
<tr class="memitem:ae605c438bebe173b9798723b05579456"><td class="memTemplItemLeft" align="right" valign="top">auto&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#ae605c438bebe173b9798723b05579456">operator^</a> (const __ESIMD_DNS::simd_obj_impl&lt; __raw_t&lt; T1 &gt;, N1, SimdT1&lt; T1, N1 &gt;&gt; &amp;LHS, T2 RHS)</td></tr>
<tr class="separator:ae605c438bebe173b9798723b05579456"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fa6adfbc9a8fd7cd04b57f11e7444c6"><td class="memTemplParams" colspan="2">template&lt;class T1 , class T2 , int N2, template&lt; class, int &gt; class SimdT2, class SimdTx  = SimdT2&lt;T2, N2&gt;, class  = std::enable_if_t&lt;  std::is_integral_v&lt;T1&gt; &amp;&amp;std::is_integral_v&lt;T2&gt;  &gt;&gt; </td></tr>
<tr class="memitem:a4fa6adfbc9a8fd7cd04b57f11e7444c6"><td class="memTemplItemLeft" align="right" valign="top">auto&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a4fa6adfbc9a8fd7cd04b57f11e7444c6">operator^</a> (T1 LHS, const __ESIMD_DNS::simd_obj_impl&lt; __raw_t&lt; T2 &gt;, N2, SimdT2&lt; T2, N2 &gt;&gt; &amp;RHS)</td></tr>
<tr class="separator:a4fa6adfbc9a8fd7cd04b57f11e7444c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5916a05088d9bd9215635fbb678906de"><td class="memTemplParams" colspan="2">template&lt;class T1 , class T2 , int N, template&lt; class, int &gt; class SimdT, class SimdTx  = SimdT&lt;T1, N&gt;, class  = std::enable_if_t&lt;  std::is_integral_v&lt;T1&gt; &amp;&amp;std::is_integral_v&lt;T2&gt;  &gt;&gt; </td></tr>
<tr class="memitem:a5916a05088d9bd9215635fbb678906de"><td class="memTemplItemLeft" align="right" valign="top">auto&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a5916a05088d9bd9215635fbb678906de">operator|</a> (const __ESIMD_DNS::simd_obj_impl&lt; __raw_t&lt; T1 &gt;, N, SimdT&lt; T1, N &gt;&gt; &amp;LHS, const __ESIMD_DNS::simd_obj_impl&lt; __raw_t&lt; T2 &gt;, N, SimdT&lt; T2, N &gt;&gt; &amp;RHS)</td></tr>
<tr class="separator:a5916a05088d9bd9215635fbb678906de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a631b97ae965134c33a1bbf2b42db63e0"><td class="memTemplParams" colspan="2">template&lt;class T1 , int N1, template&lt; class, int &gt; class SimdT1, class T2 , class SimdTx  = SimdT1&lt;T1, N1&gt;, class  = std::enable_if_t&lt;  std::is_integral_v&lt;T1&gt; &amp;&amp;std::is_integral_v&lt;T2&gt;  &gt;&gt; </td></tr>
<tr class="memitem:a631b97ae965134c33a1bbf2b42db63e0"><td class="memTemplItemLeft" align="right" valign="top">auto&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a631b97ae965134c33a1bbf2b42db63e0">operator|</a> (const __ESIMD_DNS::simd_obj_impl&lt; __raw_t&lt; T1 &gt;, N1, SimdT1&lt; T1, N1 &gt;&gt; &amp;LHS, T2 RHS)</td></tr>
<tr class="separator:a631b97ae965134c33a1bbf2b42db63e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee2d5ab5ddda39d953e61a5157d54d5c"><td class="memTemplParams" colspan="2">template&lt;class T1 , class T2 , int N2, template&lt; class, int &gt; class SimdT2, class SimdTx  = SimdT2&lt;T2, N2&gt;, class  = std::enable_if_t&lt;  std::is_integral_v&lt;T1&gt; &amp;&amp;std::is_integral_v&lt;T2&gt;  &gt;&gt; </td></tr>
<tr class="memitem:aee2d5ab5ddda39d953e61a5157d54d5c"><td class="memTemplItemLeft" align="right" valign="top">auto&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#aee2d5ab5ddda39d953e61a5157d54d5c">operator|</a> (T1 LHS, const __ESIMD_DNS::simd_obj_impl&lt; __raw_t&lt; T2 &gt;, N2, SimdT2&lt; T2, N2 &gt;&gt; &amp;RHS)</td></tr>
<tr class="separator:aee2d5ab5ddda39d953e61a5157d54d5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb57a88220e2b0f6589008a776864e07"><td class="memTemplParams" colspan="2">template&lt;class T1 , class T2 , int N, template&lt; class, int &gt; class SimdT, class SimdTx  = SimdT&lt;T1, N&gt;, class  = std::enable_if_t&lt;  std::is_integral_v&lt;T1&gt; &amp;&amp;std::is_integral_v&lt;T2&gt;  &gt;&gt; </td></tr>
<tr class="memitem:adb57a88220e2b0f6589008a776864e07"><td class="memTemplItemLeft" align="right" valign="top">auto&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#adb57a88220e2b0f6589008a776864e07">operator&amp;</a> (const __ESIMD_DNS::simd_obj_impl&lt; __raw_t&lt; T1 &gt;, N, SimdT&lt; T1, N &gt;&gt; &amp;LHS, const __ESIMD_DNS::simd_obj_impl&lt; __raw_t&lt; T2 &gt;, N, SimdT&lt; T2, N &gt;&gt; &amp;RHS)</td></tr>
<tr class="separator:adb57a88220e2b0f6589008a776864e07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5d7951bb624a9ea424038cfed42ac71"><td class="memTemplParams" colspan="2">template&lt;class T1 , int N1, template&lt; class, int &gt; class SimdT1, class T2 , class SimdTx  = SimdT1&lt;T1, N1&gt;, class  = std::enable_if_t&lt;  std::is_integral_v&lt;T1&gt; &amp;&amp;std::is_integral_v&lt;T2&gt;  &gt;&gt; </td></tr>
<tr class="memitem:ad5d7951bb624a9ea424038cfed42ac71"><td class="memTemplItemLeft" align="right" valign="top">auto&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#ad5d7951bb624a9ea424038cfed42ac71">operator&amp;</a> (const __ESIMD_DNS::simd_obj_impl&lt; __raw_t&lt; T1 &gt;, N1, SimdT1&lt; T1, N1 &gt;&gt; &amp;LHS, T2 RHS)</td></tr>
<tr class="separator:ad5d7951bb624a9ea424038cfed42ac71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23107f8eedd923c5e7d47ad676fbb38a"><td class="memTemplParams" colspan="2">template&lt;class T1 , class T2 , int N2, template&lt; class, int &gt; class SimdT2, class SimdTx  = SimdT2&lt;T2, N2&gt;, class  = std::enable_if_t&lt;  std::is_integral_v&lt;T1&gt; &amp;&amp;std::is_integral_v&lt;T2&gt;  &gt;&gt; </td></tr>
<tr class="memitem:a23107f8eedd923c5e7d47ad676fbb38a"><td class="memTemplItemLeft" align="right" valign="top">auto&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a23107f8eedd923c5e7d47ad676fbb38a">operator&amp;</a> (T1 LHS, const __ESIMD_DNS::simd_obj_impl&lt; __raw_t&lt; T2 &gt;, N2, SimdT2&lt; T2, N2 &gt;&gt; &amp;RHS)</td></tr>
<tr class="separator:a23107f8eedd923c5e7d47ad676fbb38a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27ec95e906578a2528a654232709c76c"><td class="memTemplParams" colspan="2">template&lt;class T1 , class T2 , int N, template&lt; class, int &gt; class SimdT, class SimdTx  = SimdT&lt;T1, N&gt;, class  = std::enable_if_t&lt;  std::is_integral_v&lt;T1&gt; &amp;&amp;std::is_integral_v&lt;T2&gt;   &amp;&amp;__ESIMD_DNS::is_simd_type_v&lt;SimdTx&gt;  &gt;&gt; </td></tr>
<tr class="memitem:a27ec95e906578a2528a654232709c76c"><td class="memTemplItemLeft" align="right" valign="top">auto&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a27ec95e906578a2528a654232709c76c">operator%</a> (const __ESIMD_DNS::simd_obj_impl&lt; __raw_t&lt; T1 &gt;, N, SimdT&lt; T1, N &gt;&gt; &amp;LHS, const __ESIMD_DNS::simd_obj_impl&lt; __raw_t&lt; T2 &gt;, N, SimdT&lt; T2, N &gt;&gt; &amp;RHS)</td></tr>
<tr class="separator:a27ec95e906578a2528a654232709c76c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24ca9c0280682443f886dd58055122be"><td class="memTemplParams" colspan="2">template&lt;class T1 , int N1, template&lt; class, int &gt; class SimdT1, class T2 , class SimdTx  = SimdT1&lt;T1, N1&gt;, class  = std::enable_if_t&lt;  std::is_integral_v&lt;T1&gt; &amp;&amp;std::is_integral_v&lt;T2&gt;   &amp;&amp;__ESIMD_DNS::is_simd_type_v&lt;SimdTx&gt;  &gt;&gt; </td></tr>
<tr class="memitem:a24ca9c0280682443f886dd58055122be"><td class="memTemplItemLeft" align="right" valign="top">auto&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a24ca9c0280682443f886dd58055122be">operator%</a> (const __ESIMD_DNS::simd_obj_impl&lt; __raw_t&lt; T1 &gt;, N1, SimdT1&lt; T1, N1 &gt;&gt; &amp;LHS, T2 RHS)</td></tr>
<tr class="separator:a24ca9c0280682443f886dd58055122be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71b41c4148f027e6caf67d201417cf48"><td class="memTemplParams" colspan="2">template&lt;class T1 , class T2 , int N2, template&lt; class, int &gt; class SimdT2, class SimdTx  = SimdT2&lt;T2, N2&gt;, class  = std::enable_if_t&lt;  std::is_integral_v&lt;T1&gt; &amp;&amp;std::is_integral_v&lt;T2&gt;   &amp;&amp;__ESIMD_DNS::is_simd_type_v&lt;SimdTx&gt;  &gt;&gt; </td></tr>
<tr class="memitem:a71b41c4148f027e6caf67d201417cf48"><td class="memTemplItemLeft" align="right" valign="top">auto&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a71b41c4148f027e6caf67d201417cf48">operator%</a> (T1 LHS, const __ESIMD_DNS::simd_obj_impl&lt; __raw_t&lt; T2 &gt;, N2, SimdT2&lt; T2, N2 &gt;&gt; &amp;RHS)</td></tr>
<tr class="separator:a71b41c4148f027e6caf67d201417cf48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a847e7a4ae6c33b72fff0bc0c48b84ead"><td class="memTemplParams" colspan="2">template&lt;class T1 , class T2 , int N, template&lt; class, int &gt; class SimdT, class SimdTx  = SimdT&lt;T1, N&gt;, class  = std::enable_if_t&lt;  std::is_integral_v&lt;T1&gt; &amp;&amp;std::is_integral_v&lt;T2&gt;   &amp;&amp;__ESIMD_DNS::is_simd_type_v&lt;SimdTx&gt;  &gt;&gt; </td></tr>
<tr class="memitem:a847e7a4ae6c33b72fff0bc0c48b84ead"><td class="memTemplItemLeft" align="right" valign="top">auto&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a847e7a4ae6c33b72fff0bc0c48b84ead">operator&lt;&lt;</a> (const __ESIMD_DNS::simd_obj_impl&lt; __raw_t&lt; T1 &gt;, N, SimdT&lt; T1, N &gt;&gt; &amp;LHS, const __ESIMD_DNS::simd_obj_impl&lt; __raw_t&lt; T2 &gt;, N, SimdT&lt; T2, N &gt;&gt; &amp;RHS)</td></tr>
<tr class="separator:a847e7a4ae6c33b72fff0bc0c48b84ead"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff497e60584d8b77e6904c7848437690"><td class="memTemplParams" colspan="2">template&lt;class T1 , int N1, template&lt; class, int &gt; class SimdT1, class T2 , class SimdTx  = SimdT1&lt;T1, N1&gt;, class  = std::enable_if_t&lt;  std::is_integral_v&lt;T1&gt; &amp;&amp;std::is_integral_v&lt;T2&gt;   &amp;&amp;__ESIMD_DNS::is_simd_type_v&lt;SimdTx&gt;  &gt;&gt; </td></tr>
<tr class="memitem:aff497e60584d8b77e6904c7848437690"><td class="memTemplItemLeft" align="right" valign="top">auto&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#aff497e60584d8b77e6904c7848437690">operator&lt;&lt;</a> (const __ESIMD_DNS::simd_obj_impl&lt; __raw_t&lt; T1 &gt;, N1, SimdT1&lt; T1, N1 &gt;&gt; &amp;LHS, T2 RHS)</td></tr>
<tr class="separator:aff497e60584d8b77e6904c7848437690"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2660d8e43b0994c006c30dcf605197a"><td class="memTemplParams" colspan="2">template&lt;class T1 , class T2 , int N2, template&lt; class, int &gt; class SimdT2, class SimdTx  = SimdT2&lt;T2, N2&gt;, class  = std::enable_if_t&lt;  std::is_integral_v&lt;T1&gt; &amp;&amp;std::is_integral_v&lt;T2&gt;   &amp;&amp;__ESIMD_DNS::is_simd_type_v&lt;SimdTx&gt;  &gt;&gt; </td></tr>
<tr class="memitem:ac2660d8e43b0994c006c30dcf605197a"><td class="memTemplItemLeft" align="right" valign="top">auto&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#ac2660d8e43b0994c006c30dcf605197a">operator&lt;&lt;</a> (T1 LHS, const __ESIMD_DNS::simd_obj_impl&lt; __raw_t&lt; T2 &gt;, N2, SimdT2&lt; T2, N2 &gt;&gt; &amp;RHS)</td></tr>
<tr class="separator:ac2660d8e43b0994c006c30dcf605197a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7356914bd5299fcca7ac837209464e23"><td class="memTemplParams" colspan="2">template&lt;class T1 , class T2 , int N, template&lt; class, int &gt; class SimdT, class SimdTx  = SimdT&lt;T1, N&gt;, class  = std::enable_if_t&lt;  std::is_integral_v&lt;T1&gt; &amp;&amp;std::is_integral_v&lt;T2&gt;   &amp;&amp;__ESIMD_DNS::is_simd_type_v&lt;SimdTx&gt;  &gt;&gt; </td></tr>
<tr class="memitem:a7356914bd5299fcca7ac837209464e23"><td class="memTemplItemLeft" align="right" valign="top">auto&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a7356914bd5299fcca7ac837209464e23">operator&gt;&gt;</a> (const __ESIMD_DNS::simd_obj_impl&lt; __raw_t&lt; T1 &gt;, N, SimdT&lt; T1, N &gt;&gt; &amp;LHS, const __ESIMD_DNS::simd_obj_impl&lt; __raw_t&lt; T2 &gt;, N, SimdT&lt; T2, N &gt;&gt; &amp;RHS)</td></tr>
<tr class="separator:a7356914bd5299fcca7ac837209464e23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5c15822d6d73ee33baae5c4e1dfdcbc"><td class="memTemplParams" colspan="2">template&lt;class T1 , int N1, template&lt; class, int &gt; class SimdT1, class T2 , class SimdTx  = SimdT1&lt;T1, N1&gt;, class  = std::enable_if_t&lt;  std::is_integral_v&lt;T1&gt; &amp;&amp;std::is_integral_v&lt;T2&gt;   &amp;&amp;__ESIMD_DNS::is_simd_type_v&lt;SimdTx&gt;  &gt;&gt; </td></tr>
<tr class="memitem:ae5c15822d6d73ee33baae5c4e1dfdcbc"><td class="memTemplItemLeft" align="right" valign="top">auto&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#ae5c15822d6d73ee33baae5c4e1dfdcbc">operator&gt;&gt;</a> (const __ESIMD_DNS::simd_obj_impl&lt; __raw_t&lt; T1 &gt;, N1, SimdT1&lt; T1, N1 &gt;&gt; &amp;LHS, T2 RHS)</td></tr>
<tr class="separator:ae5c15822d6d73ee33baae5c4e1dfdcbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1be63f30335eb64ea136e809dba83417"><td class="memTemplParams" colspan="2">template&lt;class T1 , class T2 , int N2, template&lt; class, int &gt; class SimdT2, class SimdTx  = SimdT2&lt;T2, N2&gt;, class  = std::enable_if_t&lt;  std::is_integral_v&lt;T1&gt; &amp;&amp;std::is_integral_v&lt;T2&gt;   &amp;&amp;__ESIMD_DNS::is_simd_type_v&lt;SimdTx&gt;  &gt;&gt; </td></tr>
<tr class="memitem:a1be63f30335eb64ea136e809dba83417"><td class="memTemplItemLeft" align="right" valign="top">auto&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a1be63f30335eb64ea136e809dba83417">operator&gt;&gt;</a> (T1 LHS, const __ESIMD_DNS::simd_obj_impl&lt; __raw_t&lt; T2 &gt;, N2, SimdT2&lt; T2, N2 &gt;&gt; &amp;RHS)</td></tr>
<tr class="separator:a1be63f30335eb64ea136e809dba83417"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0895e073eea471ed2f32c0c8a5f392d1"><td class="memTemplParams" colspan="2">template&lt;class T1 , class T2 , int N, template&lt; class, int &gt; class SimdT, class SimdTx  = SimdT&lt;T1, N&gt;, class  = std::enable_if_t&lt;  __ESIMD_DNS::is_valid_simd_elem_type_v&lt;T1&gt;   &amp;&amp;__ESIMD_DNS::is_valid_simd_elem_type_v&lt;T2&gt;   &amp;&amp;__ESIMD_DNS::is_simd_type_v&lt;SimdTx&gt;  &gt;&gt; </td></tr>
<tr class="memitem:a0895e073eea471ed2f32c0c8a5f392d1"><td class="memTemplItemLeft" align="right" valign="top">auto&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a0895e073eea471ed2f32c0c8a5f392d1">operator+</a> (const __ESIMD_DNS::simd_obj_impl&lt; __raw_t&lt; T1 &gt;, N, SimdT&lt; T1, N &gt;&gt; &amp;LHS, const __ESIMD_DNS::simd_obj_impl&lt; __raw_t&lt; T2 &gt;, N, SimdT&lt; T2, N &gt;&gt; &amp;RHS)</td></tr>
<tr class="separator:a0895e073eea471ed2f32c0c8a5f392d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6576932903c3c131318e822b7a23f450"><td class="memTemplParams" colspan="2">template&lt;class T1 , int N1, template&lt; class, int &gt; class SimdT1, class T2 , class SimdTx  = SimdT1&lt;T1, N1&gt;, class  = std::enable_if_t&lt;  __ESIMD_DNS::is_valid_simd_elem_type_v&lt;T1&gt;   &amp;&amp;__ESIMD_DNS::is_valid_simd_elem_type_v&lt;T2&gt;   &amp;&amp;__ESIMD_DNS::is_simd_type_v&lt;SimdTx&gt;  &gt;&gt; </td></tr>
<tr class="memitem:a6576932903c3c131318e822b7a23f450"><td class="memTemplItemLeft" align="right" valign="top">auto&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a6576932903c3c131318e822b7a23f450">operator+</a> (const __ESIMD_DNS::simd_obj_impl&lt; __raw_t&lt; T1 &gt;, N1, SimdT1&lt; T1, N1 &gt;&gt; &amp;LHS, T2 RHS)</td></tr>
<tr class="separator:a6576932903c3c131318e822b7a23f450"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9fa97a0e4577acfe17d29bd8cfd4ead"><td class="memTemplParams" colspan="2">template&lt;class T1 , class T2 , int N2, template&lt; class, int &gt; class SimdT2, class SimdTx  = SimdT2&lt;T2, N2&gt;, class  = std::enable_if_t&lt;  __ESIMD_DNS::is_valid_simd_elem_type_v&lt;T1&gt;   &amp;&amp;__ESIMD_DNS::is_valid_simd_elem_type_v&lt;T2&gt;   &amp;&amp;__ESIMD_DNS::is_simd_type_v&lt;SimdTx&gt;  &gt;&gt; </td></tr>
<tr class="memitem:ac9fa97a0e4577acfe17d29bd8cfd4ead"><td class="memTemplItemLeft" align="right" valign="top">auto&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#ac9fa97a0e4577acfe17d29bd8cfd4ead">operator+</a> (T1 LHS, const __ESIMD_DNS::simd_obj_impl&lt; __raw_t&lt; T2 &gt;, N2, SimdT2&lt; T2, N2 &gt;&gt; &amp;RHS)</td></tr>
<tr class="separator:ac9fa97a0e4577acfe17d29bd8cfd4ead"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0ac54c4f23acd09ae9c62e6e8a72bcd"><td class="memTemplParams" colspan="2">template&lt;class T1 , class T2 , int N, template&lt; class, int &gt; class SimdT, class SimdTx  = SimdT&lt;T1, N&gt;, class  = std::enable_if_t&lt;  __ESIMD_DNS::is_valid_simd_elem_type_v&lt;T1&gt;   &amp;&amp;__ESIMD_DNS::is_valid_simd_elem_type_v&lt;T2&gt;   &amp;&amp;__ESIMD_DNS::is_simd_type_v&lt;SimdTx&gt;  &gt;&gt; </td></tr>
<tr class="memitem:ac0ac54c4f23acd09ae9c62e6e8a72bcd"><td class="memTemplItemLeft" align="right" valign="top">auto&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#ac0ac54c4f23acd09ae9c62e6e8a72bcd">operator-</a> (const __ESIMD_DNS::simd_obj_impl&lt; __raw_t&lt; T1 &gt;, N, SimdT&lt; T1, N &gt;&gt; &amp;LHS, const __ESIMD_DNS::simd_obj_impl&lt; __raw_t&lt; T2 &gt;, N, SimdT&lt; T2, N &gt;&gt; &amp;RHS)</td></tr>
<tr class="separator:ac0ac54c4f23acd09ae9c62e6e8a72bcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13e013c7745ddf322fa27660fa6838a4"><td class="memTemplParams" colspan="2">template&lt;class T1 , int N1, template&lt; class, int &gt; class SimdT1, class T2 , class SimdTx  = SimdT1&lt;T1, N1&gt;, class  = std::enable_if_t&lt;  __ESIMD_DNS::is_valid_simd_elem_type_v&lt;T1&gt;   &amp;&amp;__ESIMD_DNS::is_valid_simd_elem_type_v&lt;T2&gt;   &amp;&amp;__ESIMD_DNS::is_simd_type_v&lt;SimdTx&gt;  &gt;&gt; </td></tr>
<tr class="memitem:a13e013c7745ddf322fa27660fa6838a4"><td class="memTemplItemLeft" align="right" valign="top">auto&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a13e013c7745ddf322fa27660fa6838a4">operator-</a> (const __ESIMD_DNS::simd_obj_impl&lt; __raw_t&lt; T1 &gt;, N1, SimdT1&lt; T1, N1 &gt;&gt; &amp;LHS, T2 RHS)</td></tr>
<tr class="separator:a13e013c7745ddf322fa27660fa6838a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a230fce84e56126931ad6ccf231d05d2f"><td class="memTemplParams" colspan="2">template&lt;class T1 , class T2 , int N2, template&lt; class, int &gt; class SimdT2, class SimdTx  = SimdT2&lt;T2, N2&gt;, class  = std::enable_if_t&lt;  __ESIMD_DNS::is_valid_simd_elem_type_v&lt;T1&gt;   &amp;&amp;__ESIMD_DNS::is_valid_simd_elem_type_v&lt;T2&gt;   &amp;&amp;__ESIMD_DNS::is_simd_type_v&lt;SimdTx&gt;  &gt;&gt; </td></tr>
<tr class="memitem:a230fce84e56126931ad6ccf231d05d2f"><td class="memTemplItemLeft" align="right" valign="top">auto&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a230fce84e56126931ad6ccf231d05d2f">operator-</a> (T1 LHS, const __ESIMD_DNS::simd_obj_impl&lt; __raw_t&lt; T2 &gt;, N2, SimdT2&lt; T2, N2 &gt;&gt; &amp;RHS)</td></tr>
<tr class="separator:a230fce84e56126931ad6ccf231d05d2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abea33420d116aa9cd754978cb51d5081"><td class="memTemplParams" colspan="2">template&lt;class T1 , class T2 , int N, template&lt; class, int &gt; class SimdT, class SimdTx  = SimdT&lt;T1, N&gt;, class  = std::enable_if_t&lt;  __ESIMD_DNS::is_valid_simd_elem_type_v&lt;T1&gt;   &amp;&amp;__ESIMD_DNS::is_valid_simd_elem_type_v&lt;T2&gt;   &amp;&amp;__ESIMD_DNS::is_simd_type_v&lt;SimdTx&gt;  &gt;&gt; </td></tr>
<tr class="memitem:abea33420d116aa9cd754978cb51d5081"><td class="memTemplItemLeft" align="right" valign="top">auto&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#abea33420d116aa9cd754978cb51d5081">operator*</a> (const __ESIMD_DNS::simd_obj_impl&lt; __raw_t&lt; T1 &gt;, N, SimdT&lt; T1, N &gt;&gt; &amp;LHS, const __ESIMD_DNS::simd_obj_impl&lt; __raw_t&lt; T2 &gt;, N, SimdT&lt; T2, N &gt;&gt; &amp;RHS)</td></tr>
<tr class="separator:abea33420d116aa9cd754978cb51d5081"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03ced7810e93eaf856766535e8183088"><td class="memTemplParams" colspan="2">template&lt;class T1 , int N1, template&lt; class, int &gt; class SimdT1, class T2 , class SimdTx  = SimdT1&lt;T1, N1&gt;, class  = std::enable_if_t&lt;  __ESIMD_DNS::is_valid_simd_elem_type_v&lt;T1&gt;   &amp;&amp;__ESIMD_DNS::is_valid_simd_elem_type_v&lt;T2&gt;   &amp;&amp;__ESIMD_DNS::is_simd_type_v&lt;SimdTx&gt;  &gt;&gt; </td></tr>
<tr class="memitem:a03ced7810e93eaf856766535e8183088"><td class="memTemplItemLeft" align="right" valign="top">auto&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a03ced7810e93eaf856766535e8183088">operator*</a> (const __ESIMD_DNS::simd_obj_impl&lt; __raw_t&lt; T1 &gt;, N1, SimdT1&lt; T1, N1 &gt;&gt; &amp;LHS, T2 RHS)</td></tr>
<tr class="separator:a03ced7810e93eaf856766535e8183088"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c6fb6c44ce5fd9db8a44c36f6dc17c2"><td class="memTemplParams" colspan="2">template&lt;class T1 , class T2 , int N2, template&lt; class, int &gt; class SimdT2, class SimdTx  = SimdT2&lt;T2, N2&gt;, class  = std::enable_if_t&lt;  __ESIMD_DNS::is_valid_simd_elem_type_v&lt;T1&gt;   &amp;&amp;__ESIMD_DNS::is_valid_simd_elem_type_v&lt;T2&gt;   &amp;&amp;__ESIMD_DNS::is_simd_type_v&lt;SimdTx&gt;  &gt;&gt; </td></tr>
<tr class="memitem:a2c6fb6c44ce5fd9db8a44c36f6dc17c2"><td class="memTemplItemLeft" align="right" valign="top">auto&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a2c6fb6c44ce5fd9db8a44c36f6dc17c2">operator*</a> (T1 LHS, const __ESIMD_DNS::simd_obj_impl&lt; __raw_t&lt; T2 &gt;, N2, SimdT2&lt; T2, N2 &gt;&gt; &amp;RHS)</td></tr>
<tr class="separator:a2c6fb6c44ce5fd9db8a44c36f6dc17c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a774ce41923045bfd1d6aeee8b62a2965"><td class="memTemplParams" colspan="2">template&lt;class T1 , class T2 , int N, template&lt; class, int &gt; class SimdT, class SimdTx  = SimdT&lt;T1, N&gt;, class  = std::enable_if_t&lt;  __ESIMD_DNS::is_valid_simd_elem_type_v&lt;T1&gt;   &amp;&amp;__ESIMD_DNS::is_valid_simd_elem_type_v&lt;T2&gt;   &amp;&amp;__ESIMD_DNS::is_simd_type_v&lt;SimdTx&gt;  &gt;&gt; </td></tr>
<tr class="memitem:a774ce41923045bfd1d6aeee8b62a2965"><td class="memTemplItemLeft" align="right" valign="top">auto&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a774ce41923045bfd1d6aeee8b62a2965">operator/</a> (const __ESIMD_DNS::simd_obj_impl&lt; __raw_t&lt; T1 &gt;, N, SimdT&lt; T1, N &gt;&gt; &amp;LHS, const __ESIMD_DNS::simd_obj_impl&lt; __raw_t&lt; T2 &gt;, N, SimdT&lt; T2, N &gt;&gt; &amp;RHS)</td></tr>
<tr class="separator:a774ce41923045bfd1d6aeee8b62a2965"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6ed454ff7e0e56bd3498f54861247c7"><td class="memTemplParams" colspan="2">template&lt;class T1 , int N1, template&lt; class, int &gt; class SimdT1, class T2 , class SimdTx  = SimdT1&lt;T1, N1&gt;, class  = std::enable_if_t&lt;  __ESIMD_DNS::is_valid_simd_elem_type_v&lt;T1&gt;   &amp;&amp;__ESIMD_DNS::is_valid_simd_elem_type_v&lt;T2&gt;   &amp;&amp;__ESIMD_DNS::is_simd_type_v&lt;SimdTx&gt;  &gt;&gt; </td></tr>
<tr class="memitem:ab6ed454ff7e0e56bd3498f54861247c7"><td class="memTemplItemLeft" align="right" valign="top">auto&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#ab6ed454ff7e0e56bd3498f54861247c7">operator/</a> (const __ESIMD_DNS::simd_obj_impl&lt; __raw_t&lt; T1 &gt;, N1, SimdT1&lt; T1, N1 &gt;&gt; &amp;LHS, T2 RHS)</td></tr>
<tr class="separator:ab6ed454ff7e0e56bd3498f54861247c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafb59dccc75266d2647a79ef51e64c57"><td class="memTemplParams" colspan="2">template&lt;class T1 , class T2 , int N2, template&lt; class, int &gt; class SimdT2, class SimdTx  = SimdT2&lt;T2, N2&gt;, class  = std::enable_if_t&lt;  __ESIMD_DNS::is_valid_simd_elem_type_v&lt;T1&gt;   &amp;&amp;__ESIMD_DNS::is_valid_simd_elem_type_v&lt;T2&gt;   &amp;&amp;__ESIMD_DNS::is_simd_type_v&lt;SimdTx&gt;  &gt;&gt; </td></tr>
<tr class="memitem:aafb59dccc75266d2647a79ef51e64c57"><td class="memTemplItemLeft" align="right" valign="top">auto&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#aafb59dccc75266d2647a79ef51e64c57">operator/</a> (T1 LHS, const __ESIMD_DNS::simd_obj_impl&lt; __raw_t&lt; T2 &gt;, N2, SimdT2&lt; T2, N2 &gt;&gt; &amp;RHS)</td></tr>
<tr class="separator:aafb59dccc75266d2647a79ef51e64c57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3538815b149f3a6c47c15343b0a7e99"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#ac3538815b149f3a6c47c15343b0a7e99">__ESIMD_DEF_SIMD_OBJ_IMPL_CMP_OP</a> (&lt;, CmpOp::lt, __ESIMD_DNS::is_simd_type_v&lt; SimdTx &gt;) __ESIMD_DEF_SIMD_OBJ_IMPL_CMP_OP(&gt;</td></tr>
<tr class="separator:ac3538815b149f3a6c47c15343b0a7e99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af41e1c282f067be95bb4bc9ed919c76b"><td class="memItemLeft" align="right" valign="top">__ESIMD_DNS::is_simd_type_v&lt; SimdTx &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#af41e1c282f067be95bb4bc9ed919c76b">__ESIMD_DEF_SIMD_OBJ_IMPL_CMP_OP</a> (&lt;=, CmpOp::lte, __ESIMD_DNS::is_simd_type_v&lt; SimdTx &gt;) __ESIMD_DEF_SIMD_OBJ_IMPL_CMP_OP(&gt;</td></tr>
<tr class="separator:af41e1c282f067be95bb4bc9ed919c76b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54bb1c15d2b07d67c1e3f1d54d89d984"><td class="memTemplParams" colspan="2">template&lt;typename T0 , typename T1 , int SZ, template&lt; typename RT, typename T, int N &gt; class OpType&gt; </td></tr>
<tr class="memitem:a54bb1c15d2b07d67c1e3f1d54d89d984"><td class="memTemplItemLeft" align="right" valign="top">T0&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a54bb1c15d2b07d67c1e3f1d54d89d984">reduce_single</a> (<a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">simd</a>&lt; T1, <a class="el" href="group__sycl__esimd__math.html#ga5f719dfcd71f24e8fe68091ce686e7c4">SZ</a> &gt; v)</td></tr>
<tr class="separator:a54bb1c15d2b07d67c1e3f1d54d89d984"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba40017e4c76ce7e7f79f35267dfdf8d"><td class="memTemplParams" colspan="2">template&lt;typename T0 , typename T1 , int N1, int N2, template&lt; typename RT, typename T, int N &gt; class OpType&gt; </td></tr>
<tr class="memitem:aba40017e4c76ce7e7f79f35267dfdf8d"><td class="memTemplItemLeft" align="right" valign="top">T0&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#aba40017e4c76ce7e7f79f35267dfdf8d">reduce_pair</a> (<a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">simd</a>&lt; T1, N1 &gt; v1, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">simd</a>&lt; T1, N2 &gt; v2)</td></tr>
<tr class="separator:aba40017e4c76ce7e7f79f35267dfdf8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a1ff1600708a556ab7d4c80728bd918"><td class="memTemplParams" colspan="2">template&lt;typename T0 , typename T1 , int SZ, template&lt; typename RT, typename T, int N &gt; class OpType&gt; </td></tr>
<tr class="memitem:a1a1ff1600708a556ab7d4c80728bd918"><td class="memTemplItemLeft" align="right" valign="top">T0&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a1a1ff1600708a556ab7d4c80728bd918">reduce</a> (<a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">simd</a>&lt; T1, <a class="el" href="group__sycl__esimd__math.html#ga5f719dfcd71f24e8fe68091ce686e7c4">SZ</a> &gt; v)</td></tr>
<tr class="separator:a1a1ff1600708a556ab7d4c80728bd918"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cc9991f56cbc1fb1e506a4f76f65a30"><td class="memTemplParams" colspan="2">template&lt;typename T0 , typename T1 , int SZ&gt; </td></tr>
<tr class="memitem:a6cc9991f56cbc1fb1e506a4f76f65a30"><td class="memTemplItemLeft" align="right" valign="top">ESIMD_INLINE ESIMD_NODEBUG T0&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a6cc9991f56cbc1fb1e506a4f76f65a30">sum</a> (<a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">simd</a>&lt; T1, <a class="el" href="group__sycl__esimd__math.html#ga5f719dfcd71f24e8fe68091ce686e7c4">SZ</a> &gt; v)</td></tr>
<tr class="separator:a6cc9991f56cbc1fb1e506a4f76f65a30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e6292de38ff3b7204b61f9100507f6f"><td class="memTemplParams" colspan="2">template&lt;typename T0 , typename T1 , int SZ&gt; </td></tr>
<tr class="memitem:a1e6292de38ff3b7204b61f9100507f6f"><td class="memTemplItemLeft" align="right" valign="top">ESIMD_INLINE ESIMD_NODEBUG T0&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a1e6292de38ff3b7204b61f9100507f6f">prod</a> (<a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">simd</a>&lt; T1, <a class="el" href="group__sycl__esimd__math.html#ga5f719dfcd71f24e8fe68091ce686e7c4">SZ</a> &gt; v)</td></tr>
<tr class="separator:a1e6292de38ff3b7204b61f9100507f6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad14ff9b36d5670b45b626f588a6ec93"><td class="memTemplParams" colspan="2">template&lt;typename RT , typename T , int N&gt; </td></tr>
<tr class="memitem:aad14ff9b36d5670b45b626f588a6ec93"><td class="memTemplItemLeft" align="right" valign="top">ESIMD_INLINE <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">simd</a>&lt; RT, N &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#aad14ff9b36d5670b45b626f588a6ec93">lsc_format_input</a> (<a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">simd</a>&lt; T, N &gt; Vals)</td></tr>
<tr class="separator:aad14ff9b36d5670b45b626f588a6ec93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a102d0133df8fdfae47fb8ee81327d44c"><td class="memTemplParams" colspan="2">template&lt;typename T , typename T1 , int N&gt; </td></tr>
<tr class="memitem:a102d0133df8fdfae47fb8ee81327d44c"><td class="memTemplItemLeft" align="right" valign="top">ESIMD_INLINE <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">simd</a>&lt; T, N &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a102d0133df8fdfae47fb8ee81327d44c">lsc_format_ret</a> (<a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">simd</a>&lt; T1, N &gt; Vals)</td></tr>
<tr class="separator:a102d0133df8fdfae47fb8ee81327d44c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55252ee9bd8e5655446d1876e53d9249"><td class="memTemplParams" colspan="2">template&lt;typename PropertyListT , cache_level Level&gt; </td></tr>
<tr class="memitem:a55252ee9bd8e5655446d1876e53d9249"><td class="memTemplItemLeft" align="right" valign="top">constexpr <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd.html#a4a6d2e5ce8bbe9ce80bac4d1467b1e6c">cache_hint</a>&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a55252ee9bd8e5655446d1876e53d9249">getCacheHintForIntrin</a> ()</td></tr>
<tr class="memdesc:a55252ee9bd8e5655446d1876e53d9249"><td class="mdescLeft">&#160;</td><td class="mdescRight">Extracts a cache hint with the given 'Level' to pass it to ESIMD/GENX intrinsics.  <a href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a55252ee9bd8e5655446d1876e53d9249">More...</a><br /></td></tr>
<tr class="separator:a55252ee9bd8e5655446d1876e53d9249"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a897c2ef5c46311208df0d65cf1be864d"><td class="memTemplParams" colspan="2">template&lt;typename T , int NElts, lsc_data_size DS, typename PropertyListT , int N, typename OffsetT &gt; </td></tr>
<tr class="memitem:a897c2ef5c46311208df0d65cf1be864d"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">simd</a>&lt; T, N *NElts &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a897c2ef5c46311208df0d65cf1be864d">gather_impl</a> (const T *p, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">simd</a>&lt; OffsetT, N &gt; offsets, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">simd_mask</a>&lt; N &gt; pred, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">simd</a>&lt; T, N *NElts &gt; pass_thru)</td></tr>
<tr class="memdesc:a897c2ef5c46311208df0d65cf1be864d"><td class="mdescLeft">&#160;</td><td class="mdescRight">USM pointer gather.  <a href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a897c2ef5c46311208df0d65cf1be864d">More...</a><br /></td></tr>
<tr class="separator:a897c2ef5c46311208df0d65cf1be864d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa94bdb40e6a58501fed535d2c58af012"><td class="memTemplParams" colspan="2">template&lt;typename T , int NElts, lsc_data_size DS, typename PropertyListT , int N, typename Toffset &gt; </td></tr>
<tr class="memitem:aa94bdb40e6a58501fed535d2c58af012"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API void&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#aa94bdb40e6a58501fed535d2c58af012">scatter_impl</a> (T *p, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">simd</a>&lt; Toffset, N &gt; offsets, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">simd</a>&lt; T, N *NElts &gt; vals, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">simd_mask</a>&lt; N &gt; pred)</td></tr>
<tr class="memdesc:aa94bdb40e6a58501fed535d2c58af012"><td class="mdescLeft">&#160;</td><td class="mdescRight">USM pointer scatter.  <a href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#aa94bdb40e6a58501fed535d2c58af012">More...</a><br /></td></tr>
<tr class="separator:aa94bdb40e6a58501fed535d2c58af012"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ea1071d41d33c10445a37f98bfe6098"><td class="memItemLeft" align="right" valign="top">constexpr bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a2ea1071d41d33c10445a37f98bfe6098">isMaskedGatherScatterLLVMAvailable</a> ()</td></tr>
<tr class="separator:a2ea1071d41d33c10445a37f98bfe6098"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4bc9c6fdcb3389204cf2154101aa544"><td class="memTemplParams" colspan="2">template&lt;typename T , int NElts, typename PropertyListT &gt; </td></tr>
<tr class="memitem:ae4bc9c6fdcb3389204cf2154101aa544"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a8d7a6bae27bfef7ecb44d8b3610bc626">is_property_list_v</a>&lt; PropertyListT &gt;, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">simd</a>&lt; T, NElts &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#ae4bc9c6fdcb3389204cf2154101aa544">block_load_impl</a> (const T *p, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">simd_mask</a>&lt; 1 &gt; pred, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">simd</a>&lt; T, NElts &gt; pass_thru)</td></tr>
<tr class="memdesc:ae4bc9c6fdcb3389204cf2154101aa544"><td class="mdescLeft">&#160;</td><td class="mdescRight">USM pointer transposed gather with 1 channel.  <a href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#ae4bc9c6fdcb3389204cf2154101aa544">More...</a><br /></td></tr>
<tr class="separator:ae4bc9c6fdcb3389204cf2154101aa544"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3aa30a9f562948b5c2b9aabf73d4be43"><td class="memTemplParams" colspan="2">template&lt;typename T , int NElts, typename PropertyListT , typename AccessorT &gt; </td></tr>
<tr class="memitem:a3aa30a9f562948b5c2b9aabf73d4be43"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; detail::is_device_accessor_with_v&lt; AccessorT, detail::accessor_mode_cap::can_read &gt; &amp;&amp;<a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a8d7a6bae27bfef7ecb44d8b3610bc626">is_property_list_v</a>&lt; PropertyListT &gt;, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">simd</a>&lt; T, NElts &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a3aa30a9f562948b5c2b9aabf73d4be43">block_load_impl</a> (AccessorT acc, <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#aefe3bb028a9f7c3cda660fa6e5edb650">DeviceAccessorOffsetT</a> offset, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">simd_mask</a>&lt; 1 &gt; pred)</td></tr>
<tr class="memdesc:a3aa30a9f562948b5c2b9aabf73d4be43"><td class="mdescLeft">&#160;</td><td class="mdescRight">Accessor-based transposed gather with 1 channel.  <a href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a3aa30a9f562948b5c2b9aabf73d4be43">More...</a><br /></td></tr>
<tr class="separator:a3aa30a9f562948b5c2b9aabf73d4be43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9366d8bc67669937e7e4d99cf2746a67"><td class="memTemplParams" colspan="2">template&lt;typename T , int NElts, typename PropertyListT , typename AccessorT &gt; </td></tr>
<tr class="memitem:a9366d8bc67669937e7e4d99cf2746a67"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; detail::is_device_accessor_with_v&lt; AccessorT, detail::accessor_mode_cap::can_read &gt; &amp;&amp;<a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a8d7a6bae27bfef7ecb44d8b3610bc626">is_property_list_v</a>&lt; PropertyListT &gt;, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">simd</a>&lt; T, NElts &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a9366d8bc67669937e7e4d99cf2746a67">block_load_impl</a> (AccessorT acc, <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#aefe3bb028a9f7c3cda660fa6e5edb650">DeviceAccessorOffsetT</a> offset, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">simd_mask</a>&lt; 1 &gt; pred, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">simd</a>&lt; T, NElts &gt; pass_thru)</td></tr>
<tr class="memdesc:a9366d8bc67669937e7e4d99cf2746a67"><td class="mdescLeft">&#160;</td><td class="mdescRight">Accessor-based transposed gather with 1 channel.  <a href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a9366d8bc67669937e7e4d99cf2746a67">More...</a><br /></td></tr>
<tr class="separator:a9366d8bc67669937e7e4d99cf2746a67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c6dfb5dd6310d4b59bb04e1ee82d238"><td class="memTemplParams" colspan="2">template&lt;typename T , int NElts, typename PropertyListT &gt; </td></tr>
<tr class="memitem:a7c6dfb5dd6310d4b59bb04e1ee82d238"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a8d7a6bae27bfef7ecb44d8b3610bc626">detail::is_property_list_v</a>&lt; PropertyListT &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a7c6dfb5dd6310d4b59bb04e1ee82d238">block_store_impl</a> (T *p, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">simd</a>&lt; T, NElts &gt; vals, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">simd_mask</a>&lt; 1 &gt; pred)</td></tr>
<tr class="separator:a7c6dfb5dd6310d4b59bb04e1ee82d238"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8e913701ddd71395ba5384c9e788f34"><td class="memTemplParams" colspan="2">template&lt;typename T , int NElts, typename PropertyListT , typename AccessorT &gt; </td></tr>
<tr class="memitem:ab8e913701ddd71395ba5384c9e788f34"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; detail::is_device_accessor_with_v&lt; AccessorT, detail::accessor_mode_cap::can_write &gt; &amp;&amp;<a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a8d7a6bae27bfef7ecb44d8b3610bc626">detail::is_property_list_v</a>&lt; PropertyListT &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#ab8e913701ddd71395ba5384c9e788f34">block_store_impl</a> (AccessorT acc, <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#aefe3bb028a9f7c3cda660fa6e5edb650">DeviceAccessorOffsetT</a> offset, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">simd</a>&lt; T, NElts &gt; vals, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">simd_mask</a>&lt; 1 &gt; pred)</td></tr>
<tr class="separator:ab8e913701ddd71395ba5384c9e788f34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a603190ad927bd07d8905a0f1f8eac1f9"><td class="memTemplParams" colspan="2">template&lt;rgba_channel_mask M&gt; </td></tr>
<tr class="memitem:a603190ad927bd07d8905a0f1f8eac1f9"><td class="memTemplItemLeft" align="right" valign="top">static void&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a603190ad927bd07d8905a0f1f8eac1f9">validate_rgba_write_channel_mask</a> ()</td></tr>
<tr class="separator:a603190ad927bd07d8905a0f1f8eac1f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6017662d822b0c760a5fe307068571c3"><td class="memTemplParams" colspan="2">template&lt;sycl::ext::intel::esimd::atomic_op Op, typename T , int N, unsigned NumSrc, bool IsLSC = false&gt; </td></tr>
<tr class="memitem:a6017662d822b0c760a5fe307068571c3"><td class="memTemplItemLeft" align="right" valign="top">constexpr void&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a6017662d822b0c760a5fe307068571c3">check_atomic</a> ()</td></tr>
<tr class="memdesc:a6017662d822b0c760a5fe307068571c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check the legality of an atomic call in terms of size and type.  <a href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a6017662d822b0c760a5fe307068571c3">More...</a><br /></td></tr>
<tr class="separator:a6017662d822b0c760a5fe307068571c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad47193729318c4b62257931c5cca73d5"><td class="memTemplParams" colspan="2">template&lt;typename T , sycl::ext::intel::esimd::atomic_op Op&gt; </td></tr>
<tr class="memitem:ad47193729318c4b62257931c5cca73d5"><td class="memTemplItemLeft" align="right" valign="top">constexpr int&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#ad47193729318c4b62257931c5cca73d5">lsc_to_internal_atomic_op</a> ()</td></tr>
<tr class="separator:ad47193729318c4b62257931c5cca73d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a250ef31867a5616fe2c1266007f5c109"><td class="memTemplParams" colspan="2">template&lt;atomic_op Op, typename T , int N, lsc_data_size DS&gt; </td></tr>
<tr class="memitem:a250ef31867a5616fe2c1266007f5c109"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#ac7d8875258bb034314255df666d2c1b3">get_num_args</a>&lt; Op &gt;)==0, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">simd</a>&lt; T, N &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a250ef31867a5616fe2c1266007f5c109">slm_atomic_update_impl</a> (<a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">simd</a>&lt; uint32_t, N &gt; offsets, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">simd_mask</a>&lt; N &gt; pred)</td></tr>
<tr class="memdesc:a250ef31867a5616fe2c1266007f5c109"><td class="mdescLeft">&#160;</td><td class="mdescRight">SLM atomic.  <a href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a250ef31867a5616fe2c1266007f5c109">More...</a><br /></td></tr>
<tr class="separator:a250ef31867a5616fe2c1266007f5c109"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a347c322e68fdafd27698e55fa0d275b9"><td class="memTemplParams" colspan="2">template&lt;atomic_op Op, typename T , int N, lsc_data_size DS&gt; </td></tr>
<tr class="memitem:a347c322e68fdafd27698e55fa0d275b9"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#ac7d8875258bb034314255df666d2c1b3">get_num_args</a>&lt; Op &gt;)==1, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">simd</a>&lt; T, N &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a347c322e68fdafd27698e55fa0d275b9">slm_atomic_update_impl</a> (<a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">simd</a>&lt; uint32_t, N &gt; offsets, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">simd</a>&lt; T, N &gt; <a class="el" href="group__sycl__esimd__math.html#gaf5e71710411c5038378f418933653f42">src0</a>, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">simd_mask</a>&lt; N &gt; pred)</td></tr>
<tr class="memdesc:a347c322e68fdafd27698e55fa0d275b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">SLM atomic.  <a href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a347c322e68fdafd27698e55fa0d275b9">More...</a><br /></td></tr>
<tr class="separator:a347c322e68fdafd27698e55fa0d275b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a652791e8cce8b9248a44dda8e68e9e0f"><td class="memTemplParams" colspan="2">template&lt;atomic_op Op, typename T , int N, lsc_data_size DS&gt; </td></tr>
<tr class="memitem:a652791e8cce8b9248a44dda8e68e9e0f"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">simd</a>&lt; T, N &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a652791e8cce8b9248a44dda8e68e9e0f">slm_atomic_update_impl</a> (<a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">simd</a>&lt; uint32_t, N &gt; offsets, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">simd</a>&lt; T, N &gt; <a class="el" href="group__sycl__esimd__math.html#gaf5e71710411c5038378f418933653f42">src0</a>, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">simd</a>&lt; T, N &gt; <a class="el" href="group__sycl__esimd__math.html#ga1181d76d70bf78e70b785a92b22e6d22">src1</a>, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">simd_mask</a>&lt; N &gt; pred)</td></tr>
<tr class="memdesc:a652791e8cce8b9248a44dda8e68e9e0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">SLM atomic.  <a href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a652791e8cce8b9248a44dda8e68e9e0f">More...</a><br /></td></tr>
<tr class="separator:a652791e8cce8b9248a44dda8e68e9e0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad64178f9129263df403b5fe4c8d5e956"><td class="memTemplParams" colspan="2">template&lt;atomic_op Op, typename T , int N, lsc_data_size DS, typename PropertyListT , typename Toffset &gt; </td></tr>
<tr class="memitem:ad64178f9129263df403b5fe4c8d5e956"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#ac7d8875258bb034314255df666d2c1b3">get_num_args</a>&lt; Op &gt;)==0, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">simd</a>&lt; T, N &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#ad64178f9129263df403b5fe4c8d5e956">atomic_update_impl</a> (T *p, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">simd</a>&lt; Toffset, N &gt; offsets, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">simd_mask</a>&lt; N &gt; pred)</td></tr>
<tr class="memdesc:ad64178f9129263df403b5fe4c8d5e956"><td class="mdescLeft">&#160;</td><td class="mdescRight">USM pointer atomic.  <a href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#ad64178f9129263df403b5fe4c8d5e956">More...</a><br /></td></tr>
<tr class="separator:ad64178f9129263df403b5fe4c8d5e956"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f4f6b41644cc9c7db2ed17b5cf96637"><td class="memTemplParams" colspan="2">template&lt;atomic_op Op, typename T , int N, lsc_data_size DS, typename PropertyListT , typename Toffset &gt; </td></tr>
<tr class="memitem:a9f4f6b41644cc9c7db2ed17b5cf96637"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#ac7d8875258bb034314255df666d2c1b3">get_num_args</a>&lt; Op &gt;)==1, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">simd</a>&lt; T, N &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a9f4f6b41644cc9c7db2ed17b5cf96637">atomic_update_impl</a> (T *p, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">simd</a>&lt; Toffset, N &gt; offsets, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">simd</a>&lt; T, N &gt; <a class="el" href="group__sycl__esimd__math.html#gaf5e71710411c5038378f418933653f42">src0</a>, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">simd_mask</a>&lt; N &gt; pred)</td></tr>
<tr class="memdesc:a9f4f6b41644cc9c7db2ed17b5cf96637"><td class="mdescLeft">&#160;</td><td class="mdescRight">USM pointer atomic.  <a href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a9f4f6b41644cc9c7db2ed17b5cf96637">More...</a><br /></td></tr>
<tr class="separator:a9f4f6b41644cc9c7db2ed17b5cf96637"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abba19d24325848a955526df4dfd891b4"><td class="memTemplParams" colspan="2">template&lt;atomic_op Op, typename T , int N, lsc_data_size DS, typename PropertyListT , typename Toffset &gt; </td></tr>
<tr class="memitem:abba19d24325848a955526df4dfd891b4"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#ac7d8875258bb034314255df666d2c1b3">get_num_args</a>&lt; Op &gt;)==2, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">simd</a>&lt; T, N &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#abba19d24325848a955526df4dfd891b4">atomic_update_impl</a> (T *p, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">simd</a>&lt; Toffset, N &gt; offsets, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">simd</a>&lt; T, N &gt; <a class="el" href="group__sycl__esimd__math.html#gaf5e71710411c5038378f418933653f42">src0</a>, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">simd</a>&lt; T, N &gt; <a class="el" href="group__sycl__esimd__math.html#ga1181d76d70bf78e70b785a92b22e6d22">src1</a>, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">simd_mask</a>&lt; N &gt; pred)</td></tr>
<tr class="memdesc:abba19d24325848a955526df4dfd891b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">USM pointer atomic.  <a href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#abba19d24325848a955526df4dfd891b4">More...</a><br /></td></tr>
<tr class="separator:abba19d24325848a955526df4dfd891b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a31310895b9d66d956e91387c20b950"><td class="memTemplParams" colspan="2">template&lt;atomic_op Op, typename T , int N, lsc_data_size DS = lsc_data_size::default_size, typename PropertyListT , typename AccessorTy , typename Toffset &gt; </td></tr>
<tr class="memitem:a0a31310895b9d66d956e91387c20b950"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#ac7d8875258bb034314255df666d2c1b3">get_num_args</a>&lt; Op &gt;)==0 &amp;&amp;__ESIMD_DNS::is_rw_device_accessor_v&lt; AccessorTy &gt;, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">simd</a>&lt; T, N &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a0a31310895b9d66d956e91387c20b950">atomic_update_impl</a> (AccessorTy acc, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">simd</a>&lt; Toffset, N &gt; byte_offsets, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">simd_mask</a>&lt; N &gt; pred)</td></tr>
<tr class="memdesc:a0a31310895b9d66d956e91387c20b950"><td class="mdescLeft">&#160;</td><td class="mdescRight">Accessor-based atomic.  <a href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a0a31310895b9d66d956e91387c20b950">More...</a><br /></td></tr>
<tr class="separator:a0a31310895b9d66d956e91387c20b950"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc23eba3732fdf81ea70a3ac0ba57bca"><td class="memTemplParams" colspan="2">template&lt;atomic_op Op, typename T , int N, lsc_data_size DS, typename PropertyListT , typename AccessorTy , typename Toffset &gt; </td></tr>
<tr class="memitem:afc23eba3732fdf81ea70a3ac0ba57bca"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#ac7d8875258bb034314255df666d2c1b3">get_num_args</a>&lt; Op &gt;)==1 &amp;&amp;__ESIMD_DNS::is_rw_device_accessor_v&lt; AccessorTy &gt;, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">simd</a>&lt; T, N &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#afc23eba3732fdf81ea70a3ac0ba57bca">atomic_update_impl</a> (AccessorTy acc, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">simd</a>&lt; Toffset, N &gt; byte_offset, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">simd</a>&lt; T, N &gt; <a class="el" href="group__sycl__esimd__math.html#gaf5e71710411c5038378f418933653f42">src0</a>, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">simd_mask</a>&lt; N &gt; pred)</td></tr>
<tr class="memdesc:afc23eba3732fdf81ea70a3ac0ba57bca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Accessor-based atomic.  <a href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#afc23eba3732fdf81ea70a3ac0ba57bca">More...</a><br /></td></tr>
<tr class="separator:afc23eba3732fdf81ea70a3ac0ba57bca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4db1eade78a05669237f5d99eeef6158"><td class="memTemplParams" colspan="2">template&lt;atomic_op Op, typename T , int N, lsc_data_size DS, typename PropertyListT , typename AccessorTy , typename Toffset &gt; </td></tr>
<tr class="memitem:a4db1eade78a05669237f5d99eeef6158"><td class="memTemplItemLeft" align="right" valign="top">__ESIMD_API std::enable_if_t&lt; <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#ac7d8875258bb034314255df666d2c1b3">get_num_args</a>&lt; Op &gt;)==2 &amp;&amp;__ESIMD_DNS::is_rw_device_accessor_v&lt; AccessorTy &gt;, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">simd</a>&lt; T, N &gt; &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a4db1eade78a05669237f5d99eeef6158">atomic_update_impl</a> (AccessorTy acc, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">simd</a>&lt; Toffset, N &gt; byte_offset, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">simd</a>&lt; T, N &gt; <a class="el" href="group__sycl__esimd__math.html#gaf5e71710411c5038378f418933653f42">src0</a>, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">simd</a>&lt; T, N &gt; <a class="el" href="group__sycl__esimd__math.html#ga1181d76d70bf78e70b785a92b22e6d22">src1</a>, <a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">simd_mask</a>&lt; N &gt; pred)</td></tr>
<tr class="memdesc:a4db1eade78a05669237f5d99eeef6158"><td class="mdescLeft">&#160;</td><td class="mdescRight">Accessor-based atomic.  <a href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a4db1eade78a05669237f5d99eeef6158">More...</a><br /></td></tr>
<tr class="separator:a4db1eade78a05669237f5d99eeef6158"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a383a370dc55b6493fd90e4d0278dcb28"><td class="memTemplParams" colspan="2">template&lt;typename PropertiesT , typename KeyT , typename KeyValueT , typename  = std::enable_if_t&lt;is_property_list_v&lt;PropertiesT&gt;&gt;&gt; </td></tr>
<tr class="memitem:a383a370dc55b6493fd90e4d0278dcb28"><td class="memTemplItemLeft" align="right" valign="top">constexpr auto&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a383a370dc55b6493fd90e4d0278dcb28">getPropertyValue</a> (KeyValueT DefaultValue)</td></tr>
<tr class="memdesc:a383a370dc55b6493fd90e4d0278dcb28"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper-function that returns the value of the compile time property <code>KeyT</code> if <code>PropertiesT</code> includes it.  <a href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a383a370dc55b6493fd90e4d0278dcb28">More...</a><br /></td></tr>
<tr class="separator:a383a370dc55b6493fd90e4d0278dcb28"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a49e1d199f0dd311b2add409e70795a0d"><td class="memTemplParams" colspan="2">template&lt;class T &gt; </td></tr>
<tr class="memitem:a49e1d199f0dd311b2add409e70795a0d"><td class="memTemplItemLeft" align="right" valign="top">constexpr bool&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a49e1d199f0dd311b2add409e70795a0d">is_saturation_tag_v</a> = <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail_1_1is__saturation__tag.html">is_saturation_tag</a>&lt;T&gt;::value</td></tr>
<tr class="separator:a49e1d199f0dd311b2add409e70795a0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70a07c3dd72d48e5235182bcddba008e"><td class="memTemplParams" colspan="2">template&lt;rgba_channel Ch&gt; </td></tr>
<tr class="memitem:a70a07c3dd72d48e5235182bcddba008e"><td class="memTemplItemLeft" align="right" valign="top">static constexpr uint8_t&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a70a07c3dd72d48e5235182bcddba008e">ch</a> = 1 &lt;&lt; static_cast&lt;int&gt;(Ch)</td></tr>
<tr class="separator:a70a07c3dd72d48e5235182bcddba008e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b1218920010941827e25ec0af6989c1"><td class="memItemLeft" align="right" valign="top">static constexpr uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a5b1218920010941827e25ec0af6989c1">chR</a> = <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a70a07c3dd72d48e5235182bcddba008e">ch</a>&lt;<a class="el" href="group__sycl__esimd__core.html#gga461b484b4e6dfd73881ed8c3fbc68060ae1e1d3d40573127e9ee0480caf1283d6">rgba_channel::R</a>&gt;</td></tr>
<tr class="separator:a5b1218920010941827e25ec0af6989c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5327830a41ccbb0412f9a2d0978ca59f"><td class="memItemLeft" align="right" valign="top">static constexpr uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a5327830a41ccbb0412f9a2d0978ca59f">chG</a> = <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a70a07c3dd72d48e5235182bcddba008e">ch</a>&lt;<a class="el" href="group__sycl__esimd__core.html#gga461b484b4e6dfd73881ed8c3fbc68060adfcf28d0734569a6a693bc8194de62bf">rgba_channel::G</a>&gt;</td></tr>
<tr class="separator:a5327830a41ccbb0412f9a2d0978ca59f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6832b53689845fce4c13757692351271"><td class="memItemLeft" align="right" valign="top">static constexpr uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a6832b53689845fce4c13757692351271">chB</a> = <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a70a07c3dd72d48e5235182bcddba008e">ch</a>&lt;<a class="el" href="group__sycl__esimd__core.html#gga461b484b4e6dfd73881ed8c3fbc68060a9d5ed678fe57bcca610140957afab571">rgba_channel::B</a>&gt;</td></tr>
<tr class="separator:a6832b53689845fce4c13757692351271"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9319dba197c9a57afc7c85cbe5820183"><td class="memItemLeft" align="right" valign="top">static constexpr uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a9319dba197c9a57afc7c85cbe5820183">chA</a> = <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a70a07c3dd72d48e5235182bcddba008e">ch</a>&lt;<a class="el" href="group__sycl__esimd__core.html#gga461b484b4e6dfd73881ed8c3fbc68060a7fc56270e7a70fa81a5935b72eacbe29">rgba_channel::A</a>&gt;</td></tr>
<tr class="separator:a9319dba197c9a57afc7c85cbe5820183"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3be25c36fe325ab90470505631db425f"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="group__sycl__esimd__core.html#ga5f7fa652eebf3bdf4266307fd9cb1ed2">SurfaceIndex</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a3be25c36fe325ab90470505631db425f">SLM_BTI</a> = 254</td></tr>
<tr class="separator:a3be25c36fe325ab90470505631db425f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afee58312f9e11abeb403c2a0a2c96191"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="group__sycl__esimd__core.html#ga5f7fa652eebf3bdf4266307fd9cb1ed2">SurfaceIndex</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#afee58312f9e11abeb403c2a0a2c96191">INVALID_BTI</a></td></tr>
<tr class="separator:afee58312f9e11abeb403c2a0a2c96191"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d7a6bae27bfef7ecb44d8b3610bc626"><td class="memTemplParams" colspan="2">template&lt;typename PropsT &gt; </td></tr>
<tr class="memitem:a8d7a6bae27bfef7ecb44d8b3610bc626"><td class="memTemplItemLeft" align="right" valign="top">constexpr bool&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a8d7a6bae27bfef7ecb44d8b3610bc626">is_property_list_v</a> = <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a2d97f279f4125cd56107ead8b50aaaf2">is_property_list</a>&lt;PropsT&gt;::value</td></tr>
<tr class="separator:a8d7a6bae27bfef7ecb44d8b3610bc626"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Typedef Documentation</h2>
<a id="a5251ee68c592b33f3caf61770ee1c55e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5251ee68c592b33f3caf61770ee1c55e">&#9670;&nbsp;</a></span>add_alignment_property_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename PropertyListT , size_t Alignment&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a5251ee68c592b33f3caf61770ee1c55e">sycl::_V1::ext::intel::esimd::detail::add_alignment_property_t</a> = typedef typename <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail_1_1add__alignment__property.html">add_alignment_property</a>&lt;PropertyListT, Alignment&gt;::type</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="memory__properties_8hpp_source.html#l00231">231</a> of file <a class="el" href="memory__properties_8hpp_source.html">memory_properties.hpp</a>.</p>

</div>
</div>
<a id="a1ebd321bdcde397f50e98bf399ae31b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ebd321bdcde397f50e98bf399ae31b5">&#9670;&nbsp;</a></span>add_or_replace_alignment_property_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename PropertyListT , size_t Alignment&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a1ebd321bdcde397f50e98bf399ae31b5">sycl::_V1::ext::intel::esimd::detail::add_or_replace_alignment_property_t</a> = typedef typename <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail_1_1add__or__replace__alignment__property.html">add_or_replace_alignment_property</a>&lt;PropertyListT, Alignment&gt;::type</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="memory__properties_8hpp_source.html#l00263">263</a> of file <a class="el" href="memory__properties_8hpp_source.html">memory_properties.hpp</a>.</p>

</div>
</div>
<a id="aefe3bb028a9f7c3cda660fa6e5edb650"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aefe3bb028a9f7c3cda660fa6e5edb650">&#9670;&nbsp;</a></span>DeviceAccessorOffsetT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#aefe3bb028a9f7c3cda660fa6e5edb650">sycl::_V1::ext::intel::esimd::detail::DeviceAccessorOffsetT</a> = typedef uint32_t</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ext_2intel_2esimd_2memory_8hpp_source.html#l00852">852</a> of file <a class="el" href="ext_2intel_2esimd_2memory_8hpp_source.html">memory.hpp</a>.</p>

</div>
</div>
<a id="a2d97f279f4125cd56107ead8b50aaaf2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d97f279f4125cd56107ead8b50aaaf2">&#9670;&nbsp;</a></span>is_property_list</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename PropsT &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a2d97f279f4125cd56107ead8b50aaaf2">sycl::_V1::ext::intel::esimd::detail::is_property_list</a> = typedef <a class="el" href="structsycl_1_1__V1_1_1ext_1_1oneapi_1_1experimental_1_1is__property__list.html">ext::oneapi::experimental::is_property_list</a>&lt;PropsT&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="memory__properties_8hpp_source.html#l00160">160</a> of file <a class="el" href="memory__properties_8hpp_source.html">memory_properties.hpp</a>.</p>

</div>
</div>
<a id="a06c2d9df952d0740fded2e14c749c26d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06c2d9df952d0740fded2e14c749c26d">&#9670;&nbsp;</a></span>make_L1_L2_alignment_properties_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;cache_hint L1H, cache_hint L2H, size_t Alignment&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a06c2d9df952d0740fded2e14c749c26d">sycl::_V1::ext::intel::esimd::detail::make_L1_L2_alignment_properties_t</a> = typedef typename <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail_1_1make__L1__L2__alignment__properties.html">make_L1_L2_alignment_properties</a>&lt;L1H, L2H, Alignment&gt;::type</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="memory__properties_8hpp_source.html#l00274">274</a> of file <a class="el" href="memory__properties_8hpp_source.html">memory_properties.hpp</a>.</p>

</div>
</div>
<a id="a3353a03525deaa41b5334ae0c0ed6658"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3353a03525deaa41b5334ae0c0ed6658">&#9670;&nbsp;</a></span>make_L1_L2_properties_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;cache_hint L1H, cache_hint L2H&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a3353a03525deaa41b5334ae0c0ed6658">sycl::_V1::ext::intel::esimd::detail::make_L1_L2_properties_t</a> = typedef typename <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail_1_1make__L1__L2__properties.html">make_L1_L2_properties</a>&lt;L1H, L2H&gt;::type</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="memory__properties_8hpp_source.html#l00283">283</a> of file <a class="el" href="memory__properties_8hpp_source.html">memory_properties.hpp</a>.</p>

</div>
</div>
<a id="a8df98f515562a59a61468fd70fd2a96f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8df98f515562a59a61468fd70fd2a96f">&#9670;&nbsp;</a></span>remove_alignment_property_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename PropertyListT &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a8df98f515562a59a61468fd70fd2a96f">sycl::_V1::ext::intel::esimd::detail::remove_alignment_property_t</a> = typedef typename <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail_1_1remove__alignment__property.html">remove_alignment_property</a>&lt;PropertyListT&gt;::type</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="memory__properties_8hpp_source.html#l00250">250</a> of file <a class="el" href="memory__properties_8hpp_source.html">memory_properties.hpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="a7ae7b427d4fffbef9d0ef2010f84e68a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ae7b427d4fffbef9d0ef2010f84e68a">&#9670;&nbsp;</a></span>cache_action</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a7ae7b427d4fffbef9d0ef2010f84e68a">sycl::_V1::ext::intel::esimd::detail::cache_action</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">strong</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a7ae7b427d4fffbef9d0ef2010f84e68aa4c203b76e2847e3b6e1bdf7bf2ad63a2"></a>prefetch&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7ae7b427d4fffbef9d0ef2010f84e68aaec4d1eb36b22d19728e9d1d23ca84d1c"></a>load&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7ae7b427d4fffbef9d0ef2010f84e68aa8cd892b7b97ef9489ae4479d3f4ef0fc"></a>store&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a7ae7b427d4fffbef9d0ef2010f84e68aa23d33884d600e542d097cd3933df2ae4"></a>atomic&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="ext_2intel_2esimd_2common_8hpp_source.html#l00553">553</a> of file <a class="el" href="ext_2intel_2esimd_2common_8hpp_source.html">common.hpp</a>.</p>

</div>
</div>
<a id="aa51d5bd9f01c7e57f02b73e72dd8aab3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa51d5bd9f01c7e57f02b73e72dd8aab3">&#9670;&nbsp;</a></span>lsc_data_order</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#aa51d5bd9f01c7e57f02b73e72dd8aab3">sycl::_V1::ext::intel::esimd::detail::lsc_data_order</a> : uint8_t</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">strong</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="aa51d5bd9f01c7e57f02b73e72dd8aab3ab107fbef2987a7a123cda38bae79017c"></a>nontranspose&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="aa51d5bd9f01c7e57f02b73e72dd8aab3a382eb179a7d78f25d89c085988b37e95"></a>transpose&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="ext_2intel_2esimd_2common_8hpp_source.html#l00526">526</a> of file <a class="el" href="ext_2intel_2esimd_2common_8hpp_source.html">common.hpp</a>.</p>

</div>
</div>
<a id="a9bd99917636b94d50409d390ed3d53dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9bd99917636b94d50409d390ed3d53dd">&#9670;&nbsp;</a></span>lsc_data_size</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a9bd99917636b94d50409d390ed3d53dd">sycl::_V1::ext::intel::esimd::detail::lsc_data_size</a> : uint8_t</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">strong</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Data size or format to read or store. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a9bd99917636b94d50409d390ed3d53dda6bad67b5e8990b5f40b54dddd984ea08"></a>default_size&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a9bd99917636b94d50409d390ed3d53dda077393852be20e37026d6281827662f2"></a>u8&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a9bd99917636b94d50409d390ed3d53ddade59a481c9d8ace262670bda2b39cb1f"></a>u16&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a9bd99917636b94d50409d390ed3d53ddaa311a831b48d59687cf0822a612c9032"></a>u32&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a9bd99917636b94d50409d390ed3d53dda476bf781fb66b23778b1004edc3a1028"></a>u64&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a9bd99917636b94d50409d390ed3d53ddad2981f2caa06d6d029ad139601e2928c"></a>u8u32&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a9bd99917636b94d50409d390ed3d53ddab4bce9967afc33faa1555f0b3e5d5e7a"></a>u16u32&#160;</td><td class="fielddoc"><p>load 8b, zero extend to 32b; store the opposite </p>
</td></tr>
<tr><td class="fieldname"><a id="a9bd99917636b94d50409d390ed3d53dda80183f786c01dfd7ba108c789d57472e"></a>u16u32h&#160;</td><td class="fielddoc"><p>load 16b, zero extend to 32b; store the opposite </p>
</td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="ext_2intel_2esimd_2common_8hpp_source.html#l00407">407</a> of file <a class="el" href="ext_2intel_2esimd_2common_8hpp_source.html">common.hpp</a>.</p>

</div>
</div>
<a id="a9d16eecacd9a367bc8958447211aa1a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d16eecacd9a367bc8958447211aa1a4">&#9670;&nbsp;</a></span>lsc_vector_size</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a9d16eecacd9a367bc8958447211aa1a4">sycl::_V1::ext::intel::esimd::detail::lsc_vector_size</a> : uint8_t</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">strong</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a9d16eecacd9a367bc8958447211aa1a4ac82561ec215a6e31807ceedf3b3bd25e"></a>n1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a9d16eecacd9a367bc8958447211aa1a4aa6bbc91ae73dd21c0533f735470a9cd0"></a>n2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a9d16eecacd9a367bc8958447211aa1a4a4443aee183b279f76a95c13c7f5bca0d"></a>n3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a9d16eecacd9a367bc8958447211aa1a4aed23e9d533a3992b2bfeef6f8601a945"></a>n4&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a9d16eecacd9a367bc8958447211aa1a4a5849253c0c07f8894c9ff2e5b69e834a"></a>n8&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a9d16eecacd9a367bc8958447211aa1a4a584ca0f1368aa7a4debffbbdb7aa1730"></a>n16&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a9d16eecacd9a367bc8958447211aa1a4ad41af18a5acb8c8c6036c730692f79ab"></a>n32&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a9d16eecacd9a367bc8958447211aa1a4a30a70bd7077f1149c5dd752f5b7e197b"></a>n64&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="ext_2intel_2esimd_2common_8hpp_source.html#l00453">453</a> of file <a class="el" href="ext_2intel_2esimd_2common_8hpp_source.html">common.hpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="ac3538815b149f3a6c47c15343b0a7e99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3538815b149f3a6c47c15343b0a7e99">&#9670;&nbsp;</a></span>__ESIMD_DEF_SIMD_OBJ_IMPL_CMP_OP() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">sycl::_V1::ext::intel::esimd::detail::__ESIMD_DEF_SIMD_OBJ_IMPL_CMP_OP </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af41e1c282f067be95bb4bc9ed919c76b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af41e1c282f067be95bb4bc9ed919c76b">&#9670;&nbsp;</a></span>__ESIMD_DEF_SIMD_OBJ_IMPL_CMP_OP() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__ESIMD_DNS::is_simd_type_v&lt;SimdTx&gt; sycl::_V1::ext::intel::esimd::detail::__ESIMD_DEF_SIMD_OBJ_IMPL_CMP_OP </td>
          <td>(</td>
          <td class="paramtype">&lt;=&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">CmpOp::lte&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">__ESIMD_DNS::is_simd_type_v&lt; SimdTx &gt;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9bd5a4f8e34e3012bf0854ebfa83af23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9bd5a4f8e34e3012bf0854ebfa83af23">&#9670;&nbsp;</a></span>are_all()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;cache_hint Val&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr bool sycl::_V1::ext::intel::esimd::detail::are_all </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd.html#a4a6d2e5ce8bbe9ce80bac4d1467b1e6c">cache_hint</a>&#160;</td>
          <td class="paramname"><em>First</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd.html#a4a6d2e5ce8bbe9ce80bac4d1467b1e6c">cache_hint</a>&#160;</td>
          <td class="paramname"><em>Second</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ext_2intel_2esimd_2common_8hpp_source.html#l00549">549</a> of file <a class="el" href="ext_2intel_2esimd_2common_8hpp_source.html">common.hpp</a>.</p>

</div>
</div>
<a id="a4db1eade78a05669237f5d99eeef6158"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4db1eade78a05669237f5d99eeef6158">&#9670;&nbsp;</a></span>atomic_update_impl() <span class="overload">[1/6]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;atomic_op Op, typename T , int N, lsc_data_size DS, typename PropertyListT , typename AccessorTy , typename Toffset &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">__ESIMD_API std::enable_if_t&lt;<a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#ac7d8875258bb034314255df666d2c1b3">get_num_args</a>&lt;Op&gt;) == 2 &amp;&amp; __ESIMD_DNS::is_rw_device_accessor_v&lt;AccessorTy&gt;, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">simd</a>&lt;T, N&gt; &gt; sycl::_V1::ext::intel::esimd::detail::atomic_update_impl </td>
          <td>(</td>
          <td class="paramtype">AccessorTy&#160;</td>
          <td class="paramname"><em>acc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">simd</a>&lt; Toffset, N &gt;&#160;</td>
          <td class="paramname"><em>byte_offset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">simd</a>&lt; T, N &gt;&#160;</td>
          <td class="paramname"><em>src0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">simd</a>&lt; T, N &gt;&#160;</td>
          <td class="paramname"><em>src1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">simd_mask</a>&lt; N &gt;&#160;</td>
          <td class="paramname"><em>pred</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Accessor-based atomic. </p>
<p>Supported platforms: DG2, PVC VISA instruction: lsc_atomic_&lt;OP&gt;.ugm</p>
<dl class="tparams"><dt>Template Parameters</dt><dd>
  <table class="tparams">
    <tr><td class="paramname">Op</td><td>is operation type. </td></tr>
    <tr><td class="paramname">T</td><td>is element type. </td></tr>
    <tr><td class="paramname">N</td><td>is the number of channels (platform dependent). </td></tr>
    <tr><td class="paramname">DS</td><td>is the data size. </td></tr>
    <tr><td class="paramname">PropertyListT</td><td>is the properties with optional cache hints. </td></tr>
    <tr><td class="paramname">AccessorTy</td><td>is the <a class="el" href="classsycl_1_1__V1_1_1accessor.html">sycl::accessor</a> type. </td></tr>
  </table>
  </dd>
</dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">acc</td><td>is the SYCL accessor. </td></tr>
    <tr><td class="paramname">byte_offset</td><td>is the zero-based offsets. </td></tr>
    <tr><td class="paramname">src0</td><td>is the first atomic operand (expected value). </td></tr>
    <tr><td class="paramname">src1</td><td>is the second atomic operand (new value). </td></tr>
    <tr><td class="paramname">pred</td><td>is predicates.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>A vector of the old values at the memory locations before the update. </dd></dl>

<p class="definition">Definition at line <a class="el" href="ext_2intel_2esimd_2memory_8hpp_source.html#l06395">6395</a> of file <a class="el" href="ext_2intel_2esimd_2memory_8hpp_source.html">memory.hpp</a>.</p>

<p class="reference">References <a class="el" href="ext_2intel_2esimd_2memory_8hpp_source.html#l04266">check_atomic()</a>, <a class="el" href="simd__obj__impl_8hpp_source.html#l00376">sycl::_V1::ext::intel::esimd::detail::simd_obj_impl&lt; RawTy, N, Derived, SFINAE &gt;::data()</a>, <a class="el" href="std_2experimental_2simd_8hpp_source.html#l01673">simd_mask&lt; _Tp, _Abi &gt;::data()</a>, <a class="el" href="ext_2intel_2esimd_2common_8hpp_source.html#l00608">expand_data_size()</a>, <a class="el" href="ext_2intel_2esimd_2memory_8hpp_source.html#l00053">sycl::_V1::ext::intel::esimd::get_surface_index()</a>, <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#aa51d5bd9f01c7e57f02b73e72dd8aab3ab107fbef2987a7a123cda38bae79017c">nontranspose</a>, <a class="el" href="ext_2intel_2esimd_2math_8hpp_source.html#l00180">sycl::_V1::ext::intel::esimd::src0</a>, and <a class="el" href="ext_2intel_2esimd_2math_8hpp_source.html#l00180">sycl::_V1::ext::intel::esimd::src1</a>.</p>

</div>
</div>
<a id="afc23eba3732fdf81ea70a3ac0ba57bca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc23eba3732fdf81ea70a3ac0ba57bca">&#9670;&nbsp;</a></span>atomic_update_impl() <span class="overload">[2/6]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;atomic_op Op, typename T , int N, lsc_data_size DS, typename PropertyListT , typename AccessorTy , typename Toffset &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">__ESIMD_API std::enable_if_t&lt;<a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#ac7d8875258bb034314255df666d2c1b3">get_num_args</a>&lt;Op&gt;) == 1 &amp;&amp; __ESIMD_DNS::is_rw_device_accessor_v&lt;AccessorTy&gt;, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">simd</a>&lt;T, N&gt; &gt; sycl::_V1::ext::intel::esimd::detail::atomic_update_impl </td>
          <td>(</td>
          <td class="paramtype">AccessorTy&#160;</td>
          <td class="paramname"><em>acc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">simd</a>&lt; Toffset, N &gt;&#160;</td>
          <td class="paramname"><em>byte_offset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">simd</a>&lt; T, N &gt;&#160;</td>
          <td class="paramname"><em>src0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">simd_mask</a>&lt; N &gt;&#160;</td>
          <td class="paramname"><em>pred</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Accessor-based atomic. </p>
<p>Supported platforms: DG2, PVC VISA instruction: lsc_atomic_&lt;OP&gt;.ugm</p>
<dl class="tparams"><dt>Template Parameters</dt><dd>
  <table class="tparams">
    <tr><td class="paramname">Op</td><td>is operation type. </td></tr>
    <tr><td class="paramname">T</td><td>is element type. </td></tr>
    <tr><td class="paramname">N</td><td>is the number of channels (platform dependent). </td></tr>
    <tr><td class="paramname">DS</td><td>is the data size. </td></tr>
    <tr><td class="paramname">PropertyListT</td><td>is the properties with optional cache hints. </td></tr>
    <tr><td class="paramname">AccessorTy</td><td>is the <a class="el" href="classsycl_1_1__V1_1_1accessor.html">sycl::accessor</a> type. </td></tr>
  </table>
  </dd>
</dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">acc</td><td>is the SYCL accessor. </td></tr>
    <tr><td class="paramname">byte_offset</td><td>is the zero-based offsets. </td></tr>
    <tr><td class="paramname">src0</td><td>is the first atomic operand. </td></tr>
    <tr><td class="paramname">pred</td><td>is predicates.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>A vector of the old values at the memory locations before the update. </dd></dl>

<p class="definition">Definition at line <a class="el" href="ext_2intel_2esimd_2memory_8hpp_source.html#l06340">6340</a> of file <a class="el" href="ext_2intel_2esimd_2memory_8hpp_source.html">memory.hpp</a>.</p>

<p class="reference">References <a class="el" href="ext_2intel_2esimd_2memory_8hpp_source.html#l04266">check_atomic()</a>, <a class="el" href="simd__obj__impl_8hpp_source.html#l00376">sycl::_V1::ext::intel::esimd::detail::simd_obj_impl&lt; RawTy, N, Derived, SFINAE &gt;::data()</a>, <a class="el" href="std_2experimental_2simd_8hpp_source.html#l01673">simd_mask&lt; _Tp, _Abi &gt;::data()</a>, <a class="el" href="ext_2intel_2esimd_2common_8hpp_source.html#l00608">expand_data_size()</a>, <a class="el" href="ext_2intel_2esimd_2memory_8hpp_source.html#l00053">sycl::_V1::ext::intel::esimd::get_surface_index()</a>, <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#aa51d5bd9f01c7e57f02b73e72dd8aab3ab107fbef2987a7a123cda38bae79017c">nontranspose</a>, and <a class="el" href="ext_2intel_2esimd_2math_8hpp_source.html#l00180">sycl::_V1::ext::intel::esimd::src0</a>.</p>

</div>
</div>
<a id="a0a31310895b9d66d956e91387c20b950"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a31310895b9d66d956e91387c20b950">&#9670;&nbsp;</a></span>atomic_update_impl() <span class="overload">[3/6]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;atomic_op Op, typename T , int N, lsc_data_size DS = lsc_data_size::default_size, typename PropertyListT , typename AccessorTy , typename Toffset &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">__ESIMD_API std::enable_if_t&lt;<a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#ac7d8875258bb034314255df666d2c1b3">get_num_args</a>&lt;Op&gt;) == 0 &amp;&amp; __ESIMD_DNS::is_rw_device_accessor_v&lt;AccessorTy&gt;, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">simd</a>&lt;T, N&gt; &gt; sycl::_V1::ext::intel::esimd::detail::atomic_update_impl </td>
          <td>(</td>
          <td class="paramtype">AccessorTy&#160;</td>
          <td class="paramname"><em>acc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">simd</a>&lt; Toffset, N &gt;&#160;</td>
          <td class="paramname"><em>byte_offsets</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">simd_mask</a>&lt; N &gt;&#160;</td>
          <td class="paramname"><em>pred</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Accessor-based atomic. </p>
<p>Supported platforms: DG2, PVC VISA instruction: lsc_atomic_&lt;OP&gt;.ugm</p>
<dl class="tparams"><dt>Template Parameters</dt><dd>
  <table class="tparams">
    <tr><td class="paramname">Op</td><td>is operation type. </td></tr>
    <tr><td class="paramname">T</td><td>is element type. </td></tr>
    <tr><td class="paramname">N</td><td>is the number of channels (platform dependent). </td></tr>
    <tr><td class="paramname">DS</td><td>is the data size. </td></tr>
    <tr><td class="paramname">PropertyListT</td><td>is the properties with optional cache hints. </td></tr>
    <tr><td class="paramname">AccessorTy</td><td>is the <a class="el" href="classsycl_1_1__V1_1_1accessor.html">sycl::accessor</a> type. </td></tr>
  </table>
  </dd>
</dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">acc</td><td>is the SYCL accessor. </td></tr>
    <tr><td class="paramname">byte_offsets</td><td>is the zero-based offsets. </td></tr>
    <tr><td class="paramname">pred</td><td>is predicates. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>A vector of the old values at the memory locations before the update. </dd></dl>

<p class="definition">Definition at line <a class="el" href="ext_2intel_2esimd_2memory_8hpp_source.html#l06287">6287</a> of file <a class="el" href="ext_2intel_2esimd_2memory_8hpp_source.html">memory.hpp</a>.</p>

<p class="reference">References <a class="el" href="ext_2intel_2esimd_2memory_8hpp_source.html#l04266">check_atomic()</a>, <a class="el" href="simd__obj__impl_8hpp_source.html#l00376">sycl::_V1::ext::intel::esimd::detail::simd_obj_impl&lt; RawTy, N, Derived, SFINAE &gt;::data()</a>, <a class="el" href="std_2experimental_2simd_8hpp_source.html#l01673">simd_mask&lt; _Tp, _Abi &gt;::data()</a>, <a class="el" href="ext_2intel_2esimd_2common_8hpp_source.html#l00608">expand_data_size()</a>, <a class="el" href="ext_2intel_2esimd_2memory_8hpp_source.html#l00053">sycl::_V1::ext::intel::esimd::get_surface_index()</a>, and <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#aa51d5bd9f01c7e57f02b73e72dd8aab3ab107fbef2987a7a123cda38bae79017c">nontranspose</a>.</p>

</div>
</div>
<a id="abba19d24325848a955526df4dfd891b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abba19d24325848a955526df4dfd891b4">&#9670;&nbsp;</a></span>atomic_update_impl() <span class="overload">[4/6]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;atomic_op Op, typename T , int N, lsc_data_size DS, typename PropertyListT , typename Toffset &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">__ESIMD_API std::enable_if_t&lt;<a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#ac7d8875258bb034314255df666d2c1b3">get_num_args</a>&lt;Op&gt;) == 2, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">simd</a>&lt;T, N&gt; &gt; sycl::_V1::ext::intel::esimd::detail::atomic_update_impl </td>
          <td>(</td>
          <td class="paramtype">T *&#160;</td>
          <td class="paramname"><em>p</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">simd</a>&lt; Toffset, N &gt;&#160;</td>
          <td class="paramname"><em>offsets</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">simd</a>&lt; T, N &gt;&#160;</td>
          <td class="paramname"><em>src0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">simd</a>&lt; T, N &gt;&#160;</td>
          <td class="paramname"><em>src1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">simd_mask</a>&lt; N &gt;&#160;</td>
          <td class="paramname"><em>pred</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USM pointer atomic. </p>
<p>Supported platforms: DG2, PVC VISA instruction: lsc_atomic_&lt;OP&gt;.ugm</p>
<dl class="tparams"><dt>Template Parameters</dt><dd>
  <table class="tparams">
    <tr><td class="paramname">Op</td><td>is operation type. </td></tr>
    <tr><td class="paramname">T</td><td>is element type. </td></tr>
    <tr><td class="paramname">N</td><td>is the number of channels (platform dependent). </td></tr>
    <tr><td class="paramname">DS</td><td>is the data size. </td></tr>
    <tr><td class="paramname">PropertyListT</td><td>is the properties with optional cache hints. </td></tr>
  </table>
  </dd>
</dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">p</td><td>is the base pointer. </td></tr>
    <tr><td class="paramname">offsets</td><td>is the zero-based offsets. </td></tr>
    <tr><td class="paramname">src0</td><td>is the first atomic operand (expected value). </td></tr>
    <tr><td class="paramname">src1</td><td>is the second atomic operand (new value). </td></tr>
    <tr><td class="paramname">pred</td><td>predicates. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="ext_2intel_2esimd_2memory_8hpp_source.html#l06238">6238</a> of file <a class="el" href="ext_2intel_2esimd_2memory_8hpp_source.html">memory.hpp</a>.</p>

<p class="reference">References <a class="el" href="ext_2intel_2esimd_2memory_8hpp_source.html#l04266">check_atomic()</a>, <a class="el" href="simd__obj__impl_8hpp_source.html#l00376">sycl::_V1::ext::intel::esimd::detail::simd_obj_impl&lt; RawTy, N, Derived, SFINAE &gt;::data()</a>, <a class="el" href="std_2experimental_2simd_8hpp_source.html#l01673">simd_mask&lt; _Tp, _Abi &gt;::data()</a>, <a class="el" href="ext_2intel_2esimd_2common_8hpp_source.html#l00608">expand_data_size()</a>, <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#aa51d5bd9f01c7e57f02b73e72dd8aab3ab107fbef2987a7a123cda38bae79017c">nontranspose</a>, <a class="el" href="ext_2intel_2esimd_2math_8hpp_source.html#l00180">sycl::_V1::ext::intel::esimd::src0</a>, and <a class="el" href="ext_2intel_2esimd_2math_8hpp_source.html#l00180">sycl::_V1::ext::intel::esimd::src1</a>.</p>

</div>
</div>
<a id="a9f4f6b41644cc9c7db2ed17b5cf96637"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f4f6b41644cc9c7db2ed17b5cf96637">&#9670;&nbsp;</a></span>atomic_update_impl() <span class="overload">[5/6]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;atomic_op Op, typename T , int N, lsc_data_size DS, typename PropertyListT , typename Toffset &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">__ESIMD_API std::enable_if_t&lt;<a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#ac7d8875258bb034314255df666d2c1b3">get_num_args</a>&lt;Op&gt;) == 1, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">simd</a>&lt;T, N&gt; &gt; sycl::_V1::ext::intel::esimd::detail::atomic_update_impl </td>
          <td>(</td>
          <td class="paramtype">T *&#160;</td>
          <td class="paramname"><em>p</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">simd</a>&lt; Toffset, N &gt;&#160;</td>
          <td class="paramname"><em>offsets</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">simd</a>&lt; T, N &gt;&#160;</td>
          <td class="paramname"><em>src0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">simd_mask</a>&lt; N &gt;&#160;</td>
          <td class="paramname"><em>pred</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USM pointer atomic. </p>
<p>Supported platforms: DG2, PVC VISA instruction: lsc_atomic_&lt;OP&gt;.ugm</p>
<dl class="tparams"><dt>Template Parameters</dt><dd>
  <table class="tparams">
    <tr><td class="paramname">Op</td><td>is operation type. </td></tr>
    <tr><td class="paramname">T</td><td>is element type. </td></tr>
    <tr><td class="paramname">N</td><td>is the number of channels (platform dependent). </td></tr>
    <tr><td class="paramname">DS</td><td>is the data size. </td></tr>
    <tr><td class="paramname">PropertyListT</td><td>is the properties with optional cache hints. </td></tr>
  </table>
  </dd>
</dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">p</td><td>is the base pointer. </td></tr>
    <tr><td class="paramname">offsets</td><td>is the zero-based offsets. </td></tr>
    <tr><td class="paramname">src0</td><td>is the first atomic operand. </td></tr>
    <tr><td class="paramname">pred</td><td>is predicates. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="ext_2intel_2esimd_2memory_8hpp_source.html#l06194">6194</a> of file <a class="el" href="ext_2intel_2esimd_2memory_8hpp_source.html">memory.hpp</a>.</p>

<p class="reference">References <a class="el" href="ext_2intel_2esimd_2memory_8hpp_source.html#l04266">check_atomic()</a>, <a class="el" href="simd__obj__impl_8hpp_source.html#l00376">sycl::_V1::ext::intel::esimd::detail::simd_obj_impl&lt; RawTy, N, Derived, SFINAE &gt;::data()</a>, <a class="el" href="std_2experimental_2simd_8hpp_source.html#l01673">simd_mask&lt; _Tp, _Abi &gt;::data()</a>, <a class="el" href="ext_2intel_2esimd_2common_8hpp_source.html#l00608">expand_data_size()</a>, <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#aa51d5bd9f01c7e57f02b73e72dd8aab3ab107fbef2987a7a123cda38bae79017c">nontranspose</a>, and <a class="el" href="ext_2intel_2esimd_2math_8hpp_source.html#l00180">sycl::_V1::ext::intel::esimd::src0</a>.</p>

</div>
</div>
<a id="ad64178f9129263df403b5fe4c8d5e956"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad64178f9129263df403b5fe4c8d5e956">&#9670;&nbsp;</a></span>atomic_update_impl() <span class="overload">[6/6]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;atomic_op Op, typename T , int N, lsc_data_size DS, typename PropertyListT , typename Toffset &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">__ESIMD_API std::enable_if_t&lt;<a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#ac7d8875258bb034314255df666d2c1b3">get_num_args</a>&lt;Op&gt;) == 0, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">simd</a>&lt;T, N&gt; &gt; sycl::_V1::ext::intel::esimd::detail::atomic_update_impl </td>
          <td>(</td>
          <td class="paramtype">T *&#160;</td>
          <td class="paramname"><em>p</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">simd</a>&lt; Toffset, N &gt;&#160;</td>
          <td class="paramname"><em>offsets</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">simd_mask</a>&lt; N &gt;&#160;</td>
          <td class="paramname"><em>pred</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USM pointer atomic. </p>
<p>Supported platforms: DG2, PVC VISA instruction: lsc_atomic_&lt;OP&gt;.ugm</p>
<dl class="tparams"><dt>Template Parameters</dt><dd>
  <table class="tparams">
    <tr><td class="paramname">Op</td><td>is operation type. </td></tr>
    <tr><td class="paramname">T</td><td>is element type. </td></tr>
    <tr><td class="paramname">N</td><td>is the number of channels (platform dependent). </td></tr>
    <tr><td class="paramname">DS</td><td>is the data size. </td></tr>
    <tr><td class="paramname">PropertyListT</td><td>is the properties with optional cache hints. </td></tr>
  </table>
  </dd>
</dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">p</td><td>is the base pointer. </td></tr>
    <tr><td class="paramname">offsets</td><td>is the zero-based offsets. </td></tr>
    <tr><td class="paramname">pred</td><td>is predicates. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="ext_2intel_2esimd_2memory_8hpp_source.html#l06153">6153</a> of file <a class="el" href="ext_2intel_2esimd_2memory_8hpp_source.html">memory.hpp</a>.</p>

<p class="reference">References <a class="el" href="ext_2intel_2esimd_2memory_8hpp_source.html#l04266">check_atomic()</a>, <a class="el" href="simd__obj__impl_8hpp_source.html#l00376">sycl::_V1::ext::intel::esimd::detail::simd_obj_impl&lt; RawTy, N, Derived, SFINAE &gt;::data()</a>, <a class="el" href="std_2experimental_2simd_8hpp_source.html#l01673">simd_mask&lt; _Tp, _Abi &gt;::data()</a>, <a class="el" href="ext_2intel_2esimd_2common_8hpp_source.html#l00608">expand_data_size()</a>, and <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#aa51d5bd9f01c7e57f02b73e72dd8aab3ab107fbef2987a7a123cda38bae79017c">nontranspose</a>.</p>

</div>
</div>
<a id="a3aa30a9f562948b5c2b9aabf73d4be43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3aa30a9f562948b5c2b9aabf73d4be43">&#9670;&nbsp;</a></span>block_load_impl() <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename T , int NElts, typename PropertyListT , typename AccessorT &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">__ESIMD_API std::enable_if_t&lt;detail::is_device_accessor_with_v&lt; AccessorT, detail::accessor_mode_cap::can_read&gt; &amp;&amp; <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a8d7a6bae27bfef7ecb44d8b3610bc626">is_property_list_v</a>&lt;PropertyListT&gt;, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">simd</a>&lt;T, NElts&gt; &gt; sycl::_V1::ext::intel::esimd::detail::block_load_impl </td>
          <td>(</td>
          <td class="paramtype">AccessorT&#160;</td>
          <td class="paramname"><em>acc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#aefe3bb028a9f7c3cda660fa6e5edb650">DeviceAccessorOffsetT</a>&#160;</td>
          <td class="paramname"><em>offset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">simd_mask</a>&lt; 1 &gt;&#160;</td>
          <td class="paramname"><em>pred</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Accessor-based transposed gather with 1 channel. </p>
<p>Supported platforms: DG2, PVC VISA instruction: lsc_load.ugm Instruction can load max: DG2(64xD32 or 32xD64), PVC(64xD32 or 64xD64).</p>
<p>Collects elements located at surface and returns them as a single <a class="el" href="classsimd.html">simd</a> object. When <code>sizeof(T)</code> equal to 8 the address must be 8-byte aligned, otherwise - 4-byte aligned. When T is 1- or 2-byte type, the memory block is loaded with DWORDs or QWORDs depending on the alignment. Allowed <code>NElts</code> values for 8-byte data are 1, 2, 3, 4, 8, 16, 32, 64. Allowed <code>NElts</code> values for 4-byte data are 1, 2, 3, 4, 8, 16, 32, 64, 128. Allowed <code>NElts</code> values for 2-byte data are 2, 4, 8, 16, 32, 64, 128, 256. Allowed <code>NElts</code> values for 1-byte data are 4, 8, 12, 16, 32, 64, 128, 256, 512. 8-byte alignment is required for 8-byte data, or if sizeof(T) * NElts &gt; 256. Otherwise, 4-byte alignment is required.</p>
<dl class="tparams"><dt>Template Parameters</dt><dd>
  <table class="tparams">
    <tr><td class="paramname">T</td><td>is element type. </td></tr>
    <tr><td class="paramname">NElts</td><td>is the number of elements to load per address. </td></tr>
    <tr><td class="paramname">PropertyListT</td><td>is the list of optional cache-hint properties and the required alignment property. </td></tr>
    <tr><td class="paramname">AccessorT</td><td>is the <a class="el" href="classsycl_1_1__V1_1_1accessor.html">sycl::accessor</a> type. </td></tr>
  </table>
  </dd>
</dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">acc</td><td>is the SYCL accessor. </td></tr>
    <tr><td class="paramname">offset</td><td>is the zero-based offset in bytes. </td></tr>
    <tr><td class="paramname">pred</td><td>is operation predicate. Zero means operation is skipped entirely, non-zero - operation is performed. The default is '1' - perform the operation. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>is a vector of type T and size NElts. The elements of the returned vector for which the corresponding element in <code>pred</code> is 0 are undefined. </dd></dl>

<p class="definition">Definition at line <a class="el" href="ext_2intel_2esimd_2memory_8hpp_source.html#l00981">981</a> of file <a class="el" href="ext_2intel_2esimd_2memory_8hpp_source.html">memory.hpp</a>.</p>

<p class="reference">References <a class="el" href="property_8hpp_source.html#l00164">sycl::_V1::ext::oneapi::experimental::detail::Alignment</a>, <a class="el" href="simd__obj__impl_8hpp_source.html#l00376">sycl::_V1::ext::intel::esimd::detail::simd_obj_impl&lt; RawTy, N, Derived, SFINAE &gt;::data()</a>, <a class="el" href="std_2experimental_2simd_8hpp_source.html#l01673">simd_mask&lt; _Tp, _Abi &gt;::data()</a>, <a class="el" href="ext_2intel_2esimd_2memory_8hpp_source.html#l00053">sycl::_V1::ext::intel::esimd::get_surface_index()</a>, <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#aa51d5bd9f01c7e57f02b73e72dd8aab3a382eb179a7d78f25d89c085988b37e95">transpose</a>, <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a9bd99917636b94d50409d390ed3d53ddaa311a831b48d59687cf0822a612c9032">u32</a>, and <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a9bd99917636b94d50409d390ed3d53dda476bf781fb66b23778b1004edc3a1028">u64</a>.</p>

</div>
</div>
<a id="a9366d8bc67669937e7e4d99cf2746a67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9366d8bc67669937e7e4d99cf2746a67">&#9670;&nbsp;</a></span>block_load_impl() <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename T , int NElts, typename PropertyListT , typename AccessorT &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">__ESIMD_API std::enable_if_t&lt;detail::is_device_accessor_with_v&lt; AccessorT, detail::accessor_mode_cap::can_read&gt; &amp;&amp; <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a8d7a6bae27bfef7ecb44d8b3610bc626">is_property_list_v</a>&lt;PropertyListT&gt;, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">simd</a>&lt;T, NElts&gt; &gt; sycl::_V1::ext::intel::esimd::detail::block_load_impl </td>
          <td>(</td>
          <td class="paramtype">AccessorT&#160;</td>
          <td class="paramname"><em>acc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#aefe3bb028a9f7c3cda660fa6e5edb650">DeviceAccessorOffsetT</a>&#160;</td>
          <td class="paramname"><em>offset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">simd_mask</a>&lt; 1 &gt;&#160;</td>
          <td class="paramname"><em>pred</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">simd</a>&lt; T, NElts &gt;&#160;</td>
          <td class="paramname"><em>pass_thru</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Accessor-based transposed gather with 1 channel. </p>
<p>Supported platforms: DG2, PVC VISA instruction: lsc_load.ugm Instruction can load max: DG2(64xD32 or 32xD64), PVC(64xD32 or 64xD64).</p>
<p>Collects elements located at surface and returns them as a single <a class="el" href="classsimd.html">simd</a> object. When <code>sizeof(T)</code> equal to 8 the address must be 8-byte aligned, otherwise - 4-byte aligned. When T is 1- or 2-byte type, the memory block is loaded with DWORDs or QWORDs depending on the alignment. Allowed <code>NElts</code> values for 8-byte data are 1, 2, 3, 4, 8, 16, 32, 64. Allowed <code>NElts</code> values for 4-byte data are 1, 2, 3, 4, 8, 16, 32, 64, 128. Allowed <code>NElts</code> values for 2-byte data are 2, 4, 8, 16, 32, 64, 128, 256. Allowed <code>NElts</code> values for 1-byte data are 4, 8, 12, 16, 32, 64, 128, 256, 512. 8-byte alignment is required for 8-byte data, or if sizeof(T) * NElts &gt; 256. Otherwise, 4-byte alignment is required.</p>
<dl class="tparams"><dt>Template Parameters</dt><dd>
  <table class="tparams">
    <tr><td class="paramname">T</td><td>is element type. </td></tr>
    <tr><td class="paramname">NElts</td><td>is the number of elements to load per address. </td></tr>
    <tr><td class="paramname">PropertyListT</td><td>is the list of optional cache-hint properties and the required alignment property. </td></tr>
    <tr><td class="paramname">AccessorTy</td><td>is the <a class="el" href="classsycl_1_1__V1_1_1accessor.html">sycl::accessor</a> type. </td></tr>
  </table>
  </dd>
</dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">acc</td><td>is the SYCL accessor. </td></tr>
    <tr><td class="paramname">offset</td><td>is the zero-based offset in bytes. </td></tr>
    <tr><td class="paramname">pred</td><td>is operation predicate. Operation is skipped for index 'i' if pred[0] == 0 the result element is taken from <code>pass_thru</code>[i]. Otherwise, the operation is performed and the result if it copied to the result. </td></tr>
    <tr><td class="paramname">pass_thru</td><td>contains the values copied to the result if <code>pred</code> is 0. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>is a vector of type T and size NElts </dd></dl>

<p class="definition">Definition at line <a class="el" href="ext_2intel_2esimd_2memory_8hpp_source.html#l01080">1080</a> of file <a class="el" href="ext_2intel_2esimd_2memory_8hpp_source.html">memory.hpp</a>.</p>

<p class="reference">References <a class="el" href="property_8hpp_source.html#l00164">sycl::_V1::ext::oneapi::experimental::detail::Alignment</a>, <a class="el" href="simd__obj__impl_8hpp_source.html#l00376">sycl::_V1::ext::intel::esimd::detail::simd_obj_impl&lt; RawTy, N, Derived, SFINAE &gt;::data()</a>, <a class="el" href="std_2experimental_2simd_8hpp_source.html#l01673">simd_mask&lt; _Tp, _Abi &gt;::data()</a>, <a class="el" href="ext_2intel_2esimd_2memory_8hpp_source.html#l00053">sycl::_V1::ext::intel::esimd::get_surface_index()</a>, <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#aa51d5bd9f01c7e57f02b73e72dd8aab3a382eb179a7d78f25d89c085988b37e95">transpose</a>, <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a9bd99917636b94d50409d390ed3d53ddaa311a831b48d59687cf0822a612c9032">u32</a>, and <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a9bd99917636b94d50409d390ed3d53dda476bf781fb66b23778b1004edc3a1028">u64</a>.</p>

</div>
</div>
<a id="ae4bc9c6fdcb3389204cf2154101aa544"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4bc9c6fdcb3389204cf2154101aa544">&#9670;&nbsp;</a></span>block_load_impl() <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename T , int NElts, typename PropertyListT &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">__ESIMD_API std::enable_if_t&lt;<a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a8d7a6bae27bfef7ecb44d8b3610bc626">is_property_list_v</a>&lt;PropertyListT&gt;, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">simd</a>&lt;T, NElts&gt; &gt; sycl::_V1::ext::intel::esimd::detail::block_load_impl </td>
          <td>(</td>
          <td class="paramtype">const T *&#160;</td>
          <td class="paramname"><em>p</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">simd_mask</a>&lt; 1 &gt;&#160;</td>
          <td class="paramname"><em>pred</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">simd</a>&lt; T, NElts &gt;&#160;</td>
          <td class="paramname"><em>pass_thru</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USM pointer transposed gather with 1 channel. </p>
<p>Supported platforms: DG2, PVC VISA instruction: lsc_load.ugm Instruction can load max: DG2(64xD32 or 32xD64), PVC(64xD32 or 64xD64).</p>
<p>Accesses contiguous block of memory of <code>NElts * sizeof(T)</code> bytes starting from the given address <code>p</code>. The maximum size of accessed block is 512 bytes for PVC and 256 bytes for ACM (DG2). When <code>sizeof(T)</code> equal to 8 the address must be 8-byte aligned, otherwise - 4-byte aligned. When T is 1- or 2-byte type, the memory block is loaded with DWORDs or QWORDs depending on the alignment. Allowed <code>NElts</code> values for 8-byte data are 1, 2, 3, 4, 8, 16, 32, 64. Allowed <code>NElts</code> values for 4-byte data are 1, 2, 3, 4, 8, 16, 32, 64, 128. Allowed <code>NElts</code> values for 2-byte data are 2, 4, 8, 16, 32, 64, 128, 256. Allowed <code>NElts</code> values for 1-byte data are 4, 8, 12, 16, 32, 64, 128, 256, 512. 8-byte alignment is required for 8-byte data, or if sizeof(T) * NElts &gt; 256. Otherwise, 4-byte alignment is required.</p>
<dl class="tparams"><dt>Template Parameters</dt><dd>
  <table class="tparams">
    <tr><td class="paramname">T</td><td>is element type. </td></tr>
    <tr><td class="paramname">NElts</td><td>is the number of elements to load per address. </td></tr>
    <tr><td class="paramname">PropertyListT</td><td>is the list of optional cache-hint properties and the required alignment property. </td></tr>
  </table>
  </dd>
</dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">p</td><td>is the base pointer. </td></tr>
    <tr><td class="paramname">pred</td><td>is operation predicate. Zero means operation is skipped entirely, non-zero - operation is performed. </td></tr>
    <tr><td class="paramname">pass_thru</td><td>contains the vector which elements are copied to the returned result when the corresponding element of <code>pred</code> is 0. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>is a vector of type T and size NElts. </dd></dl>

<p class="definition">Definition at line <a class="el" href="ext_2intel_2esimd_2memory_8hpp_source.html#l00888">888</a> of file <a class="el" href="ext_2intel_2esimd_2memory_8hpp_source.html">memory.hpp</a>.</p>

<p class="reference">References <a class="el" href="property_8hpp_source.html#l00164">sycl::_V1::ext::oneapi::experimental::detail::Alignment</a>, <a class="el" href="simd__obj__impl_8hpp_source.html#l00376">sycl::_V1::ext::intel::esimd::detail::simd_obj_impl&lt; RawTy, N, Derived, SFINAE &gt;::data()</a>, <a class="el" href="std_2experimental_2simd_8hpp_source.html#l01673">simd_mask&lt; _Tp, _Abi &gt;::data()</a>, <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#aa51d5bd9f01c7e57f02b73e72dd8aab3a382eb179a7d78f25d89c085988b37e95">transpose</a>, <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a9bd99917636b94d50409d390ed3d53ddaa311a831b48d59687cf0822a612c9032">u32</a>, and <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a9bd99917636b94d50409d390ed3d53dda476bf781fb66b23778b1004edc3a1028">u64</a>.</p>

</div>
</div>
<a id="ab8e913701ddd71395ba5384c9e788f34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8e913701ddd71395ba5384c9e788f34">&#9670;&nbsp;</a></span>block_store_impl() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename T , int NElts, typename PropertyListT , typename AccessorT &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">__ESIMD_API std::enable_if_t&lt;detail::is_device_accessor_with_v&lt; AccessorT, detail::accessor_mode_cap::can_write&gt; &amp;&amp; <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a8d7a6bae27bfef7ecb44d8b3610bc626">detail::is_property_list_v</a>&lt;PropertyListT&gt; &gt; sycl::_V1::ext::intel::esimd::detail::block_store_impl </td>
          <td>(</td>
          <td class="paramtype">AccessorT&#160;</td>
          <td class="paramname"><em>acc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#aefe3bb028a9f7c3cda660fa6e5edb650">DeviceAccessorOffsetT</a>&#160;</td>
          <td class="paramname"><em>offset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">simd</a>&lt; T, NElts &gt;&#160;</td>
          <td class="paramname"><em>vals</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">simd_mask</a>&lt; 1 &gt;&#160;</td>
          <td class="paramname"><em>pred</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ext_2intel_2esimd_2memory_8hpp_source.html#l01199">1199</a> of file <a class="el" href="ext_2intel_2esimd_2memory_8hpp_source.html">memory.hpp</a>.</p>

<p class="reference">References <a class="el" href="property_8hpp_source.html#l00164">sycl::_V1::ext::oneapi::experimental::detail::Alignment</a>, <a class="el" href="simd__obj__impl_8hpp_source.html#l00376">sycl::_V1::ext::intel::esimd::detail::simd_obj_impl&lt; RawTy, N, Derived, SFINAE &gt;::data()</a>, <a class="el" href="std_2experimental_2simd_8hpp_source.html#l01673">simd_mask&lt; _Tp, _Abi &gt;::data()</a>, <a class="el" href="ext_2intel_2esimd_2memory_8hpp_source.html#l00053">sycl::_V1::ext::intel::esimd::get_surface_index()</a>, <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#aa51d5bd9f01c7e57f02b73e72dd8aab3a382eb179a7d78f25d89c085988b37e95">transpose</a>, <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a9bd99917636b94d50409d390ed3d53ddaa311a831b48d59687cf0822a612c9032">u32</a>, and <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a9bd99917636b94d50409d390ed3d53dda476bf781fb66b23778b1004edc3a1028">u64</a>.</p>

</div>
</div>
<a id="a7c6dfb5dd6310d4b59bb04e1ee82d238"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c6dfb5dd6310d4b59bb04e1ee82d238">&#9670;&nbsp;</a></span>block_store_impl() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename T , int NElts, typename PropertyListT &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">__ESIMD_API std::enable_if_t&lt;<a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a8d7a6bae27bfef7ecb44d8b3610bc626">detail::is_property_list_v</a>&lt;PropertyListT&gt; &gt; sycl::_V1::ext::intel::esimd::detail::block_store_impl </td>
          <td>(</td>
          <td class="paramtype">T *&#160;</td>
          <td class="paramname"><em>p</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">simd</a>&lt; T, NElts &gt;&#160;</td>
          <td class="paramname"><em>vals</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">simd_mask</a>&lt; 1 &gt;&#160;</td>
          <td class="paramname"><em>pred</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ext_2intel_2esimd_2memory_8hpp_source.html#l01143">1143</a> of file <a class="el" href="ext_2intel_2esimd_2memory_8hpp_source.html">memory.hpp</a>.</p>

<p class="reference">References <a class="el" href="property_8hpp_source.html#l00164">sycl::_V1::ext::oneapi::experimental::detail::Alignment</a>, <a class="el" href="simd__obj__impl_8hpp_source.html#l00376">sycl::_V1::ext::intel::esimd::detail::simd_obj_impl&lt; RawTy, N, Derived, SFINAE &gt;::data()</a>, <a class="el" href="std_2experimental_2simd_8hpp_source.html#l01673">simd_mask&lt; _Tp, _Abi &gt;::data()</a>, <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#aa51d5bd9f01c7e57f02b73e72dd8aab3a382eb179a7d78f25d89c085988b37e95">transpose</a>, <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a9bd99917636b94d50409d390ed3d53ddaa311a831b48d59687cf0822a612c9032">u32</a>, and <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a9bd99917636b94d50409d390ed3d53dda476bf781fb66b23778b1004edc3a1028">u64</a>.</p>

</div>
</div>
<a id="a6017662d822b0c760a5fe307068571c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6017662d822b0c760a5fe307068571c3">&#9670;&nbsp;</a></span>check_atomic()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;sycl::ext::intel::esimd::atomic_op Op, typename T , int N, unsigned NumSrc, bool IsLSC = false&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr void sycl::_V1::ext::intel::esimd::detail::check_atomic </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Check the legality of an atomic call in terms of size and type. </p>

<p class="definition">Definition at line <a class="el" href="ext_2intel_2esimd_2memory_8hpp_source.html#l04266">4266</a> of file <a class="el" href="ext_2intel_2esimd_2memory_8hpp_source.html">memory.hpp</a>.</p>

<p class="reference">References <a class="el" href="ext_2intel_2esimd_2memory_8hpp_source.html#l04257">__ESIMD_FP_ATOMIC_OP_TYPE_CHECK</a>, <a class="el" href="device__global__map_8cpp_source.html#l00015">sycl::_V1::detail::device_global_map::add()</a>, <a class="el" href="bf16__storage__builtins_8hpp_source.html#l00068">sycl::_V1::ext::oneapi::fmax()</a>, <a class="el" href="bf16__storage__builtins_8hpp_source.html#l00057">sycl::_V1::ext::oneapi::fmin()</a>, and <a class="el" href="ext_2intel_2esimd_2common_8hpp_source.html#l00096">isPowerOf2()</a>.</p>

<p class="reference">Referenced by <a class="el" href="ext_2intel_2esimd_2memory_8hpp_source.html#l06153">atomic_update_impl()</a>, and <a class="el" href="ext_2intel_2esimd_2memory_8hpp_source.html#l05783">slm_atomic_update_impl()</a>.</p>

</div>
</div>
<a id="af69245a342fad4d59268b46f730e8a8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af69245a342fad4d59268b46f730e8a8b">&#9670;&nbsp;</a></span>check_cache_hints()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;cache_action Action, typename PropertyListT &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">void sycl::_V1::ext::intel::esimd::detail::check_cache_hints </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ext_2intel_2esimd_2common_8hpp_source.html#l00566">566</a> of file <a class="el" href="ext_2intel_2esimd_2common_8hpp_source.html">common.hpp</a>.</p>

<p class="reference">References <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a7ae7b427d4fffbef9d0ef2010f84e68aa23d33884d600e542d097cd3933df2ae4">atomic</a>, <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd.html#a4a6d2e5ce8bbe9ce80bac4d1467b1e6ca1fb1a060534164a18a99494122825190">sycl::_V1::ext::intel::esimd::cached</a>, <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a7ae7b427d4fffbef9d0ef2010f84e68aaec4d1eb36b22d19728e9d1d23ca84d1c">load</a>, <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd.html#a4a6d2e5ce8bbe9ce80bac4d1467b1e6ca334c4a4c42fdb79d7ebc3e73b517e6f8">sycl::_V1::ext::intel::esimd::none</a>, <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a7ae7b427d4fffbef9d0ef2010f84e68aa4c203b76e2847e3b6e1bdf7bf2ad63a2">prefetch</a>, <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd.html#a4a6d2e5ce8bbe9ce80bac4d1467b1e6ca2f45cbd63698443b09ad479d71ae024c">sycl::_V1::ext::intel::esimd::read_invalidate</a>, <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a7ae7b427d4fffbef9d0ef2010f84e68aa8cd892b7b97ef9489ae4479d3f4ef0fc">store</a>, <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd.html#a4a6d2e5ce8bbe9ce80bac4d1467b1e6caabb0256a318439745ab0b343d64b9ba0">sycl::_V1::ext::intel::esimd::streaming</a>, <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd.html#a4a6d2e5ce8bbe9ce80bac4d1467b1e6caaf9f686f9eb416162d298446a94cfafb">sycl::_V1::ext::intel::esimd::uncached</a>, <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd.html#a4a6d2e5ce8bbe9ce80bac4d1467b1e6caa9c64c25d98516dabbeaa44fa4b798fe">sycl::_V1::ext::intel::esimd::write_back</a>, and <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd.html#a4a6d2e5ce8bbe9ce80bac4d1467b1e6ca99f2e1bde3d240b180ae0b0b9ccfc135">sycl::_V1::ext::intel::esimd::write_through</a>.</p>

<p class="reference">Referenced by <a class="el" href="ext_2intel_2experimental_2esimd_2memory_8hpp_source.html#l02101">sycl::_V1::ext::intel::experimental::esimd::lsc_load_2d()</a>, <a class="el" href="ext_2intel_2experimental_2esimd_2memory_8hpp_source.html#l02197">sycl::_V1::ext::intel::experimental::esimd::lsc_prefetch_2d()</a>, and <a class="el" href="ext_2intel_2experimental_2esimd_2memory_8hpp_source.html#l02243">sycl::_V1::ext::intel::experimental::esimd::lsc_store_2d()</a>.</p>

</div>
</div>
<a id="a26d497bffbf69d4f7bb3db12cc85a8a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26d497bffbf69d4f7bb3db12cc85a8a5">&#9670;&nbsp;</a></span>check_lsc_data_size()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename T , lsc_data_size DS&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr void sycl::_V1::ext::intel::esimd::detail::check_lsc_data_size </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ext_2intel_2esimd_2common_8hpp_source.html#l00418">418</a> of file <a class="el" href="ext_2intel_2esimd_2common_8hpp_source.html">common.hpp</a>.</p>

<p class="reference">References <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a9bd99917636b94d50409d390ed3d53dda6bad67b5e8990b5f40b54dddd984ea08">default_size</a>, <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a9bd99917636b94d50409d390ed3d53ddade59a481c9d8ace262670bda2b39cb1f">u16</a>, <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a9bd99917636b94d50409d390ed3d53ddab4bce9967afc33faa1555f0b3e5d5e7a">u16u32</a>, <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a9bd99917636b94d50409d390ed3d53dda80183f786c01dfd7ba108c789d57472e">u16u32h</a>, <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a9bd99917636b94d50409d390ed3d53ddaa311a831b48d59687cf0822a612c9032">u32</a>, <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a9bd99917636b94d50409d390ed3d53dda476bf781fb66b23778b1004edc3a1028">u64</a>, <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a9bd99917636b94d50409d390ed3d53dda077393852be20e37026d6281827662f2">u8</a>, and <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a9bd99917636b94d50409d390ed3d53ddad2981f2caa06d6d029ad139601e2928c">u8u32</a>.</p>

</div>
</div>
<a id="a9ebd202acba01570ac3621f6ce43709a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ebd202acba01570ac3621f6ce43709a">&#9670;&nbsp;</a></span>check_lsc_vector_size()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;int VS&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr void sycl::_V1::ext::intel::esimd::detail::check_lsc_vector_size </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ext_2intel_2esimd_2common_8hpp_source.html#l00464">464</a> of file <a class="el" href="ext_2intel_2esimd_2common_8hpp_source.html">common.hpp</a>.</p>

</div>
</div>
<a id="aea9a2e455d3653285955b0587dd482a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea9a2e455d3653285955b0587dd482a9">&#9670;&nbsp;</a></span>expand_data_size()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a9bd99917636b94d50409d390ed3d53dd">lsc_data_size</a> sycl::_V1::ext::intel::esimd::detail::expand_data_size </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a9bd99917636b94d50409d390ed3d53dd">lsc_data_size</a>&#160;</td>
          <td class="paramname"><em>DS</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ext_2intel_2esimd_2common_8hpp_source.html#l00608">608</a> of file <a class="el" href="ext_2intel_2esimd_2common_8hpp_source.html">common.hpp</a>.</p>

<p class="reference">References <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a9bd99917636b94d50409d390ed3d53ddade59a481c9d8ace262670bda2b39cb1f">u16</a>, <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a9bd99917636b94d50409d390ed3d53ddab4bce9967afc33faa1555f0b3e5d5e7a">u16u32</a>, <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a9bd99917636b94d50409d390ed3d53dda077393852be20e37026d6281827662f2">u8</a>, and <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a9bd99917636b94d50409d390ed3d53ddad2981f2caa06d6d029ad139601e2928c">u8u32</a>.</p>

<p class="reference">Referenced by <a class="el" href="ext_2intel_2esimd_2memory_8hpp_source.html#l06153">atomic_update_impl()</a>, <a class="el" href="ext_2intel_2esimd_2memory_8hpp_source.html#l00133">gather_impl()</a>, <a class="el" href="ext_2intel_2esimd_2memory_8hpp_source.html#l00176">scatter_impl()</a>, and <a class="el" href="ext_2intel_2esimd_2memory_8hpp_source.html#l05783">slm_atomic_update_impl()</a>.</p>

</div>
</div>
<a id="a67147b76eb13e4c162d3997fbc1348e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67147b76eb13e4c162d3997fbc1348e8">&#9670;&nbsp;</a></span>finalize_data_size()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename T , lsc_data_size DS&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a9bd99917636b94d50409d390ed3d53dd">lsc_data_size</a> sycl::_V1::ext::intel::esimd::detail::finalize_data_size </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ext_2intel_2esimd_2common_8hpp_source.html#l00437">437</a> of file <a class="el" href="ext_2intel_2esimd_2common_8hpp_source.html">common.hpp</a>.</p>

<p class="reference">References <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a9bd99917636b94d50409d390ed3d53dda6bad67b5e8990b5f40b54dddd984ea08">default_size</a>, <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a9bd99917636b94d50409d390ed3d53ddade59a481c9d8ace262670bda2b39cb1f">u16</a>, <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a9bd99917636b94d50409d390ed3d53ddaa311a831b48d59687cf0822a612c9032">u32</a>, <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a9bd99917636b94d50409d390ed3d53dda476bf781fb66b23778b1004edc3a1028">u64</a>, and <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a9bd99917636b94d50409d390ed3d53dda077393852be20e37026d6281827662f2">u8</a>.</p>

</div>
</div>
<a id="a897c2ef5c46311208df0d65cf1be864d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a897c2ef5c46311208df0d65cf1be864d">&#9670;&nbsp;</a></span>gather_impl()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename T , int NElts, lsc_data_size DS, typename PropertyListT , int N, typename OffsetT &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">__ESIMD_API <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">simd</a>&lt;T, N * NElts&gt; sycl::_V1::ext::intel::esimd::detail::gather_impl </td>
          <td>(</td>
          <td class="paramtype">const T *&#160;</td>
          <td class="paramname"><em>p</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">simd</a>&lt; OffsetT, N &gt;&#160;</td>
          <td class="paramname"><em>offsets</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">simd_mask</a>&lt; N &gt;&#160;</td>
          <td class="paramname"><em>pred</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">simd</a>&lt; T, N *NElts &gt;&#160;</td>
          <td class="paramname"><em>pass_thru</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USM pointer gather. </p>
<p>Supported platforms: DG2, PVC VISA instruction: lsc_load.ugm</p>
<p>Collects elements located at specified address and returns them as a single <a class="el" href="classsimd.html">simd</a> object.</p>
<dl class="tparams"><dt>Template Parameters</dt><dd>
  <table class="tparams">
    <tr><td class="paramname">T</td><td>is element type. </td></tr>
    <tr><td class="paramname">NElts</td><td>is the number of elements to load per address. </td></tr>
    <tr><td class="paramname">DS</td><td>is the data size. </td></tr>
    <tr><td class="paramname">PropertyListT</td><td>is the properties with optional cache hints. </td></tr>
    <tr><td class="paramname">N</td><td>is the number of channels (platform dependent). </td></tr>
  </table>
  </dd>
</dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">p</td><td>is the base pointer. </td></tr>
    <tr><td class="paramname">offsets</td><td>is the zero-based offsets in bytes. </td></tr>
    <tr><td class="paramname">pred</td><td>is predicates. </td></tr>
    <tr><td class="paramname">pass_thru</td><td>contains the vector which elements are copied to the returned result when the corresponding element of <code>pred</code> is 0. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>is a vector of type T and size N * NElts </dd></dl>

<p class="definition">Definition at line <a class="el" href="ext_2intel_2esimd_2memory_8hpp_source.html#l00133">133</a> of file <a class="el" href="ext_2intel_2esimd_2memory_8hpp_source.html">memory.hpp</a>.</p>

<p class="reference">References <a class="el" href="simd__obj__impl_8hpp_source.html#l00376">sycl::_V1::ext::intel::esimd::detail::simd_obj_impl&lt; RawTy, N, Derived, SFINAE &gt;::data()</a>, <a class="el" href="std_2experimental_2simd_8hpp_source.html#l01673">simd_mask&lt; _Tp, _Abi &gt;::data()</a>, <a class="el" href="ext_2intel_2esimd_2common_8hpp_source.html#l00608">expand_data_size()</a>, and <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#aa51d5bd9f01c7e57f02b73e72dd8aab3ab107fbef2987a7a123cda38bae79017c">nontranspose</a>.</p>

<p class="reference">Referenced by <a class="el" href="ext_2intel_2esimd_2memory_8hpp_source.html#l03286">sycl::_V1::ext::intel::esimd::gather()</a>.</p>

</div>
</div>
<a id="ac7d8875258bb034314255df666d2c1b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7d8875258bb034314255df666d2c1b3">&#9670;&nbsp;</a></span>get_num_args()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;sycl::ext::intel::esimd::atomic_op Op&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr int sycl::_V1::ext::intel::esimd::detail::get_num_args </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ext_2intel_2esimd_2common_8hpp_source.html#l00311">311</a> of file <a class="el" href="ext_2intel_2esimd_2common_8hpp_source.html">common.hpp</a>.</p>

<p class="reference">References <a class="el" href="device__global__map_8cpp_source.html#l00015">sycl::_V1::detail::device_global_map::add()</a>, <a class="el" href="bf16__storage__builtins_8hpp_source.html#l00068">sycl::_V1::ext::oneapi::fmax()</a>, and <a class="el" href="bf16__storage__builtins_8hpp_source.html#l00057">sycl::_V1::ext::oneapi::fmin()</a>.</p>

</div>
</div>
<a id="a55252ee9bd8e5655446d1876e53d9249"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55252ee9bd8e5655446d1876e53d9249">&#9670;&nbsp;</a></span>getCacheHintForIntrin()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename PropertyListT , cache_level Level&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd.html#a4a6d2e5ce8bbe9ce80bac4d1467b1e6c">cache_hint</a> sycl::_V1::ext::intel::esimd::detail::getCacheHintForIntrin </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Extracts a cache hint with the given 'Level' to pass it to ESIMD/GENX intrinsics. </p>
<p>If <code>PropertyListT</code> does not have the requested cache-hint, then '<a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd.html#a4a6d2e5ce8bbe9ce80bac4d1467b1e6ca334c4a4c42fdb79d7ebc3e73b517e6f8">cache_hint::none</a>' is returned. </p>

<p class="definition">Definition at line <a class="el" href="ext_2intel_2esimd_2memory_8hpp_source.html#l00102">102</a> of file <a class="el" href="ext_2intel_2esimd_2memory_8hpp_source.html">memory.hpp</a>.</p>

<p class="reference">References <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd.html#a4685c99aefa9c4f30766c92970dfc6caa9ec4c0afd450ceac7adb81c3bcfc9732">sycl::_V1::ext::intel::esimd::L1</a>, <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd.html#a4685c99aefa9c4f30766c92970dfc6caa7e6aa2d53f6ee2b1a34b017fa403cb76">sycl::_V1::ext::intel::esimd::L2</a>, and <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd.html#a4a6d2e5ce8bbe9ce80bac4d1467b1e6ca334c4a4c42fdb79d7ebc3e73b517e6f8">sycl::_V1::ext::intel::esimd::none</a>.</p>

</div>
</div>
<a id="a383a370dc55b6493fd90e4d0278dcb28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a383a370dc55b6493fd90e4d0278dcb28">&#9670;&nbsp;</a></span>getPropertyValue()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename PropertiesT , typename KeyT , typename KeyValueT , typename  = std::enable_if_t&lt;is_property_list_v&lt;PropertiesT&gt;&gt;&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr auto sycl::_V1::ext::intel::esimd::detail::getPropertyValue </td>
          <td>(</td>
          <td class="paramtype">KeyValueT&#160;</td>
          <td class="paramname"><em>DefaultValue</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Helper-function that returns the value of the compile time property <code>KeyT</code> if <code>PropertiesT</code> includes it. </p>
<p>If it does not then the default value <code>DefaultValue</code> is returned. </p>

<p class="definition">Definition at line <a class="el" href="memory__properties_8hpp_source.html#l00170">170</a> of file <a class="el" href="memory__properties_8hpp_source.html">memory_properties.hpp</a>.</p>

</div>
</div>
<a id="aa3e013fff28c097d80cf60c125fca3ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3e013fff28c097d80cf60c125fca3ae">&#9670;&nbsp;</a></span>has_cache_hints()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename PropertyListT &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr bool sycl::_V1::ext::intel::esimd::detail::has_cache_hints </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ext_2intel_2esimd_2common_8hpp_source.html#l00555">555</a> of file <a class="el" href="ext_2intel_2esimd_2common_8hpp_source.html">common.hpp</a>.</p>

<p class="reference">References <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd.html#a4a6d2e5ce8bbe9ce80bac4d1467b1e6ca334c4a4c42fdb79d7ebc3e73b517e6f8">sycl::_V1::ext::intel::esimd::none</a>.</p>

</div>
</div>
<a id="a1662ee86cbb4152bb90856d41d92af34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1662ee86cbb4152bb90856d41d92af34">&#9670;&nbsp;</a></span>has_lsc_equivalent()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;sycl::ext::intel::esimd::atomic_op Op&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr bool sycl::_V1::ext::intel::esimd::detail::has_lsc_equivalent </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ext_2intel_2esimd_2common_8hpp_source.html#l00211">211</a> of file <a class="el" href="ext_2intel_2esimd_2common_8hpp_source.html">common.hpp</a>.</p>

</div>
</div>
<a id="a2ea1071d41d33c10445a37f98bfe6098"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ea1071d41d33c10445a37f98bfe6098">&#9670;&nbsp;</a></span>isMaskedGatherScatterLLVMAvailable()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr bool sycl::_V1::ext::intel::esimd::detail::isMaskedGatherScatterLLVMAvailable </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ext_2intel_2esimd_2memory_8hpp_source.html#l00203">203</a> of file <a class="el" href="ext_2intel_2esimd_2memory_8hpp_source.html">memory.hpp</a>.</p>

</div>
</div>
<a id="ae1810c383d33e257f39a6d97ae15a0a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1810c383d33e257f39a6d97ae15a0a7">&#9670;&nbsp;</a></span>isPowerOf2() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr ESIMD_INLINE bool sycl::_V1::ext::intel::esimd::detail::isPowerOf2 </td>
          <td>(</td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>n</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Check if a given 32 bit positive integer is a power of 2 at compile time. </p>

<p class="definition">Definition at line <a class="el" href="ext_2intel_2esimd_2common_8hpp_source.html#l00096">96</a> of file <a class="el" href="ext_2intel_2esimd_2common_8hpp_source.html">common.hpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="ext_2intel_2esimd_2memory_8hpp_source.html#l01646">sycl::_V1::ext::intel::esimd::block_load()</a>, <a class="el" href="ext_2intel_2esimd_2memory_8hpp_source.html#l04266">check_atomic()</a>, <a class="el" href="ext_2intel_2esimd_2memory_8hpp_source.html#l03286">sycl::_V1::ext::intel::esimd::gather()</a>, <a class="el" href="ext_2intel_2esimd_2math_8hpp_source.html#l00994">reduce()</a>, <a class="el" href="ext_2intel_2esimd_2math_8hpp_source.html#l00970">reduce_pair()</a>, <a class="el" href="ext_2intel_2esimd_2math_8hpp_source.html#l00954">reduce_single()</a>, and <a class="el" href="ext_2intel_2esimd_2memory_8hpp_source.html#l05929">sycl::_V1::ext::intel::esimd::slm_atomic_update()</a>.</p>

</div>
</div>
<a id="a178ebdde7dd7fa5778a6a645c13cac7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a178ebdde7dd7fa5778a6a645c13cac7d">&#9670;&nbsp;</a></span>isPowerOf2() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr ESIMD_INLINE bool sycl::_V1::ext::intel::esimd::detail::isPowerOf2 </td>
          <td>(</td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>n</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>limit</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Check at compile time if given 32 bit positive integer is both: </p>
<ul>
<li>a power of 2</li>
<li>less or equal to given limit </li>
</ul>

<p class="definition">Definition at line <a class="el" href="ext_2intel_2esimd_2common_8hpp_source.html#l00103">103</a> of file <a class="el" href="ext_2intel_2esimd_2common_8hpp_source.html">common.hpp</a>.</p>

</div>
</div>
<a id="aad14ff9b36d5670b45b626f588a6ec93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad14ff9b36d5670b45b626f588a6ec93">&#9670;&nbsp;</a></span>lsc_format_input()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename RT , typename T , int N&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">ESIMD_INLINE <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">simd</a>&lt;RT, N&gt; sycl::_V1::ext::intel::esimd::detail::lsc_format_input </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">simd</a>&lt; T, N &gt;&#160;</td>
          <td class="paramname"><em>Vals</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ext_2intel_2esimd_2memory_8hpp_source.html#l00074">74</a> of file <a class="el" href="ext_2intel_2esimd_2memory_8hpp_source.html">memory.hpp</a>.</p>

</div>
</div>
<a id="a102d0133df8fdfae47fb8ee81327d44c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a102d0133df8fdfae47fb8ee81327d44c">&#9670;&nbsp;</a></span>lsc_format_ret()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename T , typename T1 , int N&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">ESIMD_INLINE <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">simd</a>&lt;T, N&gt; sycl::_V1::ext::intel::esimd::detail::lsc_format_ret </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">simd</a>&lt; T1, N &gt;&#160;</td>
          <td class="paramname"><em>Vals</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ext_2intel_2esimd_2memory_8hpp_source.html#l00088">88</a> of file <a class="el" href="ext_2intel_2esimd_2memory_8hpp_source.html">memory.hpp</a>.</p>

</div>
</div>
<a id="ad47193729318c4b62257931c5cca73d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad47193729318c4b62257931c5cca73d5">&#9670;&nbsp;</a></span>lsc_to_internal_atomic_op()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename T , sycl::ext::intel::esimd::atomic_op Op&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr int sycl::_V1::ext::intel::esimd::detail::lsc_to_internal_atomic_op </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ext_2intel_2esimd_2memory_8hpp_source.html#l05761">5761</a> of file <a class="el" href="ext_2intel_2esimd_2memory_8hpp_source.html">memory.hpp</a>.</p>

</div>
</div>
<a id="a27ec95e906578a2528a654232709c76c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27ec95e906578a2528a654232709c76c">&#9670;&nbsp;</a></span>operator%() <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T1 , class T2 , int N, template&lt; class, int &gt; class SimdT, class SimdTx  = SimdT&lt;T1, N&gt;, class  = std::enable_if_t&lt;  std::is_integral_v&lt;T1&gt; &amp;&amp;std::is_integral_v&lt;T2&gt;   &amp;&amp;__ESIMD_DNS::is_simd_type_v&lt;SimdTx&gt;  &gt;&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">auto sycl::_V1::ext::intel::esimd::detail::operator% </td>
          <td>(</td>
          <td class="paramtype">const __ESIMD_DNS::simd_obj_impl&lt; __raw_t&lt; T1 &gt;, N, SimdT&lt; T1, N &gt;&gt; &amp;&#160;</td>
          <td class="paramname"><em>LHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const __ESIMD_DNS::simd_obj_impl&lt; __raw_t&lt; T2 &gt;, N, SimdT&lt; T2, N &gt;&gt; &amp;&#160;</td>
          <td class="paramname"><em>RHS</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="operators_8hpp_source.html#l00177">177</a> of file <a class="el" href="operators_8hpp_source.html">operators.hpp</a>.</p>

</div>
</div>
<a id="a24ca9c0280682443f886dd58055122be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24ca9c0280682443f886dd58055122be">&#9670;&nbsp;</a></span>operator%() <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T1 , int N1, template&lt; class, int &gt; class SimdT1, class T2 , class SimdTx  = SimdT1&lt;T1, N1&gt;, class  = std::enable_if_t&lt;  std::is_integral_v&lt;T1&gt; &amp;&amp;std::is_integral_v&lt;T2&gt;   &amp;&amp;__ESIMD_DNS::is_simd_type_v&lt;SimdTx&gt;  &gt;&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">auto sycl::_V1::ext::intel::esimd::detail::operator% </td>
          <td>(</td>
          <td class="paramtype">const __ESIMD_DNS::simd_obj_impl&lt; __raw_t&lt; T1 &gt;, N1, SimdT1&lt; T1, N1 &gt;&gt; &amp;&#160;</td>
          <td class="paramname"><em>LHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T2&#160;</td>
          <td class="paramname"><em>RHS</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="operators_8hpp_source.html#l00177">177</a> of file <a class="el" href="operators_8hpp_source.html">operators.hpp</a>.</p>

</div>
</div>
<a id="a71b41c4148f027e6caf67d201417cf48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71b41c4148f027e6caf67d201417cf48">&#9670;&nbsp;</a></span>operator%() <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T1 , class T2 , int N2, template&lt; class, int &gt; class SimdT2, class SimdTx  = SimdT2&lt;T2, N2&gt;, class  = std::enable_if_t&lt;  std::is_integral_v&lt;T1&gt; &amp;&amp;std::is_integral_v&lt;T2&gt;   &amp;&amp;__ESIMD_DNS::is_simd_type_v&lt;SimdTx&gt;  &gt;&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">auto sycl::_V1::ext::intel::esimd::detail::operator% </td>
          <td>(</td>
          <td class="paramtype">T1&#160;</td>
          <td class="paramname"><em>LHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const __ESIMD_DNS::simd_obj_impl&lt; __raw_t&lt; T2 &gt;, N2, SimdT2&lt; T2, N2 &gt;&gt; &amp;&#160;</td>
          <td class="paramname"><em>RHS</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="operators_8hpp_source.html#l00177">177</a> of file <a class="el" href="operators_8hpp_source.html">operators.hpp</a>.</p>

</div>
</div>
<a id="adb57a88220e2b0f6589008a776864e07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb57a88220e2b0f6589008a776864e07">&#9670;&nbsp;</a></span>operator&amp;() <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T1 , class T2 , int N, template&lt; class, int &gt; class SimdT, class SimdTx  = SimdT&lt;T1, N&gt;, class  = std::enable_if_t&lt;  std::is_integral_v&lt;T1&gt; &amp;&amp;std::is_integral_v&lt;T2&gt;  &gt;&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">auto sycl::_V1::ext::intel::esimd::detail::operator&amp; </td>
          <td>(</td>
          <td class="paramtype">const __ESIMD_DNS::simd_obj_impl&lt; __raw_t&lt; T1 &gt;, N, SimdT&lt; T1, N &gt;&gt; &amp;&#160;</td>
          <td class="paramname"><em>LHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const __ESIMD_DNS::simd_obj_impl&lt; __raw_t&lt; T2 &gt;, N, SimdT&lt; T2, N &gt;&gt; &amp;&#160;</td>
          <td class="paramname"><em>RHS</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="operators_8hpp_source.html#l00171">171</a> of file <a class="el" href="operators_8hpp_source.html">operators.hpp</a>.</p>

</div>
</div>
<a id="ad5d7951bb624a9ea424038cfed42ac71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5d7951bb624a9ea424038cfed42ac71">&#9670;&nbsp;</a></span>operator&amp;() <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T1 , int N1, template&lt; class, int &gt; class SimdT1, class T2 , class SimdTx  = SimdT1&lt;T1, N1&gt;, class  = std::enable_if_t&lt;  std::is_integral_v&lt;T1&gt; &amp;&amp;std::is_integral_v&lt;T2&gt;  &gt;&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">auto sycl::_V1::ext::intel::esimd::detail::operator&amp; </td>
          <td>(</td>
          <td class="paramtype">const __ESIMD_DNS::simd_obj_impl&lt; __raw_t&lt; T1 &gt;, N1, SimdT1&lt; T1, N1 &gt;&gt; &amp;&#160;</td>
          <td class="paramname"><em>LHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T2&#160;</td>
          <td class="paramname"><em>RHS</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="operators_8hpp_source.html#l00171">171</a> of file <a class="el" href="operators_8hpp_source.html">operators.hpp</a>.</p>

</div>
</div>
<a id="a23107f8eedd923c5e7d47ad676fbb38a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23107f8eedd923c5e7d47ad676fbb38a">&#9670;&nbsp;</a></span>operator&amp;() <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T1 , class T2 , int N2, template&lt; class, int &gt; class SimdT2, class SimdTx  = SimdT2&lt;T2, N2&gt;, class  = std::enable_if_t&lt;  std::is_integral_v&lt;T1&gt; &amp;&amp;std::is_integral_v&lt;T2&gt;  &gt;&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">auto sycl::_V1::ext::intel::esimd::detail::operator&amp; </td>
          <td>(</td>
          <td class="paramtype">T1&#160;</td>
          <td class="paramname"><em>LHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const __ESIMD_DNS::simd_obj_impl&lt; __raw_t&lt; T2 &gt;, N2, SimdT2&lt; T2, N2 &gt;&gt; &amp;&#160;</td>
          <td class="paramname"><em>RHS</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="operators_8hpp_source.html#l00171">171</a> of file <a class="el" href="operators_8hpp_source.html">operators.hpp</a>.</p>

</div>
</div>
<a id="abea33420d116aa9cd754978cb51d5081"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abea33420d116aa9cd754978cb51d5081">&#9670;&nbsp;</a></span>operator*() <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T1 , class T2 , int N, template&lt; class, int &gt; class SimdT, class SimdTx  = SimdT&lt;T1, N&gt;, class  = std::enable_if_t&lt;  __ESIMD_DNS::is_valid_simd_elem_type_v&lt;T1&gt;   &amp;&amp;__ESIMD_DNS::is_valid_simd_elem_type_v&lt;T2&gt;   &amp;&amp;__ESIMD_DNS::is_simd_type_v&lt;SimdTx&gt;  &gt;&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">auto sycl::_V1::ext::intel::esimd::detail::operator* </td>
          <td>(</td>
          <td class="paramtype">const __ESIMD_DNS::simd_obj_impl&lt; __raw_t&lt; T1 &gt;, N, SimdT&lt; T1, N &gt;&gt; &amp;&#160;</td>
          <td class="paramname"><em>LHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const __ESIMD_DNS::simd_obj_impl&lt; __raw_t&lt; T2 &gt;, N, SimdT&lt; T2, N &gt;&gt; &amp;&#160;</td>
          <td class="paramname"><em>RHS</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="operators_8hpp_source.html#l00189">189</a> of file <a class="el" href="operators_8hpp_source.html">operators.hpp</a>.</p>

</div>
</div>
<a id="a03ced7810e93eaf856766535e8183088"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03ced7810e93eaf856766535e8183088">&#9670;&nbsp;</a></span>operator*() <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T1 , int N1, template&lt; class, int &gt; class SimdT1, class T2 , class SimdTx  = SimdT1&lt;T1, N1&gt;, class  = std::enable_if_t&lt;  __ESIMD_DNS::is_valid_simd_elem_type_v&lt;T1&gt;   &amp;&amp;__ESIMD_DNS::is_valid_simd_elem_type_v&lt;T2&gt;   &amp;&amp;__ESIMD_DNS::is_simd_type_v&lt;SimdTx&gt;  &gt;&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">auto sycl::_V1::ext::intel::esimd::detail::operator* </td>
          <td>(</td>
          <td class="paramtype">const __ESIMD_DNS::simd_obj_impl&lt; __raw_t&lt; T1 &gt;, N1, SimdT1&lt; T1, N1 &gt;&gt; &amp;&#160;</td>
          <td class="paramname"><em>LHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T2&#160;</td>
          <td class="paramname"><em>RHS</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="operators_8hpp_source.html#l00189">189</a> of file <a class="el" href="operators_8hpp_source.html">operators.hpp</a>.</p>

</div>
</div>
<a id="a2c6fb6c44ce5fd9db8a44c36f6dc17c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c6fb6c44ce5fd9db8a44c36f6dc17c2">&#9670;&nbsp;</a></span>operator*() <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T1 , class T2 , int N2, template&lt; class, int &gt; class SimdT2, class SimdTx  = SimdT2&lt;T2, N2&gt;, class  = std::enable_if_t&lt;  __ESIMD_DNS::is_valid_simd_elem_type_v&lt;T1&gt;   &amp;&amp;__ESIMD_DNS::is_valid_simd_elem_type_v&lt;T2&gt;   &amp;&amp;__ESIMD_DNS::is_simd_type_v&lt;SimdTx&gt;  &gt;&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">auto sycl::_V1::ext::intel::esimd::detail::operator* </td>
          <td>(</td>
          <td class="paramtype">T1&#160;</td>
          <td class="paramname"><em>LHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const __ESIMD_DNS::simd_obj_impl&lt; __raw_t&lt; T2 &gt;, N2, SimdT2&lt; T2, N2 &gt;&gt; &amp;&#160;</td>
          <td class="paramname"><em>RHS</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="operators_8hpp_source.html#l00189">189</a> of file <a class="el" href="operators_8hpp_source.html">operators.hpp</a>.</p>

</div>
</div>
<a id="a0895e073eea471ed2f32c0c8a5f392d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0895e073eea471ed2f32c0c8a5f392d1">&#9670;&nbsp;</a></span>operator+() <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T1 , class T2 , int N, template&lt; class, int &gt; class SimdT, class SimdTx  = SimdT&lt;T1, N&gt;, class  = std::enable_if_t&lt;  __ESIMD_DNS::is_valid_simd_elem_type_v&lt;T1&gt;   &amp;&amp;__ESIMD_DNS::is_valid_simd_elem_type_v&lt;T2&gt;   &amp;&amp;__ESIMD_DNS::is_simd_type_v&lt;SimdTx&gt;  &gt;&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">auto sycl::_V1::ext::intel::esimd::detail::operator+ </td>
          <td>(</td>
          <td class="paramtype">const __ESIMD_DNS::simd_obj_impl&lt; __raw_t&lt; T1 &gt;, N, SimdT&lt; T1, N &gt;&gt; &amp;&#160;</td>
          <td class="paramname"><em>LHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const __ESIMD_DNS::simd_obj_impl&lt; __raw_t&lt; T2 &gt;, N, SimdT&lt; T2, N &gt;&gt; &amp;&#160;</td>
          <td class="paramname"><em>RHS</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="operators_8hpp_source.html#l00187">187</a> of file <a class="el" href="operators_8hpp_source.html">operators.hpp</a>.</p>

</div>
</div>
<a id="a6576932903c3c131318e822b7a23f450"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6576932903c3c131318e822b7a23f450">&#9670;&nbsp;</a></span>operator+() <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T1 , int N1, template&lt; class, int &gt; class SimdT1, class T2 , class SimdTx  = SimdT1&lt;T1, N1&gt;, class  = std::enable_if_t&lt;  __ESIMD_DNS::is_valid_simd_elem_type_v&lt;T1&gt;   &amp;&amp;__ESIMD_DNS::is_valid_simd_elem_type_v&lt;T2&gt;   &amp;&amp;__ESIMD_DNS::is_simd_type_v&lt;SimdTx&gt;  &gt;&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">auto sycl::_V1::ext::intel::esimd::detail::operator+ </td>
          <td>(</td>
          <td class="paramtype">const __ESIMD_DNS::simd_obj_impl&lt; __raw_t&lt; T1 &gt;, N1, SimdT1&lt; T1, N1 &gt;&gt; &amp;&#160;</td>
          <td class="paramname"><em>LHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T2&#160;</td>
          <td class="paramname"><em>RHS</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="operators_8hpp_source.html#l00187">187</a> of file <a class="el" href="operators_8hpp_source.html">operators.hpp</a>.</p>

</div>
</div>
<a id="ac9fa97a0e4577acfe17d29bd8cfd4ead"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9fa97a0e4577acfe17d29bd8cfd4ead">&#9670;&nbsp;</a></span>operator+() <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T1 , class T2 , int N2, template&lt; class, int &gt; class SimdT2, class SimdTx  = SimdT2&lt;T2, N2&gt;, class  = std::enable_if_t&lt;  __ESIMD_DNS::is_valid_simd_elem_type_v&lt;T1&gt;   &amp;&amp;__ESIMD_DNS::is_valid_simd_elem_type_v&lt;T2&gt;   &amp;&amp;__ESIMD_DNS::is_simd_type_v&lt;SimdTx&gt;  &gt;&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">auto sycl::_V1::ext::intel::esimd::detail::operator+ </td>
          <td>(</td>
          <td class="paramtype">T1&#160;</td>
          <td class="paramname"><em>LHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const __ESIMD_DNS::simd_obj_impl&lt; __raw_t&lt; T2 &gt;, N2, SimdT2&lt; T2, N2 &gt;&gt; &amp;&#160;</td>
          <td class="paramname"><em>RHS</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="operators_8hpp_source.html#l00187">187</a> of file <a class="el" href="operators_8hpp_source.html">operators.hpp</a>.</p>

</div>
</div>
<a id="ac0ac54c4f23acd09ae9c62e6e8a72bcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0ac54c4f23acd09ae9c62e6e8a72bcd">&#9670;&nbsp;</a></span>operator-() <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T1 , class T2 , int N, template&lt; class, int &gt; class SimdT, class SimdTx  = SimdT&lt;T1, N&gt;, class  = std::enable_if_t&lt;  __ESIMD_DNS::is_valid_simd_elem_type_v&lt;T1&gt;   &amp;&amp;__ESIMD_DNS::is_valid_simd_elem_type_v&lt;T2&gt;   &amp;&amp;__ESIMD_DNS::is_simd_type_v&lt;SimdTx&gt;  &gt;&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">auto sycl::_V1::ext::intel::esimd::detail::operator- </td>
          <td>(</td>
          <td class="paramtype">const __ESIMD_DNS::simd_obj_impl&lt; __raw_t&lt; T1 &gt;, N, SimdT&lt; T1, N &gt;&gt; &amp;&#160;</td>
          <td class="paramname"><em>LHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const __ESIMD_DNS::simd_obj_impl&lt; __raw_t&lt; T2 &gt;, N, SimdT&lt; T2, N &gt;&gt; &amp;&#160;</td>
          <td class="paramname"><em>RHS</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="operators_8hpp_source.html#l00188">188</a> of file <a class="el" href="operators_8hpp_source.html">operators.hpp</a>.</p>

</div>
</div>
<a id="a13e013c7745ddf322fa27660fa6838a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13e013c7745ddf322fa27660fa6838a4">&#9670;&nbsp;</a></span>operator-() <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T1 , int N1, template&lt; class, int &gt; class SimdT1, class T2 , class SimdTx  = SimdT1&lt;T1, N1&gt;, class  = std::enable_if_t&lt;  __ESIMD_DNS::is_valid_simd_elem_type_v&lt;T1&gt;   &amp;&amp;__ESIMD_DNS::is_valid_simd_elem_type_v&lt;T2&gt;   &amp;&amp;__ESIMD_DNS::is_simd_type_v&lt;SimdTx&gt;  &gt;&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">auto sycl::_V1::ext::intel::esimd::detail::operator- </td>
          <td>(</td>
          <td class="paramtype">const __ESIMD_DNS::simd_obj_impl&lt; __raw_t&lt; T1 &gt;, N1, SimdT1&lt; T1, N1 &gt;&gt; &amp;&#160;</td>
          <td class="paramname"><em>LHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T2&#160;</td>
          <td class="paramname"><em>RHS</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="operators_8hpp_source.html#l00188">188</a> of file <a class="el" href="operators_8hpp_source.html">operators.hpp</a>.</p>

</div>
</div>
<a id="a230fce84e56126931ad6ccf231d05d2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a230fce84e56126931ad6ccf231d05d2f">&#9670;&nbsp;</a></span>operator-() <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T1 , class T2 , int N2, template&lt; class, int &gt; class SimdT2, class SimdTx  = SimdT2&lt;T2, N2&gt;, class  = std::enable_if_t&lt;  __ESIMD_DNS::is_valid_simd_elem_type_v&lt;T1&gt;   &amp;&amp;__ESIMD_DNS::is_valid_simd_elem_type_v&lt;T2&gt;   &amp;&amp;__ESIMD_DNS::is_simd_type_v&lt;SimdTx&gt;  &gt;&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">auto sycl::_V1::ext::intel::esimd::detail::operator- </td>
          <td>(</td>
          <td class="paramtype">T1&#160;</td>
          <td class="paramname"><em>LHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const __ESIMD_DNS::simd_obj_impl&lt; __raw_t&lt; T2 &gt;, N2, SimdT2&lt; T2, N2 &gt;&gt; &amp;&#160;</td>
          <td class="paramname"><em>RHS</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="operators_8hpp_source.html#l00188">188</a> of file <a class="el" href="operators_8hpp_source.html">operators.hpp</a>.</p>

</div>
</div>
<a id="a774ce41923045bfd1d6aeee8b62a2965"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a774ce41923045bfd1d6aeee8b62a2965">&#9670;&nbsp;</a></span>operator/() <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T1 , class T2 , int N, template&lt; class, int &gt; class SimdT, class SimdTx  = SimdT&lt;T1, N&gt;, class  = std::enable_if_t&lt;  __ESIMD_DNS::is_valid_simd_elem_type_v&lt;T1&gt;   &amp;&amp;__ESIMD_DNS::is_valid_simd_elem_type_v&lt;T2&gt;   &amp;&amp;__ESIMD_DNS::is_simd_type_v&lt;SimdTx&gt;  &gt;&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">auto sycl::_V1::ext::intel::esimd::detail::operator/ </td>
          <td>(</td>
          <td class="paramtype">const __ESIMD_DNS::simd_obj_impl&lt; __raw_t&lt; T1 &gt;, N, SimdT&lt; T1, N &gt;&gt; &amp;&#160;</td>
          <td class="paramname"><em>LHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const __ESIMD_DNS::simd_obj_impl&lt; __raw_t&lt; T2 &gt;, N, SimdT&lt; T2, N &gt;&gt; &amp;&#160;</td>
          <td class="paramname"><em>RHS</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="operators_8hpp_source.html#l00190">190</a> of file <a class="el" href="operators_8hpp_source.html">operators.hpp</a>.</p>

</div>
</div>
<a id="ab6ed454ff7e0e56bd3498f54861247c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6ed454ff7e0e56bd3498f54861247c7">&#9670;&nbsp;</a></span>operator/() <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T1 , int N1, template&lt; class, int &gt; class SimdT1, class T2 , class SimdTx  = SimdT1&lt;T1, N1&gt;, class  = std::enable_if_t&lt;  __ESIMD_DNS::is_valid_simd_elem_type_v&lt;T1&gt;   &amp;&amp;__ESIMD_DNS::is_valid_simd_elem_type_v&lt;T2&gt;   &amp;&amp;__ESIMD_DNS::is_simd_type_v&lt;SimdTx&gt;  &gt;&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">auto sycl::_V1::ext::intel::esimd::detail::operator/ </td>
          <td>(</td>
          <td class="paramtype">const __ESIMD_DNS::simd_obj_impl&lt; __raw_t&lt; T1 &gt;, N1, SimdT1&lt; T1, N1 &gt;&gt; &amp;&#160;</td>
          <td class="paramname"><em>LHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T2&#160;</td>
          <td class="paramname"><em>RHS</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="operators_8hpp_source.html#l00190">190</a> of file <a class="el" href="operators_8hpp_source.html">operators.hpp</a>.</p>

</div>
</div>
<a id="aafb59dccc75266d2647a79ef51e64c57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafb59dccc75266d2647a79ef51e64c57">&#9670;&nbsp;</a></span>operator/() <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T1 , class T2 , int N2, template&lt; class, int &gt; class SimdT2, class SimdTx  = SimdT2&lt;T2, N2&gt;, class  = std::enable_if_t&lt;  __ESIMD_DNS::is_valid_simd_elem_type_v&lt;T1&gt;   &amp;&amp;__ESIMD_DNS::is_valid_simd_elem_type_v&lt;T2&gt;   &amp;&amp;__ESIMD_DNS::is_simd_type_v&lt;SimdTx&gt;  &gt;&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">auto sycl::_V1::ext::intel::esimd::detail::operator/ </td>
          <td>(</td>
          <td class="paramtype">T1&#160;</td>
          <td class="paramname"><em>LHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const __ESIMD_DNS::simd_obj_impl&lt; __raw_t&lt; T2 &gt;, N2, SimdT2&lt; T2, N2 &gt;&gt; &amp;&#160;</td>
          <td class="paramname"><em>RHS</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="operators_8hpp_source.html#l00190">190</a> of file <a class="el" href="operators_8hpp_source.html">operators.hpp</a>.</p>

</div>
</div>
<a id="a847e7a4ae6c33b72fff0bc0c48b84ead"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a847e7a4ae6c33b72fff0bc0c48b84ead">&#9670;&nbsp;</a></span>operator&lt;&lt;() <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T1 , class T2 , int N, template&lt; class, int &gt; class SimdT, class SimdTx  = SimdT&lt;T1, N&gt;, class  = std::enable_if_t&lt;  std::is_integral_v&lt;T1&gt; &amp;&amp;std::is_integral_v&lt;T2&gt;   &amp;&amp;__ESIMD_DNS::is_simd_type_v&lt;SimdTx&gt;  &gt;&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">auto sycl::_V1::ext::intel::esimd::detail::operator&lt;&lt; </td>
          <td>(</td>
          <td class="paramtype">const __ESIMD_DNS::simd_obj_impl&lt; __raw_t&lt; T1 &gt;, N, SimdT&lt; T1, N &gt;&gt; &amp;&#160;</td>
          <td class="paramname"><em>LHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const __ESIMD_DNS::simd_obj_impl&lt; __raw_t&lt; T2 &gt;, N, SimdT&lt; T2, N &gt;&gt; &amp;&#160;</td>
          <td class="paramname"><em>RHS</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="operators_8hpp_source.html#l00178">178</a> of file <a class="el" href="operators_8hpp_source.html">operators.hpp</a>.</p>

</div>
</div>
<a id="aff497e60584d8b77e6904c7848437690"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff497e60584d8b77e6904c7848437690">&#9670;&nbsp;</a></span>operator&lt;&lt;() <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T1 , int N1, template&lt; class, int &gt; class SimdT1, class T2 , class SimdTx  = SimdT1&lt;T1, N1&gt;, class  = std::enable_if_t&lt;  std::is_integral_v&lt;T1&gt; &amp;&amp;std::is_integral_v&lt;T2&gt;   &amp;&amp;__ESIMD_DNS::is_simd_type_v&lt;SimdTx&gt;  &gt;&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">auto sycl::_V1::ext::intel::esimd::detail::operator&lt;&lt; </td>
          <td>(</td>
          <td class="paramtype">const __ESIMD_DNS::simd_obj_impl&lt; __raw_t&lt; T1 &gt;, N1, SimdT1&lt; T1, N1 &gt;&gt; &amp;&#160;</td>
          <td class="paramname"><em>LHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T2&#160;</td>
          <td class="paramname"><em>RHS</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="operators_8hpp_source.html#l00178">178</a> of file <a class="el" href="operators_8hpp_source.html">operators.hpp</a>.</p>

</div>
</div>
<a id="ac2660d8e43b0994c006c30dcf605197a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2660d8e43b0994c006c30dcf605197a">&#9670;&nbsp;</a></span>operator&lt;&lt;() <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T1 , class T2 , int N2, template&lt; class, int &gt; class SimdT2, class SimdTx  = SimdT2&lt;T2, N2&gt;, class  = std::enable_if_t&lt;  std::is_integral_v&lt;T1&gt; &amp;&amp;std::is_integral_v&lt;T2&gt;   &amp;&amp;__ESIMD_DNS::is_simd_type_v&lt;SimdTx&gt;  &gt;&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">auto sycl::_V1::ext::intel::esimd::detail::operator&lt;&lt; </td>
          <td>(</td>
          <td class="paramtype">T1&#160;</td>
          <td class="paramname"><em>LHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const __ESIMD_DNS::simd_obj_impl&lt; __raw_t&lt; T2 &gt;, N2, SimdT2&lt; T2, N2 &gt;&gt; &amp;&#160;</td>
          <td class="paramname"><em>RHS</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="operators_8hpp_source.html#l00178">178</a> of file <a class="el" href="operators_8hpp_source.html">operators.hpp</a>.</p>

</div>
</div>
<a id="a7356914bd5299fcca7ac837209464e23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7356914bd5299fcca7ac837209464e23">&#9670;&nbsp;</a></span>operator&gt;&gt;() <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T1 , class T2 , int N, template&lt; class, int &gt; class SimdT, class SimdTx  = SimdT&lt;T1, N&gt;, class  = std::enable_if_t&lt;  std::is_integral_v&lt;T1&gt; &amp;&amp;std::is_integral_v&lt;T2&gt;   &amp;&amp;__ESIMD_DNS::is_simd_type_v&lt;SimdTx&gt;  &gt;&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">auto sycl::_V1::ext::intel::esimd::detail::operator&gt;&gt; </td>
          <td>(</td>
          <td class="paramtype">const __ESIMD_DNS::simd_obj_impl&lt; __raw_t&lt; T1 &gt;, N, SimdT&lt; T1, N &gt;&gt; &amp;&#160;</td>
          <td class="paramname"><em>LHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const __ESIMD_DNS::simd_obj_impl&lt; __raw_t&lt; T2 &gt;, N, SimdT&lt; T2, N &gt;&gt; &amp;&#160;</td>
          <td class="paramname"><em>RHS</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="operators_8hpp_source.html#l00179">179</a> of file <a class="el" href="operators_8hpp_source.html">operators.hpp</a>.</p>

</div>
</div>
<a id="ae5c15822d6d73ee33baae5c4e1dfdcbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5c15822d6d73ee33baae5c4e1dfdcbc">&#9670;&nbsp;</a></span>operator&gt;&gt;() <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T1 , int N1, template&lt; class, int &gt; class SimdT1, class T2 , class SimdTx  = SimdT1&lt;T1, N1&gt;, class  = std::enable_if_t&lt;  std::is_integral_v&lt;T1&gt; &amp;&amp;std::is_integral_v&lt;T2&gt;   &amp;&amp;__ESIMD_DNS::is_simd_type_v&lt;SimdTx&gt;  &gt;&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">auto sycl::_V1::ext::intel::esimd::detail::operator&gt;&gt; </td>
          <td>(</td>
          <td class="paramtype">const __ESIMD_DNS::simd_obj_impl&lt; __raw_t&lt; T1 &gt;, N1, SimdT1&lt; T1, N1 &gt;&gt; &amp;&#160;</td>
          <td class="paramname"><em>LHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T2&#160;</td>
          <td class="paramname"><em>RHS</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="operators_8hpp_source.html#l00179">179</a> of file <a class="el" href="operators_8hpp_source.html">operators.hpp</a>.</p>

</div>
</div>
<a id="a1be63f30335eb64ea136e809dba83417"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1be63f30335eb64ea136e809dba83417">&#9670;&nbsp;</a></span>operator&gt;&gt;() <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T1 , class T2 , int N2, template&lt; class, int &gt; class SimdT2, class SimdTx  = SimdT2&lt;T2, N2&gt;, class  = std::enable_if_t&lt;  std::is_integral_v&lt;T1&gt; &amp;&amp;std::is_integral_v&lt;T2&gt;   &amp;&amp;__ESIMD_DNS::is_simd_type_v&lt;SimdTx&gt;  &gt;&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">auto sycl::_V1::ext::intel::esimd::detail::operator&gt;&gt; </td>
          <td>(</td>
          <td class="paramtype">T1&#160;</td>
          <td class="paramname"><em>LHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const __ESIMD_DNS::simd_obj_impl&lt; __raw_t&lt; T2 &gt;, N2, SimdT2&lt; T2, N2 &gt;&gt; &amp;&#160;</td>
          <td class="paramname"><em>RHS</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="operators_8hpp_source.html#l00179">179</a> of file <a class="el" href="operators_8hpp_source.html">operators.hpp</a>.</p>

</div>
</div>
<a id="a989dc5905ea60503f083bf70c1615809"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a989dc5905ea60503f083bf70c1615809">&#9670;&nbsp;</a></span>operator^() <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T1 , class T2 , int N, template&lt; class, int &gt; class SimdT, class SimdTx  = SimdT&lt;T1, N&gt;, class  = std::enable_if_t&lt;  std::is_integral_v&lt;T1&gt; &amp;&amp;std::is_integral_v&lt;T2&gt;  &gt;&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">auto sycl::_V1::ext::intel::esimd::detail::operator^ </td>
          <td>(</td>
          <td class="paramtype">const __ESIMD_DNS::simd_obj_impl&lt; __raw_t&lt; T1 &gt;, N, SimdT&lt; T1, N &gt;&gt; &amp;&#160;</td>
          <td class="paramname"><em>LHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const __ESIMD_DNS::simd_obj_impl&lt; __raw_t&lt; T2 &gt;, N, SimdT&lt; T2, N &gt;&gt; &amp;&#160;</td>
          <td class="paramname"><em>RHS</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="operators_8hpp_source.html#l00169">169</a> of file <a class="el" href="operators_8hpp_source.html">operators.hpp</a>.</p>

</div>
</div>
<a id="ae605c438bebe173b9798723b05579456"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae605c438bebe173b9798723b05579456">&#9670;&nbsp;</a></span>operator^() <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T1 , int N1, template&lt; class, int &gt; class SimdT1, class T2 , class SimdTx  = SimdT1&lt;T1, N1&gt;, class  = std::enable_if_t&lt;  std::is_integral_v&lt;T1&gt; &amp;&amp;std::is_integral_v&lt;T2&gt;  &gt;&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">auto sycl::_V1::ext::intel::esimd::detail::operator^ </td>
          <td>(</td>
          <td class="paramtype">const __ESIMD_DNS::simd_obj_impl&lt; __raw_t&lt; T1 &gt;, N1, SimdT1&lt; T1, N1 &gt;&gt; &amp;&#160;</td>
          <td class="paramname"><em>LHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T2&#160;</td>
          <td class="paramname"><em>RHS</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="operators_8hpp_source.html#l00169">169</a> of file <a class="el" href="operators_8hpp_source.html">operators.hpp</a>.</p>

</div>
</div>
<a id="a4fa6adfbc9a8fd7cd04b57f11e7444c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4fa6adfbc9a8fd7cd04b57f11e7444c6">&#9670;&nbsp;</a></span>operator^() <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T1 , class T2 , int N2, template&lt; class, int &gt; class SimdT2, class SimdTx  = SimdT2&lt;T2, N2&gt;, class  = std::enable_if_t&lt;  std::is_integral_v&lt;T1&gt; &amp;&amp;std::is_integral_v&lt;T2&gt;  &gt;&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">auto sycl::_V1::ext::intel::esimd::detail::operator^ </td>
          <td>(</td>
          <td class="paramtype">T1&#160;</td>
          <td class="paramname"><em>LHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const __ESIMD_DNS::simd_obj_impl&lt; __raw_t&lt; T2 &gt;, N2, SimdT2&lt; T2, N2 &gt;&gt; &amp;&#160;</td>
          <td class="paramname"><em>RHS</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="operators_8hpp_source.html#l00169">169</a> of file <a class="el" href="operators_8hpp_source.html">operators.hpp</a>.</p>

</div>
</div>
<a id="a5916a05088d9bd9215635fbb678906de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5916a05088d9bd9215635fbb678906de">&#9670;&nbsp;</a></span>operator|() <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T1 , class T2 , int N, template&lt; class, int &gt; class SimdT, class SimdTx  = SimdT&lt;T1, N&gt;, class  = std::enable_if_t&lt;  std::is_integral_v&lt;T1&gt; &amp;&amp;std::is_integral_v&lt;T2&gt;  &gt;&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">auto sycl::_V1::ext::intel::esimd::detail::operator| </td>
          <td>(</td>
          <td class="paramtype">const __ESIMD_DNS::simd_obj_impl&lt; __raw_t&lt; T1 &gt;, N, SimdT&lt; T1, N &gt;&gt; &amp;&#160;</td>
          <td class="paramname"><em>LHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const __ESIMD_DNS::simd_obj_impl&lt; __raw_t&lt; T2 &gt;, N, SimdT&lt; T2, N &gt;&gt; &amp;&#160;</td>
          <td class="paramname"><em>RHS</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="operators_8hpp_source.html#l00170">170</a> of file <a class="el" href="operators_8hpp_source.html">operators.hpp</a>.</p>

</div>
</div>
<a id="a631b97ae965134c33a1bbf2b42db63e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a631b97ae965134c33a1bbf2b42db63e0">&#9670;&nbsp;</a></span>operator|() <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T1 , int N1, template&lt; class, int &gt; class SimdT1, class T2 , class SimdTx  = SimdT1&lt;T1, N1&gt;, class  = std::enable_if_t&lt;  std::is_integral_v&lt;T1&gt; &amp;&amp;std::is_integral_v&lt;T2&gt;  &gt;&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">auto sycl::_V1::ext::intel::esimd::detail::operator| </td>
          <td>(</td>
          <td class="paramtype">const __ESIMD_DNS::simd_obj_impl&lt; __raw_t&lt; T1 &gt;, N1, SimdT1&lt; T1, N1 &gt;&gt; &amp;&#160;</td>
          <td class="paramname"><em>LHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">T2&#160;</td>
          <td class="paramname"><em>RHS</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="operators_8hpp_source.html#l00170">170</a> of file <a class="el" href="operators_8hpp_source.html">operators.hpp</a>.</p>

</div>
</div>
<a id="aee2d5ab5ddda39d953e61a5157d54d5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee2d5ab5ddda39d953e61a5157d54d5c">&#9670;&nbsp;</a></span>operator|() <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T1 , class T2 , int N2, template&lt; class, int &gt; class SimdT2, class SimdTx  = SimdT2&lt;T2, N2&gt;, class  = std::enable_if_t&lt;  std::is_integral_v&lt;T1&gt; &amp;&amp;std::is_integral_v&lt;T2&gt;  &gt;&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">auto sycl::_V1::ext::intel::esimd::detail::operator| </td>
          <td>(</td>
          <td class="paramtype">T1&#160;</td>
          <td class="paramname"><em>LHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const __ESIMD_DNS::simd_obj_impl&lt; __raw_t&lt; T2 &gt;, N2, SimdT2&lt; T2, N2 &gt;&gt; &amp;&#160;</td>
          <td class="paramname"><em>RHS</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="operators_8hpp_source.html#l00170">170</a> of file <a class="el" href="operators_8hpp_source.html">operators.hpp</a>.</p>

</div>
</div>
<a id="a1e6292de38ff3b7204b61f9100507f6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e6292de38ff3b7204b61f9100507f6f">&#9670;&nbsp;</a></span>prod()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename T0 , typename T1 , int SZ&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">ESIMD_INLINE ESIMD_NODEBUG T0 sycl::_V1::ext::intel::esimd::detail::prod </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">simd</a>&lt; T1, <a class="el" href="group__sycl__esimd__math.html#ga5f719dfcd71f24e8fe68091ce686e7c4">SZ</a> &gt;&#160;</td>
          <td class="paramname"><em>v</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ext_2intel_2esimd_2math_8hpp_source.html#l01017">1017</a> of file <a class="el" href="ext_2intel_2esimd_2math_8hpp_source.html">math.hpp</a>.</p>

</div>
</div>
<a id="a1a1ff1600708a556ab7d4c80728bd918"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a1ff1600708a556ab7d4c80728bd918">&#9670;&nbsp;</a></span>reduce()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename T0 , typename T1 , int SZ, template&lt; typename RT, typename T, int N &gt; class OpType&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">T0 sycl::_V1::ext::intel::esimd::detail::reduce </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">simd</a>&lt; T1, <a class="el" href="group__sycl__esimd__math.html#ga5f719dfcd71f24e8fe68091ce686e7c4">SZ</a> &gt;&#160;</td>
          <td class="paramname"><em>v</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ext_2intel_2esimd_2math_8hpp_source.html#l00994">994</a> of file <a class="el" href="ext_2intel_2esimd_2math_8hpp_source.html">math.hpp</a>.</p>

<p class="reference">References <a class="el" href="ext_2intel_2esimd_2common_8hpp_source.html#l00096">isPowerOf2()</a>, and <a class="el" href="ext_2intel_2esimd_2math_8hpp_source.html#l00211">sycl::_V1::ext::intel::esimd::SZ</a>.</p>

</div>
</div>
<a id="aba40017e4c76ce7e7f79f35267dfdf8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba40017e4c76ce7e7f79f35267dfdf8d">&#9670;&nbsp;</a></span>reduce_pair()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename T0 , typename T1 , int N1, int N2, template&lt; typename RT, typename T, int N &gt; class OpType&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">T0 sycl::_V1::ext::intel::esimd::detail::reduce_pair </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">simd</a>&lt; T1, N1 &gt;&#160;</td>
          <td class="paramname"><em>v1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">simd</a>&lt; T1, N2 &gt;&#160;</td>
          <td class="paramname"><em>v2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ext_2intel_2esimd_2math_8hpp_source.html#l00970">970</a> of file <a class="el" href="ext_2intel_2esimd_2math_8hpp_source.html">math.hpp</a>.</p>

<p class="reference">References <a class="el" href="ext_2intel_2esimd_2common_8hpp_source.html#l00096">isPowerOf2()</a>, and <a class="el" href="simd__obj__impl_8hpp_source.html#l00392">sycl::_V1::ext::intel::esimd::detail::simd_obj_impl&lt; RawTy, N, Derived, SFINAE &gt;::read()</a>.</p>

</div>
</div>
<a id="a54bb1c15d2b07d67c1e3f1d54d89d984"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54bb1c15d2b07d67c1e3f1d54d89d984">&#9670;&nbsp;</a></span>reduce_single()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename T0 , typename T1 , int SZ, template&lt; typename RT, typename T, int N &gt; class OpType&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">T0 sycl::_V1::ext::intel::esimd::detail::reduce_single </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">simd</a>&lt; T1, <a class="el" href="group__sycl__esimd__math.html#ga5f719dfcd71f24e8fe68091ce686e7c4">SZ</a> &gt;&#160;</td>
          <td class="paramname"><em>v</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ext_2intel_2esimd_2math_8hpp_source.html#l00954">954</a> of file <a class="el" href="ext_2intel_2esimd_2math_8hpp_source.html">math.hpp</a>.</p>

<p class="reference">References <a class="el" href="ext_2intel_2esimd_2common_8hpp_source.html#l00096">isPowerOf2()</a>, and <a class="el" href="ext_2intel_2esimd_2math_8hpp_source.html#l00211">sycl::_V1::ext::intel::esimd::SZ</a>.</p>

</div>
</div>
<a id="aa94bdb40e6a58501fed535d2c58af012"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa94bdb40e6a58501fed535d2c58af012">&#9670;&nbsp;</a></span>scatter_impl()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename T , int NElts, lsc_data_size DS, typename PropertyListT , int N, typename Toffset &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">__ESIMD_API void sycl::_V1::ext::intel::esimd::detail::scatter_impl </td>
          <td>(</td>
          <td class="paramtype">T *&#160;</td>
          <td class="paramname"><em>p</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">simd</a>&lt; Toffset, N &gt;&#160;</td>
          <td class="paramname"><em>offsets</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">simd</a>&lt; T, N *NElts &gt;&#160;</td>
          <td class="paramname"><em>vals</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">simd_mask</a>&lt; N &gt;&#160;</td>
          <td class="paramname"><em>pred</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USM pointer scatter. </p>
<p>Supported platforms: DG2, PVC VISA instruction: lsc_store.ugm</p>
<p>Scatters elements to specific address.</p>
<dl class="tparams"><dt>Template Parameters</dt><dd>
  <table class="tparams">
    <tr><td class="paramname">T</td><td>is element type. </td></tr>
    <tr><td class="paramname">NElts</td><td>is the number of elements to store per address. </td></tr>
    <tr><td class="paramname">DS</td><td>is the data size. </td></tr>
    <tr><td class="paramname">PropertyListT</td><td>is the properties with optional cache hints. </td></tr>
    <tr><td class="paramname">N</td><td>is the number of channels (platform dependent). </td></tr>
  </table>
  </dd>
</dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">p</td><td>is the base pointer. </td></tr>
    <tr><td class="paramname">offsets</td><td>is the zero-based offsets in bytes. </td></tr>
    <tr><td class="paramname">vals</td><td>is values to store. </td></tr>
    <tr><td class="paramname">pred</td><td>is predicates. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="ext_2intel_2esimd_2memory_8hpp_source.html#l00176">176</a> of file <a class="el" href="ext_2intel_2esimd_2memory_8hpp_source.html">memory.hpp</a>.</p>

<p class="reference">References <a class="el" href="simd__obj__impl_8hpp_source.html#l00376">sycl::_V1::ext::intel::esimd::detail::simd_obj_impl&lt; RawTy, N, Derived, SFINAE &gt;::data()</a>, <a class="el" href="std_2experimental_2simd_8hpp_source.html#l01673">simd_mask&lt; _Tp, _Abi &gt;::data()</a>, <a class="el" href="ext_2intel_2esimd_2common_8hpp_source.html#l00608">expand_data_size()</a>, and <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#aa51d5bd9f01c7e57f02b73e72dd8aab3ab107fbef2987a7a123cda38bae79017c">nontranspose</a>.</p>

</div>
</div>
<a id="a652791e8cce8b9248a44dda8e68e9e0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a652791e8cce8b9248a44dda8e68e9e0f">&#9670;&nbsp;</a></span>slm_atomic_update_impl() <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;atomic_op Op, typename T , int N, lsc_data_size DS&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">__ESIMD_API <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">simd</a>&lt;T, N&gt; sycl::_V1::ext::intel::esimd::detail::slm_atomic_update_impl </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">simd</a>&lt; uint32_t, N &gt;&#160;</td>
          <td class="paramname"><em>offsets</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">simd</a>&lt; T, N &gt;&#160;</td>
          <td class="paramname"><em>src0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">simd</a>&lt; T, N &gt;&#160;</td>
          <td class="paramname"><em>src1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">simd_mask</a>&lt; N &gt;&#160;</td>
          <td class="paramname"><em>pred</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SLM atomic. </p>
<p>Supported platforms: DG2, PVC VISA instruction: lsc_atomic_&lt;OP&gt;.slm</p>
<dl class="tparams"><dt>Template Parameters</dt><dd>
  <table class="tparams">
    <tr><td class="paramname">Op</td><td>is operation type. </td></tr>
    <tr><td class="paramname">T</td><td>is element type. </td></tr>
    <tr><td class="paramname">N</td><td>is the number of channels (platform dependent). </td></tr>
    <tr><td class="paramname">DS</td><td>is the data size. </td></tr>
  </table>
  </dd>
</dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">offsets</td><td>is the zero-based offsets. </td></tr>
    <tr><td class="paramname">src0</td><td>is the first atomic operand (expected value). </td></tr>
    <tr><td class="paramname">src1</td><td>is the second atomic operand (new value). </td></tr>
    <tr><td class="paramname">pred</td><td>is predicates.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>A vector of the old values at the memory locations before the update. </dd></dl>

<p class="definition">Definition at line <a class="el" href="ext_2intel_2esimd_2memory_8hpp_source.html#l05859">5859</a> of file <a class="el" href="ext_2intel_2esimd_2memory_8hpp_source.html">memory.hpp</a>.</p>

<p class="reference">References <a class="el" href="ext_2intel_2esimd_2memory_8hpp_source.html#l04266">check_atomic()</a>, <a class="el" href="simd__obj__impl_8hpp_source.html#l00376">sycl::_V1::ext::intel::esimd::detail::simd_obj_impl&lt; RawTy, N, Derived, SFINAE &gt;::data()</a>, <a class="el" href="std_2experimental_2simd_8hpp_source.html#l01673">simd_mask&lt; _Tp, _Abi &gt;::data()</a>, <a class="el" href="ext_2intel_2esimd_2common_8hpp_source.html#l00608">expand_data_size()</a>, <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd.html#a4a6d2e5ce8bbe9ce80bac4d1467b1e6ca334c4a4c42fdb79d7ebc3e73b517e6f8">sycl::_V1::ext::intel::esimd::none</a>, <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#aa51d5bd9f01c7e57f02b73e72dd8aab3ab107fbef2987a7a123cda38bae79017c">nontranspose</a>, <a class="el" href="ext_2intel_2esimd_2math_8hpp_source.html#l00180">sycl::_V1::ext::intel::esimd::src0</a>, and <a class="el" href="ext_2intel_2esimd_2math_8hpp_source.html#l00180">sycl::_V1::ext::intel::esimd::src1</a>.</p>

<p class="reference">Referenced by <a class="el" href="ext_2intel_2esimd_2memory_8hpp_source.html#l05929">sycl::_V1::ext::intel::esimd::slm_atomic_update()</a>.</p>

</div>
</div>
<a id="a347c322e68fdafd27698e55fa0d275b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a347c322e68fdafd27698e55fa0d275b9">&#9670;&nbsp;</a></span>slm_atomic_update_impl() <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;atomic_op Op, typename T , int N, lsc_data_size DS&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">__ESIMD_API std::enable_if_t&lt;<a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#ac7d8875258bb034314255df666d2c1b3">get_num_args</a>&lt;Op&gt;) == 1, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">simd</a>&lt;T, N&gt; &gt; sycl::_V1::ext::intel::esimd::detail::slm_atomic_update_impl </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">simd</a>&lt; uint32_t, N &gt;&#160;</td>
          <td class="paramname"><em>offsets</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">simd</a>&lt; T, N &gt;&#160;</td>
          <td class="paramname"><em>src0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">simd_mask</a>&lt; N &gt;&#160;</td>
          <td class="paramname"><em>pred</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SLM atomic. </p>
<p>Supported platforms: DG2, PVC VISA instruction: lsc_atomic_&lt;OP&gt;.slm</p>
<dl class="tparams"><dt>Template Parameters</dt><dd>
  <table class="tparams">
    <tr><td class="paramname">Op</td><td>is operation type. </td></tr>
    <tr><td class="paramname">T</td><td>is element type. </td></tr>
    <tr><td class="paramname">N</td><td>is the number of channels (platform dependent). </td></tr>
    <tr><td class="paramname">DS</td><td>is the data size. </td></tr>
  </table>
  </dd>
</dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">offsets</td><td>is the zero-based offsets. </td></tr>
    <tr><td class="paramname">src0</td><td>is the first atomic operand. </td></tr>
    <tr><td class="paramname">pred</td><td>is predicate.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>A vector of the old values at the memory locations before the update. </dd></dl>

<p class="definition">Definition at line <a class="el" href="ext_2intel_2esimd_2memory_8hpp_source.html#l05816">5816</a> of file <a class="el" href="ext_2intel_2esimd_2memory_8hpp_source.html">memory.hpp</a>.</p>

<p class="reference">References <a class="el" href="ext_2intel_2esimd_2memory_8hpp_source.html#l04266">check_atomic()</a>, <a class="el" href="simd__obj__impl_8hpp_source.html#l00376">sycl::_V1::ext::intel::esimd::detail::simd_obj_impl&lt; RawTy, N, Derived, SFINAE &gt;::data()</a>, <a class="el" href="std_2experimental_2simd_8hpp_source.html#l01673">simd_mask&lt; _Tp, _Abi &gt;::data()</a>, <a class="el" href="ext_2intel_2esimd_2common_8hpp_source.html#l00608">expand_data_size()</a>, <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd.html#a4a6d2e5ce8bbe9ce80bac4d1467b1e6ca334c4a4c42fdb79d7ebc3e73b517e6f8">sycl::_V1::ext::intel::esimd::none</a>, <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#aa51d5bd9f01c7e57f02b73e72dd8aab3ab107fbef2987a7a123cda38bae79017c">nontranspose</a>, and <a class="el" href="ext_2intel_2esimd_2math_8hpp_source.html#l00180">sycl::_V1::ext::intel::esimd::src0</a>.</p>

</div>
</div>
<a id="a250ef31867a5616fe2c1266007f5c109"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a250ef31867a5616fe2c1266007f5c109">&#9670;&nbsp;</a></span>slm_atomic_update_impl() <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;atomic_op Op, typename T , int N, lsc_data_size DS&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">__ESIMD_API std::enable_if_t&lt;<a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#ac7d8875258bb034314255df666d2c1b3">get_num_args</a>&lt;Op&gt;) == 0, <a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">simd</a>&lt;T, N&gt; &gt; sycl::_V1::ext::intel::esimd::detail::slm_atomic_update_impl </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">simd</a>&lt; uint32_t, N &gt;&#160;</td>
          <td class="paramname"><em>offsets</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__sycl__esimd__core__vectors.html#gabdf9f3ea8534fe5107b78fc8ae5509d3">simd_mask</a>&lt; N &gt;&#160;</td>
          <td class="paramname"><em>pred</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SLM atomic. </p>
<p>Supported platforms: DG2, PVC VISA instruction: lsc_atomic_&lt;OP&gt;.slm</p>
<dl class="tparams"><dt>Template Parameters</dt><dd>
  <table class="tparams">
    <tr><td class="paramname">Op</td><td>is operation type. </td></tr>
    <tr><td class="paramname">T</td><td>is element type. </td></tr>
    <tr><td class="paramname">N</td><td>is the number of channels (platform dependent). </td></tr>
    <tr><td class="paramname">DS</td><td>is the data size. </td></tr>
  </table>
  </dd>
</dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">offsets</td><td>is the zero-based offsets. </td></tr>
    <tr><td class="paramname">pred</td><td>is predicate.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>A vector of the old values at the memory locations before the update. </dd></dl>

<p class="definition">Definition at line <a class="el" href="ext_2intel_2esimd_2memory_8hpp_source.html#l05783">5783</a> of file <a class="el" href="ext_2intel_2esimd_2memory_8hpp_source.html">memory.hpp</a>.</p>

<p class="reference">References <a class="el" href="ext_2intel_2esimd_2memory_8hpp_source.html#l04266">check_atomic()</a>, <a class="el" href="simd__obj__impl_8hpp_source.html#l00376">sycl::_V1::ext::intel::esimd::detail::simd_obj_impl&lt; RawTy, N, Derived, SFINAE &gt;::data()</a>, <a class="el" href="std_2experimental_2simd_8hpp_source.html#l01673">simd_mask&lt; _Tp, _Abi &gt;::data()</a>, <a class="el" href="ext_2intel_2esimd_2common_8hpp_source.html#l00608">expand_data_size()</a>, <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd.html#a4a6d2e5ce8bbe9ce80bac4d1467b1e6ca334c4a4c42fdb79d7ebc3e73b517e6f8">sycl::_V1::ext::intel::esimd::none</a>, and <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#aa51d5bd9f01c7e57f02b73e72dd8aab3ab107fbef2987a7a123cda38bae79017c">nontranspose</a>.</p>

<p class="reference">Referenced by <a class="el" href="ext_2intel_2esimd_2memory_8hpp_source.html#l06097">sycl::_V1::ext::intel::esimd::slm_atomic_update()</a>.</p>

</div>
</div>
<a id="a6cc9991f56cbc1fb1e506a4f76f65a30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6cc9991f56cbc1fb1e506a4f76f65a30">&#9670;&nbsp;</a></span>sum()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename T0 , typename T1 , int SZ&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">ESIMD_INLINE ESIMD_NODEBUG T0 sycl::_V1::ext::intel::esimd::detail::sum </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1simd.html">simd</a>&lt; T1, <a class="el" href="group__sycl__esimd__math.html#ga5f719dfcd71f24e8fe68091ce686e7c4">SZ</a> &gt;&#160;</td>
          <td class="paramname"><em>v</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ext_2intel_2esimd_2math_8hpp_source.html#l01009">1009</a> of file <a class="el" href="ext_2intel_2esimd_2math_8hpp_source.html">math.hpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="ompat_2math_8hpp_source.html#l00348">syclcompat::vectorized_sum_abs_diff()</a>.</p>

</div>
</div>
<a id="a01f39e9f0d284e32a4a529761293fb55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01f39e9f0d284e32a4a529761293fb55">&#9670;&nbsp;</a></span>to_atomic_op()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;sycl::ext::intel::esimd::native::lsc::atomic_op Op&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="group__sycl__esimd__core.html#gad3d821293325e83ff7ea04b0562225aa">sycl::ext::intel::esimd::atomic_op</a> sycl::_V1::ext::intel::esimd::detail::to_atomic_op </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ext_2intel_2esimd_2common_8hpp_source.html#l00268">268</a> of file <a class="el" href="ext_2intel_2esimd_2common_8hpp_source.html">common.hpp</a>.</p>

<p class="reference">References <a class="el" href="device__global__map_8cpp_source.html#l00015">sycl::_V1::detail::device_global_map::add()</a>, <a class="el" href="bf16__storage__builtins_8hpp_source.html#l00068">sycl::_V1::ext::oneapi::fmax()</a>, and <a class="el" href="bf16__storage__builtins_8hpp_source.html#l00057">sycl::_V1::ext::oneapi::fmin()</a>.</p>

</div>
</div>
<a id="a6643fa11a7c97aabcd81a3a2053cf11e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6643fa11a7c97aabcd81a3a2053cf11e">&#9670;&nbsp;</a></span>to_int()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;lsc_vector_size VS&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint8_t sycl::_V1::ext::intel::esimd::detail::to_int </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ext_2intel_2esimd_2common_8hpp_source.html#l00478">478</a> of file <a class="el" href="ext_2intel_2esimd_2common_8hpp_source.html">common.hpp</a>.</p>

<p class="reference">References <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a9d16eecacd9a367bc8958447211aa1a4ac82561ec215a6e31807ceedf3b3bd25e">n1</a>, <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a9d16eecacd9a367bc8958447211aa1a4a584ca0f1368aa7a4debffbbdb7aa1730">n16</a>, <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a9d16eecacd9a367bc8958447211aa1a4aa6bbc91ae73dd21c0533f735470a9cd0">n2</a>, <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a9d16eecacd9a367bc8958447211aa1a4a4443aee183b279f76a95c13c7f5bca0d">n3</a>, <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a9d16eecacd9a367bc8958447211aa1a4ad41af18a5acb8c8c6036c730692f79ab">n32</a>, <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a9d16eecacd9a367bc8958447211aa1a4aed23e9d533a3992b2bfeef6f8601a945">n4</a>, <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a9d16eecacd9a367bc8958447211aa1a4a30a70bd7077f1149c5dd752f5b7e197b">n64</a>, and <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a9d16eecacd9a367bc8958447211aa1a4a5849253c0c07f8894c9ff2e5b69e834a">n8</a>.</p>

</div>
</div>
<a id="a3e9755c1f2ee60693a661cc61e52181a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e9755c1f2ee60693a661cc61e52181a">&#9670;&nbsp;</a></span>to_lsc_atomic_op()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;sycl::ext::intel::esimd::atomic_op Op&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr sycl::ext::intel::esimd::native::lsc::atomic_op sycl::_V1::ext::intel::esimd::detail::to_lsc_atomic_op </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ext_2intel_2esimd_2common_8hpp_source.html#l00222">222</a> of file <a class="el" href="ext_2intel_2esimd_2common_8hpp_source.html">common.hpp</a>.</p>

<p class="reference">References <a class="el" href="device__global__map_8cpp_source.html#l00015">sycl::_V1::detail::device_global_map::add()</a>, <a class="el" href="bf16__storage__builtins_8hpp_source.html#l00068">sycl::_V1::ext::oneapi::fmax()</a>, and <a class="el" href="bf16__storage__builtins_8hpp_source.html#l00057">sycl::_V1::ext::oneapi::fmin()</a>.</p>

</div>
</div>
<a id="a1a692c60b320376f7b56e5e9d0a58471"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a692c60b320376f7b56e5e9d0a58471">&#9670;&nbsp;</a></span>to_lsc_vector_size()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;int VS&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a9d16eecacd9a367bc8958447211aa1a4">lsc_vector_size</a> sycl::_V1::ext::intel::esimd::detail::to_lsc_vector_size </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ext_2intel_2esimd_2common_8hpp_source.html#l00502">502</a> of file <a class="el" href="ext_2intel_2esimd_2common_8hpp_source.html">common.hpp</a>.</p>

<p class="reference">References <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a9d16eecacd9a367bc8958447211aa1a4ac82561ec215a6e31807ceedf3b3bd25e">n1</a>, <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a9d16eecacd9a367bc8958447211aa1a4a584ca0f1368aa7a4debffbbdb7aa1730">n16</a>, <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a9d16eecacd9a367bc8958447211aa1a4aa6bbc91ae73dd21c0533f735470a9cd0">n2</a>, <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a9d16eecacd9a367bc8958447211aa1a4a4443aee183b279f76a95c13c7f5bca0d">n3</a>, <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a9d16eecacd9a367bc8958447211aa1a4ad41af18a5acb8c8c6036c730692f79ab">n32</a>, <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a9d16eecacd9a367bc8958447211aa1a4aed23e9d533a3992b2bfeef6f8601a945">n4</a>, <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a9d16eecacd9a367bc8958447211aa1a4a30a70bd7077f1149c5dd752f5b7e197b">n64</a>, and <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a9d16eecacd9a367bc8958447211aa1a4a5849253c0c07f8894c9ff2e5b69e834a">n8</a>.</p>

</div>
</div>
<a id="a603190ad927bd07d8905a0f1f8eac1f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a603190ad927bd07d8905a0f1f8eac1f9">&#9670;&nbsp;</a></span>validate_rgba_write_channel_mask()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;rgba_channel_mask M&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void sycl::_V1::ext::intel::esimd::detail::validate_rgba_write_channel_mask </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ext_2intel_2esimd_2memory_8hpp_source.html#l04031">4031</a> of file <a class="el" href="ext_2intel_2esimd_2memory_8hpp_source.html">memory.hpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="a70a07c3dd72d48e5235182bcddba008e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70a07c3dd72d48e5235182bcddba008e">&#9670;&nbsp;</a></span>ch</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;rgba_channel Ch&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint8_t sycl::_V1::ext::intel::esimd::detail::ch = 1 &lt;&lt; static_cast&lt;int&gt;(Ch)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ext_2intel_2esimd_2common_8hpp_source.html#l00108">108</a> of file <a class="el" href="ext_2intel_2esimd_2common_8hpp_source.html">common.hpp</a>.</p>

</div>
</div>
<a id="a9319dba197c9a57afc7c85cbe5820183"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9319dba197c9a57afc7c85cbe5820183">&#9670;&nbsp;</a></span>chA</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint8_t sycl::_V1::ext::intel::esimd::detail::chA = <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a70a07c3dd72d48e5235182bcddba008e">ch</a>&lt;<a class="el" href="group__sycl__esimd__core.html#gga461b484b4e6dfd73881ed8c3fbc68060a7fc56270e7a70fa81a5935b72eacbe29">rgba_channel::A</a>&gt;</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ext_2intel_2esimd_2common_8hpp_source.html#l00112">112</a> of file <a class="el" href="ext_2intel_2esimd_2common_8hpp_source.html">common.hpp</a>.</p>

</div>
</div>
<a id="a6832b53689845fce4c13757692351271"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6832b53689845fce4c13757692351271">&#9670;&nbsp;</a></span>chB</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint8_t sycl::_V1::ext::intel::esimd::detail::chB = <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a70a07c3dd72d48e5235182bcddba008e">ch</a>&lt;<a class="el" href="group__sycl__esimd__core.html#gga461b484b4e6dfd73881ed8c3fbc68060a9d5ed678fe57bcca610140957afab571">rgba_channel::B</a>&gt;</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ext_2intel_2esimd_2common_8hpp_source.html#l00111">111</a> of file <a class="el" href="ext_2intel_2esimd_2common_8hpp_source.html">common.hpp</a>.</p>

</div>
</div>
<a id="a5327830a41ccbb0412f9a2d0978ca59f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5327830a41ccbb0412f9a2d0978ca59f">&#9670;&nbsp;</a></span>chG</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint8_t sycl::_V1::ext::intel::esimd::detail::chG = <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a70a07c3dd72d48e5235182bcddba008e">ch</a>&lt;<a class="el" href="group__sycl__esimd__core.html#gga461b484b4e6dfd73881ed8c3fbc68060adfcf28d0734569a6a693bc8194de62bf">rgba_channel::G</a>&gt;</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ext_2intel_2esimd_2common_8hpp_source.html#l00110">110</a> of file <a class="el" href="ext_2intel_2esimd_2common_8hpp_source.html">common.hpp</a>.</p>

</div>
</div>
<a id="a5b1218920010941827e25ec0af6989c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b1218920010941827e25ec0af6989c1">&#9670;&nbsp;</a></span>chR</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint8_t sycl::_V1::ext::intel::esimd::detail::chR = <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a70a07c3dd72d48e5235182bcddba008e">ch</a>&lt;<a class="el" href="group__sycl__esimd__core.html#gga461b484b4e6dfd73881ed8c3fbc68060ae1e1d3d40573127e9ee0480caf1283d6">rgba_channel::R</a>&gt;</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ext_2intel_2esimd_2common_8hpp_source.html#l00109">109</a> of file <a class="el" href="ext_2intel_2esimd_2common_8hpp_source.html">common.hpp</a>.</p>

</div>
</div>
<a id="afee58312f9e11abeb403c2a0a2c96191"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afee58312f9e11abeb403c2a0a2c96191">&#9670;&nbsp;</a></span>INVALID_BTI</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="group__sycl__esimd__core.html#ga5f7fa652eebf3bdf4266307fd9cb1ed2">SurfaceIndex</a> sycl::_V1::ext::intel::esimd::detail::INVALID_BTI</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">    <span class="keyword">static_cast&lt;</span><a class="code" href="group__sycl__esimd__core.html#ga5f7fa652eebf3bdf4266307fd9cb1ed2">SurfaceIndex</a><span class="keyword">&gt;</span>(-1)</div>
<div class="ttc" id="agroup__sycl__esimd__core_html_ga5f7fa652eebf3bdf4266307fd9cb1ed2"><div class="ttname"><a href="group__sycl__esimd__core.html#ga5f7fa652eebf3bdf4266307fd9cb1ed2">sycl::_V1::ext::intel::esimd::SurfaceIndex</a></div><div class="ttdeci">unsigned int SurfaceIndex</div><div class="ttdoc">Surface index type.</div><div class="ttdef"><b>Definition:</b> <a href="ext_2intel_2esimd_2common_8hpp_source.html#l00064">common.hpp:64</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="ext_2intel_2esimd_2common_8hpp_source.html#l00116">116</a> of file <a class="el" href="ext_2intel_2esimd_2common_8hpp_source.html">common.hpp</a>.</p>

</div>
</div>
<a id="a8d7a6bae27bfef7ecb44d8b3610bc626"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d7a6bae27bfef7ecb44d8b3610bc626">&#9670;&nbsp;</a></span>is_property_list_v</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename PropsT &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr bool sycl::_V1::ext::intel::esimd::detail::is_property_list_v = <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html#a2d97f279f4125cd56107ead8b50aaaf2">is_property_list</a>&lt;PropsT&gt;::value</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="memory__properties_8hpp_source.html#l00163">163</a> of file <a class="el" href="memory__properties_8hpp_source.html">memory_properties.hpp</a>.</p>

</div>
</div>
<a id="a49e1d199f0dd311b2add409e70795a0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49e1d199f0dd311b2add409e70795a0d">&#9670;&nbsp;</a></span>is_saturation_tag_v</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr bool sycl::_V1::ext::intel::esimd::detail::is_saturation_tag_v = <a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail_1_1is__saturation__tag.html">is_saturation_tag</a>&lt;T&gt;::value</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ext_2intel_2esimd_2common_8hpp_source.html#l00093">93</a> of file <a class="el" href="ext_2intel_2esimd_2common_8hpp_source.html">common.hpp</a>.</p>

</div>
</div>
<a id="a3be25c36fe325ab90470505631db425f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3be25c36fe325ab90470505631db425f">&#9670;&nbsp;</a></span>SLM_BTI</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="group__sycl__esimd__core.html#ga5f7fa652eebf3bdf4266307fd9cb1ed2">SurfaceIndex</a> sycl::_V1::ext::intel::esimd::detail::SLM_BTI = 254</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ext_2intel_2esimd_2common_8hpp_source.html#l00115">115</a> of file <a class="el" href="ext_2intel_2esimd_2common_8hpp_source.html">common.hpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="ext_2intel_2esimd_2memory_8hpp_source.html#l00053">sycl::_V1::ext::intel::esimd::get_surface_index()</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="namespacesycl.html">sycl</a></li><li class="navelem"><a class="el" href="namespacesycl_1_1__V1.html">_V1</a></li><li class="navelem"><a class="el" href="namespacesycl_1_1__V1_1_1ext.html">ext</a></li><li class="navelem"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel.html">intel</a></li><li class="navelem"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd.html">esimd</a></li><li class="navelem"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1esimd_1_1detail.html">detail</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
