# J22 SH-2 core

This is an SH-2 core, based on the J202 SoC as submitted to MPW8.

The original source is [available on Github](https://github.com/Hagiwara-shc/j202_soc/tree/main/verilog/rtl/j202_soc/j22).
