From b2164be28746a194f9706193192ba43692635722 Mon Sep 17 00:00:00 2001
From: Hyun Kwon <hyun.kwon@xilinx.com>
Date: Fri, 17 Jun 2016 16:37:08 -0700
Subject: [PATCH 753/827] phy: zynqmp: Correct swing and preemphasis values

This patch comes from:
  https://github.com/Xilinx/linux-xlnx.git

Correct swing and preemphasis values per the workaround documentation.

Signed-off-by: Hyun Kwon <hyun.kwon@xilinx.com>
CC: Anurag Kumar Vulisha <anuragku@xilinx.com>
Signed-off-by: Michal Simek <michal.simek@xilinx.com>
(cherry picked from commit ffdbb290bfc629192c27f386a48134faae1a28b1)
Signed-off-by: Zumeng Chen <zumeng.chen@windriver.com>
---
 drivers/phy/phy-zynqmp.c | 16 ++++++++--------
 1 file changed, 8 insertions(+), 8 deletions(-)

diff --git a/drivers/phy/phy-zynqmp.c b/drivers/phy/phy-zynqmp.c
index a71fe87..57290ea 100644
--- a/drivers/phy/phy-zynqmp.c
+++ b/drivers/phy/phy-zynqmp.c
@@ -268,12 +268,12 @@ int xpsgtr_override_deemph(struct phy *phy, u8 plvl, u8 vlvl)
 {
 	struct xpsgtr_phy *gtr_phy = phy_get_drvdata(phy);
 	struct xpsgtr_dev *gtr_dev = gtr_phy->data;
-	static u8 vs[4][4] = { { 0x2a, 0x27, 0x24, 0x20 },
-			       { 0x27, 0x23, 0x20, 0xff },
-			       { 0x24, 0x20, 0xff, 0xff },
+	static u8 pe[4][4] = { { 0x2, 0x2, 0x2, 0x2 },
+			       { 0x1, 0x1, 0x1, 0xff },
+			       { 0x0, 0x0, 0xff, 0xff },
 			       { 0xff, 0xff, 0xff, 0xff } };
 
-	writel(vs[plvl][vlvl],
+	writel(pe[plvl][vlvl],
 	       gtr_dev->serdes + gtr_phy->lane * TX_ANA_TM_18_OFFSET +
 	       L0_TX_ANA_TM_18);
 
@@ -285,12 +285,12 @@ int xpsgtr_margining_factor(struct phy *phy, u8 plvl, u8 vlvl)
 {
 	struct xpsgtr_phy *gtr_phy = phy_get_drvdata(phy);
 	struct xpsgtr_dev *gtr_dev = gtr_phy->data;
-	static u8 pe[4][4] = { { 0x2, 0x2, 0x2, 0x2 },
-			       { 0x1, 0x1, 0x1, 0xff },
-			       { 0x0, 0x0, 0xff, 0xff },
+	static u8 vs[4][4] = { { 0x2a, 0x27, 0x24, 0x20 },
+			       { 0x27, 0x23, 0x20, 0xff },
+			       { 0x24, 0x20, 0xff, 0xff },
 			       { 0xff, 0xff, 0xff, 0xff } };
 
-	writel(pe[plvl][vlvl],
+	writel(vs[plvl][vlvl],
 	       gtr_dev->serdes + gtr_phy->lane * TXPMD_TM_48_OFFSET +
 	       L0_TXPMD_TM_48);
 
-- 
2.9.3

