|lab1-fpAdd
S_out <= BIG_ALU:BIG_ALU.N
ExponentA[0] => small_ALU:inst4.A[0]
ExponentA[0] => mux_1to2n:inst11.in0[0]
ExponentA[1] => small_ALU:inst4.A[1]
ExponentA[1] => mux_1to2n:inst11.in0[1]
ExponentA[2] => small_ALU:inst4.A[2]
ExponentA[2] => mux_1to2n:inst11.in0[2]
ExponentA[3] => small_ALU:inst4.A[3]
ExponentA[3] => mux_1to2n:inst11.in0[3]
ExponentA[4] => small_ALU:inst4.A[4]
ExponentA[4] => mux_1to2n:inst11.in0[4]
ExponentA[5] => small_ALU:inst4.A[5]
ExponentA[5] => mux_1to2n:inst11.in0[5]
ExponentA[6] => small_ALU:inst4.A[6]
ExponentA[6] => mux_1to2n:inst11.in0[6]
ExponentB[0] => small_ALU:inst4.B[0]
ExponentB[0] => mux_1to2n:inst11.in1[0]
ExponentB[1] => small_ALU:inst4.B[1]
ExponentB[1] => mux_1to2n:inst11.in1[1]
ExponentB[2] => small_ALU:inst4.B[2]
ExponentB[2] => mux_1to2n:inst11.in1[2]
ExponentB[3] => small_ALU:inst4.B[3]
ExponentB[3] => mux_1to2n:inst11.in1[3]
ExponentB[4] => small_ALU:inst4.B[4]
ExponentB[4] => mux_1to2n:inst11.in1[4]
ExponentB[5] => small_ALU:inst4.B[5]
ExponentB[5] => mux_1to2n:inst11.in1[5]
ExponentB[6] => small_ALU:inst4.B[6]
ExponentB[6] => mux_1to2n:inst11.in1[6]
SignB => mux_1to2:inst6.in0
SignB => mux_1to2:inst5.in1
SignA => mux_1to2:inst6.in1
SignA => mux_1to2:inst5.in0
GClock => Controller:inst.Clk
GClock => d_registern:inst9.Clk
GClock => jk_countern_sync:inst13.Clk
GClock => d_registern:MantissaS_reg.Clk
GReset => inst7.IN0
MantissaB[0] => mux_1to2n:MantissaS_mux.in0[0]
MantissaB[0] => mux_1to2n:MantissaL_mux.in1[0]
MantissaB[1] => mux_1to2n:MantissaS_mux.in0[1]
MantissaB[1] => mux_1to2n:MantissaL_mux.in1[1]
MantissaB[2] => mux_1to2n:MantissaS_mux.in0[2]
MantissaB[2] => mux_1to2n:MantissaL_mux.in1[2]
MantissaB[3] => mux_1to2n:MantissaS_mux.in0[3]
MantissaB[3] => mux_1to2n:MantissaL_mux.in1[3]
MantissaB[4] => mux_1to2n:MantissaS_mux.in0[4]
MantissaB[4] => mux_1to2n:MantissaL_mux.in1[4]
MantissaB[5] => mux_1to2n:MantissaS_mux.in0[5]
MantissaB[5] => mux_1to2n:MantissaL_mux.in1[5]
MantissaB[6] => mux_1to2n:MantissaS_mux.in0[6]
MantissaB[6] => mux_1to2n:MantissaL_mux.in1[6]
MantissaB[7] => mux_1to2n:MantissaS_mux.in0[7]
MantissaB[7] => mux_1to2n:MantissaL_mux.in1[7]
MantissaA[0] => mux_1to2n:MantissaS_mux.in1[0]
MantissaA[0] => mux_1to2n:MantissaL_mux.in0[0]
MantissaA[1] => mux_1to2n:MantissaS_mux.in1[1]
MantissaA[1] => mux_1to2n:MantissaL_mux.in0[1]
MantissaA[2] => mux_1to2n:MantissaS_mux.in1[2]
MantissaA[2] => mux_1to2n:MantissaL_mux.in0[2]
MantissaA[3] => mux_1to2n:MantissaS_mux.in1[3]
MantissaA[3] => mux_1to2n:MantissaL_mux.in0[3]
MantissaA[4] => mux_1to2n:MantissaS_mux.in1[4]
MantissaA[4] => mux_1to2n:MantissaL_mux.in0[4]
MantissaA[5] => mux_1to2n:MantissaS_mux.in1[5]
MantissaA[5] => mux_1to2n:MantissaL_mux.in0[5]
MantissaA[6] => mux_1to2n:MantissaS_mux.in1[6]
MantissaA[6] => mux_1to2n:MantissaL_mux.in0[6]
MantissaA[7] => mux_1to2n:MantissaS_mux.in1[7]
MantissaA[7] => mux_1to2n:MantissaL_mux.in0[7]
V <= rounding_hardware:inst3.E_V
E_out[0] <= rounding_hardware:inst3.E_out[0]
E_out[1] <= rounding_hardware:inst3.E_out[1]
E_out[2] <= rounding_hardware:inst3.E_out[2]
E_out[3] <= rounding_hardware:inst3.E_out[3]
E_out[4] <= rounding_hardware:inst3.E_out[4]
E_out[5] <= rounding_hardware:inst3.E_out[5]
E_out[6] <= rounding_hardware:inst3.E_out[6]
M_out[0] <= rounding_hardware:inst3.M_out[0]
M_out[1] <= rounding_hardware:inst3.M_out[1]
M_out[2] <= rounding_hardware:inst3.M_out[2]
M_out[3] <= rounding_hardware:inst3.M_out[3]
M_out[4] <= rounding_hardware:inst3.M_out[4]
M_out[5] <= rounding_hardware:inst3.M_out[5]
M_out[6] <= rounding_hardware:inst3.M_out[6]
M_out[7] <= rounding_hardware:inst3.M_out[7]


|lab1-fpAdd|BIG_ALU:BIG_ALU
A[0] => xorA[0].IN1
A[1] => xorA[1].IN1
A[2] => xorA[2].IN1
A[3] => xorA[3].IN1
A[4] => xorA[4].IN1
A[5] => xorA[5].IN1
A[6] => xorA[6].IN1
A[7] => xorA[7].IN1
A[8] => xorA[8].IN1
A[9] => xorA[9].IN1
A[10] => xorA[10].IN1
A[11] => xorA[11].IN1
B[0] => xorB[2].IN1
B[1] => xorB[3].IN1
B[2] => xorB[4].IN1
B[3] => xorB[5].IN1
B[4] => xorB[6].IN1
B[5] => xorB[7].IN1
B[6] => xorB[8].IN1
B[7] => xorB[9].IN1
invert_A => int_C[0].IN0
invert_A => xorA.IN0
invert_A => xorA.IN0
invert_A => xorA.IN0
invert_A => xorA.IN0
invert_A => xorA.IN0
invert_A => xorA.IN0
invert_A => xorA.IN0
invert_A => xorA.IN0
invert_A => xorA.IN0
invert_A => xorA.IN0
invert_A => xorA.IN0
invert_A => xorA.IN0
invert_A => N.IN0
invert_A => xorB.IN0
invert_A => xorB.IN0
invert_A => xorB.IN0
invert_A => xorB.IN0
invert_A => xorB.IN0
invert_A => xorB.IN0
invert_A => xorB.IN0
invert_A => xorB.IN0
invert_A => xorB.IN0
invert_A => xorB.IN0
invert_A => xorB.IN0
invert_A => xorB.IN0
invert_B => int_C[0].IN1
invert_B => xorB.IN1
invert_B => xorB.IN1
invert_B => xorB.IN1
invert_B => xorB.IN1
invert_B => xorB.IN1
invert_B => xorB.IN1
invert_B => xorB.IN1
invert_B => xorB.IN1
invert_B => xorB.IN1
invert_B => xorB.IN1
invert_B => xorB.IN1
invert_B => xorB.IN1
invert_B => N.IN1
invert_B => xorA.IN1
invert_B => xorA.IN1
invert_B => xorA.IN1
invert_B => xorA.IN1
invert_B => xorA.IN1
invert_B => xorA.IN1
invert_B => xorA.IN1
invert_B => xorA.IN1
invert_B => xorA.IN1
invert_B => xorA.IN1
invert_B => xorA.IN1
invert_B => xorA.IN1
Result[0] <= complementor2sn:complementor.Y[0]
Result[1] <= complementor2sn:complementor.Y[1]
Result[2] <= complementor2sn:complementor.Y[2]
Result[3] <= complementor2sn:complementor.Y[3]
Result[4] <= complementor2sn:complementor.Y[4]
Result[5] <= complementor2sn:complementor.Y[5]
Result[6] <= complementor2sn:complementor.Y[6]
Result[7] <= complementor2sn:complementor.Y[7]
Result[8] <= complementor2sn:complementor.Y[8]
Result[9] <= complementor2sn:complementor.Y[9]
Result[10] <= complementor2sn:complementor.Y[10]
Result[11] <= complementor2sn:complementor.Y[11]
N <= N.DB_MAX_OUTPUT_PORT_TYPE
V <= cla4:cla4:2:cla4i.V


|lab1-fpAdd|BIG_ALU:BIG_ALU|cla4:\cla4:0:cla4i
A[0] => G[0].IN0
A[0] => P[0].IN0
A[0] => full_adder:fa:0:fai.A
A[1] => G[1].IN0
A[1] => P[1].IN0
A[1] => full_adder:fa:1:fai.A
A[2] => G[2].IN0
A[2] => P[2].IN0
A[2] => full_adder:fa:2:fai.A
A[3] => G[3].IN0
A[3] => P[3].IN0
A[3] => full_adder:fa:3:fai.A
B[0] => G[0].IN1
B[0] => P[0].IN1
B[0] => full_adder:fa:0:fai.B
B[1] => G[1].IN1
B[1] => P[1].IN1
B[1] => full_adder:fa:1:fai.B
B[2] => G[2].IN1
B[2] => P[2].IN1
B[2] => full_adder:fa:2:fai.B
B[3] => G[3].IN1
B[3] => P[3].IN1
B[3] => full_adder:fa:3:fai.B
Cin => C.IN1
Cin => C.IN1
Cin => C.IN1
Cin => C.IN1
Cin => full_adder:fa:0:fai.Cin
S[0] <= full_adder:fa:0:fai.S
S[1] <= full_adder:fa:1:fai.S
S[2] <= full_adder:fa:2:fai.S
S[3] <= full_adder:fa:3:fai.S
Cout <= C.DB_MAX_OUTPUT_PORT_TYPE
V <= V.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|BIG_ALU:BIG_ALU|cla4:\cla4:0:cla4i|full_adder:\fa:0:fai
A => xor0.IN0
A => and0.IN0
B => xor0.IN1
B => and0.IN1
Cin => S.IN1
Cin => and1.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|BIG_ALU:BIG_ALU|cla4:\cla4:0:cla4i|full_adder:\fa:1:fai
A => xor0.IN0
A => and0.IN0
B => xor0.IN1
B => and0.IN1
Cin => S.IN1
Cin => and1.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|BIG_ALU:BIG_ALU|cla4:\cla4:0:cla4i|full_adder:\fa:2:fai
A => xor0.IN0
A => and0.IN0
B => xor0.IN1
B => and0.IN1
Cin => S.IN1
Cin => and1.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|BIG_ALU:BIG_ALU|cla4:\cla4:0:cla4i|full_adder:\fa:3:fai
A => xor0.IN0
A => and0.IN0
B => xor0.IN1
B => and0.IN1
Cin => S.IN1
Cin => and1.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|BIG_ALU:BIG_ALU|cla4:\cla4:1:cla4i
A[0] => G[0].IN0
A[0] => P[0].IN0
A[0] => full_adder:fa:0:fai.A
A[1] => G[1].IN0
A[1] => P[1].IN0
A[1] => full_adder:fa:1:fai.A
A[2] => G[2].IN0
A[2] => P[2].IN0
A[2] => full_adder:fa:2:fai.A
A[3] => G[3].IN0
A[3] => P[3].IN0
A[3] => full_adder:fa:3:fai.A
B[0] => G[0].IN1
B[0] => P[0].IN1
B[0] => full_adder:fa:0:fai.B
B[1] => G[1].IN1
B[1] => P[1].IN1
B[1] => full_adder:fa:1:fai.B
B[2] => G[2].IN1
B[2] => P[2].IN1
B[2] => full_adder:fa:2:fai.B
B[3] => G[3].IN1
B[3] => P[3].IN1
B[3] => full_adder:fa:3:fai.B
Cin => C.IN1
Cin => C.IN1
Cin => C.IN1
Cin => C.IN1
Cin => full_adder:fa:0:fai.Cin
S[0] <= full_adder:fa:0:fai.S
S[1] <= full_adder:fa:1:fai.S
S[2] <= full_adder:fa:2:fai.S
S[3] <= full_adder:fa:3:fai.S
Cout <= C.DB_MAX_OUTPUT_PORT_TYPE
V <= V.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|BIG_ALU:BIG_ALU|cla4:\cla4:1:cla4i|full_adder:\fa:0:fai
A => xor0.IN0
A => and0.IN0
B => xor0.IN1
B => and0.IN1
Cin => S.IN1
Cin => and1.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|BIG_ALU:BIG_ALU|cla4:\cla4:1:cla4i|full_adder:\fa:1:fai
A => xor0.IN0
A => and0.IN0
B => xor0.IN1
B => and0.IN1
Cin => S.IN1
Cin => and1.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|BIG_ALU:BIG_ALU|cla4:\cla4:1:cla4i|full_adder:\fa:2:fai
A => xor0.IN0
A => and0.IN0
B => xor0.IN1
B => and0.IN1
Cin => S.IN1
Cin => and1.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|BIG_ALU:BIG_ALU|cla4:\cla4:1:cla4i|full_adder:\fa:3:fai
A => xor0.IN0
A => and0.IN0
B => xor0.IN1
B => and0.IN1
Cin => S.IN1
Cin => and1.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|BIG_ALU:BIG_ALU|cla4:\cla4:2:cla4i
A[0] => G[0].IN0
A[0] => P[0].IN0
A[0] => full_adder:fa:0:fai.A
A[1] => G[1].IN0
A[1] => P[1].IN0
A[1] => full_adder:fa:1:fai.A
A[2] => G[2].IN0
A[2] => P[2].IN0
A[2] => full_adder:fa:2:fai.A
A[3] => G[3].IN0
A[3] => P[3].IN0
A[3] => full_adder:fa:3:fai.A
B[0] => G[0].IN1
B[0] => P[0].IN1
B[0] => full_adder:fa:0:fai.B
B[1] => G[1].IN1
B[1] => P[1].IN1
B[1] => full_adder:fa:1:fai.B
B[2] => G[2].IN1
B[2] => P[2].IN1
B[2] => full_adder:fa:2:fai.B
B[3] => G[3].IN1
B[3] => P[3].IN1
B[3] => full_adder:fa:3:fai.B
Cin => C.IN1
Cin => C.IN1
Cin => C.IN1
Cin => C.IN1
Cin => full_adder:fa:0:fai.Cin
S[0] <= full_adder:fa:0:fai.S
S[1] <= full_adder:fa:1:fai.S
S[2] <= full_adder:fa:2:fai.S
S[3] <= full_adder:fa:3:fai.S
Cout <= C.DB_MAX_OUTPUT_PORT_TYPE
V <= V.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|BIG_ALU:BIG_ALU|cla4:\cla4:2:cla4i|full_adder:\fa:0:fai
A => xor0.IN0
A => and0.IN0
B => xor0.IN1
B => and0.IN1
Cin => S.IN1
Cin => and1.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|BIG_ALU:BIG_ALU|cla4:\cla4:2:cla4i|full_adder:\fa:1:fai
A => xor0.IN0
A => and0.IN0
B => xor0.IN1
B => and0.IN1
Cin => S.IN1
Cin => and1.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|BIG_ALU:BIG_ALU|cla4:\cla4:2:cla4i|full_adder:\fa:2:fai
A => xor0.IN0
A => and0.IN0
B => xor0.IN1
B => and0.IN1
Cin => S.IN1
Cin => and1.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|BIG_ALU:BIG_ALU|cla4:\cla4:2:cla4i|full_adder:\fa:3:fai
A => xor0.IN0
A => and0.IN0
B => xor0.IN1
B => and0.IN1
Cin => S.IN1
Cin => and1.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|BIG_ALU:BIG_ALU|complementor2sn:complementor
X[0] => ha.IN0
X[1] => ha.IN0
X[2] => ha.IN0
X[3] => ha.IN0
X[4] => ha.IN0
X[5] => ha.IN0
X[6] => ha.IN0
X[7] => ha.IN0
X[8] => ha.IN0
X[9] => ha.IN0
X[10] => ha.IN0
X[11] => ha.IN0
EN => ha.IN1
EN => ha.IN1
EN => ha.IN1
EN => ha.IN1
EN => ha.IN1
EN => ha.IN1
EN => ha.IN1
EN => ha.IN1
EN => ha.IN1
EN => ha.IN1
EN => ha.IN1
EN => ha.IN1
EN => half_adder:ha:0:hai.Cin
Y[0] <= half_adder:ha:0:hai.S
Y[1] <= half_adder:ha:1:hai.S
Y[2] <= half_adder:ha:2:hai.S
Y[3] <= half_adder:ha:3:hai.S
Y[4] <= half_adder:ha:4:hai.S
Y[5] <= half_adder:ha:5:hai.S
Y[6] <= half_adder:ha:6:hai.S
Y[7] <= half_adder:ha:7:hai.S
Y[8] <= half_adder:ha:8:hai.S
Y[9] <= half_adder:ha:9:hai.S
Y[10] <= half_adder:ha:10:hai.S
Y[11] <= half_adder:ha:11:hai.S


|lab1-fpAdd|BIG_ALU:BIG_ALU|complementor2sn:complementor|half_adder:\ha:0:hai
A => S.IN0
A => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|BIG_ALU:BIG_ALU|complementor2sn:complementor|half_adder:\ha:1:hai
A => S.IN0
A => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|BIG_ALU:BIG_ALU|complementor2sn:complementor|half_adder:\ha:2:hai
A => S.IN0
A => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|BIG_ALU:BIG_ALU|complementor2sn:complementor|half_adder:\ha:3:hai
A => S.IN0
A => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|BIG_ALU:BIG_ALU|complementor2sn:complementor|half_adder:\ha:4:hai
A => S.IN0
A => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|BIG_ALU:BIG_ALU|complementor2sn:complementor|half_adder:\ha:5:hai
A => S.IN0
A => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|BIG_ALU:BIG_ALU|complementor2sn:complementor|half_adder:\ha:6:hai
A => S.IN0
A => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|BIG_ALU:BIG_ALU|complementor2sn:complementor|half_adder:\ha:7:hai
A => S.IN0
A => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|BIG_ALU:BIG_ALU|complementor2sn:complementor|half_adder:\ha:8:hai
A => S.IN0
A => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|BIG_ALU:BIG_ALU|complementor2sn:complementor|half_adder:\ha:9:hai
A => S.IN0
A => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|BIG_ALU:BIG_ALU|complementor2sn:complementor|half_adder:\ha:10:hai
A => S.IN0
A => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|BIG_ALU:BIG_ALU|complementor2sn:complementor|half_adder:\ha:11:hai
A => S.IN0
A => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|mux_1to2:inst6
sel0 => and1.IN0
sel0 => and0.IN0
in0 => and0.IN1
in1 => and1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|small_ALU:inst4
A[0] => cla4:cla4:0:cla4i.A[0]
A[1] => cla4:cla4:0:cla4i.A[1]
A[2] => cla4:cla4:0:cla4i.A[2]
A[3] => cla4:cla4:0:cla4i.A[3]
A[4] => cla4:cla4:1:cla4i.A[0]
A[5] => cla4:cla4:1:cla4i.A[1]
A[6] => cla4:cla4:1:cla4i.A[2]
B[0] => cla4:cla4:0:cla4i.B[0]
B[1] => cla4:cla4:0:cla4i.B[1]
B[2] => cla4:cla4:0:cla4i.B[2]
B[3] => cla4:cla4:0:cla4i.B[3]
B[4] => cla4:cla4:1:cla4i.B[0]
B[5] => cla4:cla4:1:cla4i.B[1]
B[6] => cla4:cla4:1:cla4i.B[2]
Result[0] <= complementor2sn:complementor.Y[0]
Result[1] <= complementor2sn:complementor.Y[1]
Result[2] <= complementor2sn:complementor.Y[2]
Result[3] <= complementor2sn:complementor.Y[3]
Result[4] <= complementor2sn:complementor.Y[4]
Result[5] <= complementor2sn:complementor.Y[5]
Result[6] <= complementor2sn:complementor.Y[6]
Result[7] <= complementor2sn:complementor.Y[7]
N <= cla4:cla4:1:cla4i.S[3]
V <= cla4:cla4:1:cla4i.V


|lab1-fpAdd|small_ALU:inst4|cla4:\cla4:0:cla4i
A[0] => G[0].IN0
A[0] => P[0].IN0
A[0] => full_adder:fa:0:fai.A
A[1] => G[1].IN0
A[1] => P[1].IN0
A[1] => full_adder:fa:1:fai.A
A[2] => G[2].IN0
A[2] => P[2].IN0
A[2] => full_adder:fa:2:fai.A
A[3] => G[3].IN0
A[3] => P[3].IN0
A[3] => full_adder:fa:3:fai.A
B[0] => G[0].IN1
B[0] => P[0].IN1
B[0] => full_adder:fa:0:fai.B
B[1] => G[1].IN1
B[1] => P[1].IN1
B[1] => full_adder:fa:1:fai.B
B[2] => G[2].IN1
B[2] => P[2].IN1
B[2] => full_adder:fa:2:fai.B
B[3] => G[3].IN1
B[3] => P[3].IN1
B[3] => full_adder:fa:3:fai.B
Cin => C.IN1
Cin => C.IN1
Cin => C.IN1
Cin => C.IN1
Cin => full_adder:fa:0:fai.Cin
S[0] <= full_adder:fa:0:fai.S
S[1] <= full_adder:fa:1:fai.S
S[2] <= full_adder:fa:2:fai.S
S[3] <= full_adder:fa:3:fai.S
Cout <= C.DB_MAX_OUTPUT_PORT_TYPE
V <= V.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|small_ALU:inst4|cla4:\cla4:0:cla4i|full_adder:\fa:0:fai
A => xor0.IN0
A => and0.IN0
B => xor0.IN1
B => and0.IN1
Cin => S.IN1
Cin => and1.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|small_ALU:inst4|cla4:\cla4:0:cla4i|full_adder:\fa:1:fai
A => xor0.IN0
A => and0.IN0
B => xor0.IN1
B => and0.IN1
Cin => S.IN1
Cin => and1.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|small_ALU:inst4|cla4:\cla4:0:cla4i|full_adder:\fa:2:fai
A => xor0.IN0
A => and0.IN0
B => xor0.IN1
B => and0.IN1
Cin => S.IN1
Cin => and1.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|small_ALU:inst4|cla4:\cla4:0:cla4i|full_adder:\fa:3:fai
A => xor0.IN0
A => and0.IN0
B => xor0.IN1
B => and0.IN1
Cin => S.IN1
Cin => and1.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|small_ALU:inst4|cla4:\cla4:1:cla4i
A[0] => G[0].IN0
A[0] => P[0].IN0
A[0] => full_adder:fa:0:fai.A
A[1] => G[1].IN0
A[1] => P[1].IN0
A[1] => full_adder:fa:1:fai.A
A[2] => G[2].IN0
A[2] => P[2].IN0
A[2] => full_adder:fa:2:fai.A
A[3] => G[3].IN0
A[3] => P[3].IN0
A[3] => full_adder:fa:3:fai.A
B[0] => G[0].IN1
B[0] => P[0].IN1
B[0] => full_adder:fa:0:fai.B
B[1] => G[1].IN1
B[1] => P[1].IN1
B[1] => full_adder:fa:1:fai.B
B[2] => G[2].IN1
B[2] => P[2].IN1
B[2] => full_adder:fa:2:fai.B
B[3] => G[3].IN1
B[3] => P[3].IN1
B[3] => full_adder:fa:3:fai.B
Cin => C.IN1
Cin => C.IN1
Cin => C.IN1
Cin => C.IN1
Cin => full_adder:fa:0:fai.Cin
S[0] <= full_adder:fa:0:fai.S
S[1] <= full_adder:fa:1:fai.S
S[2] <= full_adder:fa:2:fai.S
S[3] <= full_adder:fa:3:fai.S
Cout <= C.DB_MAX_OUTPUT_PORT_TYPE
V <= V.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|small_ALU:inst4|cla4:\cla4:1:cla4i|full_adder:\fa:0:fai
A => xor0.IN0
A => and0.IN0
B => xor0.IN1
B => and0.IN1
Cin => S.IN1
Cin => and1.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|small_ALU:inst4|cla4:\cla4:1:cla4i|full_adder:\fa:1:fai
A => xor0.IN0
A => and0.IN0
B => xor0.IN1
B => and0.IN1
Cin => S.IN1
Cin => and1.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|small_ALU:inst4|cla4:\cla4:1:cla4i|full_adder:\fa:2:fai
A => xor0.IN0
A => and0.IN0
B => xor0.IN1
B => and0.IN1
Cin => S.IN1
Cin => and1.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|small_ALU:inst4|cla4:\cla4:1:cla4i|full_adder:\fa:3:fai
A => xor0.IN0
A => and0.IN0
B => xor0.IN1
B => and0.IN1
Cin => S.IN1
Cin => and1.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|small_ALU:inst4|complementor2sn:complementor
X[0] => ha.IN0
X[1] => ha.IN0
X[2] => ha.IN0
X[3] => ha.IN0
X[4] => ha.IN0
X[5] => ha.IN0
X[6] => ha.IN0
X[7] => ha.IN0
EN => ha.IN1
EN => ha.IN1
EN => ha.IN1
EN => ha.IN1
EN => ha.IN1
EN => ha.IN1
EN => ha.IN1
EN => ha.IN1
EN => half_adder:ha:0:hai.Cin
Y[0] <= half_adder:ha:0:hai.S
Y[1] <= half_adder:ha:1:hai.S
Y[2] <= half_adder:ha:2:hai.S
Y[3] <= half_adder:ha:3:hai.S
Y[4] <= half_adder:ha:4:hai.S
Y[5] <= half_adder:ha:5:hai.S
Y[6] <= half_adder:ha:6:hai.S
Y[7] <= half_adder:ha:7:hai.S


|lab1-fpAdd|small_ALU:inst4|complementor2sn:complementor|half_adder:\ha:0:hai
A => S.IN0
A => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|small_ALU:inst4|complementor2sn:complementor|half_adder:\ha:1:hai
A => S.IN0
A => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|small_ALU:inst4|complementor2sn:complementor|half_adder:\ha:2:hai
A => S.IN0
A => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|small_ALU:inst4|complementor2sn:complementor|half_adder:\ha:3:hai
A => S.IN0
A => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|small_ALU:inst4|complementor2sn:complementor|half_adder:\ha:4:hai
A => S.IN0
A => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|small_ALU:inst4|complementor2sn:complementor|half_adder:\ha:5:hai
A => S.IN0
A => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|small_ALU:inst4|complementor2sn:complementor|half_adder:\ha:6:hai
A => S.IN0
A => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|small_ALU:inst4|complementor2sn:complementor|half_adder:\ha:7:hai
A => S.IN0
A => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|mux_1to2:inst5
sel0 => and1.IN0
sel0 => and0.IN0
in0 => and0.IN1
in1 => and1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|d_registern:MantissaS_reg
Preset_not => d_register1:r7.Preset_not
Preset_not => d_register1:r:10:ri.Preset_not
Preset_not => d_register1:r:9:ri.Preset_not
Preset_not => d_register1:r:8:ri.Preset_not
Preset_not => d_register1:r:7:ri.Preset_not
Preset_not => d_register1:r:6:ri.Preset_not
Preset_not => d_register1:r:5:ri.Preset_not
Preset_not => d_register1:r:4:ri.Preset_not
Preset_not => d_register1:r:3:ri.Preset_not
Preset_not => d_register1:r:2:ri.Preset_not
Preset_not => d_register1:r:1:ri.Preset_not
Preset_not => d_register1:r0.Preset_not
D[0] => d_register1:r0.Di
D[1] => d_register1:r:1:ri.Di
D[2] => d_register1:r:2:ri.Di
D[3] => d_register1:r:3:ri.Di
D[4] => d_register1:r:4:ri.Di
D[5] => d_register1:r:5:ri.Di
D[6] => d_register1:r:6:ri.Di
D[7] => d_register1:r:7:ri.Di
D[8] => d_register1:r:8:ri.Di
D[9] => d_register1:r:9:ri.Di
D[10] => d_register1:r:10:ri.Di
D[11] => d_register1:r7.Di
ld => d_register1:r7.ld
ld => d_register1:r:10:ri.ld
ld => d_register1:r:9:ri.ld
ld => d_register1:r:8:ri.ld
ld => d_register1:r:7:ri.ld
ld => d_register1:r:6:ri.ld
ld => d_register1:r:5:ri.ld
ld => d_register1:r:4:ri.ld
ld => d_register1:r:3:ri.ld
ld => d_register1:r:2:ri.ld
ld => d_register1:r:1:ri.ld
ld => d_register1:r0.ld
shl => d_register1:r7.shl
shl => d_register1:r:10:ri.shl
shl => d_register1:r:9:ri.shl
shl => d_register1:r:8:ri.shl
shl => d_register1:r:7:ri.shl
shl => d_register1:r:6:ri.shl
shl => d_register1:r:5:ri.shl
shl => d_register1:r:4:ri.shl
shl => d_register1:r:3:ri.shl
shl => d_register1:r:2:ri.shl
shl => d_register1:r:1:ri.shl
shl => d_register1:r0.shl
shr => d_register1:r7.shr
shr => d_register1:r:10:ri.shr
shr => d_register1:r:9:ri.shr
shr => d_register1:r:8:ri.shr
shr => d_register1:r:7:ri.shr
shr => d_register1:r:6:ri.shr
shr => d_register1:r:5:ri.shr
shr => d_register1:r:4:ri.shr
shr => d_register1:r:3:ri.shr
shr => d_register1:r:2:ri.shr
shr => d_register1:r:1:ri.shr
shr => d_register1:r0.shr
shl_insert => d_register1:r0.Qim1
shr_insert => d_register1:r7.Qip1
Clk => d_register1:r7.Clk
Clk => d_register1:r:10:ri.Clk
Clk => d_register1:r:9:ri.Clk
Clk => d_register1:r:8:ri.Clk
Clk => d_register1:r:7:ri.Clk
Clk => d_register1:r:6:ri.Clk
Clk => d_register1:r:5:ri.Clk
Clk => d_register1:r:4:ri.Clk
Clk => d_register1:r:3:ri.Clk
Clk => d_register1:r:2:ri.Clk
Clk => d_register1:r:1:ri.Clk
Clk => d_register1:r0.Clk
Clear_not => d_register1:r7.Clear_not
Clear_not => d_register1:r:10:ri.Clear_not
Clear_not => d_register1:r:9:ri.Clear_not
Clear_not => d_register1:r:8:ri.Clear_not
Clear_not => d_register1:r:7:ri.Clear_not
Clear_not => d_register1:r:6:ri.Clear_not
Clear_not => d_register1:r:5:ri.Clear_not
Clear_not => d_register1:r:4:ri.Clear_not
Clear_not => d_register1:r:3:ri.Clear_not
Clear_not => d_register1:r:2:ri.Clear_not
Clear_not => d_register1:r:1:ri.Clear_not
Clear_not => d_register1:r0.Clear_not
Q[0] <= d_register1:r0.Q
Q[1] <= d_register1:r:1:ri.Q
Q[2] <= d_register1:r:2:ri.Q
Q[3] <= d_register1:r:3:ri.Q
Q[4] <= d_register1:r:4:ri.Q
Q[5] <= d_register1:r:5:ri.Q
Q[6] <= d_register1:r:6:ri.Q
Q[7] <= d_register1:r:7:ri.Q
Q[8] <= d_register1:r:8:ri.Q
Q[9] <= d_register1:r:9:ri.Q
Q[10] <= d_register1:r:10:ri.Q
Q[11] <= d_register1:r7.Q
Q_not[0] <= d_register1:r0.Q_not
Q_not[1] <= d_register1:r:1:ri.Q_not
Q_not[2] <= d_register1:r:2:ri.Q_not
Q_not[3] <= d_register1:r:3:ri.Q_not
Q_not[4] <= d_register1:r:4:ri.Q_not
Q_not[5] <= d_register1:r:5:ri.Q_not
Q_not[6] <= d_register1:r:6:ri.Q_not
Q_not[7] <= d_register1:r:7:ri.Q_not
Q_not[8] <= d_register1:r:8:ri.Q_not
Q_not[9] <= d_register1:r:9:ri.Q_not
Q_not[10] <= d_register1:r:10:ri.Q_not
Q_not[11] <= d_register1:r7.Q_not


|lab1-fpAdd|d_registern:MantissaS_reg|d_register1:r7
Preset_not => d_flipflop:f0.Preset_not
Di => mux_1to2:m0.in1
Qim1 => mux_2to4:m1.in1
Qip1 => mux_2to4:m1.in2
ld => mux_1to2:m0.sel0
shl => mux_2to4:m1.sel0
shr => mux_2to4:m1.sel1
Clk => d_flipflop:f0.Clk
Clear_not => d_flipflop:f0.Clear_not
Q <= d_flipflop:f0.Q
Q_not <= d_flipflop:f0.Q_not


|lab1-fpAdd|d_registern:MantissaS_reg|d_register1:r7|mux_1to2:m0
sel0 => and1.IN0
sel0 => and0.IN0
in0 => and0.IN1
in1 => and1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|d_registern:MantissaS_reg|d_register1:r7|mux_2to4:m1
sel0 => and1.IN0
sel0 => and3.IN0
sel0 => and0.IN0
sel0 => and2.IN0
sel1 => and2.IN1
sel1 => and3.IN1
sel1 => and0.IN1
sel1 => and1.IN1
in0 => and0.IN1
in1 => and1.IN1
in2 => and2.IN1
in3 => and3.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|d_registern:MantissaS_reg|d_register1:r7|d_flipflop:f0
Preset_not => d_latch:master.Preset_not
Preset_not => d_latch:slave.Preset_not
D => d_latch:master.D
Clk => d_latch:slave.En
Clk => d_latch:master.En
Clear_not => d_latch:master.Clear_not
Clear_not => d_latch:slave.Clear_not
Q <= d_latch:slave.Q
Q_not <= d_latch:slave.Q_not


|lab1-fpAdd|d_registern:MantissaS_reg|d_register1:r7|d_flipflop:f0|d_latch:master
Preset_not => int_Q.IN1
D => int_nand_D.IN0
D => int_nand_D_not.IN0
En => int_nand_D.IN1
En => int_nand_D_not.IN1
Clear_not => int_Q_not.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q_not <= int_Q_not.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|d_registern:MantissaS_reg|d_register1:r7|d_flipflop:f0|d_latch:slave
Preset_not => int_Q.IN1
D => int_nand_D.IN0
D => int_nand_D_not.IN0
En => int_nand_D.IN1
En => int_nand_D_not.IN1
Clear_not => int_Q_not.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q_not <= int_Q_not.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:10:ri
Preset_not => d_flipflop:f0.Preset_not
Di => mux_1to2:m0.in1
Qim1 => mux_2to4:m1.in1
Qip1 => mux_2to4:m1.in2
ld => mux_1to2:m0.sel0
shl => mux_2to4:m1.sel0
shr => mux_2to4:m1.sel1
Clk => d_flipflop:f0.Clk
Clear_not => d_flipflop:f0.Clear_not
Q <= d_flipflop:f0.Q
Q_not <= d_flipflop:f0.Q_not


|lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:10:ri|mux_1to2:m0
sel0 => and1.IN0
sel0 => and0.IN0
in0 => and0.IN1
in1 => and1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:10:ri|mux_2to4:m1
sel0 => and1.IN0
sel0 => and3.IN0
sel0 => and0.IN0
sel0 => and2.IN0
sel1 => and2.IN1
sel1 => and3.IN1
sel1 => and0.IN1
sel1 => and1.IN1
in0 => and0.IN1
in1 => and1.IN1
in2 => and2.IN1
in3 => and3.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:10:ri|d_flipflop:f0
Preset_not => d_latch:master.Preset_not
Preset_not => d_latch:slave.Preset_not
D => d_latch:master.D
Clk => d_latch:slave.En
Clk => d_latch:master.En
Clear_not => d_latch:master.Clear_not
Clear_not => d_latch:slave.Clear_not
Q <= d_latch:slave.Q
Q_not <= d_latch:slave.Q_not


|lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:10:ri|d_flipflop:f0|d_latch:master
Preset_not => int_Q.IN1
D => int_nand_D.IN0
D => int_nand_D_not.IN0
En => int_nand_D.IN1
En => int_nand_D_not.IN1
Clear_not => int_Q_not.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q_not <= int_Q_not.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:10:ri|d_flipflop:f0|d_latch:slave
Preset_not => int_Q.IN1
D => int_nand_D.IN0
D => int_nand_D_not.IN0
En => int_nand_D.IN1
En => int_nand_D_not.IN1
Clear_not => int_Q_not.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q_not <= int_Q_not.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:9:ri
Preset_not => d_flipflop:f0.Preset_not
Di => mux_1to2:m0.in1
Qim1 => mux_2to4:m1.in1
Qip1 => mux_2to4:m1.in2
ld => mux_1to2:m0.sel0
shl => mux_2to4:m1.sel0
shr => mux_2to4:m1.sel1
Clk => d_flipflop:f0.Clk
Clear_not => d_flipflop:f0.Clear_not
Q <= d_flipflop:f0.Q
Q_not <= d_flipflop:f0.Q_not


|lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:9:ri|mux_1to2:m0
sel0 => and1.IN0
sel0 => and0.IN0
in0 => and0.IN1
in1 => and1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:9:ri|mux_2to4:m1
sel0 => and1.IN0
sel0 => and3.IN0
sel0 => and0.IN0
sel0 => and2.IN0
sel1 => and2.IN1
sel1 => and3.IN1
sel1 => and0.IN1
sel1 => and1.IN1
in0 => and0.IN1
in1 => and1.IN1
in2 => and2.IN1
in3 => and3.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:9:ri|d_flipflop:f0
Preset_not => d_latch:master.Preset_not
Preset_not => d_latch:slave.Preset_not
D => d_latch:master.D
Clk => d_latch:slave.En
Clk => d_latch:master.En
Clear_not => d_latch:master.Clear_not
Clear_not => d_latch:slave.Clear_not
Q <= d_latch:slave.Q
Q_not <= d_latch:slave.Q_not


|lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:9:ri|d_flipflop:f0|d_latch:master
Preset_not => int_Q.IN1
D => int_nand_D.IN0
D => int_nand_D_not.IN0
En => int_nand_D.IN1
En => int_nand_D_not.IN1
Clear_not => int_Q_not.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q_not <= int_Q_not.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:9:ri|d_flipflop:f0|d_latch:slave
Preset_not => int_Q.IN1
D => int_nand_D.IN0
D => int_nand_D_not.IN0
En => int_nand_D.IN1
En => int_nand_D_not.IN1
Clear_not => int_Q_not.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q_not <= int_Q_not.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:8:ri
Preset_not => d_flipflop:f0.Preset_not
Di => mux_1to2:m0.in1
Qim1 => mux_2to4:m1.in1
Qip1 => mux_2to4:m1.in2
ld => mux_1to2:m0.sel0
shl => mux_2to4:m1.sel0
shr => mux_2to4:m1.sel1
Clk => d_flipflop:f0.Clk
Clear_not => d_flipflop:f0.Clear_not
Q <= d_flipflop:f0.Q
Q_not <= d_flipflop:f0.Q_not


|lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:8:ri|mux_1to2:m0
sel0 => and1.IN0
sel0 => and0.IN0
in0 => and0.IN1
in1 => and1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:8:ri|mux_2to4:m1
sel0 => and1.IN0
sel0 => and3.IN0
sel0 => and0.IN0
sel0 => and2.IN0
sel1 => and2.IN1
sel1 => and3.IN1
sel1 => and0.IN1
sel1 => and1.IN1
in0 => and0.IN1
in1 => and1.IN1
in2 => and2.IN1
in3 => and3.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:8:ri|d_flipflop:f0
Preset_not => d_latch:master.Preset_not
Preset_not => d_latch:slave.Preset_not
D => d_latch:master.D
Clk => d_latch:slave.En
Clk => d_latch:master.En
Clear_not => d_latch:master.Clear_not
Clear_not => d_latch:slave.Clear_not
Q <= d_latch:slave.Q
Q_not <= d_latch:slave.Q_not


|lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:8:ri|d_flipflop:f0|d_latch:master
Preset_not => int_Q.IN1
D => int_nand_D.IN0
D => int_nand_D_not.IN0
En => int_nand_D.IN1
En => int_nand_D_not.IN1
Clear_not => int_Q_not.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q_not <= int_Q_not.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:8:ri|d_flipflop:f0|d_latch:slave
Preset_not => int_Q.IN1
D => int_nand_D.IN0
D => int_nand_D_not.IN0
En => int_nand_D.IN1
En => int_nand_D_not.IN1
Clear_not => int_Q_not.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q_not <= int_Q_not.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:7:ri
Preset_not => d_flipflop:f0.Preset_not
Di => mux_1to2:m0.in1
Qim1 => mux_2to4:m1.in1
Qip1 => mux_2to4:m1.in2
ld => mux_1to2:m0.sel0
shl => mux_2to4:m1.sel0
shr => mux_2to4:m1.sel1
Clk => d_flipflop:f0.Clk
Clear_not => d_flipflop:f0.Clear_not
Q <= d_flipflop:f0.Q
Q_not <= d_flipflop:f0.Q_not


|lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:7:ri|mux_1to2:m0
sel0 => and1.IN0
sel0 => and0.IN0
in0 => and0.IN1
in1 => and1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:7:ri|mux_2to4:m1
sel0 => and1.IN0
sel0 => and3.IN0
sel0 => and0.IN0
sel0 => and2.IN0
sel1 => and2.IN1
sel1 => and3.IN1
sel1 => and0.IN1
sel1 => and1.IN1
in0 => and0.IN1
in1 => and1.IN1
in2 => and2.IN1
in3 => and3.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:7:ri|d_flipflop:f0
Preset_not => d_latch:master.Preset_not
Preset_not => d_latch:slave.Preset_not
D => d_latch:master.D
Clk => d_latch:slave.En
Clk => d_latch:master.En
Clear_not => d_latch:master.Clear_not
Clear_not => d_latch:slave.Clear_not
Q <= d_latch:slave.Q
Q_not <= d_latch:slave.Q_not


|lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:7:ri|d_flipflop:f0|d_latch:master
Preset_not => int_Q.IN1
D => int_nand_D.IN0
D => int_nand_D_not.IN0
En => int_nand_D.IN1
En => int_nand_D_not.IN1
Clear_not => int_Q_not.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q_not <= int_Q_not.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:7:ri|d_flipflop:f0|d_latch:slave
Preset_not => int_Q.IN1
D => int_nand_D.IN0
D => int_nand_D_not.IN0
En => int_nand_D.IN1
En => int_nand_D_not.IN1
Clear_not => int_Q_not.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q_not <= int_Q_not.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:6:ri
Preset_not => d_flipflop:f0.Preset_not
Di => mux_1to2:m0.in1
Qim1 => mux_2to4:m1.in1
Qip1 => mux_2to4:m1.in2
ld => mux_1to2:m0.sel0
shl => mux_2to4:m1.sel0
shr => mux_2to4:m1.sel1
Clk => d_flipflop:f0.Clk
Clear_not => d_flipflop:f0.Clear_not
Q <= d_flipflop:f0.Q
Q_not <= d_flipflop:f0.Q_not


|lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:6:ri|mux_1to2:m0
sel0 => and1.IN0
sel0 => and0.IN0
in0 => and0.IN1
in1 => and1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:6:ri|mux_2to4:m1
sel0 => and1.IN0
sel0 => and3.IN0
sel0 => and0.IN0
sel0 => and2.IN0
sel1 => and2.IN1
sel1 => and3.IN1
sel1 => and0.IN1
sel1 => and1.IN1
in0 => and0.IN1
in1 => and1.IN1
in2 => and2.IN1
in3 => and3.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:6:ri|d_flipflop:f0
Preset_not => d_latch:master.Preset_not
Preset_not => d_latch:slave.Preset_not
D => d_latch:master.D
Clk => d_latch:slave.En
Clk => d_latch:master.En
Clear_not => d_latch:master.Clear_not
Clear_not => d_latch:slave.Clear_not
Q <= d_latch:slave.Q
Q_not <= d_latch:slave.Q_not


|lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:6:ri|d_flipflop:f0|d_latch:master
Preset_not => int_Q.IN1
D => int_nand_D.IN0
D => int_nand_D_not.IN0
En => int_nand_D.IN1
En => int_nand_D_not.IN1
Clear_not => int_Q_not.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q_not <= int_Q_not.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:6:ri|d_flipflop:f0|d_latch:slave
Preset_not => int_Q.IN1
D => int_nand_D.IN0
D => int_nand_D_not.IN0
En => int_nand_D.IN1
En => int_nand_D_not.IN1
Clear_not => int_Q_not.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q_not <= int_Q_not.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:5:ri
Preset_not => d_flipflop:f0.Preset_not
Di => mux_1to2:m0.in1
Qim1 => mux_2to4:m1.in1
Qip1 => mux_2to4:m1.in2
ld => mux_1to2:m0.sel0
shl => mux_2to4:m1.sel0
shr => mux_2to4:m1.sel1
Clk => d_flipflop:f0.Clk
Clear_not => d_flipflop:f0.Clear_not
Q <= d_flipflop:f0.Q
Q_not <= d_flipflop:f0.Q_not


|lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:5:ri|mux_1to2:m0
sel0 => and1.IN0
sel0 => and0.IN0
in0 => and0.IN1
in1 => and1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:5:ri|mux_2to4:m1
sel0 => and1.IN0
sel0 => and3.IN0
sel0 => and0.IN0
sel0 => and2.IN0
sel1 => and2.IN1
sel1 => and3.IN1
sel1 => and0.IN1
sel1 => and1.IN1
in0 => and0.IN1
in1 => and1.IN1
in2 => and2.IN1
in3 => and3.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:5:ri|d_flipflop:f0
Preset_not => d_latch:master.Preset_not
Preset_not => d_latch:slave.Preset_not
D => d_latch:master.D
Clk => d_latch:slave.En
Clk => d_latch:master.En
Clear_not => d_latch:master.Clear_not
Clear_not => d_latch:slave.Clear_not
Q <= d_latch:slave.Q
Q_not <= d_latch:slave.Q_not


|lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:5:ri|d_flipflop:f0|d_latch:master
Preset_not => int_Q.IN1
D => int_nand_D.IN0
D => int_nand_D_not.IN0
En => int_nand_D.IN1
En => int_nand_D_not.IN1
Clear_not => int_Q_not.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q_not <= int_Q_not.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:5:ri|d_flipflop:f0|d_latch:slave
Preset_not => int_Q.IN1
D => int_nand_D.IN0
D => int_nand_D_not.IN0
En => int_nand_D.IN1
En => int_nand_D_not.IN1
Clear_not => int_Q_not.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q_not <= int_Q_not.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:4:ri
Preset_not => d_flipflop:f0.Preset_not
Di => mux_1to2:m0.in1
Qim1 => mux_2to4:m1.in1
Qip1 => mux_2to4:m1.in2
ld => mux_1to2:m0.sel0
shl => mux_2to4:m1.sel0
shr => mux_2to4:m1.sel1
Clk => d_flipflop:f0.Clk
Clear_not => d_flipflop:f0.Clear_not
Q <= d_flipflop:f0.Q
Q_not <= d_flipflop:f0.Q_not


|lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:4:ri|mux_1to2:m0
sel0 => and1.IN0
sel0 => and0.IN0
in0 => and0.IN1
in1 => and1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:4:ri|mux_2to4:m1
sel0 => and1.IN0
sel0 => and3.IN0
sel0 => and0.IN0
sel0 => and2.IN0
sel1 => and2.IN1
sel1 => and3.IN1
sel1 => and0.IN1
sel1 => and1.IN1
in0 => and0.IN1
in1 => and1.IN1
in2 => and2.IN1
in3 => and3.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:4:ri|d_flipflop:f0
Preset_not => d_latch:master.Preset_not
Preset_not => d_latch:slave.Preset_not
D => d_latch:master.D
Clk => d_latch:slave.En
Clk => d_latch:master.En
Clear_not => d_latch:master.Clear_not
Clear_not => d_latch:slave.Clear_not
Q <= d_latch:slave.Q
Q_not <= d_latch:slave.Q_not


|lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:4:ri|d_flipflop:f0|d_latch:master
Preset_not => int_Q.IN1
D => int_nand_D.IN0
D => int_nand_D_not.IN0
En => int_nand_D.IN1
En => int_nand_D_not.IN1
Clear_not => int_Q_not.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q_not <= int_Q_not.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:4:ri|d_flipflop:f0|d_latch:slave
Preset_not => int_Q.IN1
D => int_nand_D.IN0
D => int_nand_D_not.IN0
En => int_nand_D.IN1
En => int_nand_D_not.IN1
Clear_not => int_Q_not.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q_not <= int_Q_not.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:3:ri
Preset_not => d_flipflop:f0.Preset_not
Di => mux_1to2:m0.in1
Qim1 => mux_2to4:m1.in1
Qip1 => mux_2to4:m1.in2
ld => mux_1to2:m0.sel0
shl => mux_2to4:m1.sel0
shr => mux_2to4:m1.sel1
Clk => d_flipflop:f0.Clk
Clear_not => d_flipflop:f0.Clear_not
Q <= d_flipflop:f0.Q
Q_not <= d_flipflop:f0.Q_not


|lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:3:ri|mux_1to2:m0
sel0 => and1.IN0
sel0 => and0.IN0
in0 => and0.IN1
in1 => and1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:3:ri|mux_2to4:m1
sel0 => and1.IN0
sel0 => and3.IN0
sel0 => and0.IN0
sel0 => and2.IN0
sel1 => and2.IN1
sel1 => and3.IN1
sel1 => and0.IN1
sel1 => and1.IN1
in0 => and0.IN1
in1 => and1.IN1
in2 => and2.IN1
in3 => and3.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:3:ri|d_flipflop:f0
Preset_not => d_latch:master.Preset_not
Preset_not => d_latch:slave.Preset_not
D => d_latch:master.D
Clk => d_latch:slave.En
Clk => d_latch:master.En
Clear_not => d_latch:master.Clear_not
Clear_not => d_latch:slave.Clear_not
Q <= d_latch:slave.Q
Q_not <= d_latch:slave.Q_not


|lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:3:ri|d_flipflop:f0|d_latch:master
Preset_not => int_Q.IN1
D => int_nand_D.IN0
D => int_nand_D_not.IN0
En => int_nand_D.IN1
En => int_nand_D_not.IN1
Clear_not => int_Q_not.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q_not <= int_Q_not.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:3:ri|d_flipflop:f0|d_latch:slave
Preset_not => int_Q.IN1
D => int_nand_D.IN0
D => int_nand_D_not.IN0
En => int_nand_D.IN1
En => int_nand_D_not.IN1
Clear_not => int_Q_not.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q_not <= int_Q_not.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:2:ri
Preset_not => d_flipflop:f0.Preset_not
Di => mux_1to2:m0.in1
Qim1 => mux_2to4:m1.in1
Qip1 => mux_2to4:m1.in2
ld => mux_1to2:m0.sel0
shl => mux_2to4:m1.sel0
shr => mux_2to4:m1.sel1
Clk => d_flipflop:f0.Clk
Clear_not => d_flipflop:f0.Clear_not
Q <= d_flipflop:f0.Q
Q_not <= d_flipflop:f0.Q_not


|lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:2:ri|mux_1to2:m0
sel0 => and1.IN0
sel0 => and0.IN0
in0 => and0.IN1
in1 => and1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:2:ri|mux_2to4:m1
sel0 => and1.IN0
sel0 => and3.IN0
sel0 => and0.IN0
sel0 => and2.IN0
sel1 => and2.IN1
sel1 => and3.IN1
sel1 => and0.IN1
sel1 => and1.IN1
in0 => and0.IN1
in1 => and1.IN1
in2 => and2.IN1
in3 => and3.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:2:ri|d_flipflop:f0
Preset_not => d_latch:master.Preset_not
Preset_not => d_latch:slave.Preset_not
D => d_latch:master.D
Clk => d_latch:slave.En
Clk => d_latch:master.En
Clear_not => d_latch:master.Clear_not
Clear_not => d_latch:slave.Clear_not
Q <= d_latch:slave.Q
Q_not <= d_latch:slave.Q_not


|lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:2:ri|d_flipflop:f0|d_latch:master
Preset_not => int_Q.IN1
D => int_nand_D.IN0
D => int_nand_D_not.IN0
En => int_nand_D.IN1
En => int_nand_D_not.IN1
Clear_not => int_Q_not.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q_not <= int_Q_not.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:2:ri|d_flipflop:f0|d_latch:slave
Preset_not => int_Q.IN1
D => int_nand_D.IN0
D => int_nand_D_not.IN0
En => int_nand_D.IN1
En => int_nand_D_not.IN1
Clear_not => int_Q_not.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q_not <= int_Q_not.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:1:ri
Preset_not => d_flipflop:f0.Preset_not
Di => mux_1to2:m0.in1
Qim1 => mux_2to4:m1.in1
Qip1 => mux_2to4:m1.in2
ld => mux_1to2:m0.sel0
shl => mux_2to4:m1.sel0
shr => mux_2to4:m1.sel1
Clk => d_flipflop:f0.Clk
Clear_not => d_flipflop:f0.Clear_not
Q <= d_flipflop:f0.Q
Q_not <= d_flipflop:f0.Q_not


|lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:1:ri|mux_1to2:m0
sel0 => and1.IN0
sel0 => and0.IN0
in0 => and0.IN1
in1 => and1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:1:ri|mux_2to4:m1
sel0 => and1.IN0
sel0 => and3.IN0
sel0 => and0.IN0
sel0 => and2.IN0
sel1 => and2.IN1
sel1 => and3.IN1
sel1 => and0.IN1
sel1 => and1.IN1
in0 => and0.IN1
in1 => and1.IN1
in2 => and2.IN1
in3 => and3.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:1:ri|d_flipflop:f0
Preset_not => d_latch:master.Preset_not
Preset_not => d_latch:slave.Preset_not
D => d_latch:master.D
Clk => d_latch:slave.En
Clk => d_latch:master.En
Clear_not => d_latch:master.Clear_not
Clear_not => d_latch:slave.Clear_not
Q <= d_latch:slave.Q
Q_not <= d_latch:slave.Q_not


|lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:1:ri|d_flipflop:f0|d_latch:master
Preset_not => int_Q.IN1
D => int_nand_D.IN0
D => int_nand_D_not.IN0
En => int_nand_D.IN1
En => int_nand_D_not.IN1
Clear_not => int_Q_not.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q_not <= int_Q_not.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:1:ri|d_flipflop:f0|d_latch:slave
Preset_not => int_Q.IN1
D => int_nand_D.IN0
D => int_nand_D_not.IN0
En => int_nand_D.IN1
En => int_nand_D_not.IN1
Clear_not => int_Q_not.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q_not <= int_Q_not.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|d_registern:MantissaS_reg|d_register1:r0
Preset_not => d_flipflop:f0.Preset_not
Di => mux_1to2:m0.in1
Qim1 => mux_2to4:m1.in1
Qip1 => mux_2to4:m1.in2
ld => mux_1to2:m0.sel0
shl => mux_2to4:m1.sel0
shr => mux_2to4:m1.sel1
Clk => d_flipflop:f0.Clk
Clear_not => d_flipflop:f0.Clear_not
Q <= d_flipflop:f0.Q
Q_not <= d_flipflop:f0.Q_not


|lab1-fpAdd|d_registern:MantissaS_reg|d_register1:r0|mux_1to2:m0
sel0 => and1.IN0
sel0 => and0.IN0
in0 => and0.IN1
in1 => and1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|d_registern:MantissaS_reg|d_register1:r0|mux_2to4:m1
sel0 => and1.IN0
sel0 => and3.IN0
sel0 => and0.IN0
sel0 => and2.IN0
sel1 => and2.IN1
sel1 => and3.IN1
sel1 => and0.IN1
sel1 => and1.IN1
in0 => and0.IN1
in1 => and1.IN1
in2 => and2.IN1
in3 => and3.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|d_registern:MantissaS_reg|d_register1:r0|d_flipflop:f0
Preset_not => d_latch:master.Preset_not
Preset_not => d_latch:slave.Preset_not
D => d_latch:master.D
Clk => d_latch:slave.En
Clk => d_latch:master.En
Clear_not => d_latch:master.Clear_not
Clear_not => d_latch:slave.Clear_not
Q <= d_latch:slave.Q
Q_not <= d_latch:slave.Q_not


|lab1-fpAdd|d_registern:MantissaS_reg|d_register1:r0|d_flipflop:f0|d_latch:master
Preset_not => int_Q.IN1
D => int_nand_D.IN0
D => int_nand_D_not.IN0
En => int_nand_D.IN1
En => int_nand_D_not.IN1
Clear_not => int_Q_not.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q_not <= int_Q_not.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|d_registern:MantissaS_reg|d_register1:r0|d_flipflop:f0|d_latch:slave
Preset_not => int_Q.IN1
D => int_nand_D.IN0
D => int_nand_D_not.IN0
En => int_nand_D.IN1
En => int_nand_D_not.IN1
Clear_not => int_Q_not.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q_not <= int_Q_not.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|Controller:inst
E_difference[0] => jk_countern_sync:timer.D[0]
E_difference[1] => jk_countern_sync:timer.D[1]
E_difference[2] => jk_countern_sync:timer.D[2]
E_difference[3] => jk_countern_sync:timer.D[3]
E_difference[4] => jk_countern_sync:timer.D[4]
E_difference[5] => jk_countern_sync:timer.D[5]
E_difference[6] => jk_countern_sync:timer.D[6]
E_difference[7] => ~NO_FANOUT~
Mantissa[0] => WideOr0.IN0
Mantissa[1] => WideOr0.IN1
Mantissa[2] => WideOr0.IN2
Mantissa[3] => WideOr0.IN3
Mantissa[4] => WideOr0.IN4
Mantissa[5] => WideOr0.IN5
Mantissa[6] => WideOr0.IN6
Mantissa[7] => WideOr0.IN7
Mantissa[8] => WideOr0.IN8
Mantissa[9] => int_normalized.IN1
BIG_ALU_V => comb.IN1
Clk => jk_countern_sync:timer.Clk
Clk => control_fsm:FSM.Clk
Reset_not => jk_countern_sync:timer.Clear_not
Reset_not => control_fsm:FSM.Reset_not
MantissaS_ld <= decoder_3to8:state_decoder.Y[1]
MantissaS_shr <= MantissaS_shr.DB_MAX_OUTPUT_PORT_TYPE
Mantissa_ld <= Mantissa_ld.DB_MAX_OUTPUT_PORT_TYPE
Mantissa_shl <= Mantissa_shl.DB_MAX_OUTPUT_PORT_TYPE
Renormalize <= decoder_3to8:state_decoder.Y[7]
E_signal[0] <= encoder_4to2:E_signal_encoder.A[0]
E_signal[1] <= encoder_4to2:E_signal_encoder.A[1]


|lab1-fpAdd|Controller:inst|encoder_4to2:timer_signal_encoder
Y0 => ~NO_FANOUT~
Y1 => A.IN0
Y2 => A.IN0
Y3 => A.IN1
Y3 => A.IN1
A[0] <= A.DB_MAX_OUTPUT_PORT_TYPE
A[1] <= A.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|Controller:inst|jk_countern_sync:timer
Preset_not => jk_flipflop:ff0.Preset_not
Preset_not => jk_flipflop:ff:1:ci.Preset_not
Preset_not => jk_flipflop:ff:2:ci.Preset_not
Preset_not => jk_flipflop:ff:3:ci.Preset_not
Preset_not => jk_flipflop:ff:4:ci.Preset_not
Preset_not => jk_flipflop:ff:5:ci.Preset_not
Preset_not => jk_flipflop:ff:6:ci.Preset_not
D[0] => mux_2to4:m0.in3
D[1] => mux_2to4:ff:1:mi.in3
D[2] => mux_2to4:ff:2:mi.in3
D[3] => mux_2to4:ff:3:mi.in3
D[4] => mux_2to4:ff:4:mi.in3
D[5] => mux_2to4:ff:5:mi.in3
D[6] => mux_2to4:ff:6:mi.in3
S[0] => int_load.IN0
S[0] => mux_2to4:m0.sel0
S[0] => mux_2to4:ff:1:mi.sel0
S[0] => mux_2to4:ff:2:mi.sel0
S[0] => mux_2to4:ff:3:mi.sel0
S[0] => mux_2to4:ff:4:mi.sel0
S[0] => mux_2to4:ff:5:mi.sel0
S[0] => mux_2to4:ff:6:mi.sel0
S[1] => int_load.IN1
S[1] => mux_2to4:m0.sel1
S[1] => mux_2to4:ff:1:mi.sel1
S[1] => mux_2to4:ff:2:mi.sel1
S[1] => mux_2to4:ff:3:mi.sel1
S[1] => mux_2to4:ff:4:mi.sel1
S[1] => mux_2to4:ff:5:mi.sel1
S[1] => mux_2to4:ff:6:mi.sel1
Clk => jk_flipflop:ff0.Clk
Clk => jk_flipflop:ff:1:ci.Clk
Clk => jk_flipflop:ff:2:ci.Clk
Clk => jk_flipflop:ff:3:ci.Clk
Clk => jk_flipflop:ff:4:ci.Clk
Clk => jk_flipflop:ff:5:ci.Clk
Clk => jk_flipflop:ff:6:ci.Clk
Clear_not => jk_flipflop:ff0.Clear_not
Clear_not => jk_flipflop:ff:1:ci.Clear_not
Clear_not => jk_flipflop:ff:2:ci.Clear_not
Clear_not => jk_flipflop:ff:3:ci.Clear_not
Clear_not => jk_flipflop:ff:4:ci.Clear_not
Clear_not => jk_flipflop:ff:5:ci.Clear_not
Clear_not => jk_flipflop:ff:6:ci.Clear_not
Q[0] <= jk_flipflop:ff0.Q
Q[1] <= jk_flipflop:ff:1:ci.Q
Q[2] <= jk_flipflop:ff:2:ci.Q
Q[3] <= jk_flipflop:ff:3:ci.Q
Q[4] <= jk_flipflop:ff:4:ci.Q
Q[5] <= jk_flipflop:ff:5:ci.Q
Q[6] <= jk_flipflop:ff:6:ci.Q
Q_not[0] <= jk_flipflop:ff0.Q_not
Q_not[1] <= jk_flipflop:ff:1:ci.Q_not
Q_not[2] <= jk_flipflop:ff:2:ci.Q_not
Q_not[3] <= jk_flipflop:ff:3:ci.Q_not
Q_not[4] <= jk_flipflop:ff:4:ci.Q_not
Q_not[5] <= jk_flipflop:ff:5:ci.Q_not
Q_not[6] <= jk_flipflop:ff:6:ci.Q_not
Z <= WideAnd10.DB_MAX_OUTPUT_PORT_TYPE
V <= WideAnd11.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|Controller:inst|jk_countern_sync:timer|mux_2to4:m0
sel0 => and1.IN0
sel0 => and3.IN0
sel0 => and0.IN0
sel0 => and2.IN0
sel1 => and2.IN1
sel1 => and3.IN1
sel1 => and0.IN1
sel1 => and1.IN1
in0 => and0.IN1
in1 => and1.IN1
in2 => and2.IN1
in3 => and3.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|Controller:inst|jk_countern_sync:timer|jk_flipflop:ff0
Preset_not => d_flipflop:f0.Preset_not
J => nand_j.IN1
K => nand_k.IN1
Clk => d_flipflop:f0.Clk
Clear_not => d_flipflop:f0.Clear_not
Q <= d_flipflop:f0.Q
Q_not <= d_flipflop:f0.Q_not


|lab1-fpAdd|Controller:inst|jk_countern_sync:timer|jk_flipflop:ff0|d_flipflop:f0
Preset_not => d_latch:master.Preset_not
Preset_not => d_latch:slave.Preset_not
D => d_latch:master.D
Clk => d_latch:slave.En
Clk => d_latch:master.En
Clear_not => d_latch:master.Clear_not
Clear_not => d_latch:slave.Clear_not
Q <= d_latch:slave.Q
Q_not <= d_latch:slave.Q_not


|lab1-fpAdd|Controller:inst|jk_countern_sync:timer|jk_flipflop:ff0|d_flipflop:f0|d_latch:master
Preset_not => int_Q.IN1
D => int_nand_D.IN0
D => int_nand_D_not.IN0
En => int_nand_D.IN1
En => int_nand_D_not.IN1
Clear_not => int_Q_not.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q_not <= int_Q_not.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|Controller:inst|jk_countern_sync:timer|jk_flipflop:ff0|d_flipflop:f0|d_latch:slave
Preset_not => int_Q.IN1
D => int_nand_D.IN0
D => int_nand_D_not.IN0
En => int_nand_D.IN1
En => int_nand_D_not.IN1
Clear_not => int_Q_not.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q_not <= int_Q_not.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|Controller:inst|jk_countern_sync:timer|mux_2to4:\ff:1:mi
sel0 => and1.IN0
sel0 => and3.IN0
sel0 => and0.IN0
sel0 => and2.IN0
sel1 => and2.IN1
sel1 => and3.IN1
sel1 => and0.IN1
sel1 => and1.IN1
in0 => and0.IN1
in1 => and1.IN1
in2 => and2.IN1
in3 => and3.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|Controller:inst|jk_countern_sync:timer|jk_flipflop:\ff:1:ci
Preset_not => d_flipflop:f0.Preset_not
J => nand_j.IN1
K => nand_k.IN1
Clk => d_flipflop:f0.Clk
Clear_not => d_flipflop:f0.Clear_not
Q <= d_flipflop:f0.Q
Q_not <= d_flipflop:f0.Q_not


|lab1-fpAdd|Controller:inst|jk_countern_sync:timer|jk_flipflop:\ff:1:ci|d_flipflop:f0
Preset_not => d_latch:master.Preset_not
Preset_not => d_latch:slave.Preset_not
D => d_latch:master.D
Clk => d_latch:slave.En
Clk => d_latch:master.En
Clear_not => d_latch:master.Clear_not
Clear_not => d_latch:slave.Clear_not
Q <= d_latch:slave.Q
Q_not <= d_latch:slave.Q_not


|lab1-fpAdd|Controller:inst|jk_countern_sync:timer|jk_flipflop:\ff:1:ci|d_flipflop:f0|d_latch:master
Preset_not => int_Q.IN1
D => int_nand_D.IN0
D => int_nand_D_not.IN0
En => int_nand_D.IN1
En => int_nand_D_not.IN1
Clear_not => int_Q_not.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q_not <= int_Q_not.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|Controller:inst|jk_countern_sync:timer|jk_flipflop:\ff:1:ci|d_flipflop:f0|d_latch:slave
Preset_not => int_Q.IN1
D => int_nand_D.IN0
D => int_nand_D_not.IN0
En => int_nand_D.IN1
En => int_nand_D_not.IN1
Clear_not => int_Q_not.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q_not <= int_Q_not.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|Controller:inst|jk_countern_sync:timer|mux_2to4:\ff:2:mi
sel0 => and1.IN0
sel0 => and3.IN0
sel0 => and0.IN0
sel0 => and2.IN0
sel1 => and2.IN1
sel1 => and3.IN1
sel1 => and0.IN1
sel1 => and1.IN1
in0 => and0.IN1
in1 => and1.IN1
in2 => and2.IN1
in3 => and3.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|Controller:inst|jk_countern_sync:timer|jk_flipflop:\ff:2:ci
Preset_not => d_flipflop:f0.Preset_not
J => nand_j.IN1
K => nand_k.IN1
Clk => d_flipflop:f0.Clk
Clear_not => d_flipflop:f0.Clear_not
Q <= d_flipflop:f0.Q
Q_not <= d_flipflop:f0.Q_not


|lab1-fpAdd|Controller:inst|jk_countern_sync:timer|jk_flipflop:\ff:2:ci|d_flipflop:f0
Preset_not => d_latch:master.Preset_not
Preset_not => d_latch:slave.Preset_not
D => d_latch:master.D
Clk => d_latch:slave.En
Clk => d_latch:master.En
Clear_not => d_latch:master.Clear_not
Clear_not => d_latch:slave.Clear_not
Q <= d_latch:slave.Q
Q_not <= d_latch:slave.Q_not


|lab1-fpAdd|Controller:inst|jk_countern_sync:timer|jk_flipflop:\ff:2:ci|d_flipflop:f0|d_latch:master
Preset_not => int_Q.IN1
D => int_nand_D.IN0
D => int_nand_D_not.IN0
En => int_nand_D.IN1
En => int_nand_D_not.IN1
Clear_not => int_Q_not.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q_not <= int_Q_not.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|Controller:inst|jk_countern_sync:timer|jk_flipflop:\ff:2:ci|d_flipflop:f0|d_latch:slave
Preset_not => int_Q.IN1
D => int_nand_D.IN0
D => int_nand_D_not.IN0
En => int_nand_D.IN1
En => int_nand_D_not.IN1
Clear_not => int_Q_not.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q_not <= int_Q_not.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|Controller:inst|jk_countern_sync:timer|mux_2to4:\ff:3:mi
sel0 => and1.IN0
sel0 => and3.IN0
sel0 => and0.IN0
sel0 => and2.IN0
sel1 => and2.IN1
sel1 => and3.IN1
sel1 => and0.IN1
sel1 => and1.IN1
in0 => and0.IN1
in1 => and1.IN1
in2 => and2.IN1
in3 => and3.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|Controller:inst|jk_countern_sync:timer|jk_flipflop:\ff:3:ci
Preset_not => d_flipflop:f0.Preset_not
J => nand_j.IN1
K => nand_k.IN1
Clk => d_flipflop:f0.Clk
Clear_not => d_flipflop:f0.Clear_not
Q <= d_flipflop:f0.Q
Q_not <= d_flipflop:f0.Q_not


|lab1-fpAdd|Controller:inst|jk_countern_sync:timer|jk_flipflop:\ff:3:ci|d_flipflop:f0
Preset_not => d_latch:master.Preset_not
Preset_not => d_latch:slave.Preset_not
D => d_latch:master.D
Clk => d_latch:slave.En
Clk => d_latch:master.En
Clear_not => d_latch:master.Clear_not
Clear_not => d_latch:slave.Clear_not
Q <= d_latch:slave.Q
Q_not <= d_latch:slave.Q_not


|lab1-fpAdd|Controller:inst|jk_countern_sync:timer|jk_flipflop:\ff:3:ci|d_flipflop:f0|d_latch:master
Preset_not => int_Q.IN1
D => int_nand_D.IN0
D => int_nand_D_not.IN0
En => int_nand_D.IN1
En => int_nand_D_not.IN1
Clear_not => int_Q_not.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q_not <= int_Q_not.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|Controller:inst|jk_countern_sync:timer|jk_flipflop:\ff:3:ci|d_flipflop:f0|d_latch:slave
Preset_not => int_Q.IN1
D => int_nand_D.IN0
D => int_nand_D_not.IN0
En => int_nand_D.IN1
En => int_nand_D_not.IN1
Clear_not => int_Q_not.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q_not <= int_Q_not.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|Controller:inst|jk_countern_sync:timer|mux_2to4:\ff:4:mi
sel0 => and1.IN0
sel0 => and3.IN0
sel0 => and0.IN0
sel0 => and2.IN0
sel1 => and2.IN1
sel1 => and3.IN1
sel1 => and0.IN1
sel1 => and1.IN1
in0 => and0.IN1
in1 => and1.IN1
in2 => and2.IN1
in3 => and3.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|Controller:inst|jk_countern_sync:timer|jk_flipflop:\ff:4:ci
Preset_not => d_flipflop:f0.Preset_not
J => nand_j.IN1
K => nand_k.IN1
Clk => d_flipflop:f0.Clk
Clear_not => d_flipflop:f0.Clear_not
Q <= d_flipflop:f0.Q
Q_not <= d_flipflop:f0.Q_not


|lab1-fpAdd|Controller:inst|jk_countern_sync:timer|jk_flipflop:\ff:4:ci|d_flipflop:f0
Preset_not => d_latch:master.Preset_not
Preset_not => d_latch:slave.Preset_not
D => d_latch:master.D
Clk => d_latch:slave.En
Clk => d_latch:master.En
Clear_not => d_latch:master.Clear_not
Clear_not => d_latch:slave.Clear_not
Q <= d_latch:slave.Q
Q_not <= d_latch:slave.Q_not


|lab1-fpAdd|Controller:inst|jk_countern_sync:timer|jk_flipflop:\ff:4:ci|d_flipflop:f0|d_latch:master
Preset_not => int_Q.IN1
D => int_nand_D.IN0
D => int_nand_D_not.IN0
En => int_nand_D.IN1
En => int_nand_D_not.IN1
Clear_not => int_Q_not.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q_not <= int_Q_not.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|Controller:inst|jk_countern_sync:timer|jk_flipflop:\ff:4:ci|d_flipflop:f0|d_latch:slave
Preset_not => int_Q.IN1
D => int_nand_D.IN0
D => int_nand_D_not.IN0
En => int_nand_D.IN1
En => int_nand_D_not.IN1
Clear_not => int_Q_not.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q_not <= int_Q_not.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|Controller:inst|jk_countern_sync:timer|mux_2to4:\ff:5:mi
sel0 => and1.IN0
sel0 => and3.IN0
sel0 => and0.IN0
sel0 => and2.IN0
sel1 => and2.IN1
sel1 => and3.IN1
sel1 => and0.IN1
sel1 => and1.IN1
in0 => and0.IN1
in1 => and1.IN1
in2 => and2.IN1
in3 => and3.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|Controller:inst|jk_countern_sync:timer|jk_flipflop:\ff:5:ci
Preset_not => d_flipflop:f0.Preset_not
J => nand_j.IN1
K => nand_k.IN1
Clk => d_flipflop:f0.Clk
Clear_not => d_flipflop:f0.Clear_not
Q <= d_flipflop:f0.Q
Q_not <= d_flipflop:f0.Q_not


|lab1-fpAdd|Controller:inst|jk_countern_sync:timer|jk_flipflop:\ff:5:ci|d_flipflop:f0
Preset_not => d_latch:master.Preset_not
Preset_not => d_latch:slave.Preset_not
D => d_latch:master.D
Clk => d_latch:slave.En
Clk => d_latch:master.En
Clear_not => d_latch:master.Clear_not
Clear_not => d_latch:slave.Clear_not
Q <= d_latch:slave.Q
Q_not <= d_latch:slave.Q_not


|lab1-fpAdd|Controller:inst|jk_countern_sync:timer|jk_flipflop:\ff:5:ci|d_flipflop:f0|d_latch:master
Preset_not => int_Q.IN1
D => int_nand_D.IN0
D => int_nand_D_not.IN0
En => int_nand_D.IN1
En => int_nand_D_not.IN1
Clear_not => int_Q_not.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q_not <= int_Q_not.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|Controller:inst|jk_countern_sync:timer|jk_flipflop:\ff:5:ci|d_flipflop:f0|d_latch:slave
Preset_not => int_Q.IN1
D => int_nand_D.IN0
D => int_nand_D_not.IN0
En => int_nand_D.IN1
En => int_nand_D_not.IN1
Clear_not => int_Q_not.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q_not <= int_Q_not.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|Controller:inst|jk_countern_sync:timer|mux_2to4:\ff:6:mi
sel0 => and1.IN0
sel0 => and3.IN0
sel0 => and0.IN0
sel0 => and2.IN0
sel1 => and2.IN1
sel1 => and3.IN1
sel1 => and0.IN1
sel1 => and1.IN1
in0 => and0.IN1
in1 => and1.IN1
in2 => and2.IN1
in3 => and3.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|Controller:inst|jk_countern_sync:timer|jk_flipflop:\ff:6:ci
Preset_not => d_flipflop:f0.Preset_not
J => nand_j.IN1
K => nand_k.IN1
Clk => d_flipflop:f0.Clk
Clear_not => d_flipflop:f0.Clear_not
Q <= d_flipflop:f0.Q
Q_not <= d_flipflop:f0.Q_not


|lab1-fpAdd|Controller:inst|jk_countern_sync:timer|jk_flipflop:\ff:6:ci|d_flipflop:f0
Preset_not => d_latch:master.Preset_not
Preset_not => d_latch:slave.Preset_not
D => d_latch:master.D
Clk => d_latch:slave.En
Clk => d_latch:master.En
Clear_not => d_latch:master.Clear_not
Clear_not => d_latch:slave.Clear_not
Q <= d_latch:slave.Q
Q_not <= d_latch:slave.Q_not


|lab1-fpAdd|Controller:inst|jk_countern_sync:timer|jk_flipflop:\ff:6:ci|d_flipflop:f0|d_latch:master
Preset_not => int_Q.IN1
D => int_nand_D.IN0
D => int_nand_D_not.IN0
En => int_nand_D.IN1
En => int_nand_D_not.IN1
Clear_not => int_Q_not.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q_not <= int_Q_not.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|Controller:inst|jk_countern_sync:timer|jk_flipflop:\ff:6:ci|d_flipflop:f0|d_latch:slave
Preset_not => int_Q.IN1
D => int_nand_D.IN0
D => int_nand_D_not.IN0
En => int_nand_D.IN1
En => int_nand_D_not.IN1
Clear_not => int_Q_not.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q_not <= int_Q_not.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|Controller:inst|Control_FSM:FSM
in1 => int_D.IN1
in1 => int_D.IN0
in0 => int_D.IN1
in0 => int_D.IN1
in0 => int_D.IN1
Clk => d_flipflop:ff:0:ffi.Clk
Clk => d_flipflop:ff:1:ffi.Clk
Clk => d_flipflop:ff:2:ffi.Clk
Reset_not => d_flipflop:ff:0:ffi.Clear_not
Reset_not => d_flipflop:ff:1:ffi.Clear_not
Reset_not => d_flipflop:ff:2:ffi.Clear_not
Q[0] <= d_flipflop:ff:0:ffi.Q
Q[1] <= d_flipflop:ff:1:ffi.Q
Q[2] <= d_flipflop:ff:2:ffi.Q
Q_not[0] <= d_flipflop:ff:0:ffi.Q_not
Q_not[1] <= d_flipflop:ff:1:ffi.Q_not
Q_not[2] <= d_flipflop:ff:2:ffi.Q_not


|lab1-fpAdd|Controller:inst|Control_FSM:FSM|d_flipflop:\ff:0:ffi
Preset_not => d_latch:master.Preset_not
Preset_not => d_latch:slave.Preset_not
D => d_latch:master.D
Clk => d_latch:slave.En
Clk => d_latch:master.En
Clear_not => d_latch:master.Clear_not
Clear_not => d_latch:slave.Clear_not
Q <= d_latch:slave.Q
Q_not <= d_latch:slave.Q_not


|lab1-fpAdd|Controller:inst|Control_FSM:FSM|d_flipflop:\ff:0:ffi|d_latch:master
Preset_not => int_Q.IN1
D => int_nand_D.IN0
D => int_nand_D_not.IN0
En => int_nand_D.IN1
En => int_nand_D_not.IN1
Clear_not => int_Q_not.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q_not <= int_Q_not.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|Controller:inst|Control_FSM:FSM|d_flipflop:\ff:0:ffi|d_latch:slave
Preset_not => int_Q.IN1
D => int_nand_D.IN0
D => int_nand_D_not.IN0
En => int_nand_D.IN1
En => int_nand_D_not.IN1
Clear_not => int_Q_not.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q_not <= int_Q_not.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|Controller:inst|Control_FSM:FSM|d_flipflop:\ff:1:ffi
Preset_not => d_latch:master.Preset_not
Preset_not => d_latch:slave.Preset_not
D => d_latch:master.D
Clk => d_latch:slave.En
Clk => d_latch:master.En
Clear_not => d_latch:master.Clear_not
Clear_not => d_latch:slave.Clear_not
Q <= d_latch:slave.Q
Q_not <= d_latch:slave.Q_not


|lab1-fpAdd|Controller:inst|Control_FSM:FSM|d_flipflop:\ff:1:ffi|d_latch:master
Preset_not => int_Q.IN1
D => int_nand_D.IN0
D => int_nand_D_not.IN0
En => int_nand_D.IN1
En => int_nand_D_not.IN1
Clear_not => int_Q_not.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q_not <= int_Q_not.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|Controller:inst|Control_FSM:FSM|d_flipflop:\ff:1:ffi|d_latch:slave
Preset_not => int_Q.IN1
D => int_nand_D.IN0
D => int_nand_D_not.IN0
En => int_nand_D.IN1
En => int_nand_D_not.IN1
Clear_not => int_Q_not.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q_not <= int_Q_not.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|Controller:inst|Control_FSM:FSM|d_flipflop:\ff:2:ffi
Preset_not => d_latch:master.Preset_not
Preset_not => d_latch:slave.Preset_not
D => d_latch:master.D
Clk => d_latch:slave.En
Clk => d_latch:master.En
Clear_not => d_latch:master.Clear_not
Clear_not => d_latch:slave.Clear_not
Q <= d_latch:slave.Q
Q_not <= d_latch:slave.Q_not


|lab1-fpAdd|Controller:inst|Control_FSM:FSM|d_flipflop:\ff:2:ffi|d_latch:master
Preset_not => int_Q.IN1
D => int_nand_D.IN0
D => int_nand_D_not.IN0
En => int_nand_D.IN1
En => int_nand_D_not.IN1
Clear_not => int_Q_not.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q_not <= int_Q_not.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|Controller:inst|Control_FSM:FSM|d_flipflop:\ff:2:ffi|d_latch:slave
Preset_not => int_Q.IN1
D => int_nand_D.IN0
D => int_nand_D_not.IN0
En => int_nand_D.IN1
En => int_nand_D_not.IN1
Clear_not => int_Q_not.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q_not <= int_Q_not.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|Controller:inst|decoder_3to8:state_decoder
A[0] => Y.IN1
A[0] => Y.IN1
A[0] => Y.IN1
A[0] => Y.IN1
A[0] => Y.IN1
A[0] => Y.IN1
A[0] => Y.IN1
A[0] => Y.IN1
A[1] => Y.IN0
A[1] => Y.IN0
A[1] => Y.IN0
A[1] => Y.IN0
A[2] => Y.IN1
A[2] => Y.IN1
A[2] => Y.IN1
A[2] => Y.IN1
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|Controller:inst|encoder_4to2:E_signal_encoder
Y0 => ~NO_FANOUT~
Y1 => A.IN0
Y2 => A.IN0
Y3 => A.IN1
Y3 => A.IN1
A[0] <= A.DB_MAX_OUTPUT_PORT_TYPE
A[1] <= A.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|d_registern:inst9
Preset_not => d_register1:r7.Preset_not
Preset_not => d_register1:r:8:ri.Preset_not
Preset_not => d_register1:r:7:ri.Preset_not
Preset_not => d_register1:r:6:ri.Preset_not
Preset_not => d_register1:r:5:ri.Preset_not
Preset_not => d_register1:r:4:ri.Preset_not
Preset_not => d_register1:r:3:ri.Preset_not
Preset_not => d_register1:r:2:ri.Preset_not
Preset_not => d_register1:r:1:ri.Preset_not
Preset_not => d_register1:r0.Preset_not
D[0] => d_register1:r0.Di
D[1] => d_register1:r:1:ri.Di
D[2] => d_register1:r:2:ri.Di
D[3] => d_register1:r:3:ri.Di
D[4] => d_register1:r:4:ri.Di
D[5] => d_register1:r:5:ri.Di
D[6] => d_register1:r:6:ri.Di
D[7] => d_register1:r:7:ri.Di
D[8] => d_register1:r:8:ri.Di
D[9] => d_register1:r7.Di
ld => d_register1:r7.ld
ld => d_register1:r:8:ri.ld
ld => d_register1:r:7:ri.ld
ld => d_register1:r:6:ri.ld
ld => d_register1:r:5:ri.ld
ld => d_register1:r:4:ri.ld
ld => d_register1:r:3:ri.ld
ld => d_register1:r:2:ri.ld
ld => d_register1:r:1:ri.ld
ld => d_register1:r0.ld
shl => d_register1:r7.shl
shl => d_register1:r:8:ri.shl
shl => d_register1:r:7:ri.shl
shl => d_register1:r:6:ri.shl
shl => d_register1:r:5:ri.shl
shl => d_register1:r:4:ri.shl
shl => d_register1:r:3:ri.shl
shl => d_register1:r:2:ri.shl
shl => d_register1:r:1:ri.shl
shl => d_register1:r0.shl
shr => d_register1:r7.shr
shr => d_register1:r:8:ri.shr
shr => d_register1:r:7:ri.shr
shr => d_register1:r:6:ri.shr
shr => d_register1:r:5:ri.shr
shr => d_register1:r:4:ri.shr
shr => d_register1:r:3:ri.shr
shr => d_register1:r:2:ri.shr
shr => d_register1:r:1:ri.shr
shr => d_register1:r0.shr
shl_insert => d_register1:r0.Qim1
shr_insert => d_register1:r7.Qip1
Clk => d_register1:r7.Clk
Clk => d_register1:r:8:ri.Clk
Clk => d_register1:r:7:ri.Clk
Clk => d_register1:r:6:ri.Clk
Clk => d_register1:r:5:ri.Clk
Clk => d_register1:r:4:ri.Clk
Clk => d_register1:r:3:ri.Clk
Clk => d_register1:r:2:ri.Clk
Clk => d_register1:r:1:ri.Clk
Clk => d_register1:r0.Clk
Clear_not => d_register1:r7.Clear_not
Clear_not => d_register1:r:8:ri.Clear_not
Clear_not => d_register1:r:7:ri.Clear_not
Clear_not => d_register1:r:6:ri.Clear_not
Clear_not => d_register1:r:5:ri.Clear_not
Clear_not => d_register1:r:4:ri.Clear_not
Clear_not => d_register1:r:3:ri.Clear_not
Clear_not => d_register1:r:2:ri.Clear_not
Clear_not => d_register1:r:1:ri.Clear_not
Clear_not => d_register1:r0.Clear_not
Q[0] <= d_register1:r0.Q
Q[1] <= d_register1:r:1:ri.Q
Q[2] <= d_register1:r:2:ri.Q
Q[3] <= d_register1:r:3:ri.Q
Q[4] <= d_register1:r:4:ri.Q
Q[5] <= d_register1:r:5:ri.Q
Q[6] <= d_register1:r:6:ri.Q
Q[7] <= d_register1:r:7:ri.Q
Q[8] <= d_register1:r:8:ri.Q
Q[9] <= d_register1:r7.Q
Q_not[0] <= d_register1:r0.Q_not
Q_not[1] <= d_register1:r:1:ri.Q_not
Q_not[2] <= d_register1:r:2:ri.Q_not
Q_not[3] <= d_register1:r:3:ri.Q_not
Q_not[4] <= d_register1:r:4:ri.Q_not
Q_not[5] <= d_register1:r:5:ri.Q_not
Q_not[6] <= d_register1:r:6:ri.Q_not
Q_not[7] <= d_register1:r:7:ri.Q_not
Q_not[8] <= d_register1:r:8:ri.Q_not
Q_not[9] <= d_register1:r7.Q_not


|lab1-fpAdd|d_registern:inst9|d_register1:r7
Preset_not => d_flipflop:f0.Preset_not
Di => mux_1to2:m0.in1
Qim1 => mux_2to4:m1.in1
Qip1 => mux_2to4:m1.in2
ld => mux_1to2:m0.sel0
shl => mux_2to4:m1.sel0
shr => mux_2to4:m1.sel1
Clk => d_flipflop:f0.Clk
Clear_not => d_flipflop:f0.Clear_not
Q <= d_flipflop:f0.Q
Q_not <= d_flipflop:f0.Q_not


|lab1-fpAdd|d_registern:inst9|d_register1:r7|mux_1to2:m0
sel0 => and1.IN0
sel0 => and0.IN0
in0 => and0.IN1
in1 => and1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|d_registern:inst9|d_register1:r7|mux_2to4:m1
sel0 => and1.IN0
sel0 => and3.IN0
sel0 => and0.IN0
sel0 => and2.IN0
sel1 => and2.IN1
sel1 => and3.IN1
sel1 => and0.IN1
sel1 => and1.IN1
in0 => and0.IN1
in1 => and1.IN1
in2 => and2.IN1
in3 => and3.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|d_registern:inst9|d_register1:r7|d_flipflop:f0
Preset_not => d_latch:master.Preset_not
Preset_not => d_latch:slave.Preset_not
D => d_latch:master.D
Clk => d_latch:slave.En
Clk => d_latch:master.En
Clear_not => d_latch:master.Clear_not
Clear_not => d_latch:slave.Clear_not
Q <= d_latch:slave.Q
Q_not <= d_latch:slave.Q_not


|lab1-fpAdd|d_registern:inst9|d_register1:r7|d_flipflop:f0|d_latch:master
Preset_not => int_Q.IN1
D => int_nand_D.IN0
D => int_nand_D_not.IN0
En => int_nand_D.IN1
En => int_nand_D_not.IN1
Clear_not => int_Q_not.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q_not <= int_Q_not.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|d_registern:inst9|d_register1:r7|d_flipflop:f0|d_latch:slave
Preset_not => int_Q.IN1
D => int_nand_D.IN0
D => int_nand_D_not.IN0
En => int_nand_D.IN1
En => int_nand_D_not.IN1
Clear_not => int_Q_not.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q_not <= int_Q_not.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|d_registern:inst9|d_register1:\r:8:ri
Preset_not => d_flipflop:f0.Preset_not
Di => mux_1to2:m0.in1
Qim1 => mux_2to4:m1.in1
Qip1 => mux_2to4:m1.in2
ld => mux_1to2:m0.sel0
shl => mux_2to4:m1.sel0
shr => mux_2to4:m1.sel1
Clk => d_flipflop:f0.Clk
Clear_not => d_flipflop:f0.Clear_not
Q <= d_flipflop:f0.Q
Q_not <= d_flipflop:f0.Q_not


|lab1-fpAdd|d_registern:inst9|d_register1:\r:8:ri|mux_1to2:m0
sel0 => and1.IN0
sel0 => and0.IN0
in0 => and0.IN1
in1 => and1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|d_registern:inst9|d_register1:\r:8:ri|mux_2to4:m1
sel0 => and1.IN0
sel0 => and3.IN0
sel0 => and0.IN0
sel0 => and2.IN0
sel1 => and2.IN1
sel1 => and3.IN1
sel1 => and0.IN1
sel1 => and1.IN1
in0 => and0.IN1
in1 => and1.IN1
in2 => and2.IN1
in3 => and3.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|d_registern:inst9|d_register1:\r:8:ri|d_flipflop:f0
Preset_not => d_latch:master.Preset_not
Preset_not => d_latch:slave.Preset_not
D => d_latch:master.D
Clk => d_latch:slave.En
Clk => d_latch:master.En
Clear_not => d_latch:master.Clear_not
Clear_not => d_latch:slave.Clear_not
Q <= d_latch:slave.Q
Q_not <= d_latch:slave.Q_not


|lab1-fpAdd|d_registern:inst9|d_register1:\r:8:ri|d_flipflop:f0|d_latch:master
Preset_not => int_Q.IN1
D => int_nand_D.IN0
D => int_nand_D_not.IN0
En => int_nand_D.IN1
En => int_nand_D_not.IN1
Clear_not => int_Q_not.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q_not <= int_Q_not.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|d_registern:inst9|d_register1:\r:8:ri|d_flipflop:f0|d_latch:slave
Preset_not => int_Q.IN1
D => int_nand_D.IN0
D => int_nand_D_not.IN0
En => int_nand_D.IN1
En => int_nand_D_not.IN1
Clear_not => int_Q_not.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q_not <= int_Q_not.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|d_registern:inst9|d_register1:\r:7:ri
Preset_not => d_flipflop:f0.Preset_not
Di => mux_1to2:m0.in1
Qim1 => mux_2to4:m1.in1
Qip1 => mux_2to4:m1.in2
ld => mux_1to2:m0.sel0
shl => mux_2to4:m1.sel0
shr => mux_2to4:m1.sel1
Clk => d_flipflop:f0.Clk
Clear_not => d_flipflop:f0.Clear_not
Q <= d_flipflop:f0.Q
Q_not <= d_flipflop:f0.Q_not


|lab1-fpAdd|d_registern:inst9|d_register1:\r:7:ri|mux_1to2:m0
sel0 => and1.IN0
sel0 => and0.IN0
in0 => and0.IN1
in1 => and1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|d_registern:inst9|d_register1:\r:7:ri|mux_2to4:m1
sel0 => and1.IN0
sel0 => and3.IN0
sel0 => and0.IN0
sel0 => and2.IN0
sel1 => and2.IN1
sel1 => and3.IN1
sel1 => and0.IN1
sel1 => and1.IN1
in0 => and0.IN1
in1 => and1.IN1
in2 => and2.IN1
in3 => and3.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|d_registern:inst9|d_register1:\r:7:ri|d_flipflop:f0
Preset_not => d_latch:master.Preset_not
Preset_not => d_latch:slave.Preset_not
D => d_latch:master.D
Clk => d_latch:slave.En
Clk => d_latch:master.En
Clear_not => d_latch:master.Clear_not
Clear_not => d_latch:slave.Clear_not
Q <= d_latch:slave.Q
Q_not <= d_latch:slave.Q_not


|lab1-fpAdd|d_registern:inst9|d_register1:\r:7:ri|d_flipflop:f0|d_latch:master
Preset_not => int_Q.IN1
D => int_nand_D.IN0
D => int_nand_D_not.IN0
En => int_nand_D.IN1
En => int_nand_D_not.IN1
Clear_not => int_Q_not.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q_not <= int_Q_not.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|d_registern:inst9|d_register1:\r:7:ri|d_flipflop:f0|d_latch:slave
Preset_not => int_Q.IN1
D => int_nand_D.IN0
D => int_nand_D_not.IN0
En => int_nand_D.IN1
En => int_nand_D_not.IN1
Clear_not => int_Q_not.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q_not <= int_Q_not.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|d_registern:inst9|d_register1:\r:6:ri
Preset_not => d_flipflop:f0.Preset_not
Di => mux_1to2:m0.in1
Qim1 => mux_2to4:m1.in1
Qip1 => mux_2to4:m1.in2
ld => mux_1to2:m0.sel0
shl => mux_2to4:m1.sel0
shr => mux_2to4:m1.sel1
Clk => d_flipflop:f0.Clk
Clear_not => d_flipflop:f0.Clear_not
Q <= d_flipflop:f0.Q
Q_not <= d_flipflop:f0.Q_not


|lab1-fpAdd|d_registern:inst9|d_register1:\r:6:ri|mux_1to2:m0
sel0 => and1.IN0
sel0 => and0.IN0
in0 => and0.IN1
in1 => and1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|d_registern:inst9|d_register1:\r:6:ri|mux_2to4:m1
sel0 => and1.IN0
sel0 => and3.IN0
sel0 => and0.IN0
sel0 => and2.IN0
sel1 => and2.IN1
sel1 => and3.IN1
sel1 => and0.IN1
sel1 => and1.IN1
in0 => and0.IN1
in1 => and1.IN1
in2 => and2.IN1
in3 => and3.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|d_registern:inst9|d_register1:\r:6:ri|d_flipflop:f0
Preset_not => d_latch:master.Preset_not
Preset_not => d_latch:slave.Preset_not
D => d_latch:master.D
Clk => d_latch:slave.En
Clk => d_latch:master.En
Clear_not => d_latch:master.Clear_not
Clear_not => d_latch:slave.Clear_not
Q <= d_latch:slave.Q
Q_not <= d_latch:slave.Q_not


|lab1-fpAdd|d_registern:inst9|d_register1:\r:6:ri|d_flipflop:f0|d_latch:master
Preset_not => int_Q.IN1
D => int_nand_D.IN0
D => int_nand_D_not.IN0
En => int_nand_D.IN1
En => int_nand_D_not.IN1
Clear_not => int_Q_not.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q_not <= int_Q_not.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|d_registern:inst9|d_register1:\r:6:ri|d_flipflop:f0|d_latch:slave
Preset_not => int_Q.IN1
D => int_nand_D.IN0
D => int_nand_D_not.IN0
En => int_nand_D.IN1
En => int_nand_D_not.IN1
Clear_not => int_Q_not.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q_not <= int_Q_not.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|d_registern:inst9|d_register1:\r:5:ri
Preset_not => d_flipflop:f0.Preset_not
Di => mux_1to2:m0.in1
Qim1 => mux_2to4:m1.in1
Qip1 => mux_2to4:m1.in2
ld => mux_1to2:m0.sel0
shl => mux_2to4:m1.sel0
shr => mux_2to4:m1.sel1
Clk => d_flipflop:f0.Clk
Clear_not => d_flipflop:f0.Clear_not
Q <= d_flipflop:f0.Q
Q_not <= d_flipflop:f0.Q_not


|lab1-fpAdd|d_registern:inst9|d_register1:\r:5:ri|mux_1to2:m0
sel0 => and1.IN0
sel0 => and0.IN0
in0 => and0.IN1
in1 => and1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|d_registern:inst9|d_register1:\r:5:ri|mux_2to4:m1
sel0 => and1.IN0
sel0 => and3.IN0
sel0 => and0.IN0
sel0 => and2.IN0
sel1 => and2.IN1
sel1 => and3.IN1
sel1 => and0.IN1
sel1 => and1.IN1
in0 => and0.IN1
in1 => and1.IN1
in2 => and2.IN1
in3 => and3.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|d_registern:inst9|d_register1:\r:5:ri|d_flipflop:f0
Preset_not => d_latch:master.Preset_not
Preset_not => d_latch:slave.Preset_not
D => d_latch:master.D
Clk => d_latch:slave.En
Clk => d_latch:master.En
Clear_not => d_latch:master.Clear_not
Clear_not => d_latch:slave.Clear_not
Q <= d_latch:slave.Q
Q_not <= d_latch:slave.Q_not


|lab1-fpAdd|d_registern:inst9|d_register1:\r:5:ri|d_flipflop:f0|d_latch:master
Preset_not => int_Q.IN1
D => int_nand_D.IN0
D => int_nand_D_not.IN0
En => int_nand_D.IN1
En => int_nand_D_not.IN1
Clear_not => int_Q_not.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q_not <= int_Q_not.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|d_registern:inst9|d_register1:\r:5:ri|d_flipflop:f0|d_latch:slave
Preset_not => int_Q.IN1
D => int_nand_D.IN0
D => int_nand_D_not.IN0
En => int_nand_D.IN1
En => int_nand_D_not.IN1
Clear_not => int_Q_not.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q_not <= int_Q_not.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|d_registern:inst9|d_register1:\r:4:ri
Preset_not => d_flipflop:f0.Preset_not
Di => mux_1to2:m0.in1
Qim1 => mux_2to4:m1.in1
Qip1 => mux_2to4:m1.in2
ld => mux_1to2:m0.sel0
shl => mux_2to4:m1.sel0
shr => mux_2to4:m1.sel1
Clk => d_flipflop:f0.Clk
Clear_not => d_flipflop:f0.Clear_not
Q <= d_flipflop:f0.Q
Q_not <= d_flipflop:f0.Q_not


|lab1-fpAdd|d_registern:inst9|d_register1:\r:4:ri|mux_1to2:m0
sel0 => and1.IN0
sel0 => and0.IN0
in0 => and0.IN1
in1 => and1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|d_registern:inst9|d_register1:\r:4:ri|mux_2to4:m1
sel0 => and1.IN0
sel0 => and3.IN0
sel0 => and0.IN0
sel0 => and2.IN0
sel1 => and2.IN1
sel1 => and3.IN1
sel1 => and0.IN1
sel1 => and1.IN1
in0 => and0.IN1
in1 => and1.IN1
in2 => and2.IN1
in3 => and3.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|d_registern:inst9|d_register1:\r:4:ri|d_flipflop:f0
Preset_not => d_latch:master.Preset_not
Preset_not => d_latch:slave.Preset_not
D => d_latch:master.D
Clk => d_latch:slave.En
Clk => d_latch:master.En
Clear_not => d_latch:master.Clear_not
Clear_not => d_latch:slave.Clear_not
Q <= d_latch:slave.Q
Q_not <= d_latch:slave.Q_not


|lab1-fpAdd|d_registern:inst9|d_register1:\r:4:ri|d_flipflop:f0|d_latch:master
Preset_not => int_Q.IN1
D => int_nand_D.IN0
D => int_nand_D_not.IN0
En => int_nand_D.IN1
En => int_nand_D_not.IN1
Clear_not => int_Q_not.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q_not <= int_Q_not.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|d_registern:inst9|d_register1:\r:4:ri|d_flipflop:f0|d_latch:slave
Preset_not => int_Q.IN1
D => int_nand_D.IN0
D => int_nand_D_not.IN0
En => int_nand_D.IN1
En => int_nand_D_not.IN1
Clear_not => int_Q_not.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q_not <= int_Q_not.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|d_registern:inst9|d_register1:\r:3:ri
Preset_not => d_flipflop:f0.Preset_not
Di => mux_1to2:m0.in1
Qim1 => mux_2to4:m1.in1
Qip1 => mux_2to4:m1.in2
ld => mux_1to2:m0.sel0
shl => mux_2to4:m1.sel0
shr => mux_2to4:m1.sel1
Clk => d_flipflop:f0.Clk
Clear_not => d_flipflop:f0.Clear_not
Q <= d_flipflop:f0.Q
Q_not <= d_flipflop:f0.Q_not


|lab1-fpAdd|d_registern:inst9|d_register1:\r:3:ri|mux_1to2:m0
sel0 => and1.IN0
sel0 => and0.IN0
in0 => and0.IN1
in1 => and1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|d_registern:inst9|d_register1:\r:3:ri|mux_2to4:m1
sel0 => and1.IN0
sel0 => and3.IN0
sel0 => and0.IN0
sel0 => and2.IN0
sel1 => and2.IN1
sel1 => and3.IN1
sel1 => and0.IN1
sel1 => and1.IN1
in0 => and0.IN1
in1 => and1.IN1
in2 => and2.IN1
in3 => and3.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|d_registern:inst9|d_register1:\r:3:ri|d_flipflop:f0
Preset_not => d_latch:master.Preset_not
Preset_not => d_latch:slave.Preset_not
D => d_latch:master.D
Clk => d_latch:slave.En
Clk => d_latch:master.En
Clear_not => d_latch:master.Clear_not
Clear_not => d_latch:slave.Clear_not
Q <= d_latch:slave.Q
Q_not <= d_latch:slave.Q_not


|lab1-fpAdd|d_registern:inst9|d_register1:\r:3:ri|d_flipflop:f0|d_latch:master
Preset_not => int_Q.IN1
D => int_nand_D.IN0
D => int_nand_D_not.IN0
En => int_nand_D.IN1
En => int_nand_D_not.IN1
Clear_not => int_Q_not.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q_not <= int_Q_not.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|d_registern:inst9|d_register1:\r:3:ri|d_flipflop:f0|d_latch:slave
Preset_not => int_Q.IN1
D => int_nand_D.IN0
D => int_nand_D_not.IN0
En => int_nand_D.IN1
En => int_nand_D_not.IN1
Clear_not => int_Q_not.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q_not <= int_Q_not.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|d_registern:inst9|d_register1:\r:2:ri
Preset_not => d_flipflop:f0.Preset_not
Di => mux_1to2:m0.in1
Qim1 => mux_2to4:m1.in1
Qip1 => mux_2to4:m1.in2
ld => mux_1to2:m0.sel0
shl => mux_2to4:m1.sel0
shr => mux_2to4:m1.sel1
Clk => d_flipflop:f0.Clk
Clear_not => d_flipflop:f0.Clear_not
Q <= d_flipflop:f0.Q
Q_not <= d_flipflop:f0.Q_not


|lab1-fpAdd|d_registern:inst9|d_register1:\r:2:ri|mux_1to2:m0
sel0 => and1.IN0
sel0 => and0.IN0
in0 => and0.IN1
in1 => and1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|d_registern:inst9|d_register1:\r:2:ri|mux_2to4:m1
sel0 => and1.IN0
sel0 => and3.IN0
sel0 => and0.IN0
sel0 => and2.IN0
sel1 => and2.IN1
sel1 => and3.IN1
sel1 => and0.IN1
sel1 => and1.IN1
in0 => and0.IN1
in1 => and1.IN1
in2 => and2.IN1
in3 => and3.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|d_registern:inst9|d_register1:\r:2:ri|d_flipflop:f0
Preset_not => d_latch:master.Preset_not
Preset_not => d_latch:slave.Preset_not
D => d_latch:master.D
Clk => d_latch:slave.En
Clk => d_latch:master.En
Clear_not => d_latch:master.Clear_not
Clear_not => d_latch:slave.Clear_not
Q <= d_latch:slave.Q
Q_not <= d_latch:slave.Q_not


|lab1-fpAdd|d_registern:inst9|d_register1:\r:2:ri|d_flipflop:f0|d_latch:master
Preset_not => int_Q.IN1
D => int_nand_D.IN0
D => int_nand_D_not.IN0
En => int_nand_D.IN1
En => int_nand_D_not.IN1
Clear_not => int_Q_not.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q_not <= int_Q_not.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|d_registern:inst9|d_register1:\r:2:ri|d_flipflop:f0|d_latch:slave
Preset_not => int_Q.IN1
D => int_nand_D.IN0
D => int_nand_D_not.IN0
En => int_nand_D.IN1
En => int_nand_D_not.IN1
Clear_not => int_Q_not.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q_not <= int_Q_not.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|d_registern:inst9|d_register1:\r:1:ri
Preset_not => d_flipflop:f0.Preset_not
Di => mux_1to2:m0.in1
Qim1 => mux_2to4:m1.in1
Qip1 => mux_2to4:m1.in2
ld => mux_1to2:m0.sel0
shl => mux_2to4:m1.sel0
shr => mux_2to4:m1.sel1
Clk => d_flipflop:f0.Clk
Clear_not => d_flipflop:f0.Clear_not
Q <= d_flipflop:f0.Q
Q_not <= d_flipflop:f0.Q_not


|lab1-fpAdd|d_registern:inst9|d_register1:\r:1:ri|mux_1to2:m0
sel0 => and1.IN0
sel0 => and0.IN0
in0 => and0.IN1
in1 => and1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|d_registern:inst9|d_register1:\r:1:ri|mux_2to4:m1
sel0 => and1.IN0
sel0 => and3.IN0
sel0 => and0.IN0
sel0 => and2.IN0
sel1 => and2.IN1
sel1 => and3.IN1
sel1 => and0.IN1
sel1 => and1.IN1
in0 => and0.IN1
in1 => and1.IN1
in2 => and2.IN1
in3 => and3.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|d_registern:inst9|d_register1:\r:1:ri|d_flipflop:f0
Preset_not => d_latch:master.Preset_not
Preset_not => d_latch:slave.Preset_not
D => d_latch:master.D
Clk => d_latch:slave.En
Clk => d_latch:master.En
Clear_not => d_latch:master.Clear_not
Clear_not => d_latch:slave.Clear_not
Q <= d_latch:slave.Q
Q_not <= d_latch:slave.Q_not


|lab1-fpAdd|d_registern:inst9|d_register1:\r:1:ri|d_flipflop:f0|d_latch:master
Preset_not => int_Q.IN1
D => int_nand_D.IN0
D => int_nand_D_not.IN0
En => int_nand_D.IN1
En => int_nand_D_not.IN1
Clear_not => int_Q_not.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q_not <= int_Q_not.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|d_registern:inst9|d_register1:\r:1:ri|d_flipflop:f0|d_latch:slave
Preset_not => int_Q.IN1
D => int_nand_D.IN0
D => int_nand_D_not.IN0
En => int_nand_D.IN1
En => int_nand_D_not.IN1
Clear_not => int_Q_not.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q_not <= int_Q_not.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|d_registern:inst9|d_register1:r0
Preset_not => d_flipflop:f0.Preset_not
Di => mux_1to2:m0.in1
Qim1 => mux_2to4:m1.in1
Qip1 => mux_2to4:m1.in2
ld => mux_1to2:m0.sel0
shl => mux_2to4:m1.sel0
shr => mux_2to4:m1.sel1
Clk => d_flipflop:f0.Clk
Clear_not => d_flipflop:f0.Clear_not
Q <= d_flipflop:f0.Q
Q_not <= d_flipflop:f0.Q_not


|lab1-fpAdd|d_registern:inst9|d_register1:r0|mux_1to2:m0
sel0 => and1.IN0
sel0 => and0.IN0
in0 => and0.IN1
in1 => and1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|d_registern:inst9|d_register1:r0|mux_2to4:m1
sel0 => and1.IN0
sel0 => and3.IN0
sel0 => and0.IN0
sel0 => and2.IN0
sel1 => and2.IN1
sel1 => and3.IN1
sel1 => and0.IN1
sel1 => and1.IN1
in0 => and0.IN1
in1 => and1.IN1
in2 => and2.IN1
in3 => and3.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|d_registern:inst9|d_register1:r0|d_flipflop:f0
Preset_not => d_latch:master.Preset_not
Preset_not => d_latch:slave.Preset_not
D => d_latch:master.D
Clk => d_latch:slave.En
Clk => d_latch:master.En
Clear_not => d_latch:master.Clear_not
Clear_not => d_latch:slave.Clear_not
Q <= d_latch:slave.Q
Q_not <= d_latch:slave.Q_not


|lab1-fpAdd|d_registern:inst9|d_register1:r0|d_flipflop:f0|d_latch:master
Preset_not => int_Q.IN1
D => int_nand_D.IN0
D => int_nand_D_not.IN0
En => int_nand_D.IN1
En => int_nand_D_not.IN1
Clear_not => int_Q_not.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q_not <= int_Q_not.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|d_registern:inst9|d_register1:r0|d_flipflop:f0|d_latch:slave
Preset_not => int_Q.IN1
D => int_nand_D.IN0
D => int_nand_D_not.IN0
En => int_nand_D.IN1
En => int_nand_D_not.IN1
Clear_not => int_Q_not.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q_not <= int_Q_not.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|mux_1to2n:inst8
sel0 => mux_1to2:m:9:mi.sel0
sel0 => mux_1to2:m:8:mi.sel0
sel0 => mux_1to2:m:7:mi.sel0
sel0 => mux_1to2:m:6:mi.sel0
sel0 => mux_1to2:m:5:mi.sel0
sel0 => mux_1to2:m:4:mi.sel0
sel0 => mux_1to2:m:3:mi.sel0
sel0 => mux_1to2:m:2:mi.sel0
sel0 => mux_1to2:m:1:mi.sel0
sel0 => mux_1to2:m:0:mi.sel0
in0[0] => mux_1to2:m:0:mi.in0
in0[1] => mux_1to2:m:1:mi.in0
in0[2] => mux_1to2:m:2:mi.in0
in0[3] => mux_1to2:m:3:mi.in0
in0[4] => mux_1to2:m:4:mi.in0
in0[5] => mux_1to2:m:5:mi.in0
in0[6] => mux_1to2:m:6:mi.in0
in0[7] => mux_1to2:m:7:mi.in0
in0[8] => mux_1to2:m:8:mi.in0
in0[9] => mux_1to2:m:9:mi.in0
in1[0] => mux_1to2:m:0:mi.in1
in1[1] => mux_1to2:m:1:mi.in1
in1[2] => mux_1to2:m:2:mi.in1
in1[3] => mux_1to2:m:3:mi.in1
in1[4] => mux_1to2:m:4:mi.in1
in1[5] => mux_1to2:m:5:mi.in1
in1[6] => mux_1to2:m:6:mi.in1
in1[7] => mux_1to2:m:7:mi.in1
in1[8] => mux_1to2:m:8:mi.in1
in1[9] => mux_1to2:m:9:mi.in1
y[0] <= mux_1to2:m:0:mi.y
y[1] <= mux_1to2:m:1:mi.y
y[2] <= mux_1to2:m:2:mi.y
y[3] <= mux_1to2:m:3:mi.y
y[4] <= mux_1to2:m:4:mi.y
y[5] <= mux_1to2:m:5:mi.y
y[6] <= mux_1to2:m:6:mi.y
y[7] <= mux_1to2:m:7:mi.y
y[8] <= mux_1to2:m:8:mi.y
y[9] <= mux_1to2:m:9:mi.y


|lab1-fpAdd|mux_1to2n:inst8|mux_1to2:\m:9:mi
sel0 => and1.IN0
sel0 => and0.IN0
in0 => and0.IN1
in1 => and1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|mux_1to2n:inst8|mux_1to2:\m:8:mi
sel0 => and1.IN0
sel0 => and0.IN0
in0 => and0.IN1
in1 => and1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|mux_1to2n:inst8|mux_1to2:\m:7:mi
sel0 => and1.IN0
sel0 => and0.IN0
in0 => and0.IN1
in1 => and1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|mux_1to2n:inst8|mux_1to2:\m:6:mi
sel0 => and1.IN0
sel0 => and0.IN0
in0 => and0.IN1
in1 => and1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|mux_1to2n:inst8|mux_1to2:\m:5:mi
sel0 => and1.IN0
sel0 => and0.IN0
in0 => and0.IN1
in1 => and1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|mux_1to2n:inst8|mux_1to2:\m:4:mi
sel0 => and1.IN0
sel0 => and0.IN0
in0 => and0.IN1
in1 => and1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|mux_1to2n:inst8|mux_1to2:\m:3:mi
sel0 => and1.IN0
sel0 => and0.IN0
in0 => and0.IN1
in1 => and1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|mux_1to2n:inst8|mux_1to2:\m:2:mi
sel0 => and1.IN0
sel0 => and0.IN0
in0 => and0.IN1
in1 => and1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|mux_1to2n:inst8|mux_1to2:\m:1:mi
sel0 => and1.IN0
sel0 => and0.IN0
in0 => and0.IN1
in1 => and1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|mux_1to2n:inst8|mux_1to2:\m:0:mi
sel0 => and1.IN0
sel0 => and0.IN0
in0 => and0.IN1
in1 => and1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|rounding_hardware:inst3
E_in[0] => half_adder:haE:0:haEi.A
E_in[1] => half_adder:haE:1:haEi.A
E_in[2] => half_adder:haE:2:haEi.A
E_in[3] => half_adder:haE:3:haEi.A
E_in[4] => half_adder:haE:4:haEi.A
E_in[5] => half_adder:haE:5:haEi.A
E_in[6] => half_adder:haE:6:haEi.A
E_in[7] => half_adder:haE:7:haEi.A
M_in[0] => half_adder:haM:0:haMi.Cin
M_in[1] => half_adder:haM:0:haMi.A
M_in[2] => half_adder:haM:1:haMi.A
M_in[3] => half_adder:haM:2:haMi.A
M_in[4] => half_adder:haM:3:haMi.A
M_in[5] => half_adder:haM:4:haMi.A
M_in[6] => half_adder:haM:5:haMi.A
M_in[7] => half_adder:haM:6:haMi.A
M_in[8] => half_adder:haM:7:haMi.A
M_in[9] => half_adder:haM:8:haMi.A
E_loopback[0] <= half_adder:haE:0:haEi.S
E_loopback[1] <= half_adder:haE:1:haEi.S
E_loopback[2] <= half_adder:haE:2:haEi.S
E_loopback[3] <= half_adder:haE:3:haEi.S
E_loopback[4] <= half_adder:haE:4:haEi.S
E_loopback[5] <= half_adder:haE:5:haEi.S
E_loopback[6] <= half_adder:haE:6:haEi.S
E_loopback[7] <= half_adder:haE:7:haEi.S
E_V <= half_adder:haE:7:haEi.S
E_out[0] <= half_adder:haE:0:haEi.S
E_out[1] <= half_adder:haE:1:haEi.S
E_out[2] <= half_adder:haE:2:haEi.S
E_out[3] <= half_adder:haE:3:haEi.S
E_out[4] <= half_adder:haE:4:haEi.S
E_out[5] <= half_adder:haE:5:haEi.S
E_out[6] <= half_adder:haE:6:haEi.S
M_out[0] <= half_adder:haM:0:haMi.S
M_out[1] <= half_adder:haM:1:haMi.S
M_out[2] <= half_adder:haM:2:haMi.S
M_out[3] <= half_adder:haM:3:haMi.S
M_out[4] <= half_adder:haM:4:haMi.S
M_out[5] <= half_adder:haM:5:haMi.S
M_out[6] <= half_adder:haM:6:haMi.S
M_out[7] <= half_adder:haM:7:haMi.S
M_loopback[0] <= <GND>
M_loopback[1] <= half_adder:haM:0:haMi.S
M_loopback[2] <= half_adder:haM:1:haMi.S
M_loopback[3] <= half_adder:haM:2:haMi.S
M_loopback[4] <= half_adder:haM:3:haMi.S
M_loopback[5] <= half_adder:haM:4:haMi.S
M_loopback[6] <= half_adder:haM:5:haMi.S
M_loopback[7] <= half_adder:haM:6:haMi.S
M_loopback[8] <= half_adder:haM:7:haMi.S
M_loopback[9] <= half_adder:haM:8:haMi.S


|lab1-fpAdd|rounding_hardware:inst3|half_adder:\haM:0:haMi
A => S.IN0
A => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|rounding_hardware:inst3|half_adder:\haM:1:haMi
A => S.IN0
A => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|rounding_hardware:inst3|half_adder:\haM:2:haMi
A => S.IN0
A => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|rounding_hardware:inst3|half_adder:\haM:3:haMi
A => S.IN0
A => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|rounding_hardware:inst3|half_adder:\haM:4:haMi
A => S.IN0
A => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|rounding_hardware:inst3|half_adder:\haM:5:haMi
A => S.IN0
A => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|rounding_hardware:inst3|half_adder:\haM:6:haMi
A => S.IN0
A => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|rounding_hardware:inst3|half_adder:\haM:7:haMi
A => S.IN0
A => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|rounding_hardware:inst3|half_adder:\haM:8:haMi
A => S.IN0
A => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|rounding_hardware:inst3|half_adder:\haE:0:haEi
A => S.IN0
A => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|rounding_hardware:inst3|half_adder:\haE:1:haEi
A => S.IN0
A => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|rounding_hardware:inst3|half_adder:\haE:2:haEi
A => S.IN0
A => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|rounding_hardware:inst3|half_adder:\haE:3:haEi
A => S.IN0
A => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|rounding_hardware:inst3|half_adder:\haE:4:haEi
A => S.IN0
A => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|rounding_hardware:inst3|half_adder:\haE:5:haEi
A => S.IN0
A => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|rounding_hardware:inst3|half_adder:\haE:6:haEi
A => S.IN0
A => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|rounding_hardware:inst3|half_adder:\haE:7:haEi
A => S.IN0
A => Cout.IN0
Cin => S.IN1
Cin => Cout.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|jk_countern_sync:inst13
Preset_not => jk_flipflop:ff0.Preset_not
Preset_not => jk_flipflop:ff:1:ci.Preset_not
Preset_not => jk_flipflop:ff:2:ci.Preset_not
Preset_not => jk_flipflop:ff:3:ci.Preset_not
Preset_not => jk_flipflop:ff:4:ci.Preset_not
Preset_not => jk_flipflop:ff:5:ci.Preset_not
Preset_not => jk_flipflop:ff:6:ci.Preset_not
Preset_not => jk_flipflop:ff:7:ci.Preset_not
D[0] => mux_2to4:m0.in3
D[1] => mux_2to4:ff:1:mi.in3
D[2] => mux_2to4:ff:2:mi.in3
D[3] => mux_2to4:ff:3:mi.in3
D[4] => mux_2to4:ff:4:mi.in3
D[5] => mux_2to4:ff:5:mi.in3
D[6] => mux_2to4:ff:6:mi.in3
D[7] => mux_2to4:ff:7:mi.in3
S[0] => int_load.IN0
S[0] => mux_2to4:m0.sel0
S[0] => mux_2to4:ff:1:mi.sel0
S[0] => mux_2to4:ff:2:mi.sel0
S[0] => mux_2to4:ff:3:mi.sel0
S[0] => mux_2to4:ff:4:mi.sel0
S[0] => mux_2to4:ff:5:mi.sel0
S[0] => mux_2to4:ff:6:mi.sel0
S[0] => mux_2to4:ff:7:mi.sel0
S[1] => int_load.IN1
S[1] => mux_2to4:m0.sel1
S[1] => mux_2to4:ff:1:mi.sel1
S[1] => mux_2to4:ff:2:mi.sel1
S[1] => mux_2to4:ff:3:mi.sel1
S[1] => mux_2to4:ff:4:mi.sel1
S[1] => mux_2to4:ff:5:mi.sel1
S[1] => mux_2to4:ff:6:mi.sel1
S[1] => mux_2to4:ff:7:mi.sel1
Clk => jk_flipflop:ff0.Clk
Clk => jk_flipflop:ff:1:ci.Clk
Clk => jk_flipflop:ff:2:ci.Clk
Clk => jk_flipflop:ff:3:ci.Clk
Clk => jk_flipflop:ff:4:ci.Clk
Clk => jk_flipflop:ff:5:ci.Clk
Clk => jk_flipflop:ff:6:ci.Clk
Clk => jk_flipflop:ff:7:ci.Clk
Clear_not => jk_flipflop:ff0.Clear_not
Clear_not => jk_flipflop:ff:1:ci.Clear_not
Clear_not => jk_flipflop:ff:2:ci.Clear_not
Clear_not => jk_flipflop:ff:3:ci.Clear_not
Clear_not => jk_flipflop:ff:4:ci.Clear_not
Clear_not => jk_flipflop:ff:5:ci.Clear_not
Clear_not => jk_flipflop:ff:6:ci.Clear_not
Clear_not => jk_flipflop:ff:7:ci.Clear_not
Q[0] <= jk_flipflop:ff0.Q
Q[1] <= jk_flipflop:ff:1:ci.Q
Q[2] <= jk_flipflop:ff:2:ci.Q
Q[3] <= jk_flipflop:ff:3:ci.Q
Q[4] <= jk_flipflop:ff:4:ci.Q
Q[5] <= jk_flipflop:ff:5:ci.Q
Q[6] <= jk_flipflop:ff:6:ci.Q
Q[7] <= jk_flipflop:ff:7:ci.Q
Q_not[0] <= jk_flipflop:ff0.Q_not
Q_not[1] <= jk_flipflop:ff:1:ci.Q_not
Q_not[2] <= jk_flipflop:ff:2:ci.Q_not
Q_not[3] <= jk_flipflop:ff:3:ci.Q_not
Q_not[4] <= jk_flipflop:ff:4:ci.Q_not
Q_not[5] <= jk_flipflop:ff:5:ci.Q_not
Q_not[6] <= jk_flipflop:ff:6:ci.Q_not
Q_not[7] <= jk_flipflop:ff:7:ci.Q_not
Z <= WideAnd12.DB_MAX_OUTPUT_PORT_TYPE
V <= WideAnd13.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|jk_countern_sync:inst13|mux_2to4:m0
sel0 => and1.IN0
sel0 => and3.IN0
sel0 => and0.IN0
sel0 => and2.IN0
sel1 => and2.IN1
sel1 => and3.IN1
sel1 => and0.IN1
sel1 => and1.IN1
in0 => and0.IN1
in1 => and1.IN1
in2 => and2.IN1
in3 => and3.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|jk_countern_sync:inst13|jk_flipflop:ff0
Preset_not => d_flipflop:f0.Preset_not
J => nand_j.IN1
K => nand_k.IN1
Clk => d_flipflop:f0.Clk
Clear_not => d_flipflop:f0.Clear_not
Q <= d_flipflop:f0.Q
Q_not <= d_flipflop:f0.Q_not


|lab1-fpAdd|jk_countern_sync:inst13|jk_flipflop:ff0|d_flipflop:f0
Preset_not => d_latch:master.Preset_not
Preset_not => d_latch:slave.Preset_not
D => d_latch:master.D
Clk => d_latch:slave.En
Clk => d_latch:master.En
Clear_not => d_latch:master.Clear_not
Clear_not => d_latch:slave.Clear_not
Q <= d_latch:slave.Q
Q_not <= d_latch:slave.Q_not


|lab1-fpAdd|jk_countern_sync:inst13|jk_flipflop:ff0|d_flipflop:f0|d_latch:master
Preset_not => int_Q.IN1
D => int_nand_D.IN0
D => int_nand_D_not.IN0
En => int_nand_D.IN1
En => int_nand_D_not.IN1
Clear_not => int_Q_not.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q_not <= int_Q_not.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|jk_countern_sync:inst13|jk_flipflop:ff0|d_flipflop:f0|d_latch:slave
Preset_not => int_Q.IN1
D => int_nand_D.IN0
D => int_nand_D_not.IN0
En => int_nand_D.IN1
En => int_nand_D_not.IN1
Clear_not => int_Q_not.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q_not <= int_Q_not.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|jk_countern_sync:inst13|mux_2to4:\ff:1:mi
sel0 => and1.IN0
sel0 => and3.IN0
sel0 => and0.IN0
sel0 => and2.IN0
sel1 => and2.IN1
sel1 => and3.IN1
sel1 => and0.IN1
sel1 => and1.IN1
in0 => and0.IN1
in1 => and1.IN1
in2 => and2.IN1
in3 => and3.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|jk_countern_sync:inst13|jk_flipflop:\ff:1:ci
Preset_not => d_flipflop:f0.Preset_not
J => nand_j.IN1
K => nand_k.IN1
Clk => d_flipflop:f0.Clk
Clear_not => d_flipflop:f0.Clear_not
Q <= d_flipflop:f0.Q
Q_not <= d_flipflop:f0.Q_not


|lab1-fpAdd|jk_countern_sync:inst13|jk_flipflop:\ff:1:ci|d_flipflop:f0
Preset_not => d_latch:master.Preset_not
Preset_not => d_latch:slave.Preset_not
D => d_latch:master.D
Clk => d_latch:slave.En
Clk => d_latch:master.En
Clear_not => d_latch:master.Clear_not
Clear_not => d_latch:slave.Clear_not
Q <= d_latch:slave.Q
Q_not <= d_latch:slave.Q_not


|lab1-fpAdd|jk_countern_sync:inst13|jk_flipflop:\ff:1:ci|d_flipflop:f0|d_latch:master
Preset_not => int_Q.IN1
D => int_nand_D.IN0
D => int_nand_D_not.IN0
En => int_nand_D.IN1
En => int_nand_D_not.IN1
Clear_not => int_Q_not.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q_not <= int_Q_not.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|jk_countern_sync:inst13|jk_flipflop:\ff:1:ci|d_flipflop:f0|d_latch:slave
Preset_not => int_Q.IN1
D => int_nand_D.IN0
D => int_nand_D_not.IN0
En => int_nand_D.IN1
En => int_nand_D_not.IN1
Clear_not => int_Q_not.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q_not <= int_Q_not.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|jk_countern_sync:inst13|mux_2to4:\ff:2:mi
sel0 => and1.IN0
sel0 => and3.IN0
sel0 => and0.IN0
sel0 => and2.IN0
sel1 => and2.IN1
sel1 => and3.IN1
sel1 => and0.IN1
sel1 => and1.IN1
in0 => and0.IN1
in1 => and1.IN1
in2 => and2.IN1
in3 => and3.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|jk_countern_sync:inst13|jk_flipflop:\ff:2:ci
Preset_not => d_flipflop:f0.Preset_not
J => nand_j.IN1
K => nand_k.IN1
Clk => d_flipflop:f0.Clk
Clear_not => d_flipflop:f0.Clear_not
Q <= d_flipflop:f0.Q
Q_not <= d_flipflop:f0.Q_not


|lab1-fpAdd|jk_countern_sync:inst13|jk_flipflop:\ff:2:ci|d_flipflop:f0
Preset_not => d_latch:master.Preset_not
Preset_not => d_latch:slave.Preset_not
D => d_latch:master.D
Clk => d_latch:slave.En
Clk => d_latch:master.En
Clear_not => d_latch:master.Clear_not
Clear_not => d_latch:slave.Clear_not
Q <= d_latch:slave.Q
Q_not <= d_latch:slave.Q_not


|lab1-fpAdd|jk_countern_sync:inst13|jk_flipflop:\ff:2:ci|d_flipflop:f0|d_latch:master
Preset_not => int_Q.IN1
D => int_nand_D.IN0
D => int_nand_D_not.IN0
En => int_nand_D.IN1
En => int_nand_D_not.IN1
Clear_not => int_Q_not.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q_not <= int_Q_not.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|jk_countern_sync:inst13|jk_flipflop:\ff:2:ci|d_flipflop:f0|d_latch:slave
Preset_not => int_Q.IN1
D => int_nand_D.IN0
D => int_nand_D_not.IN0
En => int_nand_D.IN1
En => int_nand_D_not.IN1
Clear_not => int_Q_not.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q_not <= int_Q_not.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|jk_countern_sync:inst13|mux_2to4:\ff:3:mi
sel0 => and1.IN0
sel0 => and3.IN0
sel0 => and0.IN0
sel0 => and2.IN0
sel1 => and2.IN1
sel1 => and3.IN1
sel1 => and0.IN1
sel1 => and1.IN1
in0 => and0.IN1
in1 => and1.IN1
in2 => and2.IN1
in3 => and3.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|jk_countern_sync:inst13|jk_flipflop:\ff:3:ci
Preset_not => d_flipflop:f0.Preset_not
J => nand_j.IN1
K => nand_k.IN1
Clk => d_flipflop:f0.Clk
Clear_not => d_flipflop:f0.Clear_not
Q <= d_flipflop:f0.Q
Q_not <= d_flipflop:f0.Q_not


|lab1-fpAdd|jk_countern_sync:inst13|jk_flipflop:\ff:3:ci|d_flipflop:f0
Preset_not => d_latch:master.Preset_not
Preset_not => d_latch:slave.Preset_not
D => d_latch:master.D
Clk => d_latch:slave.En
Clk => d_latch:master.En
Clear_not => d_latch:master.Clear_not
Clear_not => d_latch:slave.Clear_not
Q <= d_latch:slave.Q
Q_not <= d_latch:slave.Q_not


|lab1-fpAdd|jk_countern_sync:inst13|jk_flipflop:\ff:3:ci|d_flipflop:f0|d_latch:master
Preset_not => int_Q.IN1
D => int_nand_D.IN0
D => int_nand_D_not.IN0
En => int_nand_D.IN1
En => int_nand_D_not.IN1
Clear_not => int_Q_not.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q_not <= int_Q_not.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|jk_countern_sync:inst13|jk_flipflop:\ff:3:ci|d_flipflop:f0|d_latch:slave
Preset_not => int_Q.IN1
D => int_nand_D.IN0
D => int_nand_D_not.IN0
En => int_nand_D.IN1
En => int_nand_D_not.IN1
Clear_not => int_Q_not.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q_not <= int_Q_not.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|jk_countern_sync:inst13|mux_2to4:\ff:4:mi
sel0 => and1.IN0
sel0 => and3.IN0
sel0 => and0.IN0
sel0 => and2.IN0
sel1 => and2.IN1
sel1 => and3.IN1
sel1 => and0.IN1
sel1 => and1.IN1
in0 => and0.IN1
in1 => and1.IN1
in2 => and2.IN1
in3 => and3.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|jk_countern_sync:inst13|jk_flipflop:\ff:4:ci
Preset_not => d_flipflop:f0.Preset_not
J => nand_j.IN1
K => nand_k.IN1
Clk => d_flipflop:f0.Clk
Clear_not => d_flipflop:f0.Clear_not
Q <= d_flipflop:f0.Q
Q_not <= d_flipflop:f0.Q_not


|lab1-fpAdd|jk_countern_sync:inst13|jk_flipflop:\ff:4:ci|d_flipflop:f0
Preset_not => d_latch:master.Preset_not
Preset_not => d_latch:slave.Preset_not
D => d_latch:master.D
Clk => d_latch:slave.En
Clk => d_latch:master.En
Clear_not => d_latch:master.Clear_not
Clear_not => d_latch:slave.Clear_not
Q <= d_latch:slave.Q
Q_not <= d_latch:slave.Q_not


|lab1-fpAdd|jk_countern_sync:inst13|jk_flipflop:\ff:4:ci|d_flipflop:f0|d_latch:master
Preset_not => int_Q.IN1
D => int_nand_D.IN0
D => int_nand_D_not.IN0
En => int_nand_D.IN1
En => int_nand_D_not.IN1
Clear_not => int_Q_not.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q_not <= int_Q_not.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|jk_countern_sync:inst13|jk_flipflop:\ff:4:ci|d_flipflop:f0|d_latch:slave
Preset_not => int_Q.IN1
D => int_nand_D.IN0
D => int_nand_D_not.IN0
En => int_nand_D.IN1
En => int_nand_D_not.IN1
Clear_not => int_Q_not.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q_not <= int_Q_not.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|jk_countern_sync:inst13|mux_2to4:\ff:5:mi
sel0 => and1.IN0
sel0 => and3.IN0
sel0 => and0.IN0
sel0 => and2.IN0
sel1 => and2.IN1
sel1 => and3.IN1
sel1 => and0.IN1
sel1 => and1.IN1
in0 => and0.IN1
in1 => and1.IN1
in2 => and2.IN1
in3 => and3.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|jk_countern_sync:inst13|jk_flipflop:\ff:5:ci
Preset_not => d_flipflop:f0.Preset_not
J => nand_j.IN1
K => nand_k.IN1
Clk => d_flipflop:f0.Clk
Clear_not => d_flipflop:f0.Clear_not
Q <= d_flipflop:f0.Q
Q_not <= d_flipflop:f0.Q_not


|lab1-fpAdd|jk_countern_sync:inst13|jk_flipflop:\ff:5:ci|d_flipflop:f0
Preset_not => d_latch:master.Preset_not
Preset_not => d_latch:slave.Preset_not
D => d_latch:master.D
Clk => d_latch:slave.En
Clk => d_latch:master.En
Clear_not => d_latch:master.Clear_not
Clear_not => d_latch:slave.Clear_not
Q <= d_latch:slave.Q
Q_not <= d_latch:slave.Q_not


|lab1-fpAdd|jk_countern_sync:inst13|jk_flipflop:\ff:5:ci|d_flipflop:f0|d_latch:master
Preset_not => int_Q.IN1
D => int_nand_D.IN0
D => int_nand_D_not.IN0
En => int_nand_D.IN1
En => int_nand_D_not.IN1
Clear_not => int_Q_not.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q_not <= int_Q_not.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|jk_countern_sync:inst13|jk_flipflop:\ff:5:ci|d_flipflop:f0|d_latch:slave
Preset_not => int_Q.IN1
D => int_nand_D.IN0
D => int_nand_D_not.IN0
En => int_nand_D.IN1
En => int_nand_D_not.IN1
Clear_not => int_Q_not.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q_not <= int_Q_not.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|jk_countern_sync:inst13|mux_2to4:\ff:6:mi
sel0 => and1.IN0
sel0 => and3.IN0
sel0 => and0.IN0
sel0 => and2.IN0
sel1 => and2.IN1
sel1 => and3.IN1
sel1 => and0.IN1
sel1 => and1.IN1
in0 => and0.IN1
in1 => and1.IN1
in2 => and2.IN1
in3 => and3.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|jk_countern_sync:inst13|jk_flipflop:\ff:6:ci
Preset_not => d_flipflop:f0.Preset_not
J => nand_j.IN1
K => nand_k.IN1
Clk => d_flipflop:f0.Clk
Clear_not => d_flipflop:f0.Clear_not
Q <= d_flipflop:f0.Q
Q_not <= d_flipflop:f0.Q_not


|lab1-fpAdd|jk_countern_sync:inst13|jk_flipflop:\ff:6:ci|d_flipflop:f0
Preset_not => d_latch:master.Preset_not
Preset_not => d_latch:slave.Preset_not
D => d_latch:master.D
Clk => d_latch:slave.En
Clk => d_latch:master.En
Clear_not => d_latch:master.Clear_not
Clear_not => d_latch:slave.Clear_not
Q <= d_latch:slave.Q
Q_not <= d_latch:slave.Q_not


|lab1-fpAdd|jk_countern_sync:inst13|jk_flipflop:\ff:6:ci|d_flipflop:f0|d_latch:master
Preset_not => int_Q.IN1
D => int_nand_D.IN0
D => int_nand_D_not.IN0
En => int_nand_D.IN1
En => int_nand_D_not.IN1
Clear_not => int_Q_not.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q_not <= int_Q_not.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|jk_countern_sync:inst13|jk_flipflop:\ff:6:ci|d_flipflop:f0|d_latch:slave
Preset_not => int_Q.IN1
D => int_nand_D.IN0
D => int_nand_D_not.IN0
En => int_nand_D.IN1
En => int_nand_D_not.IN1
Clear_not => int_Q_not.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q_not <= int_Q_not.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|jk_countern_sync:inst13|mux_2to4:\ff:7:mi
sel0 => and1.IN0
sel0 => and3.IN0
sel0 => and0.IN0
sel0 => and2.IN0
sel1 => and2.IN1
sel1 => and3.IN1
sel1 => and0.IN1
sel1 => and1.IN1
in0 => and0.IN1
in1 => and1.IN1
in2 => and2.IN1
in3 => and3.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|jk_countern_sync:inst13|jk_flipflop:\ff:7:ci
Preset_not => d_flipflop:f0.Preset_not
J => nand_j.IN1
K => nand_k.IN1
Clk => d_flipflop:f0.Clk
Clear_not => d_flipflop:f0.Clear_not
Q <= d_flipflop:f0.Q
Q_not <= d_flipflop:f0.Q_not


|lab1-fpAdd|jk_countern_sync:inst13|jk_flipflop:\ff:7:ci|d_flipflop:f0
Preset_not => d_latch:master.Preset_not
Preset_not => d_latch:slave.Preset_not
D => d_latch:master.D
Clk => d_latch:slave.En
Clk => d_latch:master.En
Clear_not => d_latch:master.Clear_not
Clear_not => d_latch:slave.Clear_not
Q <= d_latch:slave.Q
Q_not <= d_latch:slave.Q_not


|lab1-fpAdd|jk_countern_sync:inst13|jk_flipflop:\ff:7:ci|d_flipflop:f0|d_latch:master
Preset_not => int_Q.IN1
D => int_nand_D.IN0
D => int_nand_D_not.IN0
En => int_nand_D.IN1
En => int_nand_D_not.IN1
Clear_not => int_Q_not.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q_not <= int_Q_not.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|jk_countern_sync:inst13|jk_flipflop:\ff:7:ci|d_flipflop:f0|d_latch:slave
Preset_not => int_Q.IN1
D => int_nand_D.IN0
D => int_nand_D_not.IN0
En => int_nand_D.IN1
En => int_nand_D_not.IN1
Clear_not => int_Q_not.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q_not <= int_Q_not.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|mux_1to2n:inst12
sel0 => mux_1to2:m:7:mi.sel0
sel0 => mux_1to2:m:6:mi.sel0
sel0 => mux_1to2:m:5:mi.sel0
sel0 => mux_1to2:m:4:mi.sel0
sel0 => mux_1to2:m:3:mi.sel0
sel0 => mux_1to2:m:2:mi.sel0
sel0 => mux_1to2:m:1:mi.sel0
sel0 => mux_1to2:m:0:mi.sel0
in0[0] => mux_1to2:m:0:mi.in0
in0[1] => mux_1to2:m:1:mi.in0
in0[2] => mux_1to2:m:2:mi.in0
in0[3] => mux_1to2:m:3:mi.in0
in0[4] => mux_1to2:m:4:mi.in0
in0[5] => mux_1to2:m:5:mi.in0
in0[6] => mux_1to2:m:6:mi.in0
in0[7] => mux_1to2:m:7:mi.in0
in1[0] => mux_1to2:m:0:mi.in1
in1[1] => mux_1to2:m:1:mi.in1
in1[2] => mux_1to2:m:2:mi.in1
in1[3] => mux_1to2:m:3:mi.in1
in1[4] => mux_1to2:m:4:mi.in1
in1[5] => mux_1to2:m:5:mi.in1
in1[6] => mux_1to2:m:6:mi.in1
in1[7] => mux_1to2:m:7:mi.in1
y[0] <= mux_1to2:m:0:mi.y
y[1] <= mux_1to2:m:1:mi.y
y[2] <= mux_1to2:m:2:mi.y
y[3] <= mux_1to2:m:3:mi.y
y[4] <= mux_1to2:m:4:mi.y
y[5] <= mux_1to2:m:5:mi.y
y[6] <= mux_1to2:m:6:mi.y
y[7] <= mux_1to2:m:7:mi.y


|lab1-fpAdd|mux_1to2n:inst12|mux_1to2:\m:7:mi
sel0 => and1.IN0
sel0 => and0.IN0
in0 => and0.IN1
in1 => and1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|mux_1to2n:inst12|mux_1to2:\m:6:mi
sel0 => and1.IN0
sel0 => and0.IN0
in0 => and0.IN1
in1 => and1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|mux_1to2n:inst12|mux_1to2:\m:5:mi
sel0 => and1.IN0
sel0 => and0.IN0
in0 => and0.IN1
in1 => and1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|mux_1to2n:inst12|mux_1to2:\m:4:mi
sel0 => and1.IN0
sel0 => and0.IN0
in0 => and0.IN1
in1 => and1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|mux_1to2n:inst12|mux_1to2:\m:3:mi
sel0 => and1.IN0
sel0 => and0.IN0
in0 => and0.IN1
in1 => and1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|mux_1to2n:inst12|mux_1to2:\m:2:mi
sel0 => and1.IN0
sel0 => and0.IN0
in0 => and0.IN1
in1 => and1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|mux_1to2n:inst12|mux_1to2:\m:1:mi
sel0 => and1.IN0
sel0 => and0.IN0
in0 => and0.IN1
in1 => and1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|mux_1to2n:inst12|mux_1to2:\m:0:mi
sel0 => and1.IN0
sel0 => and0.IN0
in0 => and0.IN1
in1 => and1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|mux_1to2n:inst11
sel0 => mux_1to2:m:6:mi.sel0
sel0 => mux_1to2:m:5:mi.sel0
sel0 => mux_1to2:m:4:mi.sel0
sel0 => mux_1to2:m:3:mi.sel0
sel0 => mux_1to2:m:2:mi.sel0
sel0 => mux_1to2:m:1:mi.sel0
sel0 => mux_1to2:m:0:mi.sel0
in0[0] => mux_1to2:m:0:mi.in0
in0[1] => mux_1to2:m:1:mi.in0
in0[2] => mux_1to2:m:2:mi.in0
in0[3] => mux_1to2:m:3:mi.in0
in0[4] => mux_1to2:m:4:mi.in0
in0[5] => mux_1to2:m:5:mi.in0
in0[6] => mux_1to2:m:6:mi.in0
in1[0] => mux_1to2:m:0:mi.in1
in1[1] => mux_1to2:m:1:mi.in1
in1[2] => mux_1to2:m:2:mi.in1
in1[3] => mux_1to2:m:3:mi.in1
in1[4] => mux_1to2:m:4:mi.in1
in1[5] => mux_1to2:m:5:mi.in1
in1[6] => mux_1to2:m:6:mi.in1
y[0] <= mux_1to2:m:0:mi.y
y[1] <= mux_1to2:m:1:mi.y
y[2] <= mux_1to2:m:2:mi.y
y[3] <= mux_1to2:m:3:mi.y
y[4] <= mux_1to2:m:4:mi.y
y[5] <= mux_1to2:m:5:mi.y
y[6] <= mux_1to2:m:6:mi.y


|lab1-fpAdd|mux_1to2n:inst11|mux_1to2:\m:6:mi
sel0 => and1.IN0
sel0 => and0.IN0
in0 => and0.IN1
in1 => and1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|mux_1to2n:inst11|mux_1to2:\m:5:mi
sel0 => and1.IN0
sel0 => and0.IN0
in0 => and0.IN1
in1 => and1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|mux_1to2n:inst11|mux_1to2:\m:4:mi
sel0 => and1.IN0
sel0 => and0.IN0
in0 => and0.IN1
in1 => and1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|mux_1to2n:inst11|mux_1to2:\m:3:mi
sel0 => and1.IN0
sel0 => and0.IN0
in0 => and0.IN1
in1 => and1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|mux_1to2n:inst11|mux_1to2:\m:2:mi
sel0 => and1.IN0
sel0 => and0.IN0
in0 => and0.IN1
in1 => and1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|mux_1to2n:inst11|mux_1to2:\m:1:mi
sel0 => and1.IN0
sel0 => and0.IN0
in0 => and0.IN1
in1 => and1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|mux_1to2n:inst11|mux_1to2:\m:0:mi
sel0 => and1.IN0
sel0 => and0.IN0
in0 => and0.IN1
in1 => and1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|mux_1to2n:MantissaS_mux
sel0 => mux_1to2:m:7:mi.sel0
sel0 => mux_1to2:m:6:mi.sel0
sel0 => mux_1to2:m:5:mi.sel0
sel0 => mux_1to2:m:4:mi.sel0
sel0 => mux_1to2:m:3:mi.sel0
sel0 => mux_1to2:m:2:mi.sel0
sel0 => mux_1to2:m:1:mi.sel0
sel0 => mux_1to2:m:0:mi.sel0
in0[0] => mux_1to2:m:0:mi.in0
in0[1] => mux_1to2:m:1:mi.in0
in0[2] => mux_1to2:m:2:mi.in0
in0[3] => mux_1to2:m:3:mi.in0
in0[4] => mux_1to2:m:4:mi.in0
in0[5] => mux_1to2:m:5:mi.in0
in0[6] => mux_1to2:m:6:mi.in0
in0[7] => mux_1to2:m:7:mi.in0
in1[0] => mux_1to2:m:0:mi.in1
in1[1] => mux_1to2:m:1:mi.in1
in1[2] => mux_1to2:m:2:mi.in1
in1[3] => mux_1to2:m:3:mi.in1
in1[4] => mux_1to2:m:4:mi.in1
in1[5] => mux_1to2:m:5:mi.in1
in1[6] => mux_1to2:m:6:mi.in1
in1[7] => mux_1to2:m:7:mi.in1
y[0] <= mux_1to2:m:0:mi.y
y[1] <= mux_1to2:m:1:mi.y
y[2] <= mux_1to2:m:2:mi.y
y[3] <= mux_1to2:m:3:mi.y
y[4] <= mux_1to2:m:4:mi.y
y[5] <= mux_1to2:m:5:mi.y
y[6] <= mux_1to2:m:6:mi.y
y[7] <= mux_1to2:m:7:mi.y


|lab1-fpAdd|mux_1to2n:MantissaS_mux|mux_1to2:\m:7:mi
sel0 => and1.IN0
sel0 => and0.IN0
in0 => and0.IN1
in1 => and1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|mux_1to2n:MantissaS_mux|mux_1to2:\m:6:mi
sel0 => and1.IN0
sel0 => and0.IN0
in0 => and0.IN1
in1 => and1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|mux_1to2n:MantissaS_mux|mux_1to2:\m:5:mi
sel0 => and1.IN0
sel0 => and0.IN0
in0 => and0.IN1
in1 => and1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|mux_1to2n:MantissaS_mux|mux_1to2:\m:4:mi
sel0 => and1.IN0
sel0 => and0.IN0
in0 => and0.IN1
in1 => and1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|mux_1to2n:MantissaS_mux|mux_1to2:\m:3:mi
sel0 => and1.IN0
sel0 => and0.IN0
in0 => and0.IN1
in1 => and1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|mux_1to2n:MantissaS_mux|mux_1to2:\m:2:mi
sel0 => and1.IN0
sel0 => and0.IN0
in0 => and0.IN1
in1 => and1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|mux_1to2n:MantissaS_mux|mux_1to2:\m:1:mi
sel0 => and1.IN0
sel0 => and0.IN0
in0 => and0.IN1
in1 => and1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|mux_1to2n:MantissaS_mux|mux_1to2:\m:0:mi
sel0 => and1.IN0
sel0 => and0.IN0
in0 => and0.IN1
in1 => and1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|mux_1to2n:MantissaL_mux
sel0 => mux_1to2:m:7:mi.sel0
sel0 => mux_1to2:m:6:mi.sel0
sel0 => mux_1to2:m:5:mi.sel0
sel0 => mux_1to2:m:4:mi.sel0
sel0 => mux_1to2:m:3:mi.sel0
sel0 => mux_1to2:m:2:mi.sel0
sel0 => mux_1to2:m:1:mi.sel0
sel0 => mux_1to2:m:0:mi.sel0
in0[0] => mux_1to2:m:0:mi.in0
in0[1] => mux_1to2:m:1:mi.in0
in0[2] => mux_1to2:m:2:mi.in0
in0[3] => mux_1to2:m:3:mi.in0
in0[4] => mux_1to2:m:4:mi.in0
in0[5] => mux_1to2:m:5:mi.in0
in0[6] => mux_1to2:m:6:mi.in0
in0[7] => mux_1to2:m:7:mi.in0
in1[0] => mux_1to2:m:0:mi.in1
in1[1] => mux_1to2:m:1:mi.in1
in1[2] => mux_1to2:m:2:mi.in1
in1[3] => mux_1to2:m:3:mi.in1
in1[4] => mux_1to2:m:4:mi.in1
in1[5] => mux_1to2:m:5:mi.in1
in1[6] => mux_1to2:m:6:mi.in1
in1[7] => mux_1to2:m:7:mi.in1
y[0] <= mux_1to2:m:0:mi.y
y[1] <= mux_1to2:m:1:mi.y
y[2] <= mux_1to2:m:2:mi.y
y[3] <= mux_1to2:m:3:mi.y
y[4] <= mux_1to2:m:4:mi.y
y[5] <= mux_1to2:m:5:mi.y
y[6] <= mux_1to2:m:6:mi.y
y[7] <= mux_1to2:m:7:mi.y


|lab1-fpAdd|mux_1to2n:MantissaL_mux|mux_1to2:\m:7:mi
sel0 => and1.IN0
sel0 => and0.IN0
in0 => and0.IN1
in1 => and1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|mux_1to2n:MantissaL_mux|mux_1to2:\m:6:mi
sel0 => and1.IN0
sel0 => and0.IN0
in0 => and0.IN1
in1 => and1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|mux_1to2n:MantissaL_mux|mux_1to2:\m:5:mi
sel0 => and1.IN0
sel0 => and0.IN0
in0 => and0.IN1
in1 => and1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|mux_1to2n:MantissaL_mux|mux_1to2:\m:4:mi
sel0 => and1.IN0
sel0 => and0.IN0
in0 => and0.IN1
in1 => and1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|mux_1to2n:MantissaL_mux|mux_1to2:\m:3:mi
sel0 => and1.IN0
sel0 => and0.IN0
in0 => and0.IN1
in1 => and1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|mux_1to2n:MantissaL_mux|mux_1to2:\m:2:mi
sel0 => and1.IN0
sel0 => and0.IN0
in0 => and0.IN1
in1 => and1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|mux_1to2n:MantissaL_mux|mux_1to2:\m:1:mi
sel0 => and1.IN0
sel0 => and0.IN0
in0 => and0.IN1
in1 => and1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


|lab1-fpAdd|mux_1to2n:MantissaL_mux|mux_1to2:\m:0:mi
sel0 => and1.IN0
sel0 => and0.IN0
in0 => and0.IN1
in1 => and1.IN1
y <= y.DB_MAX_OUTPUT_PORT_TYPE


