// Seed: 317954934
module module_0 #(
    parameter id_2 = 32'd49,
    parameter id_5 = 32'd21,
    parameter id_7 = 32'd62
) (
    output supply1 id_0,
    output wand id_1,
    input supply1 _id_2,
    input supply0 id_3
    , _id_7,
    output wor id_4,
    input supply0 _id_5
);
  logic [7:0][id_2 : 1  &  id_5] id_8, id_9, id_10;
  assign id_9[id_7] = -1 / {id_7{id_8}};
  logic id_11;
endmodule
module module_1 #(
    parameter id_13 = 32'd92,
    parameter id_9  = 32'd30
) (
    output tri0 id_0,
    input tri id_1,
    input wire id_2,
    input tri0 id_3,
    output supply0 id_4,
    output supply0 id_5,
    output tri1 id_6,
    output supply1 id_7,
    output tri1 id_8,
    input wand _id_9,
    output logic id_10,
    input wand id_11
);
  assign id_10 = -1;
  assign id_10 = 1'b0;
  initial @(*) id_10 = -1;
  localparam id_13 = 1;
  assign id_7 = id_11;
  logic [7:0][id_13 : id_9][id_9] id_14;
  module_0 modCall_1 (
      id_0,
      id_4,
      id_13,
      id_2,
      id_7,
      id_13
  );
  wand id_15;
  wire id_16;
  assign id_15 = id_3;
  logic id_17;
  parameter id_18 = 1;
  assign id_10 = id_17;
  assign id_15 = 1;
  assign id_6  = id_16 & -1;
  wire id_19;
  wire [-1  -  -1 : -1] id_20, id_21, id_22, id_23, id_24;
  logic id_25, id_26;
endmodule
