<!DOCTYPE html>
<html>
<head>
    <title>全文阅读--XML全文阅读--中国知网</title>
    <link rel="icon" href="/kxreader/favicon.ico" />
    <link rel="shortcut Icon" href="/kxreader/favicon.ico" />
    <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
    <meta name="keywords" content="文献 XML KBASE CNKI 中国知网" />
    <meta name="description" content="XML文献检索" />
    <link href="/kxreader/Content/css/detail?v=qX2z2KjRAEyQiNfAbKtl7dLnsqFoQ5Jdw3TZfDf0n1k1" rel="stylesheet"/>

    <script type="text/javascript">
        var APPPATH = '/kxreader';
    </script>
</head>

<body>
    
<script type="text/javascript" src="//login.cnki.net/TopLogin/api/loginapi/get?type=top&amp;localCSS=&amp;returnurl=%2f%2fkns.cnki.net%2f%2fKXReader%2fDetail%3fTIMESTAMP%3d637133837424318750%26DBCODE%3dCJFD%26TABLEName%3dCJFDLAST2019%26FileName%3dWXYJ201909015%26RESULT%3d1%26SIGN%3dxdoy6oaxm4PI4Yq820Plu%252bLHLnw%253d"></script>

<div id="headerBox" class="header">
    <div class="topbar">
        <div class="textalign">
            <a href="/kxreader/Detail?dbcode=CJFD&amp;filename=WXYJ201909015&amp;align=md">
                <i class="icon-cen active" title="居中对齐"></i>
            </a>
            <a href="/kxreader/Detail?dbcode=CJFD&amp;filename=WXYJ201909015&amp;align=lt">
                <i class="icon-left " title="左对齐"></i>
            </a>
        </div>
        <h6 class="free-tip"><i class="icon"></i>HTML阅读开放试用阶段，欢迎体验！</h6>
    </div>
</div>

    



<div class="btn-link" style="display: none"><a target="_blank" href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=WXYJ201909015&amp;v=MDQ0NjVSNFQ2ajU0TzN6cXFCdEdGckNVUkxPZVplVnVGeW5rVzc3S01qWFNaTEc0SDlqTXBvOUVZWVFLREg4NHY=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">知网节</a></div>

    <div class="main">

        

    <div class="sidebar-a">
        <!--sidebar start-->
        <div class="sidenav">
            <div class="arrow"><span></span></div>
            <!--sidebar_list start-->
            <dl class="sidenav-list">
                    <dt class="tit">目录结构</dt>
                            <dd class="guide">
                                    <p><a href="#19" data-title="1 &lt;b&gt;引言&lt;/b&gt; ">1 <b>引言</b></a><i></i></p>
                                                            </dd>
                            <dd class="guide">
                                    <p><a href="#23" data-title="2 &lt;b&gt;系统整体架构&lt;/b&gt; ">2 <b>系统整体架构</b></a><i></i></p>
                                                            </dd>
                            <dd class="guide">
                                    <p><a href="#27" data-title="3 &lt;b&gt;组控制单元设计&lt;/b&gt; ">3 <b>组控制单元设计</b></a><i></i></p>
                                                                    <ul class="contentbox">
                                                <li><a href="#30" data-title="3.1 &lt;b&gt;指令集&lt;/b&gt;">3.1 <b>指令集</b></a></li>
                                                <li><a href="#34" data-title="3.2 &lt;b&gt;流水线结构&lt;/b&gt;">3.2 <b>流水线结构</b></a></li>
                                                <li><a href="#52" data-title="3.3 &lt;b&gt;控制电路设计&lt;/b&gt;">3.3 <b>控制电路设计</b></a></li>
                                    </ul>
                            </dd>
                            <dd class="guide">
                                    <p><a href="#64" data-title="4 &lt;b&gt;验证结果与分析&lt;/b&gt; ">4 <b>验证结果与分析</b></a><i></i></p>
                                                                    <ul class="contentbox">
                                                <li><a href="#65" data-title="4.1 FPGA&lt;b&gt;验证&lt;/b&gt;">4.1 FPGA<b>验证</b></a></li>
                                                <li><a href="#75" data-title="4.2 &lt;b&gt;综合性能分析&lt;/b&gt;">4.2 <b>综合性能分析</b></a></li>
                                    </ul>
                            </dd>
                            <dd class="guide">
                                    <p><a href="#80" data-title="5 &lt;b&gt;结束语&lt;/b&gt; ">5 <b>结束语</b></a><i></i></p>
                                                            </dd>
                            <dd class="guide">
                                    <p><a href="#" data-title="文内图表 ">文内图表</a><i></i></p>
                                                                    <ul class="contentbox">
                                                <li><a href="#25" data-title="&lt;b&gt;图&lt;/b&gt;1 &lt;b&gt;系统整体架构图&lt;/b&gt;"><b>图</b>1 <b>系统整体架构图</b></a></li>
                                                <li><a href="#29" data-title="&lt;b&gt;图&lt;/b&gt;2 &lt;b&gt;组控制单元结构图&lt;/b&gt;"><b>图</b>2 <b>组控制单元结构图</b></a></li>
                                                <li><a href="#32" data-title="&lt;b&gt;图&lt;/b&gt;3 &lt;b&gt;指令格式图&lt;/b&gt;"><b>图</b>3 <b>指令格式图</b></a></li>
                                                <li><a href="#36" data-title="&lt;b&gt;表&lt;/b&gt;1 &lt;b&gt;指令集&lt;/b&gt;"><b>表</b>1 <b>指令集</b></a></li>
                                                <li><a href="#48" data-title="&lt;b&gt;图&lt;/b&gt;4 &lt;b&gt;单个运算单元结构图&lt;/b&gt;"><b>图</b>4 <b>单个运算单元结构图</b></a></li>
                                                <li><a href="#58" data-title="&lt;b&gt;图&lt;/b&gt;5 &lt;b&gt;线程状态控制结构图&lt;/b&gt;"><b>图</b>5 <b>线程状态控制结构图</b></a></li>
                                                <li><a href="#62" data-title="&lt;b&gt;图&lt;/b&gt;6 &lt;b&gt;运算资源控制结构图&lt;/b&gt;"><b>图</b>6 <b>运算资源控制结构图</b></a></li>
                                                <li><a href="#68" data-title="&lt;b&gt;图&lt;/b&gt;7 &lt;b&gt;仿真验证平台结构图&lt;/b&gt;"><b>图</b>7 <b>仿真验证平台结构图</b></a></li>
                                                <li><a href="#70" data-title="&lt;b&gt;图&lt;/b&gt;8 &lt;b&gt;处理器仿真波形图&lt;/b&gt;"><b>图</b>8 <b>处理器仿真波形图</b></a></li>
                                                <li><a href="#73" data-title="&lt;b&gt;表&lt;/b&gt;2 &lt;b&gt;处理器运算性能表&lt;/b&gt;"><b>表</b>2 <b>处理器运算性能表</b></a></li>
                                                <li><a href="#77" data-title="&lt;b&gt;表&lt;/b&gt;3 &lt;b&gt;综合性能表&lt;/b&gt;"><b>表</b>3 <b>综合性能表</b></a></li>
                                                <li><a href="#79" data-title="&lt;b&gt;表&lt;/b&gt;4 &lt;b&gt;处理器&lt;/b&gt;FPGA&lt;b&gt;资源占用表&lt;/b&gt;"><b>表</b>4 <b>处理器</b>FPGA<b>资源占用表</b></a></li>
                                    </ul>
                            </dd>
                                    <dd class="guide">
                                        <h6>
                                            <p><a href="#a_bibliography">参考文献</a> </p>
                                        </h6>
                                    </dd>

            </dl>
        </div>
        <!--sidebar end-->
        &nbsp;
        <!--此处有一空格符 勿删-->
    </div>

                <div class="sidebar-b three-collumn" style="width:0;">
            <div class="refer" style="width: 0;">
                <div class="arrow off" title="参考文献"><span></span></div>
                <div class="js-scrollbox" >
                    
                    <div class="subbox active">
                        <h4>
                            <span class="tit">参考文献</span>
                            <a class="close" href="javascript:void(0)">x</a>
                        </h4>
                        <div class="side-scroller">
                            <ul class="refer-list">
                                <li id="3">


                                    <a id="bibliography_1" title=" ABDULHAFIS ABDULAZEEZ OSUWA,ESOSA BLESSING EKHORAGBON,LAI TIAN FAT.Application of artificial intelligence in Internet of Things[C]//2017 9th International Conference on Computational Intelligence and Communication Networks (CICN).Berlin,2017:169-173." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Application of artificial intelligence in Internet of Things">
                                        <b>[1]</b>
                                         ABDULHAFIS ABDULAZEEZ OSUWA,ESOSA BLESSING EKHORAGBON,LAI TIAN FAT.Application of artificial intelligence in Internet of Things[C]//2017 9th International Conference on Computational Intelligence and Communication Networks (CICN).Berlin,2017:169-173.
                                    </a>
                                </li>
                                <li id="5">


                                    <a id="bibliography_2" title=" JINWOOK OH,GYEONGHOON KIM,JUNYOUNG PARK,et al.A simultaneous multi-threading heterogeneous object recognition processor with machine learning based dynamic resource management[J].IEEE COOL Chips XV,2012:1-3.DOI:10.1109/COOLChips.2012.6216579." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=A simultaneous multi-threading heterogeneous object recognition processor with machine learning based dynamic resource management">
                                        <b>[2]</b>
                                         JINWOOK OH,GYEONGHOON KIM,JUNYOUNG PARK,et al.A simultaneous multi-threading heterogeneous object recognition processor with machine learning based dynamic resource management[J].IEEE COOL Chips XV,2012:1-3.DOI:10.1109/COOLChips.2012.6216579.
                                    </a>
                                </li>
                                <li id="7">


                                    <a id="bibliography_3" title=" 李涛,杨婷,易学渊,等.萤火虫2:一种多态并行机的硬件体系结构[J].计算机工程与科学,2014,36(2):191-200." target="_blank"
                                       href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=JSJK201402001&amp;v=MzA0MzhRS0RIODR2UjRUNmo1NE8zenFxQnRHRnJDVVJMT2VaZVZ1Rnlua1c3N05MejdCWmJHNEg5WE1yWTlGWlk=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                        <b>[3]</b>
                                         李涛,杨婷,易学渊,等.萤火虫2:一种多态并行机的硬件体系结构[J].计算机工程与科学,2014,36(2):191-200.
                                    </a>
                                </li>
                                <li id="9">


                                    <a id="bibliography_4" title=" ANKIT BANSAL,PRERNA SAINI.Design and development of low cost multicore processor for parallel computation[C]//2016 2nd Inter- national Conference on Communication Control and Intelligent Systems.Mathura,India,IEEE Micro,2016:18-20." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Design and development of low cost multicore processor for parallel computation">
                                        <b>[4]</b>
                                         ANKIT BANSAL,PRERNA SAINI.Design and development of low cost multicore processor for parallel computation[C]//2016 2nd Inter- national Conference on Communication Control and Intelligent Systems.Mathura,India,IEEE Micro,2016:18-20.
                                    </a>
                                </li>
                                <li id="11">


                                    <a id="bibliography_5" title=" GUOJUN LI,FAN ZHANG,LIXIANG MA,et al.Accelerating SAR imaging using vector extension on multi-core SIMD CPU[C]//2015 IEEE International Geoscience and Remote Sensing Symposium (IGARSS).Milan,Italy,2015:537-540." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Accelerating SAR imaging using vector extension on multi-core SIMD CPU">
                                        <b>[5]</b>
                                         GUOJUN LI,FAN ZHANG,LIXIANG MA,et al.Accelerating SAR imaging using vector extension on multi-core SIMD CPU[C]//2015 IEEE International Geoscience and Remote Sensing Symposium (IGARSS).Milan,Italy,2015:537-540.
                                    </a>
                                </li>
                                <li id="13">


                                    <a id="bibliography_6" title=" GYUTAEK KYUNG,CHANGMIN JUNG,KWANGYEOB LEEG.An implementation of a SIMT architecture-based stream processor[C]//TENCON 2014.2014 IEEE Region 10 Conference.Bangkok,Thailand,2014:1-5." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=An implementation of a SIMT architecture-based stream processor">
                                        <b>[6]</b>
                                         GYUTAEK KYUNG,CHANGMIN JUNG,KWANGYEOB LEEG.An implementation of a SIMT architecture-based stream processor[C]//TENCON 2014.2014 IEEE Region 10 Conference.Bangkok,Thailand,2014:1-5.
                                    </a>
                                </li>
                                <li id="15">


                                    <a id="bibliography_7" title=" NVIDIA.NVIDIA&#39;s next generation CUDA compute architecture:femi-TM,v1.1 [EB/OL].(2009-09-11).http://www.nvidia.com/content/PDF/fermi_white_papers/NVIDIA_Fermi_Compute_Architecture_Whitepaper.pdf." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=NVIDIA Fermi Compute Architecture Whitepaper[OL]">
                                        <b>[7]</b>
                                         NVIDIA.NVIDIA&#39;s next generation CUDA compute architecture:femi-TM,v1.1 [EB/OL].(2009-09-11).http://www.nvidia.com/content/PDF/fermi_white_papers/NVIDIA_Fermi_Compute_Architecture_Whitepaper.pdf.
                                    </a>
                                </li>
                                <li id="17">


                                    <a id="bibliography_8" title=" 徐元旭,张超,杨兵,等.一种易实现的SIMT调度模型分析[J].微电子学与计算机,2014,31(1):25-28." target="_blank"
                                       href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=WXYJ201401007&amp;v=MzIyODk5WE1ybzlGWTRRS0RIODR2UjRUNmo1NE8zenFxQnRHRnJDVVJMT2VaZVZ1Rnlua1c3N05NalhTWkxHNEg=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                        <b>[8]</b>
                                         徐元旭,张超,杨兵,等.一种易实现的SIMT调度模型分析[J].微电子学与计算机,2014,31(1):25-28.
                                    </a>
                                </li>
                            </ul>
                            <div style='display: none;' class="zqscroller" >
                                <h4 class="">附加材料</h4>
                                <ul></ul>
                            </div>
                        </div>
                    </div>
                </div>
            </div>
            &nbsp;
            <!--此处有一空格符 勿删-->
        </div>

        
    <div class="content">



        <!--tips start-->
                            <div class="tips">
                    <a href="http://navi.cnki.net/KNavi/JournalDetail?pcode=CJFD&amp;pykm=WXYJ" target="_blank">微电子学与计算机</a>
                2019,36(09),79-83             </div>
        <!--tips end-->
            <div class="top-title">
                <h1 class="title">
                    <span class="vm"><b>机器学习高性能SIMT处理器的设计与实现</b></span>
                                    </h1>

            </div>
                        <h2>
                                <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=au&amp;skey=%E5%BC%A0%E5%AE%8F%E4%BC%9F&amp;code=42764133&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">张宏伟</a>
                                <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=au&amp;skey=%E6%9D%8E%E6%B6%9B&amp;code=29357507&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">李涛</a>
                                <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=au&amp;skey=%E5%86%AF%E8%87%BB%E5%A4%AB&amp;code=42764132&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">冯臻夫</a>
                                <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=au&amp;skey=%E8%B4%BE%E8%95%8A&amp;code=42764131&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">贾蕊</a>
                </h2>
                    <h2>
                    <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=in&amp;skey=%E8%A5%BF%E5%AE%89%E9%82%AE%E7%94%B5%E5%A4%A7%E5%AD%A6%E7%94%B5%E5%AD%90%E5%B7%A5%E7%A8%8B%E5%AD%A6%E9%99%A2&amp;code=1698419&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">西安邮电大学电子工程学院</a>
                    <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=in&amp;skey=%E8%A5%BF%E5%AE%89%E9%82%AE%E7%94%B5%E5%A4%A7%E5%AD%A6%E8%AE%A1%E7%AE%97%E6%9C%BA%E5%AD%A6%E9%99%A2&amp;code=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">西安邮电大学计算机学院</a>
            </h2>

        
<div class="link">
    <a id="aexport" class="icon icon-output"  onclick="" href="javascript:void(0);"><i></i>导出/参考文献</a>
    
    <span class="shareBoard" onmouseover="$('#sharedet').show();$('#this').addClass('shareBoardCUR')" onmouseout="$('#sharedet').hide();$('#this').removeClass('shareBoardCUR')">
        <a class="icon icon-share" href="#"><i></i>分享<em></em></a>
        <ul class="shareHide" id="sharedet" style="display: none;">
            <li><a title="复制链接" class="copy" onclick="" href="#"><i></i>复制链接</a></li>
            <li><a title="分享到新浪微博" class="xl" onclick="" href="javascript:common.ShareAction('xl');"><i></i>新浪微博</a></li>
            <li>
                <a title="分享到微信" class="wx" onclick="" href="#"><i></i>微信扫一扫</a>
                <div class="qrcode"><img src='' alt='' /></div>
            </li>
        </ul>

    </span>
    
    <a id="RefTrack" title="创建引文跟踪" class="icon icon-track" onclick="" href="javascript:void(0);"> <i></i>创建引文跟踪 </a>
    <a id="ashoucang" title="收藏" class="icon icon-favor" onclick="" href="javascript:void(0);"><i></i>收藏</a>
    <a class="icon icon-print" onclick="window.print();" href="javascript:void(0);"><i></i>打印</a>
    
    <!--版本切换 end-->
</div>
                            <div class="data" id="a_abstract">
                <span class="keys">摘<span style="font-family: 'Times New Roman';">&nbsp;&nbsp;&nbsp;&nbsp;</span>要：</span>
                <p>针对机器学习中出现的大数据量运算的问题,自主研发了一款高性能SIMT(Single Instruction Multiple Threads)架构处理器.采用特殊的四级流水线结构,通过可综合的Verilog HDL语言对电路进行描述,完成了数据的多线程并行运算.在XiLinx公司VirtexUltraSacle系列的xcvu440-flga2892-2-e FPGA上搭建仿真验证平台对整体电路进行功能验证,结果表明,本设计电路满足多线程并行处理机制.采用SYNOPSYS公司Design-Compile在SMIC 65nm CMOS工艺标准单元库进行综合验证,系统时钟最高工作频率为370 MHz,系统最大功耗为4.251 mw.</p>
            </div>
                    <div class="data" id="a_keywords">
                <span class="keys">关键词：</span>
                <p>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=SIMT&amp;code=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">SIMT;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=%E6%B5%81%E6%B0%B4%E7%BA%BF&amp;code=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">流水线;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=%E5%A4%9A%E7%BA%BF%E7%A8%8B&amp;code=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">多线程;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=%E5%B9%B6%E8%A1%8C%E8%BF%90%E7%AE%97&amp;code=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">并行运算;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=FPGA&amp;code=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">FPGA;</a>
                </p>
            </div>
        
        <!--brief start-->
        
            <div class="brief">
                    <p>
                            <b>作者简介：</b>
                                                        <span>
                                    张宏伟,男,(1992-),硕士研究生.研究方向为电路与系统.E-mail:zhanghongwei9464@163.com.;
                                </span>
                                <span>
                                    李涛,男,(1954-),博士,教授.研究方向为计算机体系结构、计算机图形学、大规模集成电路.;
                                </span>
                                <span>
                                    冯臻夫,男,(1982-),博士,讲师.研究方向为计算机体系结构、计算机图形学、大规模集成电路.;
                                </span>
                                <span>
                                    贾蕊,女,(1991-),硕士研究生.研究方向为电子与通信工程.;
                                </span>
                    </p>
                                    <p><b>收稿日期：</b>2018-12-04</p>

                    <p>

                            <b>基金：</b>
                                                        <span>国家自然科学基金重点资助项目(61136002);</span>
                                <span>陕西教育厅科研项目(2050205);</span>
                    </p>
            </div>
                    <h1><b>Design and implementation of high performance SIMT processor for machine learning</b></h1>
                    <h2>
                    <span>ZHANG Hong-wei</span>
                    <span>LI Tao</span>
                    <span>FENG Zhen-fu</span>
                    <span>JIA Rui</span>
            </h2>
                    <h2>
                    <span>School of Electronic Engineering, Xi′an University of Posts & Telecommunications</span>
                    <span>School of Computing, Xi′an University of Posts & Telecommunications</span>
            </h2>
                            <div class="data" id="a_abstractEN">
                <span class="keys">Abstract：</span>
                <p>Aiming at the problem of large data volume computing in machine learning, a high-performance SIMT(Single Instruction Multiple Threads) architecture processor was developed. Using a special four-stage pipeline structure, the circuit is described in a synthesizable Verilog HDL language, and multi-thread parallel computing of data is completed. The simulation verification platform was built on the xcvu440-flga2892-2-e FPGA of XiLinxVirtexUltraSacle series to verify the function of the whole circuit. The results show that the design circuit satisfies the multi-thread parallel processing mechanism. The SYNOPSYS Design-Compile is used for comprehensive verification in the SMIC 65 nm CMOS process standard cell library. The maximum operating frequency of the system clock is 370 MHz, and the maximum power consumption of the system is 4.251 mw.</p>
            </div>
                    <div class="data" id="a_keywordsEN">
                <span class="keys">Keyword：</span>
                <p>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=SIMT&amp;code=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">SIMT;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=pipeline&amp;code=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">pipeline;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=multi-threading&amp;code=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">multi-threading;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=parallel%20computing&amp;code=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">parallel computing;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=FPGA&amp;code=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">FPGA;</a>
                </p>
            </div>
                    <div class="brief">
                
                    <p>
                                            </p>
                                    <p><b>Received：</b> 2018-12-04</p>
                                    <p>
                                            </p>
            </div>


        <!--brief start-->
                        <h3 id="19" name="19" class="anchor-tag">1 <b>引言</b></h3>
                <div class="p1">
                    <p id="20">随着科学技术的发展,人工智能<citation id="82" type="reference"><link href="3" rel="bibliography" /><sup>[<a class="sup">1</a>]</sup></citation>正在应用到生活的各个方面.机器学习作为人工智能的技术基础,通过对大数据的快速训练处理,得到相应算法实现对数据的分析、预测以及分类,以此来发掘人们感兴趣的领域<citation id="83" type="reference"><link href="5" rel="bibliography" /><sup>[<a class="sup">2</a>]</sup></citation>.由于数据间的独立性,数据的训练过程存在大量并行性运算问题<citation id="84" type="reference"><link href="7" rel="bibliography" /><link href="9" rel="bibliography" /><sup>[<a class="sup">3</a>,<a class="sup">4</a>]</sup></citation>,提高这部分运算的效率,将会大幅度提升数据处理的整体速度.</p>
                </div>
                <div class="p1">
                    <p id="21">并行运算架构的开发主要包括单指令多数据的SIMD<citation id="85" type="reference"><link href="11" rel="bibliography" /><sup>[<a class="sup">5</a>]</sup></citation>(Single Instruction Multiple Data)架构和单指令多线程的SIMT<citation id="86" type="reference"><link href="13" rel="bibliography" /><link href="15" rel="bibliography" /><sup>[<a class="sup">6</a>,<a class="sup">7</a>]</sup></citation>架构两种.SIMD架构采用单个控制逻辑控制多个处理器来完成单指令多数据的矢量运算,优势在于各处理器之间的数据可以自由通信,但处理过程中需要将线性数据整合成相匹配的向量数据,且无法并行处理分支跳转函数.SIMT架构由于多线程的处理,对于分支跳转函数可以并行实现,而且不需要对数据进行矢量处理,但是由于线程间的独立性,无法进行数据共享,需要借助共享存储实现.</p>
                </div>
                <div class="p1">
                    <p id="22">针对上述问题,本文根据自主研发的指令集以及特殊的SIMT架构,设计了一款高性能SIMT架构的处理器.通过特殊的四级流水线设计,实现相同指令不同数据的并行化运算;通过运算资源控制器,实现多线程的并行化机制;通过线程状态控制器,实现分支跳转函数的并行化处理.本设计已经在FPGA平台上完成验证.</p>
                </div>
                <h3 id="23" name="23" class="anchor-tag">2 <b>系统整体架构</b></h3>
                <div class="p1">
                    <p id="24">系统整体架构设计主要包括1个簇控制单元CCU(Cluster Controller Unit,CCU)、4个线程并行簇(Thread Parallelism Cluster,TPC)、外部存储器DDR(Double Data Rate SDRAM,DDR)、片上互联以及片上缓存等五部分.其中,每个线程并行簇包括4个SM组处理器,SM组处理器主要由MMU(Memory Management Unite,MMU)存储管理单元、GCU(Group Control Unite,GCU)组控制单元两部分构成.MMU负责指令和数据的存取;GCU负责处理器部分设计.系统整体架构如图1所示.</p>
                </div>
                <div class="area_img" id="25">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/WXYJ201909015_025.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图1 系统整体架构图" src="Detail/GetImg?filename=images/WXYJ201909015_025.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit"><b>图</b>1 <b>系统整体架构图</b>  <a class="btn-zoomin" href="Detail/GetImg?filename=images/WXYJ201909015_025.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <div class="p1">
                    <p id="26">本文主要实现单个SM组中GCU部分设计.设计过程中将8个线程划分为一个warp<citation id="87" type="reference"><link href="17" rel="bibliography" /><sup>[<a class="sup">8</a>]</sup></citation>,每一个warp共享一个指令单元,在外部调度机制控制下,实现不同warp切换后,内部多个线程之间的切换支持.在遇到访存时,当前warp被切换,对应线程挂起;切换到其它warp后,与之对应的线程正常执行,这样做的目的主要是为了隐藏数据访存的延时.通过8个warp之间的切换,实现8个PE、64个线程之间的并行处理,极大提高了处理器数据处理效率.</p>
                </div>
                <h3 id="27" name="27" class="anchor-tag">3 <b>组控制单元设计</b></h3>
                <div class="p1">
                    <p id="28">组控制单元设计包括VPU(Vector Processing Unit,VPU)向量处理单元、PE(Processing Element,PE)运算单元、线程状态控制器、运算资源控制器四部分组成.VPU实现指令的取指、译码以及数据的交互;PE以及运算资源控制器共同实现不同运算控制模式;线程状态控制器完成多线程的并行化处理机制.设计区别于普通的处理器,主要以实现多线程、并行化的机制为目标.组控制单元整体结构如图2所示.</p>
                </div>
                <div class="area_img" id="29">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/WXYJ201909015_029.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图2 组控制单元结构图" src="Detail/GetImg?filename=images/WXYJ201909015_029.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit"><b>图</b>2 <b>组控制单元结构图</b>  <a class="btn-zoomin" href="Detail/GetImg?filename=images/WXYJ201909015_029.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <h4 class="anchor-tag" id="30" name="30">3.1 <b>指令集</b></h4>
                <div class="p1">
                    <p id="31">采用自主设计的指令格式,指令长度24位,最高6位表示操作码,17:12位表示目的寄存器,11:6位表示源操作数1,5:0位表示源操作数2或者访存的偏移地址;对于特殊的跳转类指令,第17位表示绝对地址与相对地址的标志;16:0位表示地址偏移量.指令格式如图3所示.</p>
                </div>
                <div class="area_img" id="32">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/WXYJ201909015_032.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图3 指令格式图" src="Detail/GetImg?filename=images/WXYJ201909015_032.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit"><b>图</b>3 <b>指令格式图</b>  <a class="btn-zoomin" href="Detail/GetImg?filename=images/WXYJ201909015_032.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <div class="p1">
                    <p id="33">处理器内部包含42条相互独立的指令,对于扩展类指令如数据移动中的LDM、STM以及超越函数预留有指令格式.具体的指令如表1所示.</p>
                </div>
                <h4 class="anchor-tag" id="34" name="34">3.2 <b>流水线结构</b></h4>
                <div class="p1">
                    <p id="35">处理器采用特殊的四级流水线设计,分别包括取指、译码、执行、回写四个阶段.考虑到本设计中SIMT架构的特殊性,内部包含8个运算单元,因此取指和译码两级是8个PE运算单元共享,执行与回写两级在8个运算单元之间分别处理.</p>
                </div>
                <div class="area_img" id="36">
                    <p class="img_tit"><b>表</b>1 <b>指令集</b> <a class="downexcel" onclick="DownLoadReportExcel(this)">导出到EXCEL</a></p>
                    <p class="img_tit"></p>
                    <p class="img_note"></p>
                    <table id="36" border="1"><tr><td><br />指令类型</td><td>操作</td><td>数量</td></tr><tr><td><br />定点指令</td><td>+、-、*、/、比较</td><td>10</td></tr><tr><td><br />浮点指令</td><td>+、-、*、/、比较</td><td>10</td></tr><tr><td><br />逻辑移位</td><td>&amp;、|、～、^、&lt;&lt;、&gt;&gt;、&gt;&gt;&gt;</td><td>7</td></tr><tr><td><br />数据移动</td><td>MOV、SWAP、SETB、NEG、LDL、STL</td><td>6</td></tr><tr><td><br />控制指令</td><td>CALL、RETN、JUMP SETM、REVM、ENDM</td><td>6</td></tr><tr><td><br />同步</td><td>SYNC</td><td>1</td></tr><tr><td><br />其他指令</td><td>NOOP、HALT</td><td>2</td></tr></table>
                    <form name="form" action="/kxreader/Detail/DownloadReportExcel" method="POST" style="display:inline">
                        <input type="hidden" name="hidTable" value="" />
                        <input type="hidden" name="hidFileName" value="" />
                    </form>
                    <p class="img_note"></p>
                    <p class="img_note"></p>
                </div>
                <div class="p1">
                    <p id="37">取指阶段:在外部调度机制的调度下,选择不同warp所提供的PC值,进行正常PC自加4取指令.在内部设计过程中,因为需要支持8个warp的程序调度机制,所以8个对应的初始PC值进行分别存放,保证不同warp切换过程中PC值选择的正确性.</p>
                </div>
                <div class="p1">
                    <p id="38">译码阶段:对指令进行分析,将其划分为不同类型,同时将指令对应的opcode以及寄存器信息下发到每一个PE运算单元.对于不同warp的切换,通过内部FIFO来保存当前译码的信息.</p>
                </div>
                <div class="p1">
                    <p id="39">执行阶段:本设计的特殊之处在于执行级采用8个PE运算单元,实现多线程的并行化运算处理.通过译码部分的opcode以及寄存器号,分别实现不同类型的运算机制.通过不同的线程切换,选取线程对应的寄存器单元,从而取出对应的操作数,进行相应运算.</p>
                </div>
                <div class="p1">
                    <p id="40">单个运算单元内部详细电路结构如图4所示.根据指令集的特点以及执行周期的多少,将指令进行划分,设计了7条算数逻辑流水线:</p>
                </div>
                <div class="p1">
                    <p id="41">一个定点加减/比较/移位/逻辑运算器;</p>
                </div>
                <div class="p1">
                    <p id="42">一个定点乘法器;</p>
                </div>
                <div class="p1">
                    <p id="43">一个定点除法器;</p>
                </div>
                <div class="p1">
                    <p id="44">一个32位浮点加减/比较运算器;</p>
                </div>
                <div class="p1">
                    <p id="45">一个32位浮点乘法器;</p>
                </div>
                <div class="p1">
                    <p id="46">一个32位浮点除法器;</p>
                </div>
                <div class="p1">
                    <p id="47">一条数据移动转换流水线.</p>
                </div>
                <div class="area_img" id="48">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/WXYJ201909015_048.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图4 单个运算单元结构图" src="Detail/GetImg?filename=images/WXYJ201909015_048.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit"><b>图</b>4 <b>单个运算单元结构图</b>  <a class="btn-zoomin" href="Detail/GetImg?filename=images/WXYJ201909015_048.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <div class="p1">
                    <p id="49">通过译码部分的opcode以及寄存器号,分别实现不同类型的运算机制.通过不同的线程切换,选取线程对应的寄存器单元,从而取出对应的操作数,进行相应运算.这样做的目的是为了提高电路的利用率,并且对后续电路的可扩展提供支持.本设计的SIMT处理器,最大特点是各线程的寄存器是私有的,线程与线程之间无法直接访问数据,必须通过共享存储来完成.本设计最大支持64个线程,因此需要8个寄存器文档,分别存放于8个PE内部,每个寄存器文档包含有128个寄存器,依据线程的多少进行动态分配.</p>
                </div>
                <div class="p1">
                    <p id="50">为了提高运算效率,对PE运算的结果,通过添加前馈机制保证寄存器读写数据的高效性.</p>
                </div>
                <div class="p1">
                    <p id="51">回写阶段:包括回写寄存器与回写存储,对执行阶段的运算结果,按照不同线程回写到PE所对应的私有寄存器或者共享存储中.</p>
                </div>
                <h4 class="anchor-tag" id="52" name="52">3.3 <b>控制电路设计</b></h4>
                <div class="p1">
                    <p id="53">控制电路的设计主要是对8个PE运算单元的控制与管理,保证8个PE运算单元正常运算.控制电路包括线程状态控制器和运算资源控制器两部分.线程状态控制器是对不同线程之间的控制,运算资源控制器是对不同PE资源的使用进行控制.</p>
                </div>
                <h4 class="anchor-tag" id="54" name="54">3.3.1 线程状态控制器</h4>
                <div class="p1">
                    <p id="55">SIMT架构的优势在于,允许每个线程可以有不同的分支,执行不同的操作,实现并行的条件跳转指令.因此添加线程状态控制器,通过比较指令的比较结果,分别对8个PE运算单元的执行状态进行控制.</p>
                </div>
                <div class="p1">
                    <p id="56">线程状态控制器主要功能是对任务执行中各个线程分支进行管理,在处理应用程序中比较指令时,根据寄存器文件堆下发的相关信号对线程分支的真假状态进行标记或修改,下发8个线程的真假信号.</p>
                </div>
                <div class="p1">
                    <p id="57">线程状态控制结构如图5所示,在相关指令译码后,分别从8个线程对应的寄存器中取出8个线程的比较结果(ch_thrd_ste0,…ch_thrd_ste7),通过当前比较结果的逻辑值0或1来表示当前线程的真假;同时,需要对线程的上一个状态state和寄存器读取的比较结果cmp_rslt进行拼接堆栈;堆栈的同时,对栈的指针stack_top进行自加1操作.在跳出当前的分支时,需要将上一个状态进行弹栈,同时对栈指针stack_top进行自减1操作,以保证线程状态和程序运行的正确性.考虑到8个线程的同时运算,所以需要使用8个栈分别进行存放.在嵌套过程中,对于每一次的弹栈操作,需要考虑到多重分支条件下,线程状态的真假情况.因此,在弹栈过程中需要采用前馈机制,在每一次弹栈过程中考虑到上一次的线程状态,依次类推,直到分支嵌套的顶层,从而实现多线程的并行分支运算.本设计中,对于分支跳转类指令,最多支持16层嵌套.采用深度为16、位宽为2的一个寄存器堆作为栈,用于指令嵌套时的保存和恢复.栈中主要保存线程的真假和比较结果,压栈和弹栈时会同时被保存或恢复.</p>
                </div>
                <div class="area_img" id="58">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/WXYJ201909015_058.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图5 线程状态控制结构图" src="Detail/GetImg?filename=images/WXYJ201909015_058.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit"><b>图</b>5 <b>线程状态控制结构图</b>  <a class="btn-zoomin" href="Detail/GetImg?filename=images/WXYJ201909015_058.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <h4 class="anchor-tag" id="59" name="59">3.3.2 运算资源控制器</h4>
                <div class="p1">
                    <p id="60">运算资源控制器是对8个运算单元使用选择、数据访存以及异常信息进行处理.根据设计要求,在选择当前warp后,需要对当前warp所需的PE资源进行配置,从而主动选择不同的PE资源.在程序执行过程中,通过不同的PE资源控制,实现线程的动态分配,最大化的使用PE资源.</p>
                </div>
                <div class="p1">
                    <p id="61">运算资源控制结构如图6所示,由于设计是8个运算单元的并行化处理,所以访存需要8个通道,分别包括(wr_data、wr_addr、reg_data);根据当前线程的真假状态进行传递.出现运算异常后,需要对异常信息上报,考虑到单指令多线程,当前指令的PC相同,所以根据线程的真假选取PC值,并对8个线程的异常信号flag_en进行拼接.在处理浮点除法运算时,考虑到数据的不同导致运算时间不同,无法进行流水线操作,所以需要中断流水线操作;等待8个线程全部运算结束后,发送free信号结束中断流水线信号,进行正常的流水线操作.</p>
                </div>
                <div class="area_img" id="62">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/WXYJ201909015_062.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图6 运算资源控制结构图" src="Detail/GetImg?filename=images/WXYJ201909015_062.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit"><b>图</b>6 <b>运算资源控制结构图</b>  <a class="btn-zoomin" href="Detail/GetImg?filename=images/WXYJ201909015_062.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <div class="p1">
                    <p id="63">定点指令与浮点指令的混合使用过程中,当出现数据相关性时,需要在汇编代码中插入NOOP操作,此时如果产生了程序的warp切换,PE运算单元继续运算当前的操作,并且将当前执行的现场信息保存,保证运算结束后可以将结果回写到对应的寄存器位置.对于warp的切换,PE同时切换到不同的线程进行运算,保证数据处理的高效性.</p>
                </div>
                <h3 id="64" name="64" class="anchor-tag">4 <b>验证结果与分析</b></h3>
                <h4 class="anchor-tag" id="65" name="65">4.1 FPGA<b>验证</b></h4>
                <div class="p1">
                    <p id="66">将组控制单元嵌入整体设计中,包括外围MMU单元、AXI总线以及DDR,在XiLinx公司VirtexUltraSacle系列的xcvu440-flga2892-2-e FPGA开发板上,搭建仿真验证平台进行功能验证.</p>
                </div>
                <div class="p1">
                    <p id="67">验证平台结构如图7所示,其中,DW_2x2为异步转换核,用于频率的匹配;各模块互连采用AXI4(2V2)总线;SM组处理器包括MMU存储管理单元和GCU组控制单元两部分;程序和数据通过上位机写入DDR中.</p>
                </div>
                <div class="area_img" id="68">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/WXYJ201909015_068.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图7 仿真验证平台结构图" src="Detail/GetImg?filename=images/WXYJ201909015_068.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit"><b>图</b>7 <b>仿真验证平台结构图</b>  <a class="btn-zoomin" href="Detail/GetImg?filename=images/WXYJ201909015_068.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <div class="p1">
                    <p id="69">通过编写卷积、矩阵点积、bresenham画线以及顶点染色等十几个测试程序的汇编代码,对整体设计进行验证.将指令和数据通过上位机写入FPGA开发板的DDR中,然后处理器从DDR中读取指令和数据进行运算,最后将运算结果写回DDR中.通过采用setup debug抓取相关信号,截取部分仿真信号波形,如图8所示.</p>
                </div>
                <div class="area_img" id="70">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/WXYJ201909015_070.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图8 处理器仿真波形图" src="Detail/GetImg?filename=images/WXYJ201909015_070.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit"><b>图</b>8 <b>处理器仿真波形图</b>  <a class="btn-zoomin" href="Detail/GetImg?filename=images/WXYJ201909015_070.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <div class="p1">
                    <p id="71">仿真结果显示:对于所有的测试用例仿真结果全部正确.</p>
                </div>
                <div class="p1">
                    <p id="72">对比本文处理器在不同矩阵阶数下,通过PE资源以及线程的选择,统计完成矩阵运算所需要的时钟数,并计算多线程与单线程运算的性能参数.处理器运算性能如表2所示.</p>
                </div>
                <div class="area_img" id="73">
                    <p class="img_tit"><b>表</b>2 <b>处理器运算性能表</b> <a class="downexcel" onclick="DownLoadReportExcel(this)">导出到EXCEL</a></p>
                    <p class="img_tit"></p>
                    <p class="img_note"></p>
                    <table id="73" border="1"><tr><td><br />阶数</td><td>PE资源/线程</td><td>时钟数</td><td>性能提升</td></tr><tr><td rowspan="2"><br />4</td><td><br />1/1</td><td>5 483</td><td></td></tr><tr><td><br />4/16</td><td>874</td><td>84.06%</td></tr><tr><td rowspan="2"><br />8</td><td><br />1/1</td><td>40 764</td><td></td></tr><tr><td><br />8/64</td><td>3 407</td><td>91.49%</td></tr><tr><td rowspan="2"><br />16</td><td><br />1/1</td><td>316 779</td><td></td></tr><tr><td><br />8/64</td><td>19 394</td><td>93.88%</td></tr><tr><td rowspan="2"><br />32</td><td><br />1/1</td><td>2 508 480</td><td></td></tr><tr><td><br />8/64</td><td>78 533</td><td>96.59%</td></tr></table>
                    <form name="form" action="/kxreader/Detail/DownloadReportExcel" method="POST" style="display:inline">
                        <input type="hidden" name="hidTable" value="" />
                        <input type="hidden" name="hidFileName" value="" />
                    </form>
                    <p class="img_note"></p>
                    <p class="img_note"></p>
                </div>
                <div class="p1">
                    <p id="74">从表2中可以看出,对于不同阶数的矩阵运算,多线程的运算性能提升相对于单线程,性能提升超过80%,而且随着矩阵阶数的增加,性能提升也在增加.因此,在数据量增大的过程中,通过多线程的并行化处理,更能体现本设计高性能处理的优势.</p>
                </div>
                <h4 class="anchor-tag" id="75" name="75">4.2 <b>综合性能分析</b></h4>
                <div class="p1">
                    <p id="76">采用SYNOPSYS公司Design-Compile在SMIC 65nm CMOS工艺标准单元库对处理器部分进行综合验证,结果如表3所示.</p>
                </div>
                <div class="area_img" id="77">
                    <p class="img_tit"><b>表</b>3 <b>综合性能表</b> <a class="downexcel" onclick="DownLoadReportExcel(this)">导出到EXCEL</a></p>
                    <p class="img_tit"></p>
                    <p class="img_note"></p>
                    <table id="77" border="1"><tr><td><br />性能参数</td><td>大小</td></tr><tr><td><br />时钟频率</td><td>370 MHz</td></tr><tr><td><br />功耗</td><td>4.251 mw</td></tr><tr><td><br />面积</td><td>0.662 8 mm<sup>2</sup></td></tr></table>
                    <form name="form" action="/kxreader/Detail/DownloadReportExcel" method="POST" style="display:inline">
                        <input type="hidden" name="hidTable" value="" />
                        <input type="hidden" name="hidFileName" value="" />
                    </form>
                    <p class="img_note"></p>
                    <p class="img_note"></p>
                </div>
                <div class="p1">
                    <p id="78">处理器部分设计占用FPGA的资源如表4所示.</p>
                </div>
                <div class="area_img" id="79">
                    <p class="img_tit"><b>表</b>4 <b>处理器</b>FPGA<b>资源占用表</b> <a class="downexcel" onclick="DownLoadReportExcel(this)">导出到EXCEL</a></p>
                    <p class="img_tit"></p>
                    <p class="img_note"></p>
                    <table id="79" border="1"><tr><td><br />模块</td><td>占用资源</td><td>利用率/%</td></tr><tr><td><br />LUT</td><td>61 574/2 532 960</td><td>2.43</td></tr><tr><td><br />LUTRAM</td><td>720/459 360</td><td>0.16</td></tr><tr><td><br />FF</td><td>57 704/5 065 920</td><td>1.14</td></tr><tr><td><br />DSP</td><td>32/2 880</td><td>1.11</td></tr><tr><td><br />BUFG</td><td>1/1 440</td><td>0.07</td></tr></table>
                    <form name="form" action="/kxreader/Detail/DownloadReportExcel" method="POST" style="display:inline">
                        <input type="hidden" name="hidTable" value="" />
                        <input type="hidden" name="hidFileName" value="" />
                    </form>
                    <p class="img_note"></p>
                    <p class="img_note"></p>
                </div>
                <h3 id="80" name="80" class="anchor-tag">5 <b>结束语</b></h3>
                <div class="p1">
                    <p id="81">本文通过整体电路流水线、线程状态控制器以及PE资源控制器的设计,实现了处理器对大量数据的并行化、高性能处理;通过搭建FPGA仿真验证平台,完成了整体电路的多种程序测试.对比不同阶数矩阵的运算性能情况,结果表明,本设计的多线程处理相对于单线程处理,性能提升超过80%.因此,对机器学习方面的大数据量处理,本设计处理速度将有很大的提高.本设计电路的可扩展性较强,通过增加超越函数指令和电路,可应用于DSP中FFT的运算、GPU中图形的处理以及向量阵列运算等方面.</p>
                </div>

        <!--brief end-->
        
        <!--conten left  end-->
        <!--增强附件-->
        

        <!--reference start-->
            <div class="reference anchor-tag" id="a_bibliography">
                    <h3>参考文献</h3>
                                        <p id="3">
                            <a id="bibliography_1" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Application of artificial intelligence in Internet of Things">

                                <b>[1]</b> ABDULHAFIS ABDULAZEEZ OSUWA,ESOSA BLESSING EKHORAGBON,LAI TIAN FAT.Application of artificial intelligence in Internet of Things[C]//2017 9th International Conference on Computational Intelligence and Communication Networks (CICN).Berlin,2017:169-173.
                            </a>
                        </p>
                        <p id="5">
                            <a id="bibliography_2" target="_blank" href="http://scholar.cnki.net/result.aspx?q=A simultaneous multi-threading heterogeneous object recognition processor with machine learning based dynamic resource management">

                                <b>[2]</b> JINWOOK OH,GYEONGHOON KIM,JUNYOUNG PARK,et al.A simultaneous multi-threading heterogeneous object recognition processor with machine learning based dynamic resource management[J].IEEE COOL Chips XV,2012:1-3.DOI:10.1109/COOLChips.2012.6216579.
                            </a>
                        </p>
                        <p id="7">
                            <a id="bibliography_3" target="_blank" href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=JSJK201402001&amp;v=MjIwMzJyWTlGWllRS0RIODR2UjRUNmo1NE8zenFxQnRHRnJDVVJMT2VaZVZ1Rnlua1c3N05MejdCWmJHNEg5WE0=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">

                                <b>[3]</b> 李涛,杨婷,易学渊,等.萤火虫2:一种多态并行机的硬件体系结构[J].计算机工程与科学,2014,36(2):191-200.
                            </a>
                        </p>
                        <p id="9">
                            <a id="bibliography_4" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Design and development of low cost multicore processor for parallel computation">

                                <b>[4]</b> ANKIT BANSAL,PRERNA SAINI.Design and development of low cost multicore processor for parallel computation[C]//2016 2nd Inter- national Conference on Communication Control and Intelligent Systems.Mathura,India,IEEE Micro,2016:18-20.
                            </a>
                        </p>
                        <p id="11">
                            <a id="bibliography_5" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Accelerating SAR imaging using vector extension on multi-core SIMD CPU">

                                <b>[5]</b> GUOJUN LI,FAN ZHANG,LIXIANG MA,et al.Accelerating SAR imaging using vector extension on multi-core SIMD CPU[C]//2015 IEEE International Geoscience and Remote Sensing Symposium (IGARSS).Milan,Italy,2015:537-540.
                            </a>
                        </p>
                        <p id="13">
                            <a id="bibliography_6" target="_blank" href="http://scholar.cnki.net/result.aspx?q=An implementation of a SIMT architecture-based stream processor">

                                <b>[6]</b> GYUTAEK KYUNG,CHANGMIN JUNG,KWANGYEOB LEEG.An implementation of a SIMT architecture-based stream processor[C]//TENCON 2014.2014 IEEE Region 10 Conference.Bangkok,Thailand,2014:1-5.
                            </a>
                        </p>
                        <p id="15">
                            <a id="bibliography_7" target="_blank" href="http://scholar.cnki.net/result.aspx?q=NVIDIA Fermi Compute Architecture Whitepaper[OL]">

                                <b>[7]</b> NVIDIA.NVIDIA's next generation CUDA compute architecture:femi-TM,v1.1 [EB/OL].(2009-09-11).http://www.nvidia.com/content/PDF/fermi_white_papers/NVIDIA_Fermi_Compute_Architecture_Whitepaper.pdf.
                            </a>
                        </p>
                        <p id="17">
                            <a id="bibliography_8" target="_blank" href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=WXYJ201401007&amp;v=MDIwNjR2UjRUNmo1NE8zenFxQnRHRnJDVVJMT2VaZVZ1Rnlua1c3N05NalhTWkxHNEg5WE1ybzlGWTRRS0RIODQ=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">

                                <b>[8]</b> 徐元旭,张超,杨兵,等.一种易实现的SIMT调度模型分析[J].微电子学与计算机,2014,31(1):25-28.
                            </a>
                        </p>
            </div>
        <!--reference end-->
        <!--footnote start-->
        <!--footnote end-->



    </div>

        <input id="fileid" type="hidden" value="WXYJ201909015" />
        <input id="dpi" type="hidden" value="800" />
    </div>

<script>
var _hmt = _hmt || [];
(function() {
  var hm = document.createElement("script");
  hm.src = "https://hm.baidu.com/hm.js?6e967eb120601ea41b9d312166416aa6";
  var s = document.getElementsByTagName("script")[0];
  s.parentNode.insertBefore(hm, s);
})();
</script>

    


<input id="hid_uid" name="hid_uid" type="hidden" value="WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
<input id="hid_kLogin_headerUrl" name="hid_kLogin_headerUrl" type="hidden" value="/KLogin/Request/GetKHeader.ashx%3Fcallback%3D%3F" />
<input id="hid_kLogin_footerUrl" name="hid_kLogin_footerUrl" type="hidden" value="/KLogin/Request/GetKFooter.ashx%3Fcallback%3D%3F" />
<div class="btn-link" style="display: none"><a target="_blank" href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=WXYJ201909015&amp;v=MDQ0NjVSNFQ2ajU0TzN6cXFCdEdGckNVUkxPZVplVnVGeW5rVzc3S01qWFNaTEc0SDlqTXBvOUVZWVFLREg4NHY=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bFF0dU9NTmdMQ0V1SURuSmxZZz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">知网节</a></div>
<div class="popflow" id="popupTips" style="display: none;">
    <div class="popflowArr"></div>
    <div class="popflowCot">
        <div class="hd"><a href="javascript:void(0);" onclick="$('#popupTips').hide();$('#popupmsg').html('')" class="close">X</a></div>
        <div class="bd">
            <p class="mes" id="popupmsg" name="popupmsg"></p>
          
        </div>
    </div>
</div>
<input type="hidden" id="myexport" value="//kns.cnki.net" />

<input type="hidden" id="KPCAPIPATH" value="//ishufang.cnki.net" />
<input type="hidden" id="CitedTimes" value="" />
<div class="link" id="GLSearch" style="display: none;">
    <i class="icon-trangle"></i>
    <div class="inner">
        <a class="icon" id="copytext">复制</a>
        <a class="icon" target="_blank" onclick="searchCRFD(this)">工具书搜索</a>
    </div>
</div>




<input id="hidVirtualPath" name="hidVirtualPath" type="hidden" value="/kxreader" />
<script src="/kxreader/bundles/detail?v=-ULdk-c6FkZHtJA2KAXPgHnyA8mtgyPnBde_C2VZ2BY1"></script>

<script src="/kxreader/Scripts/layer.min.js" type="text/javascript"></script>

<div id="footerBox" class="rootw footer">
</div>
<script>
    if (typeof FlushLogin == 'function') {
        FlushLogin();
    }
    modifyEcpHeader(true);
</script>

<!--图片放大功能 start-->
<script src="/kxreader/bundles/imagebox?v=W4phPu9SNkGcuPeJclikuVE3PpRyIW_gnfjm_19nynI1"></script>

<script type="text/javascript">
    $(function () {
        var j = $.noConflict();
        j(function () {
            j(".zoom-in,.btn-zoomin").imgbox({
                'alignment': 'center',
                'allowMultiple': false,
                'overlayShow': true
            });
        })
    });
</script>
<!--图片放大功能 end-->
<div class="fixedbar">
    <div class="backtop hiddenV" id="backtop">
        <a id="backTopSide" href="javascript:scroll(0,0);" title=""></a>
    </div>
</div>
<script type="text/javascript" src="/kxreader/Scripts/MathJax-2.6-latest/MathJax.js?config=MML_HTMLorMML-full"></script>

</body>
</html>
