{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1650220914421 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1650220914422 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "GreenMachine 5CSEBA6U23I7 " "Selected device 5CSEBA6U23I7 for design \"GreenMachine\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1650220914470 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1650220914530 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1650220914530 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1650220915084 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1650220915117 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1650220915251 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1650220915378 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "34 179 " "No exact pin location assignment(s) for 34 pins of 179 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1650220915692 ""}
{ "Error" "ECIO_NUM_USER_IO_CAPACITY_EXCEEDED" "179 145 " "Design requires 179 user-specified I/O pins -- too many to fit in the 145 user I/O pin locations available in the selected device" { { "Info" "ICIO_NUM_USER_IO_CAPACITY_EXCEEDED_SUBMSG1" "179 179 0 " "Current design requires 179 user-specified I/O pins -- 179 normal user-specified I/O pins and 0 programming pins that have been constrained to use dual-purpose I/O pin locations" {  } {  } 0 179001 "Current design requires %1!d! user-specified I/O pins -- %2!d! normal user-specified I/O pins and %3!d! programming pins that have been constrained to use dual-purpose I/O pin locations" 0 0 "Design Software" 0 -1 1650220926779 ""} { "Info" "ICIO_NUM_USER_IO_CAPACITY_EXCEEDED_SUBMSG2" "145 117 28 " "Targeted device has 145 I/O pin locations available for user I/O -- 117 general-purpose I/O pins and 28 dual-purpose I/O pins" {  } {  } 0 179002 "Targeted device has %1!d! I/O pin locations available for user I/O -- %2!d! general-purpose I/O pins and %3!d! dual-purpose I/O pins" 0 0 "Design Software" 0 -1 1650220926779 ""}  } {  } 0 179000 "Design requires %1!d! user-specified I/O pins -- too many to fit in the %2!d! user I/O pin locations available in the selected device" 0 0 "Fitter" 0 -1 1650220926779 ""}
{ "Error" "EFSV_FITCC_ERROR_DURING_CONSTRAINTS_PROPAGATION" "" "An error occurred while applying the periphery constraints. Review the offending constraints and rerun the Fitter." {  } {  } 0 12289 "An error occurred while applying the periphery constraints. Review the offending constraints and rerun the Fitter." 0 0 "Fitter" 0 -1 1650220926781 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:11 " "Fitter preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650220926782 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1650220929050 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "111 " "Following 111 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[0\] a permanently disabled " "Pin ARDUINO_IO\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 323 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[1\] a permanently disabled " "Pin ARDUINO_IO\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 324 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[2\] a permanently disabled " "Pin ARDUINO_IO\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 325 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[3\] a permanently disabled " "Pin ARDUINO_IO\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 326 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[4\] a permanently disabled " "Pin ARDUINO_IO\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 327 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[5\] a permanently disabled " "Pin ARDUINO_IO\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 328 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[6\] a permanently disabled " "Pin ARDUINO_IO\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 329 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[7\] a permanently disabled " "Pin ARDUINO_IO\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 330 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[8\] a permanently disabled " "Pin ARDUINO_IO\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 331 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[9\] a permanently disabled " "Pin ARDUINO_IO\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 332 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[10\] a permanently disabled " "Pin ARDUINO_IO\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 333 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[11\] a permanently disabled " "Pin ARDUINO_IO\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 334 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[12\] a permanently disabled " "Pin ARDUINO_IO\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 335 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[13\] a permanently disabled " "Pin ARDUINO_IO\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 336 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[14\] a permanently disabled " "Pin ARDUINO_IO\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 337 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[15\] a permanently disabled " "Pin ARDUINO_IO\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 338 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_RESET_N a permanently disabled " "Pin ARDUINO_RESET_N has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 461 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 339 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 340 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 341 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 342 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 343 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 344 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 345 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 346 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 347 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 348 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 349 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 350 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 351 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 352 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 353 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 354 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 355 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 356 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 357 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 358 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 359 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 360 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 361 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 362 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 363 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 364 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 365 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 366 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 367 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 368 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 369 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 370 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 371 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 372 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 373 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 374 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 375 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 376 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 377 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 378 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 379 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 380 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 381 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 382 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 383 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 384 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 385 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 386 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 387 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 388 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 389 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 390 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 391 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 392 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 393 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 394 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 395 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 396 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 397 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 398 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 399 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 400 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 401 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 402 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 403 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 404 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 405 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 406 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 407 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 408 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 409 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 410 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HDMI_I2C_SCL a permanently disabled " "Pin HDMI_I2C_SCL has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HDMI_I2C_SCL } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_I2C_SCL" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 465 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HDMI_I2C_SDA a permanently disabled " "Pin HDMI_I2C_SDA has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HDMI_I2C_SDA } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_I2C_SDA" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 466 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HDMI_I2S a permanently disabled " "Pin HDMI_I2S has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HDMI_I2S } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_I2S" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 467 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HDMI_LRCLK a permanently disabled " "Pin HDMI_LRCLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HDMI_LRCLK } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_LRCLK" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 468 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HDMI_MCLK a permanently disabled " "Pin HDMI_MCLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HDMI_MCLK } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_MCLK" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 469 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HDMI_SCLK a permanently disabled " "Pin HDMI_SCLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HDMI_SCLK } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_SCLK" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 470 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LSENSOR_SCL a permanently disabled " "Pin LSENSOR_SCL has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { LSENSOR_SCL } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 137 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 480 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LSENSOR_SDA a permanently disabled " "Pin LSENSOR_SDA has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { LSENSOR_SDA } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 138 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 481 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MPU_AD0_SDO a permanently disabled " "Pin MPU_AD0_SDO has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { MPU_AD0_SDO } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 139 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 482 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MPU_SCL_SCLK a permanently disabled " "Pin MPU_SCL_SCLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { MPU_SCL_SCLK } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 486 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MPU_SDA_SDI a permanently disabled " "Pin MPU_SDA_SDI has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { MPU_SDA_SDI } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 144 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 487 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RH_TEMP_I2C_SCL a permanently disabled " "Pin RH_TEMP_I2C_SCL has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { RH_TEMP_I2C_SCL } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 489 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RH_TEMP_I2C_SDA a permanently disabled " "Pin RH_TEMP_I2C_SDA has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { RH_TEMP_I2C_SDA } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 147 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 490 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "TMD_D\[0\] a permanently disabled " "Pin TMD_D\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { TMD_D[0] } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 148 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 449 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "TMD_D\[1\] a permanently disabled " "Pin TMD_D\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { TMD_D[1] } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 148 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 450 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "TMD_D\[2\] a permanently disabled " "Pin TMD_D\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { TMD_D[2] } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 148 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 451 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "TMD_D\[3\] a permanently disabled " "Pin TMD_D\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { TMD_D[3] } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 148 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 452 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "TMD_D\[4\] a permanently disabled " "Pin TMD_D\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { TMD_D[4] } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 148 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 453 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "TMD_D\[5\] a permanently disabled " "Pin TMD_D\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { TMD_D[5] } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 148 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 454 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "TMD_D\[6\] a permanently disabled " "Pin TMD_D\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { TMD_D[6] } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 148 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 455 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "TMD_D\[7\] a permanently disabled " "Pin TMD_D\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { TMD_D[7] } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 148 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 456 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BT_KEY a permanently enabled " "Pin BT_KEY has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { BT_KEY } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 133 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 476 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650220929080 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1650220929080 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "157 " "Following 157 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ADC_CONVST GND " "Pin ADC_CONVST has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ADC_CONVST } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CONVST" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 457 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ADC_SCK GND " "Pin ADC_SCK has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ADC_SCK } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCK" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 458 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ADC_SDI GND " "Pin ADC_SDI has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ADC_SDI } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SDI" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 459 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HDMI_TX_CLK GND " "Pin HDMI_TX_CLK has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HDMI_TX_CLK } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_CLK" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 471 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HDMI_TX_D\[0\] GND " "Pin HDMI_TX_D\[0\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HDMI_TX_D[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[0\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 411 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HDMI_TX_D\[1\] GND " "Pin HDMI_TX_D\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HDMI_TX_D[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[1\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 412 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HDMI_TX_D\[2\] GND " "Pin HDMI_TX_D\[2\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HDMI_TX_D[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[2\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 413 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HDMI_TX_D\[3\] GND " "Pin HDMI_TX_D\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HDMI_TX_D[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[3\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 414 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HDMI_TX_D\[4\] GND " "Pin HDMI_TX_D\[4\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HDMI_TX_D[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[4\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 415 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HDMI_TX_D\[5\] GND " "Pin HDMI_TX_D\[5\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HDMI_TX_D[5] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[5\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 416 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HDMI_TX_D\[6\] GND " "Pin HDMI_TX_D\[6\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HDMI_TX_D[6] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[6\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 417 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HDMI_TX_D\[7\] GND " "Pin HDMI_TX_D\[7\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HDMI_TX_D[7] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[7\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 418 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HDMI_TX_D\[8\] GND " "Pin HDMI_TX_D\[8\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HDMI_TX_D[8] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[8\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 419 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HDMI_TX_D\[9\] GND " "Pin HDMI_TX_D\[9\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HDMI_TX_D[9] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[9\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 420 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HDMI_TX_D\[10\] GND " "Pin HDMI_TX_D\[10\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HDMI_TX_D[10] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[10\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 421 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HDMI_TX_D\[11\] GND " "Pin HDMI_TX_D\[11\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HDMI_TX_D[11] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[11\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 422 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HDMI_TX_D\[12\] GND " "Pin HDMI_TX_D\[12\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HDMI_TX_D[12] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[12\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 423 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HDMI_TX_D\[13\] GND " "Pin HDMI_TX_D\[13\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HDMI_TX_D[13] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[13\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 424 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HDMI_TX_D\[14\] GND " "Pin HDMI_TX_D\[14\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HDMI_TX_D[14] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[14\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 425 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HDMI_TX_D\[15\] GND " "Pin HDMI_TX_D\[15\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HDMI_TX_D[15] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[15\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 426 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HDMI_TX_D\[16\] GND " "Pin HDMI_TX_D\[16\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HDMI_TX_D[16] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[16\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 427 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HDMI_TX_D\[17\] GND " "Pin HDMI_TX_D\[17\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HDMI_TX_D[17] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[17\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 428 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HDMI_TX_D\[18\] GND " "Pin HDMI_TX_D\[18\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HDMI_TX_D[18] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[18\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 429 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HDMI_TX_D\[19\] GND " "Pin HDMI_TX_D\[19\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HDMI_TX_D[19] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[19\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 430 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HDMI_TX_D\[20\] GND " "Pin HDMI_TX_D\[20\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HDMI_TX_D[20] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[20\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 431 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HDMI_TX_D\[21\] GND " "Pin HDMI_TX_D\[21\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HDMI_TX_D[21] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[21\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 432 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HDMI_TX_D\[22\] GND " "Pin HDMI_TX_D\[22\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HDMI_TX_D[22] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[22\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 433 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HDMI_TX_D\[23\] GND " "Pin HDMI_TX_D\[23\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HDMI_TX_D[23] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[23\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 434 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HDMI_TX_DE GND " "Pin HDMI_TX_DE has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HDMI_TX_DE } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_DE" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 472 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HDMI_TX_HS GND " "Pin HDMI_TX_HS has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HDMI_TX_HS } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_HS" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 473 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HDMI_TX_VS GND " "Pin HDMI_TX_VS has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HDMI_TX_VS } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_VS" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 475 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED\[0\] GND " "Pin LED\[0\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { LED[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[0\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 437 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED\[1\] GND " "Pin LED\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { LED[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[1\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 438 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED\[2\] GND " "Pin LED\[2\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { LED[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[2\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 439 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED\[3\] GND " "Pin LED\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { LED[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[3\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 440 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED\[4\] GND " "Pin LED\[4\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { LED[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[4\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 441 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED\[5\] GND " "Pin LED\[5\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { LED[5] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[5\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 442 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED\[6\] GND " "Pin LED\[6\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { LED[6] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[6\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 443 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED\[7\] GND " "Pin LED\[7\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { LED[7] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[7\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 444 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MPU_CS_n GND " "Pin MPU_CS_n has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { MPU_CS_n } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 140 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 483 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MPU_FSYNC GND " "Pin MPU_FSYNC has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { MPU_FSYNC } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 141 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 484 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "UART2USB_RTS GND " "Pin UART2USB_RTS has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { UART2USB_RTS } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 150 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 492 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "UART2USB_TX GND " "Pin UART2USB_TX has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { UART2USB_TX } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 494 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "WIFI_EN GND " "Pin WIFI_EN has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { WIFI_EN } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 153 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 495 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "WIFI_RST_n GND " "Pin WIFI_RST_n has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { WIFI_RST_n } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 154 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 496 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "WIFI_UART0_RTS GND " "Pin WIFI_UART0_RTS has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { WIFI_UART0_RTS } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 498 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "WIFI_UART0_TX GND " "Pin WIFI_UART0_TX has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { WIFI_UART0_TX } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 158 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 500 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ARDUINO_IO\[0\] VCC " "Pin ARDUINO_IO\[0\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 323 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ARDUINO_IO\[1\] VCC " "Pin ARDUINO_IO\[1\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 324 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ARDUINO_IO\[2\] VCC " "Pin ARDUINO_IO\[2\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 325 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ARDUINO_IO\[3\] VCC " "Pin ARDUINO_IO\[3\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 326 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ARDUINO_IO\[4\] VCC " "Pin ARDUINO_IO\[4\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 327 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ARDUINO_IO\[5\] VCC " "Pin ARDUINO_IO\[5\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 328 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ARDUINO_IO\[6\] VCC " "Pin ARDUINO_IO\[6\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 329 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ARDUINO_IO\[7\] VCC " "Pin ARDUINO_IO\[7\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 330 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ARDUINO_IO\[8\] VCC " "Pin ARDUINO_IO\[8\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 331 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ARDUINO_IO\[9\] VCC " "Pin ARDUINO_IO\[9\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 332 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ARDUINO_IO\[10\] VCC " "Pin ARDUINO_IO\[10\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 333 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ARDUINO_IO\[11\] VCC " "Pin ARDUINO_IO\[11\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 334 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ARDUINO_IO\[12\] VCC " "Pin ARDUINO_IO\[12\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 335 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ARDUINO_IO\[13\] VCC " "Pin ARDUINO_IO\[13\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 336 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ARDUINO_IO\[14\] VCC " "Pin ARDUINO_IO\[14\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 337 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ARDUINO_IO\[15\] VCC " "Pin ARDUINO_IO\[15\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 338 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ARDUINO_RESET_N VCC " "Pin ARDUINO_RESET_N has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 461 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[0\] VCC " "Pin GPIO_0\[0\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 339 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[1\] VCC " "Pin GPIO_0\[1\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 340 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[2\] VCC " "Pin GPIO_0\[2\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 341 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[3\] VCC " "Pin GPIO_0\[3\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 342 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[4\] VCC " "Pin GPIO_0\[4\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 343 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[5\] VCC " "Pin GPIO_0\[5\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 344 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[6\] VCC " "Pin GPIO_0\[6\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 345 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[7\] VCC " "Pin GPIO_0\[7\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 346 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[8\] VCC " "Pin GPIO_0\[8\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 347 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[9\] VCC " "Pin GPIO_0\[9\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 348 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[10\] VCC " "Pin GPIO_0\[10\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 349 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[11\] VCC " "Pin GPIO_0\[11\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 350 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[12\] VCC " "Pin GPIO_0\[12\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 351 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[13\] VCC " "Pin GPIO_0\[13\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 352 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[14\] VCC " "Pin GPIO_0\[14\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 353 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[15\] VCC " "Pin GPIO_0\[15\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 354 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[16\] VCC " "Pin GPIO_0\[16\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 355 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[17\] VCC " "Pin GPIO_0\[17\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 356 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[18\] VCC " "Pin GPIO_0\[18\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 357 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[19\] VCC " "Pin GPIO_0\[19\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 358 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[20\] VCC " "Pin GPIO_0\[20\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 359 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[21\] VCC " "Pin GPIO_0\[21\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 360 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[22\] VCC " "Pin GPIO_0\[22\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 361 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[23\] VCC " "Pin GPIO_0\[23\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 362 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[24\] VCC " "Pin GPIO_0\[24\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 363 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[25\] VCC " "Pin GPIO_0\[25\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 364 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[26\] VCC " "Pin GPIO_0\[26\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 365 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[27\] VCC " "Pin GPIO_0\[27\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 366 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[28\] VCC " "Pin GPIO_0\[28\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 367 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[29\] VCC " "Pin GPIO_0\[29\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 368 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[30\] VCC " "Pin GPIO_0\[30\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 369 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[31\] VCC " "Pin GPIO_0\[31\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 370 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[32\] VCC " "Pin GPIO_0\[32\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 371 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[33\] VCC " "Pin GPIO_0\[33\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 372 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[34\] VCC " "Pin GPIO_0\[34\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 373 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[35\] VCC " "Pin GPIO_0\[35\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 374 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[0\] VCC " "Pin GPIO_1\[0\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 375 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[1\] VCC " "Pin GPIO_1\[1\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 376 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[2\] VCC " "Pin GPIO_1\[2\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 377 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[3\] VCC " "Pin GPIO_1\[3\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 378 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[4\] VCC " "Pin GPIO_1\[4\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 379 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[5\] VCC " "Pin GPIO_1\[5\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 380 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[6\] VCC " "Pin GPIO_1\[6\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 381 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[7\] VCC " "Pin GPIO_1\[7\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 382 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[8\] VCC " "Pin GPIO_1\[8\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 383 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[9\] VCC " "Pin GPIO_1\[9\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 384 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[10\] VCC " "Pin GPIO_1\[10\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 385 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[11\] VCC " "Pin GPIO_1\[11\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 386 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[12\] VCC " "Pin GPIO_1\[12\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 387 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[13\] VCC " "Pin GPIO_1\[13\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 388 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[14\] VCC " "Pin GPIO_1\[14\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 389 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[15\] VCC " "Pin GPIO_1\[15\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 390 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[16\] VCC " "Pin GPIO_1\[16\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 391 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[17\] VCC " "Pin GPIO_1\[17\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 392 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[18\] VCC " "Pin GPIO_1\[18\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 393 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[19\] VCC " "Pin GPIO_1\[19\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 394 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[20\] VCC " "Pin GPIO_1\[20\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 395 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[21\] VCC " "Pin GPIO_1\[21\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 396 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[22\] VCC " "Pin GPIO_1\[22\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 397 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[23\] VCC " "Pin GPIO_1\[23\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 398 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[24\] VCC " "Pin GPIO_1\[24\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 399 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[25\] VCC " "Pin GPIO_1\[25\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 400 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[26\] VCC " "Pin GPIO_1\[26\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 401 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[27\] VCC " "Pin GPIO_1\[27\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 402 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[28\] VCC " "Pin GPIO_1\[28\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 403 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[29\] VCC " "Pin GPIO_1\[29\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 404 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[30\] VCC " "Pin GPIO_1\[30\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 405 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[31\] VCC " "Pin GPIO_1\[31\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 406 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[32\] VCC " "Pin GPIO_1\[32\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 407 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[33\] VCC " "Pin GPIO_1\[33\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 408 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[34\] VCC " "Pin GPIO_1\[34\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 409 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[35\] VCC " "Pin GPIO_1\[35\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 410 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HDMI_I2C_SCL VCC " "Pin HDMI_I2C_SCL has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HDMI_I2C_SCL } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_I2C_SCL" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 465 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HDMI_I2C_SDA VCC " "Pin HDMI_I2C_SDA has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HDMI_I2C_SDA } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_I2C_SDA" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 466 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HDMI_I2S VCC " "Pin HDMI_I2S has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HDMI_I2S } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_I2S" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 467 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HDMI_LRCLK VCC " "Pin HDMI_LRCLK has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HDMI_LRCLK } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_LRCLK" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 468 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HDMI_MCLK VCC " "Pin HDMI_MCLK has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HDMI_MCLK } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_MCLK" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 469 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HDMI_SCLK VCC " "Pin HDMI_SCLK has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HDMI_SCLK } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_SCLK" } } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 470 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LSENSOR_SCL VCC " "Pin LSENSOR_SCL has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { LSENSOR_SCL } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 137 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 480 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LSENSOR_SDA VCC " "Pin LSENSOR_SDA has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { LSENSOR_SDA } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 138 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 481 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MPU_AD0_SDO VCC " "Pin MPU_AD0_SDO has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { MPU_AD0_SDO } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 139 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 482 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MPU_SCL_SCLK VCC " "Pin MPU_SCL_SCLK has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { MPU_SCL_SCLK } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 486 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MPU_SDA_SDI VCC " "Pin MPU_SDA_SDI has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { MPU_SDA_SDI } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 144 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 487 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "RH_TEMP_I2C_SCL VCC " "Pin RH_TEMP_I2C_SCL has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { RH_TEMP_I2C_SCL } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 489 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "RH_TEMP_I2C_SDA VCC " "Pin RH_TEMP_I2C_SDA has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { RH_TEMP_I2C_SDA } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 147 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 490 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "TMD_D\[0\] VCC " "Pin TMD_D\[0\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { TMD_D[0] } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 148 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 449 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "TMD_D\[1\] VCC " "Pin TMD_D\[1\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { TMD_D[1] } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 148 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 450 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "TMD_D\[2\] VCC " "Pin TMD_D\[2\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { TMD_D[2] } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 148 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 451 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "TMD_D\[3\] VCC " "Pin TMD_D\[3\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { TMD_D[3] } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 148 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 452 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "TMD_D\[4\] VCC " "Pin TMD_D\[4\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { TMD_D[4] } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 148 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 453 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "TMD_D\[5\] VCC " "Pin TMD_D\[5\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { TMD_D[5] } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 148 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 454 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "TMD_D\[6\] VCC " "Pin TMD_D\[6\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { TMD_D[6] } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 148 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 455 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "TMD_D\[7\] VCC " "Pin TMD_D\[7\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { TMD_D[7] } } } { "DE10_Nano_golden_top.v" "" { Text "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/DE10_Nano_golden_top.v" 148 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Chathuni/Desktop/InnovateFpga-SoC/" { { 0 { 0 ""} 0 456 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1650220929089 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1650220929089 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 11802 "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1650220929103 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 3 s 7 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 3 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5375 " "Peak virtual memory: 5375 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650220929758 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Apr 18 00:12:09 2022 " "Processing ended: Mon Apr 18 00:12:09 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650220929758 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650220929758 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650220929758 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1650220929758 ""}
