{
    "DESIGN_NAME": "test_sram_macro",
    "VERILOG_FILES": "dir::src/*.v",
    "CLOCK_PORT": "clk",
    "CLOCK_PERIOD": 10.0,
    "DESIGN_IS_CORE": true,
    "EXTRA_LEFS": "dir::macro/*.lef",
    "EXTRA_GDS_FILES": "dir::macro/*.gds",
    "VERILOG_FILES_BLACKBOX": "dir::macro/*.v",
    "VDD_NETS": "vccd1",
    "GND_NETS": "vssd1",
    "FP_PDN_MACRO_HOOKS": "submodule.sram0 vccd1 vssd1 vccd1 vssd1, submodule.sram1 vccd1 vssd1 vccd1 vssd1",
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 750 1250",
    "PL_TARGET_DENSITY": 0.25,
    "GRT_ADJUSTMEJT": 0.25,
    "MACRO_PLACEMENT_CFG": "dir::macro_placement.cfg",
    "PL_MACRO_HALO": "25 25",
    "FP_PDN_HORIZONTAL_HALO": 25,
    "FP_PDN_VERTICAL_HALO": 25,
    "RUN_KLAYOUT_XOR": false,
    "MAGIC_DRC_USE_GDS": false,
    "QUIT_ON_MAGIC_DRC": false




}
