Analysis & Synthesis report for DigitalClock
Sun Nov 03 12:24:53 2019
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis IP Cores Summary
  7. Partition Status Summary
  8. Dependent File Changes for Partition Top
  9. Partition for Top-Level Resource Utilization by Entity
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for stopWatch:uut11|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_5ef1:auto_generated
 14. Parameter Settings for User Entity Instance: Top-level Entity: |DigitalClock
 15. Parameter Settings for User Entity Instance: smg_funcmod:U1
 16. Parameter Settings for User Entity Instance: smg_encode_immdmod:U2
 17. Parameter Settings for User Entity Instance: timeSet:uut6
 18. Parameter Settings for User Entity Instance: oclockPlay:uut7
 19. Parameter Settings for User Entity Instance: dateSet:utt9
 20. Parameter Settings for User Entity Instance: alarmClock:uut10
 21. Parameter Settings for User Entity Instance: stopWatch:uut11
 22. Parameter Settings for User Entity Instance: stopWatch:uut11|RAM:RAM_inst|altsyncram:altsyncram_component
 23. Parameter Settings for User Entity Instance: iicBasemod:uut12
 24. Parameter Settings for User Entity Instance: iicBasemod:uut12|iic_savemod:U1
 25. Parameter Settings for User Entity Instance: timerMod:uut13
 26. Parameter Settings for Inferred Entity Instance: dateDisplay:utt8|lpm_divide:Mod0
 27. Parameter Settings for Inferred Entity Instance: dateDisplay:utt8|lpm_divide:Mod1
 28. Parameter Settings for Inferred Entity Instance: dateSet:utt9|lpm_divide:Mod0
 29. Parameter Settings for Inferred Entity Instance: dateSet:utt9|lpm_divide:Mod1
 30. Parameter Settings for Inferred Entity Instance: dateDisplay:utt8|lpm_mult:Mult0
 31. Parameter Settings for Inferred Entity Instance: dateDisplay:utt8|lpm_mult:Mult1
 32. Parameter Settings for Inferred Entity Instance: dateSet:utt9|lpm_mult:Mult0
 33. Parameter Settings for Inferred Entity Instance: dateSet:utt9|lpm_mult:Mult1
 34. Partition Dependent Files
 35. Post-Synthesis Netlist Statistics for Top Partition
 36. Port Connectivity Checks: "stopWatch:uut11|minCounter:uut3"
 37. Port Connectivity Checks: "stopWatch:uut11|minCounter:uut2"
 38. Port Connectivity Checks: "stopWatch:uut11|FreDiv:uut4"
 39. Port Connectivity Checks: "dateDisplay:utt8"
 40. Port Connectivity Checks: "minCounter:uut3"
 41. Port Connectivity Checks: "FreDiv:uut4"
 42. Elapsed Time Per Partition
 43. Analysis & Synthesis Messages
 44. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Nov 03 12:24:53 2019       ;
; Quartus II 64-Bit Version          ; 15.0.0 Build 145 04/22/2015 SJ Full Version ;
; Revision Name                      ; DigitalClock                                ;
; Top-level Entity Name              ; DigitalClock                                ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE6F17C8        ;                    ;
; Top-level entity name                                                      ; DigitalClock       ; DigitalClock       ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                        ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                    ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------+---------+
; hourCounter.v                    ; yes             ; User Verilog HDL File        ; F:/FPGAProject/DigitalClock/hourCounter.v                       ;         ;
; minCounter.v                     ; yes             ; User Verilog HDL File        ; F:/FPGAProject/DigitalClock/minCounter.v                        ;         ;
; DigitalClock.v                   ; yes             ; User Verilog HDL File        ; F:/FPGAProject/DigitalClock/DigitalClock.v                      ;         ;
; smg_funcmod.v                    ; yes             ; User Verilog HDL File        ; F:/FPGAProject/DigitalClock/smg_funcmod.v                       ;         ;
; smg_encode_immdmod.v             ; yes             ; User Verilog HDL File        ; F:/FPGAProject/DigitalClock/smg_encode_immdmod.v                ;         ;
; FreDiv.v                         ; yes             ; User Verilog HDL File        ; F:/FPGAProject/DigitalClock/FreDiv.v                            ;         ;
; output_files/timerSet.v          ; yes             ; User Verilog HDL File        ; F:/FPGAProject/DigitalClock/output_files/timerSet.v             ;         ;
; output_files/oclockPlay.v        ; yes             ; User Verilog HDL File        ; F:/FPGAProject/DigitalClock/output_files/oclockPlay.v           ;         ;
; dateDisplay.v                    ; yes             ; User Verilog HDL File        ; F:/FPGAProject/DigitalClock/dateDisplay.v                       ;         ;
; alarmClock.v                     ; yes             ; User Verilog HDL File        ; F:/FPGAProject/DigitalClock/alarmClock.v                        ;         ;
; stopWatch.v                      ; yes             ; User Verilog HDL File        ; F:/FPGAProject/DigitalClock/stopWatch.v                         ;         ;
; output_files/dateSet.v           ; yes             ; User Verilog HDL File        ; F:/FPGAProject/DigitalClock/output_files/dateSet.v              ;         ;
; output_files/microSecCounter.v   ; yes             ; User Verilog HDL File        ; F:/FPGAProject/DigitalClock/output_files/microSecCounter.v      ;         ;
; RAM.v                            ; yes             ; User Wizard-Generated File   ; F:/FPGAProject/DigitalClock/RAM.v                               ;         ;
; iicBasemod.v                     ; yes             ; User Verilog HDL File        ; F:/FPGAProject/DigitalClock/iicBasemod.v                        ;         ;
; iic_savemod.v                    ; yes             ; User Verilog HDL File        ; F:/FPGAProject/DigitalClock/iic_savemod.v                       ;         ;
; timerMod.v                       ; yes             ; User Verilog HDL File        ; F:/FPGAProject/DigitalClock/timerMod.v                          ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; d:/altera/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; d:/altera/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; d:/altera/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; d:/altera/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal150.inc                   ; yes             ; Megafunction                 ; d:/altera/quartus/libraries/megafunctions/aglobal150.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; d:/altera/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; d:/altera/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; d:/altera/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; d:/altera/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_5ef1.tdf           ; yes             ; Auto-Generated Megafunction  ; F:/FPGAProject/DigitalClock/db/altsyncram_5ef1.tdf              ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; d:/altera/quartus/libraries/megafunctions/lpm_divide.tdf        ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; d:/altera/quartus/libraries/megafunctions/abs_divider.inc       ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; d:/altera/quartus/libraries/megafunctions/sign_div_unsign.inc   ;         ;
; db/lpm_divide_9bm.tdf            ; yes             ; Auto-Generated Megafunction  ; F:/FPGAProject/DigitalClock/db/lpm_divide_9bm.tdf               ;         ;
; db/sign_div_unsign_ulh.tdf       ; yes             ; Auto-Generated Megafunction  ; F:/FPGAProject/DigitalClock/db/sign_div_unsign_ulh.tdf          ;         ;
; db/alt_u_div_g7f.tdf             ; yes             ; Auto-Generated Megafunction  ; F:/FPGAProject/DigitalClock/db/alt_u_div_g7f.tdf                ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction  ; F:/FPGAProject/DigitalClock/db/add_sub_7pc.tdf                  ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction  ; F:/FPGAProject/DigitalClock/db/add_sub_8pc.tdf                  ;         ;
; db/lpm_divide_bbm.tdf            ; yes             ; Auto-Generated Megafunction  ; F:/FPGAProject/DigitalClock/db/lpm_divide_bbm.tdf               ;         ;
; db/sign_div_unsign_0mh.tdf       ; yes             ; Auto-Generated Megafunction  ; F:/FPGAProject/DigitalClock/db/sign_div_unsign_0mh.tdf          ;         ;
; db/alt_u_div_k7f.tdf             ; yes             ; Auto-Generated Megafunction  ; F:/FPGAProject/DigitalClock/db/alt_u_div_k7f.tdf                ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; d:/altera/quartus/libraries/megafunctions/lpm_mult.tdf          ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; d:/altera/quartus/libraries/megafunctions/lpm_add_sub.inc       ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; d:/altera/quartus/libraries/megafunctions/multcore.inc          ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; d:/altera/quartus/libraries/megafunctions/bypassff.inc          ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; d:/altera/quartus/libraries/megafunctions/altshift.inc          ;         ;
; multcore.tdf                     ; yes             ; Megafunction                 ; d:/altera/quartus/libraries/megafunctions/multcore.tdf          ;         ;
; csa_add.inc                      ; yes             ; Megafunction                 ; d:/altera/quartus/libraries/megafunctions/csa_add.inc           ;         ;
; mpar_add.inc                     ; yes             ; Megafunction                 ; d:/altera/quartus/libraries/megafunctions/mpar_add.inc          ;         ;
; muleabz.inc                      ; yes             ; Megafunction                 ; d:/altera/quartus/libraries/megafunctions/muleabz.inc           ;         ;
; mul_lfrg.inc                     ; yes             ; Megafunction                 ; d:/altera/quartus/libraries/megafunctions/mul_lfrg.inc          ;         ;
; mul_boothc.inc                   ; yes             ; Megafunction                 ; d:/altera/quartus/libraries/megafunctions/mul_boothc.inc        ;         ;
; alt_ded_mult.inc                 ; yes             ; Megafunction                 ; d:/altera/quartus/libraries/megafunctions/alt_ded_mult.inc      ;         ;
; alt_ded_mult_y.inc               ; yes             ; Megafunction                 ; d:/altera/quartus/libraries/megafunctions/alt_ded_mult_y.inc    ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; d:/altera/quartus/libraries/megafunctions/dffpipe.inc           ;         ;
; mpar_add.tdf                     ; yes             ; Megafunction                 ; d:/altera/quartus/libraries/megafunctions/mpar_add.tdf          ;         ;
; altshift.tdf                     ; yes             ; Megafunction                 ; d:/altera/quartus/libraries/megafunctions/altshift.tdf          ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                        ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                            ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------+-----------------+
; Altera ; RAM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |DigitalClock|stopWatch:uut11|RAM:RAM_inst ; RAM.v           ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------+-----------------+


+--------------------------------------------------------+
; Partition Status Summary                               ;
+----------------+-------------+-------------------------+
; Partition Name ; Synthesized ; Reason                  ;
+----------------+-------------+-------------------------+
; Top            ; yes         ; Dependent files changed ;
+----------------+-------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Dependent File Changes for Partition Top                                                                                        ;
+-----------+----------------+-------------------+----------+----------------------------------+----------------------------------+
; Hierarchy ; File Name      ; Relative Location ; Change   ; Old                              ; New                              ;
+-----------+----------------+-------------------+----------+----------------------------------+----------------------------------+
; |         ; DigitalClock.v ; Project Directory ; Checksum ; 38fbb34465ad4915f8699c3d878dea39 ; 924417ff7afa92567937e7a1ac6b2086 ;
+-----------+----------------+-------------------+----------+----------------------------------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition for Top-Level Resource Utilization by Entity                                                                                                                                                                                                                                                   ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                            ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DigitalClock                                ; 3034 (249)        ; 798 (89)     ; 768         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DigitalClock                                                                                                                  ; work         ;
;    |FreDiv:uut4|                             ; 48 (48)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DigitalClock|FreDiv:uut4                                                                                                      ; work         ;
;    |alarmClock:uut10|                        ; 130 (130)         ; 45 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DigitalClock|alarmClock:uut10                                                                                                 ; work         ;
;    |dateDisplay:utt8|                        ; 619 (249)         ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DigitalClock|dateDisplay:utt8                                                                                                 ; work         ;
;       |lpm_divide:Mod0|                      ; 180 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DigitalClock|dateDisplay:utt8|lpm_divide:Mod0                                                                                 ; work         ;
;          |lpm_divide_9bm:auto_generated|     ; 180 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DigitalClock|dateDisplay:utt8|lpm_divide:Mod0|lpm_divide_9bm:auto_generated                                                   ; work         ;
;             |sign_div_unsign_ulh:divider|    ; 180 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DigitalClock|dateDisplay:utt8|lpm_divide:Mod0|lpm_divide_9bm:auto_generated|sign_div_unsign_ulh:divider                       ; work         ;
;                |alt_u_div_g7f:divider|       ; 180 (180)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DigitalClock|dateDisplay:utt8|lpm_divide:Mod0|lpm_divide_9bm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_g7f:divider ; work         ;
;       |lpm_divide:Mod1|                      ; 175 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DigitalClock|dateDisplay:utt8|lpm_divide:Mod1                                                                                 ; work         ;
;          |lpm_divide_bbm:auto_generated|     ; 175 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DigitalClock|dateDisplay:utt8|lpm_divide:Mod1|lpm_divide_bbm:auto_generated                                                   ; work         ;
;             |sign_div_unsign_0mh:divider|    ; 175 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DigitalClock|dateDisplay:utt8|lpm_divide:Mod1|lpm_divide_bbm:auto_generated|sign_div_unsign_0mh:divider                       ; work         ;
;                |alt_u_div_k7f:divider|       ; 175 (175)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DigitalClock|dateDisplay:utt8|lpm_divide:Mod1|lpm_divide_bbm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_k7f:divider ; work         ;
;       |lpm_mult:Mult0|                       ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DigitalClock|dateDisplay:utt8|lpm_mult:Mult0                                                                                  ; work         ;
;          |multcore:mult_core|                ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DigitalClock|dateDisplay:utt8|lpm_mult:Mult0|multcore:mult_core                                                               ; work         ;
;       |lpm_mult:Mult1|                       ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DigitalClock|dateDisplay:utt8|lpm_mult:Mult1                                                                                  ; work         ;
;          |multcore:mult_core|                ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DigitalClock|dateDisplay:utt8|lpm_mult:Mult1|multcore:mult_core                                                               ; work         ;
;    |dateSet:utt9|                            ; 590 (219)         ; 35 (35)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DigitalClock|dateSet:utt9                                                                                                     ; work         ;
;       |lpm_divide:Mod0|                      ; 181 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DigitalClock|dateSet:utt9|lpm_divide:Mod0                                                                                     ; work         ;
;          |lpm_divide_9bm:auto_generated|     ; 181 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DigitalClock|dateSet:utt9|lpm_divide:Mod0|lpm_divide_9bm:auto_generated                                                       ; work         ;
;             |sign_div_unsign_ulh:divider|    ; 181 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DigitalClock|dateSet:utt9|lpm_divide:Mod0|lpm_divide_9bm:auto_generated|sign_div_unsign_ulh:divider                           ; work         ;
;                |alt_u_div_g7f:divider|       ; 181 (181)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DigitalClock|dateSet:utt9|lpm_divide:Mod0|lpm_divide_9bm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_g7f:divider     ; work         ;
;       |lpm_divide:Mod1|                      ; 175 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DigitalClock|dateSet:utt9|lpm_divide:Mod1                                                                                     ; work         ;
;          |lpm_divide_bbm:auto_generated|     ; 175 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DigitalClock|dateSet:utt9|lpm_divide:Mod1|lpm_divide_bbm:auto_generated                                                       ; work         ;
;             |sign_div_unsign_0mh:divider|    ; 175 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DigitalClock|dateSet:utt9|lpm_divide:Mod1|lpm_divide_bbm:auto_generated|sign_div_unsign_0mh:divider                           ; work         ;
;                |alt_u_div_k7f:divider|       ; 175 (175)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DigitalClock|dateSet:utt9|lpm_divide:Mod1|lpm_divide_bbm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_k7f:divider     ; work         ;
;       |lpm_mult:Mult0|                       ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DigitalClock|dateSet:utt9|lpm_mult:Mult0                                                                                      ; work         ;
;          |multcore:mult_core|                ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DigitalClock|dateSet:utt9|lpm_mult:Mult0|multcore:mult_core                                                                   ; work         ;
;       |lpm_mult:Mult1|                       ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DigitalClock|dateSet:utt9|lpm_mult:Mult1                                                                                      ; work         ;
;          |multcore:mult_core|                ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DigitalClock|dateSet:utt9|lpm_mult:Mult1|multcore:mult_core                                                                   ; work         ;
;    |hourCounter:utt1|                        ; 51 (51)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DigitalClock|hourCounter:utt1                                                                                                 ; work         ;
;    |iicBasemod:uut12|                        ; 378 (83)          ; 121 (90)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DigitalClock|iicBasemod:uut12                                                                                                 ; work         ;
;       |iic_savemod:U1|                       ; 295 (295)         ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DigitalClock|iicBasemod:uut12|iic_savemod:U1                                                                                  ; work         ;
;    |minCounter:uut2|                         ; 52 (52)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DigitalClock|minCounter:uut2                                                                                                  ; work         ;
;    |minCounter:uut3|                         ; 41 (41)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DigitalClock|minCounter:uut3                                                                                                  ; work         ;
;    |oclockPlay:uut7|                         ; 48 (48)           ; 36 (36)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DigitalClock|oclockPlay:uut7                                                                                                  ; work         ;
;    |smg_encode_immdmod:U2|                   ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DigitalClock|smg_encode_immdmod:U2                                                                                            ; work         ;
;    |smg_funcmod:U1|                          ; 399 (399)         ; 232 (232)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DigitalClock|smg_funcmod:U1                                                                                                   ; work         ;
;    |stopWatch:uut11|                         ; 265 (99)          ; 114 (61)     ; 768         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DigitalClock|stopWatch:uut11                                                                                                  ; work         ;
;       |FreDiv:uut4|                          ; 43 (43)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DigitalClock|stopWatch:uut11|FreDiv:uut4                                                                                      ; work         ;
;       |RAM:RAM_inst|                         ; 0 (0)             ; 0 (0)        ; 768         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DigitalClock|stopWatch:uut11|RAM:RAM_inst                                                                                     ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 768         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DigitalClock|stopWatch:uut11|RAM:RAM_inst|altsyncram:altsyncram_component                                                     ; work         ;
;             |altsyncram_5ef1:auto_generated| ; 0 (0)             ; 0 (0)        ; 768         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DigitalClock|stopWatch:uut11|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_5ef1:auto_generated                      ; work         ;
;       |microSecCounter:uut5|                 ; 44 (44)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DigitalClock|stopWatch:uut11|microSecCounter:uut5                                                                             ; work         ;
;       |minCounter:uut2|                      ; 39 (39)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DigitalClock|stopWatch:uut11|minCounter:uut2                                                                                  ; work         ;
;       |minCounter:uut3|                      ; 40 (40)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DigitalClock|stopWatch:uut11|minCounter:uut3                                                                                  ; work         ;
;    |timeSet:uut6|                            ; 67 (67)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DigitalClock|timeSet:uut6                                                                                                     ; work         ;
;    |timerMod:uut13|                          ; 89 (89)           ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DigitalClock|timerMod:uut13                                                                                                   ; work         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                     ;
+----------------------------------------------------+---------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal       ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------------+------------------------+
; dateDisplay:utt8|year2[1]                          ; dateDisplay:utt8|year3[3] ; yes                    ;
; dateDisplay:utt8|year2[2]                          ; dateDisplay:utt8|year3[3] ; yes                    ;
; dateDisplay:utt8|year2[3]                          ; dateDisplay:utt8|year3[3] ; yes                    ;
; dateDisplay:utt8|year2[0]                          ; dateDisplay:utt8|year3[3] ; yes                    ;
; dateDisplay:utt8|year3[0]                          ; dateDisplay:utt8|year3[3] ; yes                    ;
; dateDisplay:utt8|year3[2]                          ; dateDisplay:utt8|year3[3] ; yes                    ;
; dateDisplay:utt8|year3[3]                          ; dateDisplay:utt8|year3[3] ; yes                    ;
; dateDisplay:utt8|year3[1]                          ; dateDisplay:utt8|year3[3] ; yes                    ;
; Number of user-specified and inferred latches = 8  ;                           ;                        ;
+----------------------------------------------------+---------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                          ;
+-----------------------------------------+---------------------------------------------------+
; Register name                           ; Reason for Removal                                ;
+-----------------------------------------+---------------------------------------------------+
; stopWatch:uut11|wren_sig~en             ; Lost fanout                                       ;
; iicBasemod:uut12|iic_savemod:U1|Go[3]   ; Merged with iicBasemod:uut12|iic_savemod:U1|Go[4] ;
; stopWatch:uut11|stopWatchStatus         ; Merged with stopWatch:uut11|Enable                ;
; isSW_SelPress                           ; Merged with alarmClock:uut10|isSW_SelPress        ;
; stopWatch:uut11|isSW_CntPress           ; Merged with alarmClock:uut10|isSW_SelPress        ;
; timeSet:uut6|isSW_SelPress              ; Merged with alarmClock:uut10|isSW_SelPress        ;
; timerMod:uut13|isSW_SelPress            ; Merged with alarmClock:uut10|isSW_SelPress        ;
; iicBasemod:uut12|isSW_oDataPress        ; Merged with alarmClock:uut10|isSW_AddPress        ;
; stopWatch:uut11|isSW_StartPress         ; Merged with alarmClock:uut10|isSW_AddPress        ;
; timeSet:uut6|isSW_AddPress              ; Merged with alarmClock:uut10|isSW_AddPress        ;
; timerMod:uut13|isSW_AddPress            ; Merged with alarmClock:uut10|isSW_AddPress        ;
; alarmClock:uut10|i[3]                   ; Merged with _i[3]                                 ;
; stopWatch:uut11|_i[3]                   ; Merged with _i[3]                                 ;
; timeSet:uut6|i[3]                       ; Merged with _i[3]                                 ;
; timerMod:uut13|i[3]                     ; Merged with _i[3]                                 ;
; alarmClock:uut10|i[2]                   ; Merged with _i[2]                                 ;
; stopWatch:uut11|_i[2]                   ; Merged with _i[2]                                 ;
; timeSet:uut6|i[2]                       ; Merged with _i[2]                                 ;
; timerMod:uut13|i[2]                     ; Merged with _i[2]                                 ;
; alarmClock:uut10|i[1]                   ; Merged with _i[1]                                 ;
; stopWatch:uut11|_i[1]                   ; Merged with _i[1]                                 ;
; timeSet:uut6|i[1]                       ; Merged with _i[1]                                 ;
; timerMod:uut13|i[1]                     ; Merged with _i[1]                                 ;
; alarmClock:uut10|i[0]                   ; Merged with _i[0]                                 ;
; stopWatch:uut11|_i[0]                   ; Merged with _i[0]                                 ;
; timeSet:uut6|i[0]                       ; Merged with _i[0]                                 ;
; timerMod:uut13|i[0]                     ; Merged with _i[0]                                 ;
; iicBasemod:uut12|_i[3]                  ; Merged with alarmClock:uut10|_i[3]                ;
; stopWatch:uut11|i[3]                    ; Merged with alarmClock:uut10|_i[3]                ;
; timeSet:uut6|_i[3]                      ; Merged with alarmClock:uut10|_i[3]                ;
; timerMod:uut13|_i[3]                    ; Merged with alarmClock:uut10|_i[3]                ;
; iicBasemod:uut12|_i[2]                  ; Merged with alarmClock:uut10|_i[2]                ;
; stopWatch:uut11|i[2]                    ; Merged with alarmClock:uut10|_i[2]                ;
; timeSet:uut6|_i[2]                      ; Merged with alarmClock:uut10|_i[2]                ;
; timerMod:uut13|_i[2]                    ; Merged with alarmClock:uut10|_i[2]                ;
; iicBasemod:uut12|_i[1]                  ; Merged with alarmClock:uut10|_i[1]                ;
; stopWatch:uut11|i[1]                    ; Merged with alarmClock:uut10|_i[1]                ;
; timeSet:uut6|_i[1]                      ; Merged with alarmClock:uut10|_i[1]                ;
; timerMod:uut13|_i[1]                    ; Merged with alarmClock:uut10|_i[1]                ;
; iicBasemod:uut12|_i[0]                  ; Merged with alarmClock:uut10|_i[0]                ;
; stopWatch:uut11|i[0]                    ; Merged with alarmClock:uut10|_i[0]                ;
; timeSet:uut6|_i[0]                      ; Merged with alarmClock:uut10|_i[0]                ;
; timerMod:uut13|_i[0]                    ; Merged with alarmClock:uut10|_i[0]                ;
; alarmClock:uut10|F2                     ; Merged with F4                                    ;
; dateSet:utt9|F2                         ; Merged with F4                                    ;
; stopWatch:uut11|F4                      ; Merged with F4                                    ;
; timeSet:uut6|F2                         ; Merged with F4                                    ;
; timerMod:uut13|F2                       ; Merged with F4                                    ;
; alarmClock:uut10|F1                     ; Merged with F3                                    ;
; dateSet:utt9|F1                         ; Merged with F3                                    ;
; stopWatch:uut11|F3                      ; Merged with F3                                    ;
; timeSet:uut6|F1                         ; Merged with F3                                    ;
; timerMod:uut13|F1                       ; Merged with F3                                    ;
; alarmClock:uut10|C1[18]                 ; Merged with C2[18]                                ;
; stopWatch:uut11|C2[18]                  ; Merged with C2[18]                                ;
; timeSet:uut6|C1[18]                     ; Merged with C2[18]                                ;
; timerMod:uut13|C1[18]                   ; Merged with C2[18]                                ;
; alarmClock:uut10|C1[17]                 ; Merged with C2[17]                                ;
; stopWatch:uut11|C2[17]                  ; Merged with C2[17]                                ;
; timeSet:uut6|C1[17]                     ; Merged with C2[17]                                ;
; timerMod:uut13|C1[17]                   ; Merged with C2[17]                                ;
; alarmClock:uut10|C1[16]                 ; Merged with C2[16]                                ;
; stopWatch:uut11|C2[16]                  ; Merged with C2[16]                                ;
; timeSet:uut6|C1[16]                     ; Merged with C2[16]                                ;
; timerMod:uut13|C1[16]                   ; Merged with C2[16]                                ;
; alarmClock:uut10|C1[15]                 ; Merged with C2[15]                                ;
; stopWatch:uut11|C2[15]                  ; Merged with C2[15]                                ;
; timeSet:uut6|C1[15]                     ; Merged with C2[15]                                ;
; timerMod:uut13|C1[15]                   ; Merged with C2[15]                                ;
; alarmClock:uut10|C1[13]                 ; Merged with C2[13]                                ;
; stopWatch:uut11|C2[13]                  ; Merged with C2[13]                                ;
; timeSet:uut6|C1[13]                     ; Merged with C2[13]                                ;
; timerMod:uut13|C1[13]                   ; Merged with C2[13]                                ;
; alarmClock:uut10|C1[8]                  ; Merged with C2[8]                                 ;
; stopWatch:uut11|C2[8]                   ; Merged with C2[8]                                 ;
; timeSet:uut6|C1[8]                      ; Merged with C2[8]                                 ;
; timerMod:uut13|C1[8]                    ; Merged with C2[8]                                 ;
; alarmClock:uut10|C1[4]                  ; Merged with C2[4]                                 ;
; stopWatch:uut11|C2[4]                   ; Merged with C2[4]                                 ;
; timeSet:uut6|C1[4]                      ; Merged with C2[4]                                 ;
; timerMod:uut13|C1[4]                    ; Merged with C2[4]                                 ;
; alarmClock:uut10|C1[3]                  ; Merged with C2[3]                                 ;
; stopWatch:uut11|C2[3]                   ; Merged with C2[3]                                 ;
; timeSet:uut6|C1[3]                      ; Merged with C2[3]                                 ;
; timerMod:uut13|C1[3]                    ; Merged with C2[3]                                 ;
; alarmClock:uut10|C1[2]                  ; Merged with C2[2]                                 ;
; stopWatch:uut11|C2[2]                   ; Merged with C2[2]                                 ;
; timeSet:uut6|C1[2]                      ; Merged with C2[2]                                 ;
; timerMod:uut13|C1[2]                    ; Merged with C2[2]                                 ;
; alarmClock:uut10|C1[1]                  ; Merged with C2[1]                                 ;
; stopWatch:uut11|C2[1]                   ; Merged with C2[1]                                 ;
; timeSet:uut6|C1[1]                      ; Merged with C2[1]                                 ;
; timerMod:uut13|C1[1]                    ; Merged with C2[1]                                 ;
; alarmClock:uut10|C1[0]                  ; Merged with C2[0]                                 ;
; stopWatch:uut11|C2[0]                   ; Merged with C2[0]                                 ;
; timeSet:uut6|C1[0]                      ; Merged with C2[0]                                 ;
; timerMod:uut13|C1[0]                    ; Merged with C2[0]                                 ;
; alarmClock:uut10|C1[14]                 ; Merged with C2[14]                                ;
; stopWatch:uut11|C2[14]                  ; Merged with C2[14]                                ;
; timeSet:uut6|C1[14]                     ; Merged with C2[14]                                ;
; timerMod:uut13|C1[14]                   ; Merged with C2[14]                                ;
; alarmClock:uut10|C1[12]                 ; Merged with C2[12]                                ;
; stopWatch:uut11|C2[12]                  ; Merged with C2[12]                                ;
; timeSet:uut6|C1[12]                     ; Merged with C2[12]                                ;
; timerMod:uut13|C1[12]                   ; Merged with C2[12]                                ;
; alarmClock:uut10|C1[11]                 ; Merged with C2[11]                                ;
; stopWatch:uut11|C2[11]                  ; Merged with C2[11]                                ;
; timeSet:uut6|C1[11]                     ; Merged with C2[11]                                ;
; timerMod:uut13|C1[11]                   ; Merged with C2[11]                                ;
; alarmClock:uut10|C1[10]                 ; Merged with C2[10]                                ;
; stopWatch:uut11|C2[10]                  ; Merged with C2[10]                                ;
; timeSet:uut6|C1[10]                     ; Merged with C2[10]                                ;
; timerMod:uut13|C1[10]                   ; Merged with C2[10]                                ;
; alarmClock:uut10|C1[9]                  ; Merged with C2[9]                                 ;
; stopWatch:uut11|C2[9]                   ; Merged with C2[9]                                 ;
; timeSet:uut6|C1[9]                      ; Merged with C2[9]                                 ;
; timerMod:uut13|C1[9]                    ; Merged with C2[9]                                 ;
; alarmClock:uut10|C1[7]                  ; Merged with C2[7]                                 ;
; stopWatch:uut11|C2[7]                   ; Merged with C2[7]                                 ;
; timeSet:uut6|C1[7]                      ; Merged with C2[7]                                 ;
; timerMod:uut13|C1[7]                    ; Merged with C2[7]                                 ;
; alarmClock:uut10|C1[6]                  ; Merged with C2[6]                                 ;
; stopWatch:uut11|C2[6]                   ; Merged with C2[6]                                 ;
; timeSet:uut6|C1[6]                      ; Merged with C2[6]                                 ;
; timerMod:uut13|C1[6]                    ; Merged with C2[6]                                 ;
; alarmClock:uut10|C1[5]                  ; Merged with C2[5]                                 ;
; stopWatch:uut11|C2[5]                   ; Merged with C2[5]                                 ;
; timeSet:uut6|C1[5]                      ; Merged with C2[5]                                 ;
; timerMod:uut13|C1[5]                    ; Merged with C2[5]                                 ;
; iicBasemod:uut12|D1[4..7]               ; Merged with iicBasemod:uut12|D1[3]                ;
; dateSet:utt9|F4                         ; Merged with alarmClock:uut10|F4                   ;
; iicBasemod:uut12|F4                     ; Merged with alarmClock:uut10|F4                   ;
; stopWatch:uut11|F2                      ; Merged with alarmClock:uut10|F4                   ;
; timeSet:uut6|F4                         ; Merged with alarmClock:uut10|F4                   ;
; timerMod:uut13|F4                       ; Merged with alarmClock:uut10|F4                   ;
; dateSet:utt9|F3                         ; Merged with alarmClock:uut10|F3                   ;
; iicBasemod:uut12|F3                     ; Merged with alarmClock:uut10|F3                   ;
; stopWatch:uut11|F1                      ; Merged with alarmClock:uut10|F3                   ;
; timeSet:uut6|F3                         ; Merged with alarmClock:uut10|F3                   ;
; timerMod:uut13|F3                       ; Merged with alarmClock:uut10|F3                   ;
; iicBasemod:uut12|C2[18]                 ; Merged with alarmClock:uut10|C2[18]               ;
; stopWatch:uut11|C1[18]                  ; Merged with alarmClock:uut10|C2[18]               ;
; timeSet:uut6|C2[18]                     ; Merged with alarmClock:uut10|C2[18]               ;
; timerMod:uut13|C2[18]                   ; Merged with alarmClock:uut10|C2[18]               ;
; iicBasemod:uut12|C2[17]                 ; Merged with alarmClock:uut10|C2[17]               ;
; stopWatch:uut11|C1[17]                  ; Merged with alarmClock:uut10|C2[17]               ;
; timeSet:uut6|C2[17]                     ; Merged with alarmClock:uut10|C2[17]               ;
; timerMod:uut13|C2[17]                   ; Merged with alarmClock:uut10|C2[17]               ;
; iicBasemod:uut12|C2[16]                 ; Merged with alarmClock:uut10|C2[16]               ;
; stopWatch:uut11|C1[16]                  ; Merged with alarmClock:uut10|C2[16]               ;
; timeSet:uut6|C2[16]                     ; Merged with alarmClock:uut10|C2[16]               ;
; timerMod:uut13|C2[16]                   ; Merged with alarmClock:uut10|C2[16]               ;
; iicBasemod:uut12|C2[15]                 ; Merged with alarmClock:uut10|C2[15]               ;
; stopWatch:uut11|C1[15]                  ; Merged with alarmClock:uut10|C2[15]               ;
; timeSet:uut6|C2[15]                     ; Merged with alarmClock:uut10|C2[15]               ;
; timerMod:uut13|C2[15]                   ; Merged with alarmClock:uut10|C2[15]               ;
; iicBasemod:uut12|C2[13]                 ; Merged with alarmClock:uut10|C2[13]               ;
; stopWatch:uut11|C1[13]                  ; Merged with alarmClock:uut10|C2[13]               ;
; timeSet:uut6|C2[13]                     ; Merged with alarmClock:uut10|C2[13]               ;
; timerMod:uut13|C2[13]                   ; Merged with alarmClock:uut10|C2[13]               ;
; iicBasemod:uut12|C2[8]                  ; Merged with alarmClock:uut10|C2[8]                ;
; stopWatch:uut11|C1[8]                   ; Merged with alarmClock:uut10|C2[8]                ;
; timeSet:uut6|C2[8]                      ; Merged with alarmClock:uut10|C2[8]                ;
; timerMod:uut13|C2[8]                    ; Merged with alarmClock:uut10|C2[8]                ;
; iicBasemod:uut12|C2[4]                  ; Merged with alarmClock:uut10|C2[4]                ;
; stopWatch:uut11|C1[4]                   ; Merged with alarmClock:uut10|C2[4]                ;
; timeSet:uut6|C2[4]                      ; Merged with alarmClock:uut10|C2[4]                ;
; timerMod:uut13|C2[4]                    ; Merged with alarmClock:uut10|C2[4]                ;
; iicBasemod:uut12|C2[3]                  ; Merged with alarmClock:uut10|C2[3]                ;
; stopWatch:uut11|C1[3]                   ; Merged with alarmClock:uut10|C2[3]                ;
; timeSet:uut6|C2[3]                      ; Merged with alarmClock:uut10|C2[3]                ;
; timerMod:uut13|C2[3]                    ; Merged with alarmClock:uut10|C2[3]                ;
; iicBasemod:uut12|C2[2]                  ; Merged with alarmClock:uut10|C2[2]                ;
; stopWatch:uut11|C1[2]                   ; Merged with alarmClock:uut10|C2[2]                ;
; timeSet:uut6|C2[2]                      ; Merged with alarmClock:uut10|C2[2]                ;
; timerMod:uut13|C2[2]                    ; Merged with alarmClock:uut10|C2[2]                ;
; iicBasemod:uut12|C2[1]                  ; Merged with alarmClock:uut10|C2[1]                ;
; stopWatch:uut11|C1[1]                   ; Merged with alarmClock:uut10|C2[1]                ;
; timeSet:uut6|C2[1]                      ; Merged with alarmClock:uut10|C2[1]                ;
; timerMod:uut13|C2[1]                    ; Merged with alarmClock:uut10|C2[1]                ;
; iicBasemod:uut12|C2[0]                  ; Merged with alarmClock:uut10|C2[0]                ;
; stopWatch:uut11|C1[0]                   ; Merged with alarmClock:uut10|C2[0]                ;
; timeSet:uut6|C2[0]                      ; Merged with alarmClock:uut10|C2[0]                ;
; timerMod:uut13|C2[0]                    ; Merged with alarmClock:uut10|C2[0]                ;
; iicBasemod:uut12|C2[14]                 ; Merged with alarmClock:uut10|C2[14]               ;
; stopWatch:uut11|C1[14]                  ; Merged with alarmClock:uut10|C2[14]               ;
; timeSet:uut6|C2[14]                     ; Merged with alarmClock:uut10|C2[14]               ;
; timerMod:uut13|C2[14]                   ; Merged with alarmClock:uut10|C2[14]               ;
; iicBasemod:uut12|C2[12]                 ; Merged with alarmClock:uut10|C2[12]               ;
; stopWatch:uut11|C1[12]                  ; Merged with alarmClock:uut10|C2[12]               ;
; timeSet:uut6|C2[12]                     ; Merged with alarmClock:uut10|C2[12]               ;
; timerMod:uut13|C2[12]                   ; Merged with alarmClock:uut10|C2[12]               ;
; iicBasemod:uut12|C2[11]                 ; Merged with alarmClock:uut10|C2[11]               ;
; stopWatch:uut11|C1[11]                  ; Merged with alarmClock:uut10|C2[11]               ;
; timeSet:uut6|C2[11]                     ; Merged with alarmClock:uut10|C2[11]               ;
; timerMod:uut13|C2[11]                   ; Merged with alarmClock:uut10|C2[11]               ;
; iicBasemod:uut12|C2[10]                 ; Merged with alarmClock:uut10|C2[10]               ;
; stopWatch:uut11|C1[10]                  ; Merged with alarmClock:uut10|C2[10]               ;
; timeSet:uut6|C2[10]                     ; Merged with alarmClock:uut10|C2[10]               ;
; timerMod:uut13|C2[10]                   ; Merged with alarmClock:uut10|C2[10]               ;
; iicBasemod:uut12|C2[9]                  ; Merged with alarmClock:uut10|C2[9]                ;
; stopWatch:uut11|C1[9]                   ; Merged with alarmClock:uut10|C2[9]                ;
; timeSet:uut6|C2[9]                      ; Merged with alarmClock:uut10|C2[9]                ;
; timerMod:uut13|C2[9]                    ; Merged with alarmClock:uut10|C2[9]                ;
; iicBasemod:uut12|C2[7]                  ; Merged with alarmClock:uut10|C2[7]                ;
; stopWatch:uut11|C1[7]                   ; Merged with alarmClock:uut10|C2[7]                ;
; timeSet:uut6|C2[7]                      ; Merged with alarmClock:uut10|C2[7]                ;
; timerMod:uut13|C2[7]                    ; Merged with alarmClock:uut10|C2[7]                ;
; iicBasemod:uut12|C2[6]                  ; Merged with alarmClock:uut10|C2[6]                ;
; stopWatch:uut11|C1[6]                   ; Merged with alarmClock:uut10|C2[6]                ;
; timeSet:uut6|C2[6]                      ; Merged with alarmClock:uut10|C2[6]                ;
; timerMod:uut13|C2[6]                    ; Merged with alarmClock:uut10|C2[6]                ;
; iicBasemod:uut12|C2[5]                  ; Merged with alarmClock:uut10|C2[5]                ;
; stopWatch:uut11|C1[5]                   ; Merged with alarmClock:uut10|C2[5]                ;
; timeSet:uut6|C2[5]                      ; Merged with alarmClock:uut10|C2[5]                ;
; timerMod:uut13|C2[5]                    ; Merged with alarmClock:uut10|C2[5]                ;
; alarmFlag                               ; Stuck at VCC due to stuck port clock_enable       ;
; _i[3]                                   ; Stuck at GND due to stuck port clock_enable       ;
; alarmClock:uut10|_i[3]                  ; Stuck at GND due to stuck port clock_enable       ;
; i[3]                                    ; Stuck at GND due to stuck port clock_enable       ;
; dateSet:utt9|_i[3]                      ; Stuck at GND due to stuck port clock_enable       ;
; dateSet:utt9|i[3]                       ; Stuck at GND due to stuck port clock_enable       ;
; iicBasemod:uut12|iic_savemod:U1|Go[4]   ; Stuck at GND due to stuck port data_in            ;
; dateSet:utt9|isSW_AddPress              ; Merged with alarmClock:uut10|isSW_AddPress        ;
; dateSet:utt9|isSW_SelPress              ; Merged with alarmClock:uut10|isSW_SelPress        ;
; dateSet:utt9|_i[2]                      ; Merged with alarmClock:uut10|_i[2]                ;
; dateSet:utt9|_i[1]                      ; Merged with alarmClock:uut10|_i[1]                ;
; dateSet:utt9|_i[0]                      ; Merged with alarmClock:uut10|_i[0]                ;
; dateSet:utt9|i[2]                       ; Merged with _i[2]                                 ;
; dateSet:utt9|i[1]                       ; Merged with _i[1]                                 ;
; dateSet:utt9|i[0]                       ; Merged with _i[0]                                 ;
; dateSet:utt9|C2[18]                     ; Merged with alarmClock:uut10|C2[18]               ;
; dateSet:utt9|C2[17]                     ; Merged with alarmClock:uut10|C2[17]               ;
; dateSet:utt9|C2[16]                     ; Merged with alarmClock:uut10|C2[16]               ;
; dateSet:utt9|C2[15]                     ; Merged with alarmClock:uut10|C2[15]               ;
; dateSet:utt9|C2[14]                     ; Merged with alarmClock:uut10|C2[14]               ;
; dateSet:utt9|C2[13]                     ; Merged with alarmClock:uut10|C2[13]               ;
; dateSet:utt9|C2[12]                     ; Merged with alarmClock:uut10|C2[12]               ;
; dateSet:utt9|C2[11]                     ; Merged with alarmClock:uut10|C2[11]               ;
; dateSet:utt9|C2[10]                     ; Merged with alarmClock:uut10|C2[10]               ;
; dateSet:utt9|C2[9]                      ; Merged with alarmClock:uut10|C2[9]                ;
; dateSet:utt9|C2[8]                      ; Merged with alarmClock:uut10|C2[8]                ;
; dateSet:utt9|C2[7]                      ; Merged with alarmClock:uut10|C2[7]                ;
; dateSet:utt9|C2[6]                      ; Merged with alarmClock:uut10|C2[6]                ;
; dateSet:utt9|C2[5]                      ; Merged with alarmClock:uut10|C2[5]                ;
; dateSet:utt9|C2[4]                      ; Merged with alarmClock:uut10|C2[4]                ;
; dateSet:utt9|C2[3]                      ; Merged with alarmClock:uut10|C2[3]                ;
; dateSet:utt9|C2[2]                      ; Merged with alarmClock:uut10|C2[2]                ;
; dateSet:utt9|C2[1]                      ; Merged with alarmClock:uut10|C2[1]                ;
; dateSet:utt9|C2[0]                      ; Merged with alarmClock:uut10|C2[0]                ;
; dateSet:utt9|C1[18]                     ; Merged with C2[18]                                ;
; dateSet:utt9|C1[17]                     ; Merged with C2[17]                                ;
; dateSet:utt9|C1[16]                     ; Merged with C2[16]                                ;
; dateSet:utt9|C1[15]                     ; Merged with C2[15]                                ;
; dateSet:utt9|C1[14]                     ; Merged with C2[14]                                ;
; dateSet:utt9|C1[13]                     ; Merged with C2[13]                                ;
; dateSet:utt9|C1[12]                     ; Merged with C2[12]                                ;
; dateSet:utt9|C1[11]                     ; Merged with C2[11]                                ;
; dateSet:utt9|C1[10]                     ; Merged with C2[10]                                ;
; dateSet:utt9|C1[9]                      ; Merged with C2[9]                                 ;
; dateSet:utt9|C1[8]                      ; Merged with C2[8]                                 ;
; dateSet:utt9|C1[7]                      ; Merged with C2[7]                                 ;
; dateSet:utt9|C1[6]                      ; Merged with C2[6]                                 ;
; dateSet:utt9|C1[5]                      ; Merged with C2[5]                                 ;
; dateSet:utt9|C1[4]                      ; Merged with C2[4]                                 ;
; dateSet:utt9|C1[3]                      ; Merged with C2[3]                                 ;
; dateSet:utt9|C1[2]                      ; Merged with C2[2]                                 ;
; dateSet:utt9|C1[1]                      ; Merged with C2[1]                                 ;
; dateSet:utt9|C1[0]                      ; Merged with C2[0]                                 ;
; iicBasemod:uut12|D1[3]                  ; Stuck at GND due to stuck port data_in            ;
; smg_funcmod:U1|i[3]                     ; Stuck at GND due to stuck port data_in            ;
; Total Number of Removed Registers = 274 ;                                                   ;
+-----------------------------------------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DigitalClock|iicBasemod:uut12|wrStatus             ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |DigitalClock|C2[5]                                 ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |DigitalClock|alarmClock:uut10|C2[5]                ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |DigitalClock|C1[6]                                 ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |DigitalClock|dateSet:utt9|C2[10]                   ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |DigitalClock|dateSet:utt9|C1[10]                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DigitalClock|timerMod:uut13|second_set0[0]         ;
; 8:1                ; 7 bits    ; 35 LEs        ; 28 LEs               ; 7 LEs                  ; Yes        ; |DigitalClock|_timerMode                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DigitalClock|timerMod:uut13|second_set1[1]         ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DigitalClock|SetSel[0]                             ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |DigitalClock|smg_funcmod:U1|flag[0]                ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |DigitalClock|smg_funcmod:U1|flag1[0]               ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |DigitalClock|smg_funcmod:U1|flag2[4]               ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |DigitalClock|smg_funcmod:U1|flag3[4]               ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |DigitalClock|smg_funcmod:U1|flag4[12]              ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |DigitalClock|smg_funcmod:U1|flag5[22]              ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |DigitalClock|stopWatch:uut11|timeCnt[0]            ;
; 6:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DigitalClock|stopWatch:uut11|address_sig[0]        ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; Yes        ; |DigitalClock|LED_workModDisplay[2]~reg0            ;
; 18:1               ; 3 bits    ; 36 LEs        ; 15 LEs               ; 21 LEs                 ; Yes        ; |DigitalClock|_i[3]                                 ;
; 18:1               ; 3 bits    ; 36 LEs        ; 15 LEs               ; 21 LEs                 ; Yes        ; |DigitalClock|dateSet:utt9|i[1]                     ;
; 18:1               ; 3 bits    ; 36 LEs        ; 15 LEs               ; 21 LEs                 ; Yes        ; |DigitalClock|alarmClock:uut10|_i[3]                ;
; 18:1               ; 3 bits    ; 36 LEs        ; 15 LEs               ; 21 LEs                 ; Yes        ; |DigitalClock|dateSet:utt9|_i[3]                    ;
; 18:1               ; 3 bits    ; 36 LEs        ; 15 LEs               ; 21 LEs                 ; Yes        ; |DigitalClock|i[3]                                  ;
; 9:1                ; 3 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |DigitalClock|timerMod:uut13|minute_set0[3]         ;
; 10:1               ; 3 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |DigitalClock|timerMod:uut13|minute_set1[1]         ;
; 12:1               ; 3 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |DigitalClock|timerMod:uut13|hour_set1[3]           ;
; 12:1               ; 3 bits    ; 24 LEs        ; 9 LEs                ; 15 LEs                 ; Yes        ; |DigitalClock|timerMod:uut13|hour_set0[1]           ;
; 24:1               ; 8 bits    ; 128 LEs       ; 40 LEs               ; 88 LEs                 ; Yes        ; |DigitalClock|iicBasemod:uut12|D2[6]                ;
; 34:1               ; 27 bits   ; 594 LEs       ; 27 LEs               ; 567 LEs                ; Yes        ; |DigitalClock|smg_funcmod:U1|C1[26]                 ;
; 34:1               ; 4 bits    ; 88 LEs        ; 16 LEs               ; 72 LEs                 ; Yes        ; |DigitalClock|smg_funcmod:U1|D1[3]                  ;
; 16:1               ; 10 bits   ; 100 LEs       ; 10 LEs               ; 90 LEs                 ; Yes        ; |DigitalClock|iicBasemod:uut12|iic_savemod:U1|C1[6] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DigitalClock|hourCounter:utt1|hour0[1]             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DigitalClock|alarmClock:uut10|hour_set0[0]         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DigitalClock|dateDisplay:utt8|month1[2]            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DigitalClock|dateDisplay:utt8|month0[2]            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DigitalClock|dateDisplay:utt8|day1[0]              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DigitalClock|dateDisplay:utt8|day0[1]              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DigitalClock|timeSet:uut6|minute_set1[3]           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DigitalClock|timeSet:uut6|minute_set0[0]           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DigitalClock|dateSet:utt9|year_set1[1]             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DigitalClock|dateSet:utt9|year_set0[1]             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DigitalClock|timeSet:uut6|hour_set1[3]             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DigitalClock|dateSet:utt9|month_set1[0]            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DigitalClock|timeSet:uut6|hour_set0[3]             ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DigitalClock|dateSet:utt9|month_set0[3]            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DigitalClock|dateSet:utt9|day_set1[2]              ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DigitalClock|dateSet:utt9|day_set0[2]              ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |DigitalClock|timeClock[21]                         ;
; 7:1                ; 16 bits   ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; Yes        ; |DigitalClock|timeClock[0]                          ;
; 34:1               ; 5 bits    ; 110 LEs       ; 35 LEs               ; 75 LEs                 ; Yes        ; |DigitalClock|smg_funcmod:U1|D2[2]                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for stopWatch:uut11|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_5ef1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |DigitalClock ;
+----------------+-----------------------+-------------------------------------+
; Parameter Name ; Value                 ; Type                                ;
+----------------+-----------------------+-------------------------------------+
; T400MS         ; 001111010000100100000 ; Unsigned Binary                     ;
+----------------+-----------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: smg_funcmod:U1 ;
+----------------+---------------+----------------------------+
; Parameter Name ; Value         ; Type                       ;
+----------------+---------------+----------------------------+
; T100US         ; 1001110001000 ; Unsigned Binary            ;
+----------------+---------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: smg_encode_immdmod:U2 ;
+----------------+----------+----------------------------------------+
; Parameter Name ; Value    ; Type                                   ;
+----------------+----------+----------------------------------------+
; _0             ; 01000000 ; Unsigned Binary                        ;
; _1             ; 01111001 ; Unsigned Binary                        ;
; _2             ; 00100100 ; Unsigned Binary                        ;
; _3             ; 00110000 ; Unsigned Binary                        ;
; _4             ; 00011001 ; Unsigned Binary                        ;
; _5             ; 00010010 ; Unsigned Binary                        ;
; _6             ; 00000010 ; Unsigned Binary                        ;
; _7             ; 01111000 ; Unsigned Binary                        ;
; _8             ; 00000000 ; Unsigned Binary                        ;
; _9             ; 00010000 ; Unsigned Binary                        ;
; _A             ; 00001000 ; Unsigned Binary                        ;
; _B             ; 00000011 ; Unsigned Binary                        ;
; _C             ; 01000110 ; Unsigned Binary                        ;
; _D             ; 00100001 ; Unsigned Binary                        ;
; _E             ; 00000110 ; Unsigned Binary                        ;
; _F             ; 00001110 ; Unsigned Binary                        ;
+----------------+----------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: timeSet:uut6 ;
+----------------+-----------------------+------------------+
; Parameter Name ; Value                 ; Type             ;
+----------------+-----------------------+------------------+
; T400MS         ; 001111010000100100000 ; Unsigned Binary  ;
+----------------+-----------------------+------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: oclockPlay:uut7 ;
+----------------+-------------------+-------------------------+
; Parameter Name ; Value             ; Type                    ;
+----------------+-------------------+-------------------------+
; T1MS           ; 00110000110101000 ; Unsigned Binary         ;
; T500US         ; 00011000011010100 ; Unsigned Binary         ;
+----------------+-------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: dateSet:utt9 ;
+----------------+-----------------------+------------------+
; Parameter Name ; Value                 ; Type             ;
+----------------+-----------------------+------------------+
; T400MS         ; 001111010000100100000 ; Unsigned Binary  ;
+----------------+-----------------------+------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alarmClock:uut10 ;
+----------------+-----------------------+----------------------+
; Parameter Name ; Value                 ; Type                 ;
+----------------+-----------------------+----------------------+
; T400MS         ; 001111010000100100000 ; Unsigned Binary      ;
+----------------+-----------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: stopWatch:uut11 ;
+----------------+-----------------------+---------------------+
; Parameter Name ; Value                 ; Type                ;
+----------------+-----------------------+---------------------+
; T400MS         ; 001111010000100100000 ; Unsigned Binary     ;
+----------------+-----------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: stopWatch:uut11|RAM:RAM_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                       ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                       ;
; WIDTH_A                            ; 24                   ; Signed Integer                                ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WIDTH_B                            ; 1                    ; Untyped                                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_5ef1      ; Untyped                                       ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iicBasemod:uut12 ;
+----------------+-----------------------+----------------------+
; Parameter Name ; Value                 ; Type                 ;
+----------------+-----------------------+----------------------+
; T400MS         ; 001111010000100100000 ; Unsigned Binary      ;
+----------------+-----------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iicBasemod:uut12|iic_savemod:U1 ;
+----------------+------------+------------------------------------------------+
; Parameter Name ; Value      ; Type                                           ;
+----------------+------------+------------------------------------------------+
; FCLK           ; 0001111101 ; Unsigned Binary                                ;
; FHALF          ; 0000111110 ; Unsigned Binary                                ;
; FQUARTER       ; 0000011111 ; Unsigned Binary                                ;
; THIGH          ; 0000011110 ; Unsigned Binary                                ;
; TLOW           ; 0001000001 ; Unsigned Binary                                ;
; TR             ; 0000001111 ; Unsigned Binary                                ;
; TF             ; 0000001111 ; Unsigned Binary                                ;
; THD_STA        ; 0000011110 ; Unsigned Binary                                ;
; TSU_STA        ; 0000011110 ; Unsigned Binary                                ;
; TSU_STO        ; 0000011110 ; Unsigned Binary                                ;
; WRFUNC1        ; 00111      ; Unsigned Binary                                ;
; WRFUNC2        ; 01001      ; Unsigned Binary                                ;
; RDFUNC         ; 10011      ; Unsigned Binary                                ;
+----------------+------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: timerMod:uut13 ;
+----------------+-----------------------+--------------------+
; Parameter Name ; Value                 ; Type               ;
+----------------+-----------------------+--------------------+
; T400MS         ; 001111010000100100000 ; Unsigned Binary    ;
+----------------+-----------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dateDisplay:utt8|lpm_divide:Mod0 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 17             ; Untyped                                 ;
; LPM_WIDTHD             ; 7              ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_9bm ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dateDisplay:utt8|lpm_divide:Mod1 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 17             ; Untyped                                 ;
; LPM_WIDTHD             ; 9              ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_bbm ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dateSet:utt9|lpm_divide:Mod0 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 17             ; Untyped                             ;
; LPM_WIDTHD             ; 7              ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_9bm ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dateSet:utt9|lpm_divide:Mod1 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 17             ; Untyped                             ;
; LPM_WIDTHD             ; 9              ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_bbm ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dateDisplay:utt8|lpm_mult:Mult0    ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 4            ; Untyped             ;
; LPM_WIDTHB                                     ; 10           ; Untyped             ;
; LPM_WIDTHP                                     ; 14           ; Untyped             ;
; LPM_WIDTHR                                     ; 14           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dateDisplay:utt8|lpm_mult:Mult1    ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 4            ; Untyped             ;
; LPM_WIDTHB                                     ; 7            ; Untyped             ;
; LPM_WIDTHP                                     ; 11           ; Untyped             ;
; LPM_WIDTHR                                     ; 11           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dateSet:utt9|lpm_mult:Mult0        ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 4            ; Untyped             ;
; LPM_WIDTHB                                     ; 10           ; Untyped             ;
; LPM_WIDTHP                                     ; 14           ; Untyped             ;
; LPM_WIDTHR                                     ; 14           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dateSet:utt9|lpm_mult:Mult1        ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 4            ; Untyped             ;
; LPM_WIDTHB                                     ; 7            ; Untyped             ;
; LPM_WIDTHP                                     ; 11           ; Untyped             ;
; LPM_WIDTHR                                     ; 11           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Partition Dependent Files                                                                                       ;
+-----------------------------------------------+--------------------+---------+----------------------------------+
; File                                          ; Location           ; Library ; Checksum                         ;
+-----------------------------------------------+--------------------+---------+----------------------------------+
; libraries/megafunctions/a_rdenreg.inc         ; Quartus II Install ; work    ; 3fcdce7559590d5a8afbe64788d201fb ;
; libraries/megafunctions/aglobal150.inc        ; Quartus II Install ; work    ; 09e97ce26a1e3148bc4c3828c116bf62 ;
; libraries/megafunctions/altdpram.inc          ; Quartus II Install ; work    ; 2f9e6727b678ffd76e72bc5a95a26300 ;
; libraries/megafunctions/altram.inc            ; Quartus II Install ; work    ; ad5518b39ffd3cf1df377e6360d1c9b6 ;
; libraries/megafunctions/altrom.inc            ; Quartus II Install ; work    ; 192b74eafa8debf2248ea73881e77f91 ;
; libraries/megafunctions/altsyncram.tdf        ; Quartus II Install ; work    ; 4edf702f4e4e41f3560563dbedf53384 ;
; libraries/megafunctions/lpm_decode.inc        ; Quartus II Install ; work    ; 10da69a8bbd590d66779e7a142f73790 ;
; libraries/megafunctions/lpm_mux.inc           ; Quartus II Install ; work    ; dd87bed90959d6126db09970164b7ba6 ;
; libraries/megafunctions/stratix_ram_block.inc ; Quartus II Install ; work    ; e3a03868917f0b3dd57b6ed1dd195f22 ;
; alarmClock.v                                  ; Project Directory  ; work    ; 97e082e1dd221c0d26ad1a06f6c72ae7 ;
; dateDisplay.v                                 ; Project Directory  ; work    ; 2b003dd23d734bcdb8d6ae153a1d2db6 ;
; db/altsyncram_5ef1.tdf                        ; Project Directory  ; work    ; c05355615ba61d7a2803c7191e0cbe8c ;
; DigitalClock.v                                ; Project Directory  ; work    ; 924417ff7afa92567937e7a1ac6b2086 ;
; FreDiv.v                                      ; Project Directory  ; work    ; 0bec9b26a48a3a629c509554a9e63e63 ;
; hourCounter.v                                 ; Project Directory  ; work    ; fde748086d8196809848cf043cb2171b ;
; iic_savemod.v                                 ; Project Directory  ; work    ; b5278bb432b862d8311197935d567ff7 ;
; iicBasemod.v                                  ; Project Directory  ; work    ; 2f35048e0225a1ec60c31c2361a07548 ;
; minCounter.v                                  ; Project Directory  ; work    ; 02bea774be2c0a850d3ab3dc178b8af3 ;
; output_files/dateSet.v                        ; Project Directory  ; work    ; 5b5db66d4b16627c2d9ab4d97576a697 ;
; output_files/microSecCounter.v                ; Project Directory  ; work    ; 61fb4774dd228fabe77903b2d348228a ;
; output_files/oclockPlay.v                     ; Project Directory  ; work    ; 710590e01ee5223cb76cc8a666dd9c63 ;
; output_files/timerSet.v                       ; Project Directory  ; work    ; 749b64ccf24a4fc24b1cdb0d5ba69ce6 ;
; RAM.v                                         ; Project Directory  ; work    ; fe99ac7673cfed280049aa3d054438ac ;
; smg_encode_immdmod.v                          ; Project Directory  ; work    ; fcbfa7fc4b32db2a9da38712d6d1aac9 ;
; smg_funcmod.v                                 ; Project Directory  ; work    ; 583446a8ecec9a11d8c87982200d2c3e ;
; stopWatch.v                                   ; Project Directory  ; work    ; f1d74a70576447b1a5359c242ce805da ;
; timerMod.v                                    ; Project Directory  ; work    ; aeb38e5b9f713e7929e97949aff1cf06 ;
+-----------------------------------------------+--------------------+---------+----------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 25                          ;
; cycloneiii_ff         ; 798                         ;
;     CLR               ; 168                         ;
;     CLR SCLR          ; 34                          ;
;     CLR SLD           ; 1                           ;
;     ENA               ; 24                          ;
;     ENA CLR           ; 329                         ;
;     ENA CLR SCLR      ; 229                         ;
;     ENA CLR SLD       ; 9                           ;
;     ENA SCLR          ; 1                           ;
;     plain             ; 3                           ;
; cycloneiii_io_obuf    ; 1                           ;
; cycloneiii_lcell_comb ; 3042                        ;
;     arith             ; 626                         ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 420                         ;
;         3 data inputs ; 202                         ;
;     normal            ; 2416                        ;
;         0 data inputs ; 36                          ;
;         1 data inputs ; 42                          ;
;         2 data inputs ; 601                         ;
;         3 data inputs ; 370                         ;
;         4 data inputs ; 1367                        ;
; cycloneiii_ram_block  ; 24                          ;
;                       ;                             ;
; Max LUT depth         ; 33.60                       ;
; Average LUT depth     ; 11.01                       ;
+-----------------------+-----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "stopWatch:uut11|minCounter:uut3"                                                                                                                    ;
+--------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                      ;
+--------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; rdDone       ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; minute_init1 ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; minute_init0 ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+--------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "stopWatch:uut11|minCounter:uut2"                                                                                                                     ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                      ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; EO           ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; rdDone       ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; minute_init1 ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; minute_init0 ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "stopWatch:uut11|FreDiv:uut4"                                                                               ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; clk1hz ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dateDisplay:utt8"                                                                                                                                                                 ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "minCounter:uut3"   ;
+-------------+-------+----------+--------------+
; Port        ; Type  ; Severity ; Details      ;
+-------------+-------+----------+--------------+
; timeSetMode ; Input ; Info     ; Stuck at GND ;
; minute_set1 ; Input ; Info     ; Stuck at GND ;
; minute_set0 ; Input ; Info     ; Stuck at GND ;
+-------------+-------+----------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FreDiv:uut4"                                                                                               ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; clk5ms ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:08     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Full Version
    Info: Processing started: Sun Nov 03 12:24:34 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DigitalClock -c DigitalClock
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Warning (10238): Verilog Module Declaration warning at hourCounter.v(32): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "hourCounter"
Info (12021): Found 1 design units, including 1 entities, in source file hourcounter.v
    Info (12023): Found entity 1: hourCounter
Info (12021): Found 1 design units, including 1 entities, in source file mincounter.v
    Info (12023): Found entity 1: minCounter
Warning (10275): Verilog HDL Module Instantiation warning at DigitalClock.v(66): ignored dangling comma in List of Port Connections
Info (12021): Found 1 design units, including 1 entities, in source file digitalclock.v
    Info (12023): Found entity 1: DigitalClock
Info (12021): Found 1 design units, including 1 entities, in source file smg_funcmod.v
    Info (12023): Found entity 1: smg_funcmod
Info (12021): Found 1 design units, including 1 entities, in source file smg_encode_immdmod.v
    Info (12023): Found entity 1: smg_encode_immdmod
Info (12021): Found 1 design units, including 1 entities, in source file smg_basemod.v
    Info (12023): Found entity 1: smg_basemod
Info (12021): Found 1 design units, including 1 entities, in source file frediv.v
    Info (12023): Found entity 1: FreDiv
Info (12021): Found 1 design units, including 1 entities, in source file output_files/timerset.v
    Info (12023): Found entity 1: timeSet
Info (12021): Found 1 design units, including 1 entities, in source file output_files/oclockplay.v
    Info (12023): Found entity 1: oclockPlay
Info (12021): Found 1 design units, including 1 entities, in source file datedisplay.v
    Info (12023): Found entity 1: dateDisplay
Info (12021): Found 1 design units, including 1 entities, in source file alarmclock.v
    Info (12023): Found entity 1: alarmClock
Info (12021): Found 1 design units, including 1 entities, in source file stopwatch.v
    Info (12023): Found entity 1: stopWatch
Info (12021): Found 1 design units, including 1 entities, in source file output_files/dateset.v
    Info (12023): Found entity 1: dateSet
Info (12021): Found 1 design units, including 1 entities, in source file output_files/microseccounter.v
    Info (12023): Found entity 1: microSecCounter
Info (12021): Found 1 design units, including 1 entities, in source file ram.v
    Info (12023): Found entity 1: RAM
Info (12021): Found 1 design units, including 1 entities, in source file iicbasemod.v
    Info (12023): Found entity 1: iicBasemod
Info (12021): Found 1 design units, including 1 entities, in source file iic_savemod.v
    Info (12023): Found entity 1: iic_savemod
Warning (10261): Verilog HDL Event Control warning at timerMod.v(167): Event Control contains a complex event expression
Info (12021): Found 1 design units, including 1 entities, in source file timermod.v
    Info (12023): Found entity 1: timerMod
Info (12127): Elaborating entity "DigitalClock" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at DigitalClock.v(213): object "isSW_ModeRelease" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at DigitalClock.v(479): object "isSW_SelRelease" assigned a value but never read
Info (12128): Elaborating entity "FreDiv" for hierarchy "FreDiv:uut4"
Info (12128): Elaborating entity "hourCounter" for hierarchy "hourCounter:utt1"
Info (12128): Elaborating entity "minCounter" for hierarchy "minCounter:uut2"
Info (12128): Elaborating entity "smg_funcmod" for hierarchy "smg_funcmod:U1"
Info (12128): Elaborating entity "smg_encode_immdmod" for hierarchy "smg_encode_immdmod:U2"
Info (12128): Elaborating entity "timeSet" for hierarchy "timeSet:uut6"
Warning (10036): Verilog HDL or VHDL warning at timerSet.v(33): object "isSW_SelRelease" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at timerSet.v(86): object "isSW_AddRelease" assigned a value but never read
Info (12128): Elaborating entity "oclockPlay" for hierarchy "oclockPlay:uut7"
Warning (10235): Verilog HDL Always Construct warning at oclockPlay.v(82): variable "F500HZ" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at oclockPlay.v(87): variable "F1KHZ" is read inside the Always Construct but isn't in the Always Construct's Event Control
Info (12128): Elaborating entity "dateDisplay" for hierarchy "dateDisplay:utt8"
Warning (10230): Verilog HDL assignment warning at dateDisplay.v(120): truncated value with size 32 to match size of target (1)
Warning (10240): Verilog HDL Always Construct warning at dateDisplay.v(121): inferring latch(es) for variable "year3", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at dateDisplay.v(121): inferring latch(es) for variable "year2", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "year2[0]" at dateDisplay.v(121)
Info (10041): Inferred latch for "year2[1]" at dateDisplay.v(121)
Info (10041): Inferred latch for "year2[2]" at dateDisplay.v(121)
Info (10041): Inferred latch for "year2[3]" at dateDisplay.v(121)
Info (10041): Inferred latch for "year3[0]" at dateDisplay.v(121)
Info (10041): Inferred latch for "year3[1]" at dateDisplay.v(121)
Info (10041): Inferred latch for "year3[2]" at dateDisplay.v(121)
Info (10041): Inferred latch for "year3[3]" at dateDisplay.v(121)
Info (12128): Elaborating entity "dateSet" for hierarchy "dateSet:utt9"
Warning (10036): Verilog HDL or VHDL warning at dateSet.v(35): object "isSW_SelRelease" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at dateSet.v(88): object "isSW_AddRelease" assigned a value but never read
Info (12128): Elaborating entity "alarmClock" for hierarchy "alarmClock:uut10"
Warning (10036): Verilog HDL or VHDL warning at alarmClock.v(36): object "isSW_SelRelease" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at alarmClock.v(89): object "isSW_AddRelease" assigned a value but never read
Info (12128): Elaborating entity "stopWatch" for hierarchy "stopWatch:uut11"
Warning (10036): Verilog HDL or VHDL warning at stopWatch.v(55): object "isSW_StartRelease" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at stopWatch.v(109): object "isSW_CntRelease" assigned a value but never read
Info (12128): Elaborating entity "RAM" for hierarchy "stopWatch:uut11|RAM:RAM_inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "stopWatch:uut11|RAM:RAM_inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "stopWatch:uut11|RAM:RAM_inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "stopWatch:uut11|RAM:RAM_inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5ef1.tdf
    Info (12023): Found entity 1: altsyncram_5ef1
Info (12128): Elaborating entity "altsyncram_5ef1" for hierarchy "stopWatch:uut11|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_5ef1:auto_generated"
Info (12128): Elaborating entity "microSecCounter" for hierarchy "stopWatch:uut11|microSecCounter:uut5"
Info (12128): Elaborating entity "iicBasemod" for hierarchy "iicBasemod:uut12"
Warning (10036): Verilog HDL or VHDL warning at iicBasemod.v(46): object "isSW_oDataRelease" assigned a value but never read
Info (12128): Elaborating entity "iic_savemod" for hierarchy "iicBasemod:uut12|iic_savemod:U1"
Info (12128): Elaborating entity "timerMod" for hierarchy "timerMod:uut13"
Warning (10036): Verilog HDL or VHDL warning at timerMod.v(33): object "isSW_SelRelease" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at timerMod.v(86): object "isSW_AddRelease" assigned a value but never read
Info (12205): 1 design partition requires Analysis and Synthesis
    Info (12211): Partition "Top" requires synthesis because there were changes to its dependent source files
Info (12209): No design partitions will skip synthesis in the current incremental compilation
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer timerMod:uut13|always6~0
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "stopWatch:uut11|wren_sig~synth" feeding internal logic into a wire
Info (278001): Inferred 8 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "dateDisplay:utt8|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "dateDisplay:utt8|Mod1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "dateSet:utt9|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "dateSet:utt9|Mod1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "dateDisplay:utt8|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "dateDisplay:utt8|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "dateSet:utt9|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "dateSet:utt9|Mult1"
Info (12130): Elaborated megafunction instantiation "dateDisplay:utt8|lpm_divide:Mod0"
Info (12133): Instantiated megafunction "dateDisplay:utt8|lpm_divide:Mod0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "17"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_9bm.tdf
    Info (12023): Found entity 1: lpm_divide_9bm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ulh.tdf
    Info (12023): Found entity 1: sign_div_unsign_ulh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_g7f.tdf
    Info (12023): Found entity 1: alt_u_div_g7f
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc
Info (12130): Elaborated megafunction instantiation "dateDisplay:utt8|lpm_divide:Mod1"
Info (12133): Instantiated megafunction "dateDisplay:utt8|lpm_divide:Mod1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "17"
    Info (12134): Parameter "LPM_WIDTHD" = "9"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_bbm.tdf
    Info (12023): Found entity 1: lpm_divide_bbm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_0mh.tdf
    Info (12023): Found entity 1: sign_div_unsign_0mh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_k7f.tdf
    Info (12023): Found entity 1: alt_u_div_k7f
Info (12130): Elaborated megafunction instantiation "dateDisplay:utt8|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "dateDisplay:utt8|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "4"
    Info (12134): Parameter "LPM_WIDTHB" = "10"
    Info (12134): Parameter "LPM_WIDTHP" = "14"
    Info (12134): Parameter "LPM_WIDTHR" = "14"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "dateDisplay:utt8|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "dateDisplay:utt8|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "dateDisplay:utt8|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "dateDisplay:utt8|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "dateDisplay:utt8|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "dateDisplay:utt8|lpm_mult:Mult0"
Info (12130): Elaborated megafunction instantiation "dateDisplay:utt8|lpm_mult:Mult1"
Info (12133): Instantiated megafunction "dateDisplay:utt8|lpm_mult:Mult1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "4"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "11"
    Info (12134): Parameter "LPM_WIDTHR" = "11"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "dateDisplay:utt8|lpm_mult:Mult1|multcore:mult_core", which is child of megafunction instantiation "dateDisplay:utt8|lpm_mult:Mult1"
Info (12131): Elaborated megafunction instantiation "dateDisplay:utt8|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "dateDisplay:utt8|lpm_mult:Mult1"
Info (12131): Elaborated megafunction instantiation "dateDisplay:utt8|lpm_mult:Mult1|altshift:external_latency_ffs", which is child of megafunction instantiation "dateDisplay:utt8|lpm_mult:Mult1"
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (281020): Starting Logic Optimization and Technology Mapping for Top Partition
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "minCounter:uut2|minute1[3]" is converted into an equivalent circuit using register "minCounter:uut2|minute1[3]~_emulated" and latch "minCounter:uut2|minute1[3]~1"
    Warning (13310): Register "minCounter:uut2|minute1[2]" is converted into an equivalent circuit using register "minCounter:uut2|minute1[2]~_emulated" and latch "minCounter:uut2|minute1[2]~6"
    Warning (13310): Register "minCounter:uut2|minute1[1]" is converted into an equivalent circuit using register "minCounter:uut2|minute1[1]~_emulated" and latch "minCounter:uut2|minute1[1]~11"
    Warning (13310): Register "minCounter:uut2|minute1[0]" is converted into an equivalent circuit using register "minCounter:uut2|minute1[0]~_emulated" and latch "minCounter:uut2|minute1[0]~16"
    Warning (13310): Register "minCounter:uut2|minute0[3]" is converted into an equivalent circuit using register "minCounter:uut2|minute0[3]~_emulated" and latch "minCounter:uut2|minute0[3]~1"
    Warning (13310): Register "minCounter:uut2|minute0[2]" is converted into an equivalent circuit using register "minCounter:uut2|minute0[2]~_emulated" and latch "minCounter:uut2|minute0[2]~6"
    Warning (13310): Register "minCounter:uut2|minute0[1]" is converted into an equivalent circuit using register "minCounter:uut2|minute0[1]~_emulated" and latch "minCounter:uut2|minute0[1]~11"
    Warning (13310): Register "minCounter:uut2|minute0[0]" is converted into an equivalent circuit using register "minCounter:uut2|minute0[0]~_emulated" and latch "minCounter:uut2|minute0[0]~16"
    Warning (13310): Register "minCounter:uut3|minute1[3]" is converted into an equivalent circuit using register "minCounter:uut3|minute1[3]~_emulated" and latch "minCounter:uut3|minute1[3]~1"
    Warning (13310): Register "minCounter:uut3|minute1[2]" is converted into an equivalent circuit using register "minCounter:uut3|minute1[2]~_emulated" and latch "minCounter:uut3|minute1[2]~6"
    Warning (13310): Register "minCounter:uut3|minute1[1]" is converted into an equivalent circuit using register "minCounter:uut3|minute1[1]~_emulated" and latch "minCounter:uut3|minute1[1]~11"
    Warning (13310): Register "minCounter:uut3|minute1[0]" is converted into an equivalent circuit using register "minCounter:uut3|minute1[0]~_emulated" and latch "minCounter:uut3|minute1[0]~16"
    Warning (13310): Register "minCounter:uut3|minute0[3]" is converted into an equivalent circuit using register "minCounter:uut3|minute0[3]~_emulated" and latch "minCounter:uut3|minute0[3]~1"
    Warning (13310): Register "minCounter:uut3|minute0[2]" is converted into an equivalent circuit using register "minCounter:uut3|minute0[2]~_emulated" and latch "minCounter:uut3|minute0[2]~6"
    Warning (13310): Register "minCounter:uut3|minute0[1]" is converted into an equivalent circuit using register "minCounter:uut3|minute0[1]~_emulated" and latch "minCounter:uut3|minute0[1]~11"
    Warning (13310): Register "minCounter:uut3|minute0[0]" is converted into an equivalent circuit using register "minCounter:uut3|minute0[0]~_emulated" and latch "minCounter:uut3|minute0[0]~16"
    Warning (13310): Register "hourCounter:utt1|hour1[0]" is converted into an equivalent circuit using register "hourCounter:utt1|hour1[0]~_emulated" and latch "hourCounter:utt1|hour1[0]~1"
    Warning (13310): Register "alarmClock:uut10|hour_set1[0]" is converted into an equivalent circuit using register "alarmClock:uut10|hour_set1[0]~_emulated" and latch "alarmClock:uut10|hour_set1[0]~1"
    Warning (13310): Register "hourCounter:utt1|hour1[1]" is converted into an equivalent circuit using register "hourCounter:utt1|hour1[1]~_emulated" and latch "hourCounter:utt1|hour1[1]~6"
    Warning (13310): Register "alarmClock:uut10|hour_set1[1]" is converted into an equivalent circuit using register "alarmClock:uut10|hour_set1[1]~_emulated" and latch "alarmClock:uut10|hour_set1[1]~6"
    Warning (13310): Register "hourCounter:utt1|hour1[2]" is converted into an equivalent circuit using register "hourCounter:utt1|hour1[2]~_emulated" and latch "hourCounter:utt1|hour1[2]~11"
    Warning (13310): Register "alarmClock:uut10|hour_set1[2]" is converted into an equivalent circuit using register "alarmClock:uut10|hour_set1[2]~_emulated" and latch "alarmClock:uut10|hour_set1[2]~11"
    Warning (13310): Register "hourCounter:utt1|hour1[3]" is converted into an equivalent circuit using register "hourCounter:utt1|hour1[3]~_emulated" and latch "hourCounter:utt1|hour1[3]~16"
    Warning (13310): Register "alarmClock:uut10|hour_set1[3]" is converted into an equivalent circuit using register "alarmClock:uut10|hour_set1[3]~_emulated" and latch "alarmClock:uut10|hour_set1[3]~16"
    Warning (13310): Register "hourCounter:utt1|hour0[0]" is converted into an equivalent circuit using register "hourCounter:utt1|hour0[0]~_emulated" and latch "hourCounter:utt1|hour0[0]~1"
    Warning (13310): Register "alarmClock:uut10|hour_set0[0]" is converted into an equivalent circuit using register "alarmClock:uut10|hour_set0[0]~_emulated" and latch "alarmClock:uut10|hour_set0[0]~1"
    Warning (13310): Register "hourCounter:utt1|hour0[1]" is converted into an equivalent circuit using register "hourCounter:utt1|hour0[1]~_emulated" and latch "hourCounter:utt1|hour0[1]~6"
    Warning (13310): Register "alarmClock:uut10|hour_set0[1]" is converted into an equivalent circuit using register "alarmClock:uut10|hour_set0[1]~_emulated" and latch "alarmClock:uut10|hour_set0[1]~6"
    Warning (13310): Register "hourCounter:utt1|hour0[2]" is converted into an equivalent circuit using register "hourCounter:utt1|hour0[2]~_emulated" and latch "hourCounter:utt1|hour0[2]~11"
    Warning (13310): Register "alarmClock:uut10|hour_set0[2]" is converted into an equivalent circuit using register "alarmClock:uut10|hour_set0[2]~_emulated" and latch "alarmClock:uut10|hour_set0[2]~11"
    Warning (13310): Register "hourCounter:utt1|hour0[3]" is converted into an equivalent circuit using register "hourCounter:utt1|hour0[3]~_emulated" and latch "hourCounter:utt1|hour0[3]~16"
    Warning (13310): Register "alarmClock:uut10|hour_set0[3]" is converted into an equivalent circuit using register "alarmClock:uut10|hour_set0[3]~_emulated" and latch "alarmClock:uut10|hour_set0[3]~16"
    Warning (13310): Register "alarmClock:uut10|minute_set1[0]" is converted into an equivalent circuit using register "alarmClock:uut10|minute_set1[0]~_emulated" and latch "alarmClock:uut10|minute_set1[0]~1"
    Warning (13310): Register "alarmClock:uut10|minute_set1[1]" is converted into an equivalent circuit using register "alarmClock:uut10|minute_set1[1]~_emulated" and latch "alarmClock:uut10|minute_set1[1]~6"
    Warning (13310): Register "alarmClock:uut10|minute_set1[2]" is converted into an equivalent circuit using register "alarmClock:uut10|minute_set1[2]~_emulated" and latch "alarmClock:uut10|minute_set1[2]~11"
    Warning (13310): Register "alarmClock:uut10|minute_set1[3]" is converted into an equivalent circuit using register "alarmClock:uut10|minute_set1[3]~_emulated" and latch "alarmClock:uut10|minute_set1[3]~16"
    Warning (13310): Register "alarmClock:uut10|minute_set0[0]" is converted into an equivalent circuit using register "alarmClock:uut10|minute_set0[0]~_emulated" and latch "alarmClock:uut10|minute_set0[0]~1"
    Warning (13310): Register "alarmClock:uut10|minute_set0[1]" is converted into an equivalent circuit using register "alarmClock:uut10|minute_set0[1]~_emulated" and latch "alarmClock:uut10|minute_set0[1]~6"
    Warning (13310): Register "alarmClock:uut10|minute_set0[2]" is converted into an equivalent circuit using register "alarmClock:uut10|minute_set0[2]~_emulated" and latch "alarmClock:uut10|minute_set0[2]~11"
    Warning (13310): Register "alarmClock:uut10|minute_set0[3]" is converted into an equivalent circuit using register "alarmClock:uut10|minute_set0[3]~_emulated" and latch "alarmClock:uut10|minute_set0[3]~16"
    Warning (13310): Register "timeClock[6]" is converted into an equivalent circuit using register "timeClock[6]~_emulated" and latch "timeClock[6]~1"
    Warning (13310): Register "timeClock[2]" is converted into an equivalent circuit using register "timeClock[2]~_emulated" and latch "timeClock[2]~5"
    Warning (13310): Register "timeClock[14]" is converted into an equivalent circuit using register "timeClock[14]~_emulated" and latch "timeClock[14]~9"
    Warning (13310): Register "timeClock[18]" is converted into an equivalent circuit using register "timeClock[18]~_emulated" and latch "timeClock[18]~13"
    Warning (13310): Register "timeClock[22]" is converted into an equivalent circuit using register "timeClock[22]~_emulated" and latch "timeClock[22]~17"
    Warning (13310): Register "timeClock[10]" is converted into an equivalent circuit using register "timeClock[10]~_emulated" and latch "timeClock[10]~21"
    Warning (13310): Register "timeClock[5]" is converted into an equivalent circuit using register "timeClock[5]~_emulated" and latch "timeClock[5]~25"
    Warning (13310): Register "timeClock[1]" is converted into an equivalent circuit using register "timeClock[1]~_emulated" and latch "timeClock[1]~29"
    Warning (13310): Register "timeClock[13]" is converted into an equivalent circuit using register "timeClock[13]~_emulated" and latch "timeClock[13]~33"
    Warning (13310): Register "timeClock[17]" is converted into an equivalent circuit using register "timeClock[17]~_emulated" and latch "timeClock[17]~37"
    Warning (13310): Register "timeClock[21]" is converted into an equivalent circuit using register "timeClock[21]~_emulated" and latch "timeClock[21]~41"
    Warning (13310): Register "timeClock[9]" is converted into an equivalent circuit using register "timeClock[9]~_emulated" and latch "timeClock[9]~45"
    Warning (13310): Register "timeClock[4]" is converted into an equivalent circuit using register "timeClock[4]~_emulated" and latch "timeClock[4]~49"
    Warning (13310): Register "timeClock[0]" is converted into an equivalent circuit using register "timeClock[0]~_emulated" and latch "timeClock[0]~53"
    Warning (13310): Register "timeClock[12]" is converted into an equivalent circuit using register "timeClock[12]~_emulated" and latch "timeClock[12]~57"
    Warning (13310): Register "timeClock[16]" is converted into an equivalent circuit using register "timeClock[16]~_emulated" and latch "timeClock[16]~61"
    Warning (13310): Register "timeClock[20]" is converted into an equivalent circuit using register "timeClock[20]~_emulated" and latch "timeClock[20]~65"
    Warning (13310): Register "timeClock[8]" is converted into an equivalent circuit using register "timeClock[8]~_emulated" and latch "timeClock[8]~69"
    Warning (13310): Register "timeClock[7]" is converted into an equivalent circuit using register "timeClock[7]~_emulated" and latch "timeClock[7]~73"
    Warning (13310): Register "timeClock[3]" is converted into an equivalent circuit using register "timeClock[3]~_emulated" and latch "timeClock[3]~77"
    Warning (13310): Register "timeClock[15]" is converted into an equivalent circuit using register "timeClock[15]~_emulated" and latch "timeClock[15]~81"
    Warning (13310): Register "timeClock[19]" is converted into an equivalent circuit using register "timeClock[19]~_emulated" and latch "timeClock[19]~85"
    Warning (13310): Register "timeClock[23]" is converted into an equivalent circuit using register "timeClock[23]~_emulated" and latch "timeClock[23]~89"
    Warning (13310): Register "timeClock[11]" is converted into an equivalent circuit using register "timeClock[11]~_emulated" and latch "timeClock[11]~93"
    Warning (13310): Register "timeSet:uut6|minute_set1[3]" is converted into an equivalent circuit using register "timeSet:uut6|minute_set1[3]~_emulated" and latch "timeClock[15]~81"
    Warning (13310): Register "timeSet:uut6|minute_set1[2]" is converted into an equivalent circuit using register "timeSet:uut6|minute_set1[2]~_emulated" and latch "timeClock[14]~9"
    Warning (13310): Register "timeSet:uut6|minute_set1[1]" is converted into an equivalent circuit using register "timeSet:uut6|minute_set1[1]~_emulated" and latch "timeClock[13]~33"
    Warning (13310): Register "timeSet:uut6|minute_set1[0]" is converted into an equivalent circuit using register "timeSet:uut6|minute_set1[0]~_emulated" and latch "timeClock[12]~57"
    Warning (13310): Register "timeSet:uut6|minute_set0[3]" is converted into an equivalent circuit using register "timeSet:uut6|minute_set0[3]~_emulated" and latch "timeClock[11]~93"
    Warning (13310): Register "timeSet:uut6|minute_set0[2]" is converted into an equivalent circuit using register "timeSet:uut6|minute_set0[2]~_emulated" and latch "timeClock[10]~21"
    Warning (13310): Register "timeSet:uut6|minute_set0[1]" is converted into an equivalent circuit using register "timeSet:uut6|minute_set0[1]~_emulated" and latch "timeClock[9]~45"
    Warning (13310): Register "timeSet:uut6|minute_set0[0]" is converted into an equivalent circuit using register "timeSet:uut6|minute_set0[0]~_emulated" and latch "timeClock[8]~69"
    Warning (13310): Register "timeSet:uut6|hour_set1[0]" is converted into an equivalent circuit using register "timeSet:uut6|hour_set1[0]~_emulated" and latch "timeClock[20]~65"
    Warning (13310): Register "timeSet:uut6|hour_set1[1]" is converted into an equivalent circuit using register "timeSet:uut6|hour_set1[1]~_emulated" and latch "timeClock[21]~41"
    Warning (13310): Register "timeSet:uut6|hour_set1[2]" is converted into an equivalent circuit using register "timeSet:uut6|hour_set1[2]~_emulated" and latch "timeClock[22]~17"
    Warning (13310): Register "timeSet:uut6|hour_set1[3]" is converted into an equivalent circuit using register "timeSet:uut6|hour_set1[3]~_emulated" and latch "timeClock[23]~89"
    Warning (13310): Register "timeSet:uut6|hour_set0[0]" is converted into an equivalent circuit using register "timeSet:uut6|hour_set0[0]~_emulated" and latch "timeClock[16]~61"
    Warning (13310): Register "timeSet:uut6|hour_set0[1]" is converted into an equivalent circuit using register "timeSet:uut6|hour_set0[1]~_emulated" and latch "timeClock[17]~37"
    Warning (13310): Register "timeSet:uut6|hour_set0[2]" is converted into an equivalent circuit using register "timeSet:uut6|hour_set0[2]~_emulated" and latch "timeClock[18]~13"
    Warning (13310): Register "timeSet:uut6|hour_set0[3]" is converted into an equivalent circuit using register "timeSet:uut6|hour_set0[3]~_emulated" and latch "timeClock[19]~85"
    Warning (13310): Register "stopWatch:uut11|stopWatchMicroSecond1[2]" is converted into an equivalent circuit using register "stopWatch:uut11|stopWatchMicroSecond1[2]~_emulated" and latch "stopWatch:uut11|stopWatchMicroSecond1[2]~1"
    Warning (13310): Register "dateDisplay:utt8|day1[2]" is converted into an equivalent circuit using register "dateDisplay:utt8|day1[2]~_emulated" and latch "dateDisplay:utt8|day1[2]~1"
    Warning (13310): Register "stopWatch:uut11|stopWatchMicroSecond0[2]" is converted into an equivalent circuit using register "stopWatch:uut11|stopWatchMicroSecond0[2]~_emulated" and latch "stopWatch:uut11|stopWatchMicroSecond0[2]~1"
    Warning (13310): Register "dateDisplay:utt8|day0[2]" is converted into an equivalent circuit using register "dateDisplay:utt8|day0[2]~_emulated" and latch "dateDisplay:utt8|day0[2]~1"
    Warning (13310): Register "stopWatch:uut11|stopWatchSecond1[2]" is converted into an equivalent circuit using register "stopWatch:uut11|stopWatchSecond1[2]~_emulated" and latch "stopWatch:uut11|stopWatchSecond1[2]~1"
    Warning (13310): Register "dateDisplay:utt8|month1[2]" is converted into an equivalent circuit using register "dateDisplay:utt8|month1[2]~_emulated" and latch "dateDisplay:utt8|month1[2]~1"
    Warning (13310): Register "dateDisplay:utt8|year0[2]" is converted into an equivalent circuit using register "dateDisplay:utt8|year0[2]~_emulated" and latch "dateDisplay:utt8|year0[2]~1"
    Warning (13310): Register "stopWatch:uut11|stopWatchMinute0[2]" is converted into an equivalent circuit using register "stopWatch:uut11|stopWatchMinute0[2]~_emulated" and latch "stopWatch:uut11|stopWatchMinute0[2]~1"
    Warning (13310): Register "stopWatch:uut11|stopWatchMinute1[2]" is converted into an equivalent circuit using register "stopWatch:uut11|stopWatchMinute1[2]~_emulated" and latch "stopWatch:uut11|stopWatchMinute1[2]~1"
    Warning (13310): Register "dateDisplay:utt8|year1[2]" is converted into an equivalent circuit using register "dateDisplay:utt8|year1[2]~_emulated" and latch "dateDisplay:utt8|year1[2]~1"
    Warning (13310): Register "stopWatch:uut11|stopWatchSecond0[2]" is converted into an equivalent circuit using register "stopWatch:uut11|stopWatchSecond0[2]~_emulated" and latch "stopWatch:uut11|stopWatchSecond0[2]~1"
    Warning (13310): Register "dateDisplay:utt8|month0[2]" is converted into an equivalent circuit using register "dateDisplay:utt8|month0[2]~_emulated" and latch "dateDisplay:utt8|month0[2]~1"
    Warning (13310): Register "stopWatch:uut11|stopWatchMicroSecond1[1]" is converted into an equivalent circuit using register "stopWatch:uut11|stopWatchMicroSecond1[1]~_emulated" and latch "stopWatch:uut11|stopWatchMicroSecond1[1]~5"
    Warning (13310): Register "dateDisplay:utt8|day1[1]" is converted into an equivalent circuit using register "dateDisplay:utt8|day1[1]~_emulated" and latch "dateDisplay:utt8|day1[1]~6"
    Warning (13310): Register "stopWatch:uut11|stopWatchMicroSecond0[1]" is converted into an equivalent circuit using register "stopWatch:uut11|stopWatchMicroSecond0[1]~_emulated" and latch "stopWatch:uut11|stopWatchMicroSecond0[1]~5"
    Warning (13310): Register "dateDisplay:utt8|day0[1]" is converted into an equivalent circuit using register "dateDisplay:utt8|day0[1]~_emulated" and latch "dateDisplay:utt8|day0[1]~6"
    Warning (13310): Register "stopWatch:uut11|stopWatchSecond1[1]" is converted into an equivalent circuit using register "stopWatch:uut11|stopWatchSecond1[1]~_emulated" and latch "stopWatch:uut11|stopWatchSecond1[1]~5"
    Warning (13310): Register "dateDisplay:utt8|month1[1]" is converted into an equivalent circuit using register "dateDisplay:utt8|month1[1]~_emulated" and latch "dateDisplay:utt8|month1[1]~6"
    Warning (13310): Register "dateDisplay:utt8|year0[1]" is converted into an equivalent circuit using register "dateDisplay:utt8|year0[1]~_emulated" and latch "dateDisplay:utt8|year0[1]~6"
    Warning (13310): Register "stopWatch:uut11|stopWatchMinute0[1]" is converted into an equivalent circuit using register "stopWatch:uut11|stopWatchMinute0[1]~_emulated" and latch "stopWatch:uut11|stopWatchMinute0[1]~5"
    Warning (13310): Register "stopWatch:uut11|stopWatchMinute1[1]" is converted into an equivalent circuit using register "stopWatch:uut11|stopWatchMinute1[1]~_emulated" and latch "stopWatch:uut11|stopWatchMinute1[1]~5"
    Warning (13310): Register "dateDisplay:utt8|year1[1]" is converted into an equivalent circuit using register "dateDisplay:utt8|year1[1]~_emulated" and latch "dateDisplay:utt8|year1[1]~6"
    Warning (13310): Register "stopWatch:uut11|stopWatchSecond0[1]" is converted into an equivalent circuit using register "stopWatch:uut11|stopWatchSecond0[1]~_emulated" and latch "stopWatch:uut11|stopWatchSecond0[1]~5"
    Warning (13310): Register "dateDisplay:utt8|month0[1]" is converted into an equivalent circuit using register "dateDisplay:utt8|month0[1]~_emulated" and latch "dateDisplay:utt8|month0[1]~6"
    Warning (13310): Register "stopWatch:uut11|stopWatchMicroSecond1[0]" is converted into an equivalent circuit using register "stopWatch:uut11|stopWatchMicroSecond1[0]~_emulated" and latch "stopWatch:uut11|stopWatchMicroSecond1[0]~9"
    Warning (13310): Register "dateDisplay:utt8|day1[0]" is converted into an equivalent circuit using register "dateDisplay:utt8|day1[0]~_emulated" and latch "dateDisplay:utt8|day1[0]~11"
    Warning (13310): Register "stopWatch:uut11|stopWatchMicroSecond0[0]" is converted into an equivalent circuit using register "stopWatch:uut11|stopWatchMicroSecond0[0]~_emulated" and latch "stopWatch:uut11|stopWatchMicroSecond0[0]~9"
    Warning (13310): Register "dateDisplay:utt8|day0[0]" is converted into an equivalent circuit using register "dateDisplay:utt8|day0[0]~_emulated" and latch "dateDisplay:utt8|day0[0]~11"
    Warning (13310): Register "stopWatch:uut11|stopWatchSecond1[0]" is converted into an equivalent circuit using register "stopWatch:uut11|stopWatchSecond1[0]~_emulated" and latch "stopWatch:uut11|stopWatchSecond1[0]~9"
    Warning (13310): Register "dateDisplay:utt8|month1[0]" is converted into an equivalent circuit using register "dateDisplay:utt8|month1[0]~_emulated" and latch "dateDisplay:utt8|month1[0]~11"
    Warning (13310): Register "dateDisplay:utt8|year0[0]" is converted into an equivalent circuit using register "dateDisplay:utt8|year0[0]~_emulated" and latch "dateDisplay:utt8|year0[0]~11"
    Warning (13310): Register "stopWatch:uut11|stopWatchMinute0[0]" is converted into an equivalent circuit using register "stopWatch:uut11|stopWatchMinute0[0]~_emulated" and latch "stopWatch:uut11|stopWatchMinute0[0]~9"
    Warning (13310): Register "stopWatch:uut11|stopWatchMinute1[0]" is converted into an equivalent circuit using register "stopWatch:uut11|stopWatchMinute1[0]~_emulated" and latch "stopWatch:uut11|stopWatchMinute1[0]~9"
    Warning (13310): Register "dateDisplay:utt8|year1[0]" is converted into an equivalent circuit using register "dateDisplay:utt8|year1[0]~_emulated" and latch "dateDisplay:utt8|year1[0]~11"
    Warning (13310): Register "stopWatch:uut11|stopWatchSecond0[0]" is converted into an equivalent circuit using register "stopWatch:uut11|stopWatchSecond0[0]~_emulated" and latch "stopWatch:uut11|stopWatchSecond0[0]~9"
    Warning (13310): Register "dateDisplay:utt8|month0[0]" is converted into an equivalent circuit using register "dateDisplay:utt8|month0[0]~_emulated" and latch "dateDisplay:utt8|month0[0]~11"
    Warning (13310): Register "stopWatch:uut11|stopWatchMicroSecond1[3]" is converted into an equivalent circuit using register "stopWatch:uut11|stopWatchMicroSecond1[3]~_emulated" and latch "stopWatch:uut11|stopWatchMicroSecond1[3]~13"
    Warning (13310): Register "dateDisplay:utt8|day1[3]" is converted into an equivalent circuit using register "dateDisplay:utt8|day1[3]~_emulated" and latch "dateDisplay:utt8|day1[3]~16"
    Warning (13310): Register "stopWatch:uut11|stopWatchMicroSecond0[3]" is converted into an equivalent circuit using register "stopWatch:uut11|stopWatchMicroSecond0[3]~_emulated" and latch "stopWatch:uut11|stopWatchMicroSecond0[3]~13"
    Warning (13310): Register "dateDisplay:utt8|day0[3]" is converted into an equivalent circuit using register "dateDisplay:utt8|day0[3]~_emulated" and latch "dateDisplay:utt8|day0[3]~16"
    Warning (13310): Register "stopWatch:uut11|stopWatchSecond1[3]" is converted into an equivalent circuit using register "stopWatch:uut11|stopWatchSecond1[3]~_emulated" and latch "stopWatch:uut11|stopWatchSecond1[3]~13"
    Warning (13310): Register "dateDisplay:utt8|month1[3]" is converted into an equivalent circuit using register "dateDisplay:utt8|month1[3]~_emulated" and latch "dateDisplay:utt8|month1[3]~16"
    Warning (13310): Register "dateDisplay:utt8|year0[3]" is converted into an equivalent circuit using register "dateDisplay:utt8|year0[3]~_emulated" and latch "dateDisplay:utt8|year0[3]~16"
    Warning (13310): Register "stopWatch:uut11|stopWatchMinute0[3]" is converted into an equivalent circuit using register "stopWatch:uut11|stopWatchMinute0[3]~_emulated" and latch "stopWatch:uut11|stopWatchMinute0[3]~13"
    Warning (13310): Register "stopWatch:uut11|stopWatchMinute1[3]" is converted into an equivalent circuit using register "stopWatch:uut11|stopWatchMinute1[3]~_emulated" and latch "stopWatch:uut11|stopWatchMinute1[3]~13"
    Warning (13310): Register "dateDisplay:utt8|year1[3]" is converted into an equivalent circuit using register "dateDisplay:utt8|year1[3]~_emulated" and latch "dateDisplay:utt8|year1[3]~16"
    Warning (13310): Register "stopWatch:uut11|stopWatchSecond0[3]" is converted into an equivalent circuit using register "stopWatch:uut11|stopWatchSecond0[3]~_emulated" and latch "stopWatch:uut11|stopWatchSecond0[3]~13"
    Warning (13310): Register "dateDisplay:utt8|month0[3]" is converted into an equivalent circuit using register "dateDisplay:utt8|month0[3]~_emulated" and latch "dateDisplay:utt8|month0[3]~16"
    Warning (13310): Register "stopWatch:uut11|microSecCounter:uut5|minute1[2]" is converted into an equivalent circuit using register "stopWatch:uut11|microSecCounter:uut5|minute1[2]~_emulated" and latch "stopWatch:uut11|microSecCounter:uut5|minute1[2]~1"
    Warning (13310): Register "dateSet:utt9|day_set1[2]" is converted into an equivalent circuit using register "dateSet:utt9|day_set1[2]~_emulated" and latch "dateSet:utt9|day_set1[2]~1"
    Warning (13310): Register "stopWatch:uut11|microSecCounter:uut5|minute0[2]" is converted into an equivalent circuit using register "stopWatch:uut11|microSecCounter:uut5|minute0[2]~_emulated" and latch "stopWatch:uut11|microSecCounter:uut5|minute0[2]~1"
    Warning (13310): Register "dateSet:utt9|day_set0[2]" is converted into an equivalent circuit using register "dateSet:utt9|day_set0[2]~_emulated" and latch "dateSet:utt9|day_set0[2]~1"
    Warning (13310): Register "stopWatch:uut11|minCounter:uut3|minute1[2]" is converted into an equivalent circuit using register "stopWatch:uut11|minCounter:uut3|minute1[2]~_emulated" and latch "stopWatch:uut11|minCounter:uut3|minute1[2]~1"
    Warning (13310): Register "dateSet:utt9|month_set1[2]" is converted into an equivalent circuit using register "dateSet:utt9|month_set1[2]~_emulated" and latch "dateSet:utt9|month_set1[2]~1"
    Warning (13310): Register "dateSet:utt9|year_set0[2]" is converted into an equivalent circuit using register "dateSet:utt9|year_set0[2]~_emulated" and latch "dateSet:utt9|year_set0[2]~1"
    Warning (13310): Register "stopWatch:uut11|minCounter:uut2|minute0[2]" is converted into an equivalent circuit using register "stopWatch:uut11|minCounter:uut2|minute0[2]~_emulated" and latch "stopWatch:uut11|minCounter:uut2|minute0[2]~1"
    Warning (13310): Register "stopWatch:uut11|minCounter:uut2|minute1[2]" is converted into an equivalent circuit using register "stopWatch:uut11|minCounter:uut2|minute1[2]~_emulated" and latch "stopWatch:uut11|minCounter:uut2|minute1[2]~1"
    Warning (13310): Register "dateSet:utt9|year_set1[2]" is converted into an equivalent circuit using register "dateSet:utt9|year_set1[2]~_emulated" and latch "dateSet:utt9|year_set1[2]~1"
    Warning (13310): Register "stopWatch:uut11|minCounter:uut3|minute0[2]" is converted into an equivalent circuit using register "stopWatch:uut11|minCounter:uut3|minute0[2]~_emulated" and latch "stopWatch:uut11|minCounter:uut3|minute0[2]~1"
    Warning (13310): Register "dateSet:utt9|month_set0[2]" is converted into an equivalent circuit using register "dateSet:utt9|month_set0[2]~_emulated" and latch "dateSet:utt9|month_set0[2]~1"
    Warning (13310): Register "stopWatch:uut11|microSecCounter:uut5|minute1[1]" is converted into an equivalent circuit using register "stopWatch:uut11|microSecCounter:uut5|minute1[1]~_emulated" and latch "stopWatch:uut11|microSecCounter:uut5|minute1[1]~6"
    Warning (13310): Register "dateSet:utt9|day_set1[1]" is converted into an equivalent circuit using register "dateSet:utt9|day_set1[1]~_emulated" and latch "dateSet:utt9|day_set1[1]~5"
    Warning (13310): Register "stopWatch:uut11|microSecCounter:uut5|minute0[1]" is converted into an equivalent circuit using register "stopWatch:uut11|microSecCounter:uut5|minute0[1]~_emulated" and latch "stopWatch:uut11|microSecCounter:uut5|minute0[1]~6"
    Warning (13310): Register "dateSet:utt9|day_set0[1]" is converted into an equivalent circuit using register "dateSet:utt9|day_set0[1]~_emulated" and latch "dateSet:utt9|day_set0[1]~5"
    Warning (13310): Register "stopWatch:uut11|minCounter:uut3|minute1[1]" is converted into an equivalent circuit using register "stopWatch:uut11|minCounter:uut3|minute1[1]~_emulated" and latch "stopWatch:uut11|minCounter:uut3|minute1[1]~6"
    Warning (13310): Register "dateSet:utt9|month_set1[1]" is converted into an equivalent circuit using register "dateSet:utt9|month_set1[1]~_emulated" and latch "dateSet:utt9|month_set1[1]~5"
    Warning (13310): Register "dateSet:utt9|year_set0[1]" is converted into an equivalent circuit using register "dateSet:utt9|year_set0[1]~_emulated" and latch "dateSet:utt9|year_set0[1]~5"
    Warning (13310): Register "stopWatch:uut11|minCounter:uut2|minute0[1]" is converted into an equivalent circuit using register "stopWatch:uut11|minCounter:uut2|minute0[1]~_emulated" and latch "stopWatch:uut11|minCounter:uut2|minute0[1]~6"
    Warning (13310): Register "stopWatch:uut11|minCounter:uut2|minute1[1]" is converted into an equivalent circuit using register "stopWatch:uut11|minCounter:uut2|minute1[1]~_emulated" and latch "stopWatch:uut11|minCounter:uut2|minute1[1]~6"
    Warning (13310): Register "dateSet:utt9|year_set1[1]" is converted into an equivalent circuit using register "dateSet:utt9|year_set1[1]~_emulated" and latch "dateSet:utt9|year_set1[1]~5"
    Warning (13310): Register "stopWatch:uut11|minCounter:uut3|minute0[1]" is converted into an equivalent circuit using register "stopWatch:uut11|minCounter:uut3|minute0[1]~_emulated" and latch "stopWatch:uut11|minCounter:uut3|minute0[1]~6"
    Warning (13310): Register "dateSet:utt9|month_set0[1]" is converted into an equivalent circuit using register "dateSet:utt9|month_set0[1]~_emulated" and latch "dateSet:utt9|month_set0[1]~5"
    Warning (13310): Register "stopWatch:uut11|microSecCounter:uut5|minute1[0]" is converted into an equivalent circuit using register "stopWatch:uut11|microSecCounter:uut5|minute1[0]~_emulated" and latch "stopWatch:uut11|microSecCounter:uut5|minute1[0]~11"
    Warning (13310): Register "dateSet:utt9|day_set1[0]" is converted into an equivalent circuit using register "dateSet:utt9|day_set1[0]~_emulated" and latch "dateSet:utt9|day_set1[0]~9"
    Warning (13310): Register "stopWatch:uut11|microSecCounter:uut5|minute0[0]" is converted into an equivalent circuit using register "stopWatch:uut11|microSecCounter:uut5|minute0[0]~_emulated" and latch "stopWatch:uut11|microSecCounter:uut5|minute0[0]~11"
    Warning (13310): Register "dateSet:utt9|day_set0[0]" is converted into an equivalent circuit using register "dateSet:utt9|day_set0[0]~_emulated" and latch "dateSet:utt9|day_set0[0]~9"
    Warning (13310): Register "stopWatch:uut11|minCounter:uut3|minute1[0]" is converted into an equivalent circuit using register "stopWatch:uut11|minCounter:uut3|minute1[0]~_emulated" and latch "stopWatch:uut11|minCounter:uut3|minute1[0]~11"
    Warning (13310): Register "dateSet:utt9|month_set1[0]" is converted into an equivalent circuit using register "dateSet:utt9|month_set1[0]~_emulated" and latch "dateSet:utt9|month_set1[0]~9"
    Warning (13310): Register "dateSet:utt9|year_set0[0]" is converted into an equivalent circuit using register "dateSet:utt9|year_set0[0]~_emulated" and latch "dateSet:utt9|year_set0[0]~9"
    Warning (13310): Register "stopWatch:uut11|minCounter:uut2|minute0[0]" is converted into an equivalent circuit using register "stopWatch:uut11|minCounter:uut2|minute0[0]~_emulated" and latch "stopWatch:uut11|minCounter:uut2|minute0[0]~11"
    Warning (13310): Register "stopWatch:uut11|minCounter:uut2|minute1[0]" is converted into an equivalent circuit using register "stopWatch:uut11|minCounter:uut2|minute1[0]~_emulated" and latch "stopWatch:uut11|minCounter:uut2|minute1[0]~11"
    Warning (13310): Register "dateSet:utt9|year_set1[0]" is converted into an equivalent circuit using register "dateSet:utt9|year_set1[0]~_emulated" and latch "dateSet:utt9|year_set1[0]~9"
    Warning (13310): Register "stopWatch:uut11|minCounter:uut3|minute0[0]" is converted into an equivalent circuit using register "stopWatch:uut11|minCounter:uut3|minute0[0]~_emulated" and latch "stopWatch:uut11|minCounter:uut3|minute0[0]~11"
    Warning (13310): Register "dateSet:utt9|month_set0[0]" is converted into an equivalent circuit using register "dateSet:utt9|month_set0[0]~_emulated" and latch "dateSet:utt9|month_set0[0]~9"
    Warning (13310): Register "stopWatch:uut11|microSecCounter:uut5|minute1[3]" is converted into an equivalent circuit using register "stopWatch:uut11|microSecCounter:uut5|minute1[3]~_emulated" and latch "stopWatch:uut11|microSecCounter:uut5|minute1[3]~16"
    Warning (13310): Register "dateSet:utt9|day_set1[3]" is converted into an equivalent circuit using register "dateSet:utt9|day_set1[3]~_emulated" and latch "dateSet:utt9|day_set1[3]~13"
    Warning (13310): Register "stopWatch:uut11|microSecCounter:uut5|minute0[3]" is converted into an equivalent circuit using register "stopWatch:uut11|microSecCounter:uut5|minute0[3]~_emulated" and latch "stopWatch:uut11|microSecCounter:uut5|minute0[3]~16"
    Warning (13310): Register "dateSet:utt9|day_set0[3]" is converted into an equivalent circuit using register "dateSet:utt9|day_set0[3]~_emulated" and latch "dateSet:utt9|day_set0[3]~13"
    Warning (13310): Register "stopWatch:uut11|minCounter:uut3|minute1[3]" is converted into an equivalent circuit using register "stopWatch:uut11|minCounter:uut3|minute1[3]~_emulated" and latch "stopWatch:uut11|minCounter:uut3|minute1[3]~16"
    Warning (13310): Register "dateSet:utt9|month_set1[3]" is converted into an equivalent circuit using register "dateSet:utt9|month_set1[3]~_emulated" and latch "dateSet:utt9|month_set1[3]~13"
    Warning (13310): Register "dateSet:utt9|year_set0[3]" is converted into an equivalent circuit using register "dateSet:utt9|year_set0[3]~_emulated" and latch "dateSet:utt9|year_set0[3]~13"
    Warning (13310): Register "stopWatch:uut11|minCounter:uut2|minute0[3]" is converted into an equivalent circuit using register "stopWatch:uut11|minCounter:uut2|minute0[3]~_emulated" and latch "stopWatch:uut11|minCounter:uut2|minute0[3]~16"
    Warning (13310): Register "stopWatch:uut11|minCounter:uut2|minute1[3]" is converted into an equivalent circuit using register "stopWatch:uut11|minCounter:uut2|minute1[3]~_emulated" and latch "stopWatch:uut11|minCounter:uut2|minute1[3]~16"
    Warning (13310): Register "dateSet:utt9|year_set1[3]" is converted into an equivalent circuit using register "dateSet:utt9|year_set1[3]~_emulated" and latch "dateSet:utt9|year_set1[3]~13"
    Warning (13310): Register "stopWatch:uut11|minCounter:uut3|minute0[3]" is converted into an equivalent circuit using register "stopWatch:uut11|minCounter:uut3|minute0[3]~_emulated" and latch "stopWatch:uut11|minCounter:uut3|minute0[3]~16"
    Warning (13310): Register "dateSet:utt9|month_set0[3]" is converted into an equivalent circuit using register "dateSet:utt9|month_set0[3]~_emulated" and latch "dateSet:utt9|month_set0[3]~13"
    Warning (13310): Register "dateSet:utt9|year_set2[1]" is converted into an equivalent circuit using register "dateSet:utt9|year_set2[1]~_emulated" and latch "dateSet:utt9|year_set2[1]~1"
    Warning (13310): Register "dateSet:utt9|year_set2[2]" is converted into an equivalent circuit using register "dateSet:utt9|year_set2[2]~_emulated" and latch "dateSet:utt9|year_set2[2]~5"
    Warning (13310): Register "dateSet:utt9|year_set2[3]" is converted into an equivalent circuit using register "dateSet:utt9|year_set2[3]~_emulated" and latch "dateSet:utt9|year_set2[3]~9"
    Warning (13310): Register "dateSet:utt9|year_set2[0]" is converted into an equivalent circuit using register "dateSet:utt9|year_set2[0]~_emulated" and latch "dateSet:utt9|year_set2[0]~13"
    Warning (13310): Register "dateSet:utt9|year_set3[0]" is converted into an equivalent circuit using register "dateSet:utt9|year_set3[0]~_emulated" and latch "dateSet:utt9|year_set3[0]~1"
    Warning (13310): Register "dateSet:utt9|year_set3[2]" is converted into an equivalent circuit using register "dateSet:utt9|year_set3[2]~_emulated" and latch "dateSet:utt9|year_set3[2]~5"
    Warning (13310): Register "dateSet:utt9|year_set3[3]" is converted into an equivalent circuit using register "dateSet:utt9|year_set3[3]~_emulated" and latch "dateSet:utt9|year_set3[3]~9"
    Warning (13310): Register "dateSet:utt9|year_set3[1]" is converted into an equivalent circuit using register "dateSet:utt9|year_set3[1]~_emulated" and latch "dateSet:utt9|year_set3[1]~13"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DIG[7]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "dateDisplay:utt8|lpm_divide:Mod1|lpm_divide_bbm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_k7f:divider|add_sub_10_result_int[3]~14"
    Info (17048): Logic cell "dateDisplay:utt8|lpm_divide:Mod1|lpm_divide_bbm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_k7f:divider|add_sub_10_result_int[2]~16"
    Info (17048): Logic cell "dateDisplay:utt8|lpm_divide:Mod1|lpm_divide_bbm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_k7f:divider|add_sub_10_result_int[1]~18"
    Info (17048): Logic cell "dateDisplay:utt8|lpm_divide:Mod0|lpm_divide_9bm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_g7f:divider|add_sub_8_result_int[1]~14"
    Info (17048): Logic cell "dateSet:utt9|lpm_divide:Mod1|lpm_divide_bbm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_k7f:divider|add_sub_10_result_int[3]~14"
    Info (17048): Logic cell "dateSet:utt9|lpm_divide:Mod1|lpm_divide_bbm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_k7f:divider|add_sub_10_result_int[2]~16"
    Info (17048): Logic cell "dateSet:utt9|lpm_divide:Mod1|lpm_divide_bbm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_k7f:divider|add_sub_10_result_int[1]~18"
    Info (17048): Logic cell "dateSet:utt9|lpm_divide:Mod0|lpm_divide_9bm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_g7f:divider|add_sub_8_result_int[1]~14"
Info (21057): Implemented 3193 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 19 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 3144 logic cells
    Info (21064): Implemented 24 RAM segments
Info (144001): Generated suppressed messages file F:/FPGAProject/DigitalClock/output_files/DigitalClock.map.smsg
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 213 warnings
    Info: Peak virtual memory: 4887 megabytes
    Info: Processing ended: Sun Nov 03 12:24:53 2019
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:33


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in F:/FPGAProject/DigitalClock/output_files/DigitalClock.map.smsg.


