# Reading pref.tcl
# do sincos_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# 
cd c:/repos/fpga_dsp
# reading C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini
vlib work
vmap work work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
vcom cordic/synthesis/submodules/dspba_library_package.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:21:46 on Aug 23,2025
# vcom -reportprogress 300 cordic/synthesis/submodules/dspba_library_package.vhd 
# ** Error: (vcom-7) Failed to open design unit file "cordic/synthesis/submodules/dspba_library_package.vhd" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 16:21:46 on Aug 23,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
cd sinegen
# reading modelsim.ini
vlib work
# ** Warning: (vlib-34) Library already exists at "work".
vmap work work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
vcom cordic/synthesis/submodules/dspba_library_package.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:23:27 on Aug 23,2025
# vcom -reportprogress 300 cordic/synthesis/submodules/dspba_library_package.vhd 
# ** Error: (vcom-7) Failed to open design unit file "cordic/synthesis/submodules/dspba_library_package.vhd" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 16:23:27 on Aug 23,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
pwd
# C:/repos/fpga_dsp/sinegen
cordic/synthesis/submodules/dspba_library_package.vhd
# invalid command name "cordic/synthesis/submodules/dspba_library_package.vhd"
!attrib -R cordic/synthesis/submodules/dspba_library_package.vhd
# no event matches "attrib"

