0x0000: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x0007: jmp_imm:
	pc += 0x1, opcode= 0x04
0x000c: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x0012: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0015: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0018: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x001b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x001e: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0022: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0027: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x002b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0030: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x0033: mov_imm:
	regs[5] = 0x3ae263e7, opcode= 0x08
0x0039: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x003c: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x003f: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0042: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0046: jmp_imm:
	pc += 0x1, opcode= 0x04
0x004b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x004e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0051: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0055: jmp_imm:
	pc += 0x1, opcode= 0x04
0x005a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x005e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0063: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0067: jmp_imm:
	pc += 0x1, opcode= 0x04
0x006c: mov_imm:
	regs[5] = 0x826ee8dc, opcode= 0x08
0x0073: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0078: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x007c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0081: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0085: jmp_imm:
	pc += 0x1, opcode= 0x04
0x008a: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x0090: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x0096: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0099: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x009c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x009f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x00a2: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x00a5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x00a9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x00ae: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x00b1: mov_imm:
	regs[5] = 0xe3c7f74a, opcode= 0x08
0x00b7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x00ba: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x00bd: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x00c1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x00c6: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x00ca: jmp_imm:
	pc += 0x1, opcode= 0x04
0x00cf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x00d2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x00d5: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x00d8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x00dc: jmp_imm:
	pc += 0x1, opcode= 0x04
0x00e1: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x00e4: mov_imm:
	regs[5] = 0x4511bc78, opcode= 0x08
0x00ea: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x00ed: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x00f0: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x00f6: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x00fc: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x00ff: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0103: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0108: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x010c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0111: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0114: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0118: jmp_imm:
	pc += 0x1, opcode= 0x04
0x011d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0120: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x0123: mov_imm:
	regs[5] = 0xbdb45628, opcode= 0x08
0x0129: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x012c: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x012f: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0132: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0135: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0138: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x013b: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x013e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0141: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0144: mov_imm:
	regs[5] = 0x2920e7f5, opcode= 0x08
0x014a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x014d: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0151: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0156: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x015c: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x0162: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0165: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0168: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x016c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0171: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0175: jmp_imm:
	pc += 0x1, opcode= 0x04
0x017a: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x017d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0180: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x0184: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0189: mov_imm:
	regs[5] = 0xe91d9756, opcode= 0x08
0x018f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0192: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x0195: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0198: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x019c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x01a1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x01a5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x01aa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x01ad: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x01b0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x01b4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x01b9: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x01bc: mov_imm:
	regs[5] = 0x59658b9e, opcode= 0x08
0x01c3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x01c8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x01cb: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x01ce: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x01d5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x01da: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x01e0: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x01e3: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x01e6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x01e9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x01ed: jmp_imm:
	pc += 0x1, opcode= 0x04
0x01f2: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x01f5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x01f8: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x01fb: mov_imm:
	regs[5] = 0x931bed90, opcode= 0x08
0x0201: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0204: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x0207: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x020b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0210: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0213: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0217: jmp_imm:
	pc += 0x1, opcode= 0x04
0x021c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x021f: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0223: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0228: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x022b: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x022f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0234: mov_imm:
	regs[5] = 0x27df1318, opcode= 0x08
0x023b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0240: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0244: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0249: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x024c: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x0252: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x0258: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x025b: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x025f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0264: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0267: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x026a: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x026d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0270: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x0273: mov_imm:
	regs[5] = 0x52cf788a, opcode= 0x08
0x0279: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x027c: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x027f: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0282: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0285: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0288: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x028b: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x028e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0291: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0294: mov_imm:
	regs[5] = 0x202c3394, opcode= 0x08
0x029b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x02a0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x02a3: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x02a6: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x02ac: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x02b2: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x02b5: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x02b8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x02bb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x02be: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x02c2: jmp_imm:
	pc += 0x1, opcode= 0x04
0x02c7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x02ca: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x02cd: mov_imm:
	regs[5] = 0xec77ccd5, opcode= 0x08
0x02d4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x02d9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x02dd: jmp_imm:
	pc += 0x1, opcode= 0x04
0x02e2: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x02e6: jmp_imm:
	pc += 0x1, opcode= 0x04
0x02eb: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x02ee: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x02f1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x02f4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x02f7: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x02fa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x02fe: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0303: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0307: jmp_imm:
	pc += 0x1, opcode= 0x04
0x030c: mov_imm:
	regs[5] = 0x75635649, opcode= 0x08
0x0312: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0316: jmp_imm:
	pc += 0x1, opcode= 0x04
0x031b: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x031f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0324: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x032a: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x0330: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0333: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0337: jmp_imm:
	pc += 0x1, opcode= 0x04
0x033c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x033f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0342: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0345: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0348: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x034b: mov_imm:
	regs[5] = 0xe9f66707, opcode= 0x08
0x0351: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0355: jmp_imm:
	pc += 0x1, opcode= 0x04
0x035a: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x035d: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0360: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0363: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0366: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0369: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x036c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x036f: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0372: mov_imm:
	regs[5] = 0x7ec3e694, opcode= 0x08
0x0378: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x037b: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x037e: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x0384: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x038a: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x038d: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0390: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0393: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0396: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0399: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x039c: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x039f: mov_imm:
	regs[5] = 0xac820665, opcode= 0x08
0x03a5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x03a8: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x03ab: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x03af: jmp_imm:
	pc += 0x1, opcode= 0x04
0x03b4: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x03b7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x03ba: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x03bd: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x03c0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x03c3: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x03c7: jmp_imm:
	pc += 0x1, opcode= 0x04
0x03cc: mov_imm:
	regs[5] = 0x6a4427ea, opcode= 0x08
0x03d2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x03d5: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x03d8: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x03df: jmp_imm:
	pc += 0x1, opcode= 0x04
0x03e4: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x03ea: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x03ed: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x03f0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x03f3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x03f6: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x03f9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x03fc: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x0400: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0405: mov_imm:
	regs[5] = 0xba270332, opcode= 0x08
0x040c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0411: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0415: jmp_imm:
	pc += 0x1, opcode= 0x04
0x041a: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x041d: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0420: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0423: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0426: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0429: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x042d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0432: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0435: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0438: mov_imm:
	regs[5] = 0x2c7e3ff2, opcode= 0x08
0x043e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0442: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0447: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x044b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0450: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x0456: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x045c: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x045f: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0462: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0466: jmp_imm:
	pc += 0x1, opcode= 0x04
0x046b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x046f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0474: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0477: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x047a: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x047d: mov_imm:
	regs[5] = 0x366a109d, opcode= 0x08
0x0484: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0489: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x048c: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x048f: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0492: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0495: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0498: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x049b: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x049e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x04a1: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x04a5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x04aa: mov_imm:
	regs[5] = 0xcd2b23bd, opcode= 0x08
0x04b1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x04b6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x04b9: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x04bc: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x04c2: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x04c8: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x04cb: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x04cf: jmp_imm:
	pc += 0x1, opcode= 0x04
0x04d4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x04d7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x04da: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x04de: jmp_imm:
	pc += 0x1, opcode= 0x04
0x04e3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x04e6: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x04e9: mov_imm:
	regs[5] = 0xbe6d45cb, opcode= 0x08
0x04ef: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x04f2: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x04f5: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x04f8: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x04fb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x04fe: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0501: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0504: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0507: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x050a: mov_imm:
	regs[5] = 0x3e59a62c, opcode= 0x08
0x0510: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0513: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0516: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x051c: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x0523: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0528: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x052b: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x052e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0531: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0534: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0537: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x053b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0540: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x0543: mov_imm:
	regs[5] = 0x82901a46, opcode= 0x08
0x0549: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x054c: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x0550: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0555: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0558: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x055b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x055e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0561: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0564: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0567: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x056a: mov_imm:
	regs[5] = 0x37a719c5, opcode= 0x08
0x0570: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0574: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0579: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x057d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0582: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x0589: jmp_imm:
	pc += 0x1, opcode= 0x04
0x058e: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x0594: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0597: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x059a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x059e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x05a3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x05a6: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x05aa: jmp_imm:
	pc += 0x1, opcode= 0x04
0x05af: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x05b2: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x05b5: mov_imm:
	regs[5] = 0x62c61287, opcode= 0x08
0x05bb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x05be: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x05c2: jmp_imm:
	pc += 0x1, opcode= 0x04
0x05c7: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x05ca: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x05cd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x05d1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x05d6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x05d9: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x05dc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x05e0: jmp_imm:
	pc += 0x1, opcode= 0x04
0x05e5: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x05e8: mov_imm:
	regs[5] = 0xd5c9c322, opcode= 0x08
0x05ee: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x05f1: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x05f4: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x05fb: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0600: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x0606: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0609: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x060c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x060f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0612: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0615: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0618: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x061b: mov_imm:
	regs[5] = 0x88e9cfc, opcode= 0x08
0x0621: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0624: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x0627: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x062a: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x062d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0630: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0633: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0636: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0639: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x063c: mov_imm:
	regs[5] = 0xf5ddb038, opcode= 0x08
0x0642: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0645: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0648: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x064f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0654: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x065a: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x065d: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0660: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0663: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0666: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x066a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x066f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0673: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0678: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x067c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0681: mov_imm:
	regs[5] = 0x71e4786a, opcode= 0x08
0x0687: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x068a: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x068e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0693: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0696: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x069a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x069f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x06a2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x06a5: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x06a8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x06ab: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x06ae: mov_imm:
	regs[5] = 0xd84252c5, opcode= 0x08
0x06b5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x06ba: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x06be: jmp_imm:
	pc += 0x1, opcode= 0x04
0x06c3: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x06c6: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x06cc: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x06d3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x06d8: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x06db: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x06de: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x06e1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x06e4: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x06e8: jmp_imm:
	pc += 0x1, opcode= 0x04
0x06ed: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x06f0: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x06f4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x06f9: mov_imm:
	regs[5] = 0xd92ca242, opcode= 0x08
0x06ff: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0702: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x0705: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0709: jmp_imm:
	pc += 0x1, opcode= 0x04
0x070e: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0711: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0714: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0717: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x071a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x071d: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0721: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0726: mov_imm:
	regs[5] = 0x1398502c, opcode= 0x08
0x072c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x072f: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0732: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x0738: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x073e: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0742: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0747: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x074a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x074d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0750: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0753: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0756: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x075a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x075f: mov_imm:
	regs[5] = 0x1e040e1b, opcode= 0x08
0x0766: jmp_imm:
	pc += 0x1, opcode= 0x04
0x076b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x076f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0774: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x0777: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x077b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0780: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0783: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0787: jmp_imm:
	pc += 0x1, opcode= 0x04
0x078c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x078f: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0793: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0798: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x079b: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x079e: mov_imm:
	regs[5] = 0xde242bf, opcode= 0x08
0x07a5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x07aa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x07ad: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x07b0: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x07b6: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x07bc: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x07bf: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x07c2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x07c5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x07c8: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x07cb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x07ce: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x07d1: mov_imm:
	regs[5] = 0xd522db34, opcode= 0x08
0x07d7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x07da: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x07dd: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x07e0: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x07e3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x07e6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x07ea: jmp_imm:
	pc += 0x1, opcode= 0x04
0x07ef: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x07f2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x07f5: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x07f8: mov_imm:
	regs[5] = 0xc3718a38, opcode= 0x08
0x07fe: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0801: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0804: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x080a: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x0810: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0814: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0819: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x081c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x081f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0823: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0828: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x082b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x082e: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x0832: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0837: mov_imm:
	regs[5] = 0xf624109c, opcode= 0x08
0x083e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0843: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0846: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x084a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x084f: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0852: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0855: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0859: jmp_imm:
	pc += 0x1, opcode= 0x04
0x085e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0861: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0864: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0867: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x086a: mov_imm:
	regs[5] = 0x234969b0, opcode= 0x08
0x0870: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0873: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0876: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x087d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0882: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x0888: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x088b: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x088e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0891: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0894: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0897: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x089b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x08a0: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x08a3: mov_imm:
	regs[5] = 0x3738382e, opcode= 0x08
0x08a9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x08ac: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x08af: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x08b3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x08b8: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x08bb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x08be: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x08c1: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x08c4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x08c7: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x08cb: jmp_imm:
	pc += 0x1, opcode= 0x04
0x08d0: mov_imm:
	regs[5] = 0x32397dce, opcode= 0x08
0x08d6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x08d9: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x08dc: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x08e2: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x08e8: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x08ec: jmp_imm:
	pc += 0x1, opcode= 0x04
0x08f1: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x08f4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x08f8: jmp_imm:
	pc += 0x1, opcode= 0x04
0x08fd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0901: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0906: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x090a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x090f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0912: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x0915: mov_imm:
	regs[5] = 0x7cbbf76c, opcode= 0x08
0x091b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x091e: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x0921: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0924: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0927: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x092a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x092e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0933: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0936: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0939: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x093c: mov_imm:
	regs[5] = 0xfa135ee5, opcode= 0x08
0x0942: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0945: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0948: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x094e: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x0954: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0957: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x095a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x095d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0960: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0964: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0969: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x096c: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x096f: mov_imm:
	regs[5] = 0x4dbdd2d9, opcode= 0x08
0x0975: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0979: jmp_imm:
	pc += 0x1, opcode= 0x04
0x097e: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x0981: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0985: jmp_imm:
	pc += 0x1, opcode= 0x04
0x098a: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x098e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0993: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0996: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0999: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x099c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x099f: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x09a3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x09a8: mov_imm:
	regs[5] = 0xb211992c, opcode= 0x08
0x09af: jmp_imm:
	pc += 0x1, opcode= 0x04
0x09b4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x09b8: jmp_imm:
	pc += 0x1, opcode= 0x04
0x09bd: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x09c0: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x09c6: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x09cd: jmp_imm:
	pc += 0x1, opcode= 0x04
0x09d2: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x09d5: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x09d8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x09dc: jmp_imm:
	pc += 0x1, opcode= 0x04
0x09e1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x09e4: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x09e7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x09ea: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x09ed: mov_imm:
	regs[5] = 0x2bad3953, opcode= 0x08
0x09f4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x09f9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x09fc: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x0a00: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0a05: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0a08: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0a0b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0a0e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0a12: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0a17: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0a1a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0a1d: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0a21: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0a26: mov_imm:
	regs[5] = 0xbcf405ef, opcode= 0x08
0x0a2c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0a2f: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0a32: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x0a38: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x0a3f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0a44: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0a47: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0a4a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0a4d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0a50: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0a53: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0a56: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x0a59: mov_imm:
	regs[5] = 0x4cb3c3a3, opcode= 0x08
0x0a60: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0a65: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0a69: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0a6e: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x0a72: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0a77: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0a7a: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0a7d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0a80: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0a83: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0a86: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0a89: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0a8c: mov_imm:
	regs[5] = 0x2e781e66, opcode= 0x08
0x0a93: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0a98: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0a9c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0aa1: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0aa4: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x0aaa: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x0ab0: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0ab3: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0ab6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0aba: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0abf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0ac2: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0ac6: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0acb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0ace: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x0ad1: mov_imm:
	regs[5] = 0xc3f7ed5, opcode= 0x08
0x0ad8: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0add: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0ae0: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x0ae3: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0ae6: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0aea: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0aef: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0af2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0af5: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0af9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0afe: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0b01: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0b05: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0b0a: mov_imm:
	regs[5] = 0x58b7ba69, opcode= 0x08
0x0b10: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0b14: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0b19: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0b1c: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x0b23: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0b28: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x0b2f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0b34: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0b37: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0b3b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0b40: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0b43: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0b46: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0b49: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0b4d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0b52: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x0b55: mov_imm:
	regs[5] = 0x88f7a7ee, opcode= 0x08
0x0b5b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0b5e: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x0b61: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0b64: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0b68: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0b6d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0b70: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0b73: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0b76: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0b79: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0b7d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0b82: mov_imm:
	regs[5] = 0xcc72425e, opcode= 0x08
0x0b88: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0b8b: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0b8e: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x0b95: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0b9a: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x0ba1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0ba6: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0baa: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0baf: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0bb2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0bb5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0bb8: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0bbc: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0bc1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0bc4: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x0bc8: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0bcd: mov_imm:
	regs[5] = 0xd013b2e1, opcode= 0x08
0x0bd4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0bd9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0bdc: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x0bdf: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0be2: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0be5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0be8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0beb: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0bee: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0bf1: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0bf5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0bfa: mov_imm:
	regs[5] = 0x37cf5265, opcode= 0x08
0x0c00: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0c04: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0c09: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0c0d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0c12: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x0c18: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x0c1e: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0c21: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0c24: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0c28: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0c2d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0c31: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0c36: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0c39: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0c3d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0c42: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x0c45: mov_imm:
	regs[5] = 0xaeb3fe84, opcode= 0x08
0x0c4c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0c51: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0c54: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x0c57: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0c5b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0c60: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0c63: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0c66: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0c6a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0c6f: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0c72: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0c75: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0c78: mov_imm:
	regs[5] = 0xfcdfc2d2, opcode= 0x08
0x0c7f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0c84: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0c87: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0c8a: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x0c90: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x0c97: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0c9c: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0c9f: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0ca2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0ca5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0ca8: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0cab: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0cae: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x0cb1: mov_imm:
	regs[5] = 0x8f0dd54f, opcode= 0x08
0x0cb7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0cba: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x0cbd: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0cc0: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0cc3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0cc6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0cc9: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0ccc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0ccf: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0cd2: mov_imm:
	regs[5] = 0x5fbe7446, opcode= 0x08
0x0cd8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0cdc: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0ce1: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0ce4: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x0cea: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x0cf0: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0cf4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0cf9: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0cfc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0cff: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0d02: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0d06: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0d0b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0d0f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0d14: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x0d17: mov_imm:
	regs[5] = 0x89220dae, opcode= 0x08
0x0d1d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0d20: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x0d24: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0d29: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0d2c: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0d2f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0d33: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0d38: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0d3b: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0d3f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0d44: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0d47: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0d4b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0d50: mov_imm:
	regs[5] = 0x6a417b0b, opcode= 0x08
0x0d56: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0d59: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0d5c: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x0d62: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x0d68: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0d6b: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0d6f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0d74: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0d77: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0d7a: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0d7d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0d80: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x0d83: mov_imm:
	regs[5] = 0x6be746b8, opcode= 0x08
0x0d89: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0d8d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0d92: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x0d95: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0d99: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0d9e: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0da1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0da4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0da8: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0dad: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0db1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0db6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0dba: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0dbf: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0dc3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0dc8: mov_imm:
	regs[5] = 0xd5d33a82, opcode= 0x08
0x0dcf: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0dd4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0dd7: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0dda: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x0de0: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x0de6: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0de9: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0dec: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0def: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0df2: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0df6: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0dfb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0dff: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0e04: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x0e07: mov_imm:
	regs[5] = 0xd20b2a65, opcode= 0x08
0x0e0d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0e10: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x0e13: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0e17: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0e1c: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0e1f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0e22: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0e26: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0e2b: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0e2f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0e34: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0e37: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0e3b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0e40: mov_imm:
	regs[5] = 0xda94387e, opcode= 0x08
0x0e46: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0e49: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0e4c: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x0e53: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0e58: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x0e5f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0e64: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0e67: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0e6a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0e6d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0e70: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0e73: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0e76: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x0e79: mov_imm:
	regs[5] = 0x8222fef9, opcode= 0x08
0x0e7f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0e83: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0e88: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x0e8b: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0e8e: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0e92: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0e97: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0e9a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0e9d: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0ea0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0ea4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0ea9: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0eac: mov_imm:
	regs[5] = 0x94fda877, opcode= 0x08
0x0eb2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0eb5: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0eb9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0ebe: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x0ec5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0eca: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x0ed0: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0ed3: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0ed6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0eda: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0edf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0ee2: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0ee5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0ee8: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x0eeb: mov_imm:
	regs[5] = 0xc5086d92, opcode= 0x08
0x0ef1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0ef4: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x0ef8: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0efd: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0f01: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0f06: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0f09: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0f0d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0f12: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0f15: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0f19: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0f1e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0f21: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0f24: mov_imm:
	regs[5] = 0x78dc63a, opcode= 0x08
0x0f2a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0f2d: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0f30: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x0f36: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x0f3c: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0f3f: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0f43: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0f48: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0f4c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0f51: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0f54: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0f57: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0f5a: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x0f5e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0f63: mov_imm:
	regs[5] = 0xf83de719, opcode= 0x08
0x0f69: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0f6c: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x0f6f: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0f73: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0f78: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0f7b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0f7f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0f84: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0f87: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0f8b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0f90: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0f93: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0f97: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0f9c: mov_imm:
	regs[5] = 0x67d21b6c, opcode= 0x08
0x0fa2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0fa5: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0fa8: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x0fae: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x0fb4: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0fb8: jmp_imm:
	pc += 0x1, opcode= 0x04
0x0fbd: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0fc0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0fc3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0fc6: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0fc9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0fcc: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x0fcf: mov_imm:
	regs[5] = 0x78d83de, opcode= 0x08
0x0fd5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0fd8: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x0fdb: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0fde: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0fe1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0fe4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0fe7: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0fea: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x0fed: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x0ff0: mov_imm:
	regs[5] = 0xd89b387e, opcode= 0x08
0x0ff6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x0ff9: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x0ffc: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x1003: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1008: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x100e: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1011: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1015: jmp_imm:
	pc += 0x1, opcode= 0x04
0x101a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x101d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1021: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1026: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x102a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x102f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1032: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1035: mov_imm:
	regs[5] = 0x15e19a04, opcode= 0x08
0x103b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x103e: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1041: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1045: jmp_imm:
	pc += 0x1, opcode= 0x04
0x104a: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x104d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1050: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1054: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1059: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x105c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x105f: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1062: mov_imm:
	regs[5] = 0xc9299bc7, opcode= 0x08
0x1068: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x106c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1071: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1074: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x107a: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x1080: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1083: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1087: jmp_imm:
	pc += 0x1, opcode= 0x04
0x108c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1090: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1095: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1098: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x109c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x10a1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x10a4: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x10a7: mov_imm:
	regs[5] = 0xff7ba313, opcode= 0x08
0x10ad: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x10b0: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x10b3: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x10b7: jmp_imm:
	pc += 0x1, opcode= 0x04
0x10bc: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x10bf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x10c2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x10c5: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x10c8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x10cb: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x10ce: mov_imm:
	regs[5] = 0x4ff3f85, opcode= 0x08
0x10d4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x10d8: jmp_imm:
	pc += 0x1, opcode= 0x04
0x10dd: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x10e0: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x10e6: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x10ed: jmp_imm:
	pc += 0x1, opcode= 0x04
0x10f2: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x10f5: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x10f8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x10fc: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1101: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1104: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1108: jmp_imm:
	pc += 0x1, opcode= 0x04
0x110d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1110: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1113: mov_imm:
	regs[5] = 0xa5266794, opcode= 0x08
0x1119: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x111c: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x111f: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1123: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1128: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x112b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x112e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1131: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1134: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1137: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x113a: mov_imm:
	regs[5] = 0x945eeb68, opcode= 0x08
0x1140: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1143: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1146: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x114d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1152: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x1158: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x115b: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x115e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1161: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1164: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1168: jmp_imm:
	pc += 0x1, opcode= 0x04
0x116d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1171: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1176: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1179: mov_imm:
	regs[5] = 0xdb77b366, opcode= 0x08
0x1180: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1185: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1189: jmp_imm:
	pc += 0x1, opcode= 0x04
0x118e: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1191: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1195: jmp_imm:
	pc += 0x1, opcode= 0x04
0x119a: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x119d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x11a0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x11a3: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x11a6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x11aa: jmp_imm:
	pc += 0x1, opcode= 0x04
0x11af: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x11b2: mov_imm:
	regs[5] = 0xab67ccc2, opcode= 0x08
0x11b8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x11bb: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x11be: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x11c4: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x11cb: jmp_imm:
	pc += 0x1, opcode= 0x04
0x11d0: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x11d3: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x11d6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x11d9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x11dc: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x11e0: jmp_imm:
	pc += 0x1, opcode= 0x04
0x11e5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x11e9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x11ee: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x11f1: mov_imm:
	regs[5] = 0x623c53fe, opcode= 0x08
0x11f8: jmp_imm:
	pc += 0x1, opcode= 0x04
0x11fd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1201: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1206: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x120a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x120f: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1212: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1215: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1218: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x121b: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x121f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1224: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1227: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x122b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1230: mov_imm:
	regs[5] = 0xf932e26, opcode= 0x08
0x1236: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x123a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x123f: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1243: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1248: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x124f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1254: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x125a: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x125d: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1260: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1264: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1269: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x126d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1272: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1275: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1278: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x127c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1281: mov_imm:
	regs[5] = 0x707e9f93, opcode= 0x08
0x1288: jmp_imm:
	pc += 0x1, opcode= 0x04
0x128d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1290: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1293: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1296: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x129a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x129f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x12a2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x12a5: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x12a8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x12ab: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x12ae: mov_imm:
	regs[5] = 0x6b257824, opcode= 0x08
0x12b4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x12b8: jmp_imm:
	pc += 0x1, opcode= 0x04
0x12bd: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x12c0: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x12c6: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x12cc: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x12cf: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x12d2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x12d5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x12d8: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x12db: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x12de: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x12e1: mov_imm:
	regs[5] = 0x3b5ade92, opcode= 0x08
0x12e8: jmp_imm:
	pc += 0x1, opcode= 0x04
0x12ed: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x12f0: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x12f3: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x12f6: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x12f9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x12fd: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1302: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1305: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1308: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x130c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1311: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1315: jmp_imm:
	pc += 0x1, opcode= 0x04
0x131a: mov_imm:
	regs[5] = 0xf891f226, opcode= 0x08
0x1320: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1323: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1327: jmp_imm:
	pc += 0x1, opcode= 0x04
0x132c: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x1332: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x1338: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x133b: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x133e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1341: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1345: jmp_imm:
	pc += 0x1, opcode= 0x04
0x134a: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x134e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1353: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1356: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1359: mov_imm:
	regs[5] = 0xe0d9bcf7, opcode= 0x08
0x135f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1363: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1368: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x136b: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x136f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1374: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1377: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x137a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x137e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1383: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1386: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1389: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x138d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1392: mov_imm:
	regs[5] = 0xa6927f74, opcode= 0x08
0x1399: jmp_imm:
	pc += 0x1, opcode= 0x04
0x139e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x13a1: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x13a5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x13aa: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x13b0: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x13b6: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x13b9: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x13bc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x13bf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x13c2: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x13c5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x13c8: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x13cb: mov_imm:
	regs[5] = 0x86b2f0ed, opcode= 0x08
0x13d2: jmp_imm:
	pc += 0x1, opcode= 0x04
0x13d7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x13da: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x13de: jmp_imm:
	pc += 0x1, opcode= 0x04
0x13e3: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x13e6: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x13e9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x13ec: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x13ef: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x13f2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x13f5: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x13f8: mov_imm:
	regs[5] = 0xbded5c5d, opcode= 0x08
0x13fe: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1402: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1407: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x140a: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x1410: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x1417: jmp_imm:
	pc += 0x1, opcode= 0x04
0x141c: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x141f: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1423: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1428: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x142b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x142e: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1431: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1434: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1438: jmp_imm:
	pc += 0x1, opcode= 0x04
0x143d: mov_imm:
	regs[5] = 0x8be230f4, opcode= 0x08
0x1443: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1446: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x144a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x144f: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1452: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1456: jmp_imm:
	pc += 0x1, opcode= 0x04
0x145b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x145e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1461: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1465: jmp_imm:
	pc += 0x1, opcode= 0x04
0x146a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x146d: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1470: mov_imm:
	regs[5] = 0x909954a7, opcode= 0x08
0x1476: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x147a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x147f: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1483: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1488: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x148f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1494: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x149a: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x149e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x14a3: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x14a6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x14a9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x14ac: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x14af: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x14b2: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x14b6: jmp_imm:
	pc += 0x1, opcode= 0x04
0x14bb: mov_imm:
	regs[5] = 0x77c3de7a, opcode= 0x08
0x14c2: jmp_imm:
	pc += 0x1, opcode= 0x04
0x14c7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x14ca: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x14cd: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x14d0: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x14d4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x14d9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x14dc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x14df: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x14e2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x14e5: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x14e8: mov_imm:
	regs[5] = 0x4c101eba, opcode= 0x08
0x14ef: jmp_imm:
	pc += 0x1, opcode= 0x04
0x14f4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x14f8: jmp_imm:
	pc += 0x1, opcode= 0x04
0x14fd: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1500: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x1507: jmp_imm:
	pc += 0x1, opcode= 0x04
0x150c: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x1513: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1518: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x151b: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x151e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1522: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1527: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x152b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1530: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1534: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1539: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x153c: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x153f: mov_imm:
	regs[5] = 0xd6e1cc02, opcode= 0x08
0x1546: jmp_imm:
	pc += 0x1, opcode= 0x04
0x154b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x154e: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1551: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1554: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1557: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x155a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x155d: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1561: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1566: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1569: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x156c: mov_imm:
	regs[5] = 0xb9294879, opcode= 0x08
0x1572: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1575: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1578: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x157e: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x1584: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1587: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x158a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x158d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1590: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1593: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1596: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1599: mov_imm:
	regs[5] = 0x6d2f7560, opcode= 0x08
0x159f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x15a2: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x15a5: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x15a8: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x15ab: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x15af: jmp_imm:
	pc += 0x1, opcode= 0x04
0x15b4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x15b7: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x15ba: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x15bd: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x15c0: mov_imm:
	regs[5] = 0x2e103826, opcode= 0x08
0x15c6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x15ca: jmp_imm:
	pc += 0x1, opcode= 0x04
0x15cf: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x15d3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x15d8: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x15de: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x15e4: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x15e7: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x15ea: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x15ed: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x15f1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x15f6: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x15f9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x15fc: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1600: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1605: mov_imm:
	regs[5] = 0x185b14f9, opcode= 0x08
0x160b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x160f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1614: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1617: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x161a: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x161d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1621: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1626: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1629: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x162c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1630: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1635: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1638: mov_imm:
	regs[5] = 0x879f1ab2, opcode= 0x08
0x163f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1644: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1648: jmp_imm:
	pc += 0x1, opcode= 0x04
0x164d: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1650: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x1657: jmp_imm:
	pc += 0x1, opcode= 0x04
0x165c: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x1662: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1665: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1668: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x166b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x166e: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1671: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1674: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1678: jmp_imm:
	pc += 0x1, opcode= 0x04
0x167d: mov_imm:
	regs[5] = 0xa9c79c5, opcode= 0x08
0x1683: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1686: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1689: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x168c: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x168f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1692: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1695: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1699: jmp_imm:
	pc += 0x1, opcode= 0x04
0x169e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x16a2: jmp_imm:
	pc += 0x1, opcode= 0x04
0x16a7: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x16aa: mov_imm:
	regs[5] = 0xaa20cec6, opcode= 0x08
0x16b1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x16b6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x16b9: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x16bc: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x16c2: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x16c8: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x16cb: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x16ce: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x16d1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x16d4: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x16d7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x16da: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x16de: jmp_imm:
	pc += 0x1, opcode= 0x04
0x16e3: mov_imm:
	regs[5] = 0x892f1b8f, opcode= 0x08
0x16e9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x16ec: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x16f0: jmp_imm:
	pc += 0x1, opcode= 0x04
0x16f5: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x16f9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x16fe: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1701: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1704: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1707: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x170a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x170d: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1711: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1716: mov_imm:
	regs[5] = 0x21ebd58b, opcode= 0x08
0x171d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1722: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1725: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1729: jmp_imm:
	pc += 0x1, opcode= 0x04
0x172e: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x1735: jmp_imm:
	pc += 0x1, opcode= 0x04
0x173a: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x1740: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1743: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1746: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1749: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x174d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1752: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1755: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1758: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x175b: mov_imm:
	regs[5] = 0xdcc09394, opcode= 0x08
0x1761: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1764: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1767: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x176a: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x176d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1770: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1773: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1776: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x177a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x177f: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1783: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1788: mov_imm:
	regs[5] = 0xd93f914f, opcode= 0x08
0x178e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1791: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1794: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x179a: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x17a0: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x17a3: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x17a6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x17a9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x17ac: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x17af: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x17b2: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x17b5: mov_imm:
	regs[5] = 0x281a0cda, opcode= 0x08
0x17bb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x17bf: jmp_imm:
	pc += 0x1, opcode= 0x04
0x17c4: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x17c7: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x17ca: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x17cd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x17d1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x17d6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x17da: jmp_imm:
	pc += 0x1, opcode= 0x04
0x17df: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x17e2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x17e6: jmp_imm:
	pc += 0x1, opcode= 0x04
0x17eb: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x17ee: mov_imm:
	regs[5] = 0xa40931a, opcode= 0x08
0x17f5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x17fa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x17fd: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1800: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x1807: jmp_imm:
	pc += 0x1, opcode= 0x04
0x180c: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x1812: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1815: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1818: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x181b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x181e: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1822: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1827: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x182b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1830: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1834: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1839: mov_imm:
	regs[5] = 0x33c00f29, opcode= 0x08
0x1840: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1845: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1848: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x184b: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x184e: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1852: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1857: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x185a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x185d: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1860: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1863: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1866: mov_imm:
	regs[5] = 0x5257c464, opcode= 0x08
0x186d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1872: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1876: jmp_imm:
	pc += 0x1, opcode= 0x04
0x187b: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x187f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1884: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x188a: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x1890: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1893: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1896: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1899: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x189d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x18a2: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x18a5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x18a8: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x18ab: mov_imm:
	regs[5] = 0x708df488, opcode= 0x08
0x18b1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x18b4: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x18b7: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x18ba: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x18bd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x18c0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x18c3: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x18c6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x18ca: jmp_imm:
	pc += 0x1, opcode= 0x04
0x18cf: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x18d3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x18d8: mov_imm:
	regs[5] = 0x343366f7, opcode= 0x08
0x18de: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x18e1: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x18e4: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x18ea: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x18f1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x18f6: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x18f9: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x18fc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x18ff: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1902: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1905: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1908: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x190b: mov_imm:
	regs[5] = 0xd56f3ca9, opcode= 0x08
0x1911: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1914: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1917: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x191a: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x191d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1920: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1924: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1929: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x192d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1932: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1935: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1938: mov_imm:
	regs[5] = 0xab0d007b, opcode= 0x08
0x193e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1942: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1947: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x194a: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x1950: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x1957: jmp_imm:
	pc += 0x1, opcode= 0x04
0x195c: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1960: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1965: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1968: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x196c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1971: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1974: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1977: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x197a: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x197d: mov_imm:
	regs[5] = 0x602157c8, opcode= 0x08
0x1984: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1989: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x198d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1992: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1996: jmp_imm:
	pc += 0x1, opcode= 0x04
0x199b: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x199e: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x19a1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x19a5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x19aa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x19ad: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x19b0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x19b3: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x19b6: mov_imm:
	regs[5] = 0x8708c6a5, opcode= 0x08
0x19bd: jmp_imm:
	pc += 0x1, opcode= 0x04
0x19c2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x19c6: jmp_imm:
	pc += 0x1, opcode= 0x04
0x19cb: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x19cf: jmp_imm:
	pc += 0x1, opcode= 0x04
0x19d4: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x19da: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x19e0: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x19e4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x19e9: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x19ec: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x19ef: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x19f2: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x19f6: jmp_imm:
	pc += 0x1, opcode= 0x04
0x19fb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x19fe: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1a02: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1a07: mov_imm:
	regs[5] = 0xa66d73d5, opcode= 0x08
0x1a0d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1a11: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1a16: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1a19: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1a1c: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1a1f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1a22: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1a25: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1a28: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1a2b: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1a2e: mov_imm:
	regs[5] = 0xa3a2951, opcode= 0x08
0x1a35: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1a3a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1a3d: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1a40: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x1a46: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x1a4c: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1a4f: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1a52: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1a56: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1a5b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1a5e: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1a61: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1a65: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1a6a: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1a6d: mov_imm:
	regs[5] = 0x7a25c915, opcode= 0x08
0x1a73: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1a77: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1a7c: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1a7f: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1a83: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1a88: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1a8c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1a91: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1a94: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1a97: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1a9a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1a9e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1aa3: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1aa6: mov_imm:
	regs[5] = 0xb66c31da, opcode= 0x08
0x1aac: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1ab0: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1ab5: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1ab8: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x1abf: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1ac4: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x1aca: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1acd: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1ad0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1ad4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1ad9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1adc: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1adf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1ae2: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1ae5: mov_imm:
	regs[5] = 0xe9996837, opcode= 0x08
0x1aeb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1aef: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1af4: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1af8: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1afd: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1b00: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1b03: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1b06: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1b09: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1b0c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1b10: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1b15: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1b18: mov_imm:
	regs[5] = 0xbb3727f6, opcode= 0x08
0x1b1e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1b21: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1b25: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1b2a: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x1b30: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x1b36: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1b39: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1b3c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1b3f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1b42: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1b46: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1b4b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1b4e: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1b51: mov_imm:
	regs[5] = 0xf162e353, opcode= 0x08
0x1b57: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1b5a: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1b5d: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1b60: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1b63: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1b66: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1b69: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1b6d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1b72: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1b75: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1b78: mov_imm:
	regs[5] = 0x12d24605, opcode= 0x08
0x1b7e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1b81: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1b85: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1b8a: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x1b90: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x1b96: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1b99: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1b9c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1ba0: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1ba5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1ba8: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1bab: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1baf: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1bb4: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1bb7: mov_imm:
	regs[5] = 0xc933a62b, opcode= 0x08
0x1bbe: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1bc3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1bc7: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1bcc: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1bcf: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1bd2: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1bd5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1bd9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1bde: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1be1: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1be5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1bea: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1bee: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1bf3: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1bf6: mov_imm:
	regs[5] = 0xf8541dc5, opcode= 0x08
0x1bfc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1c00: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1c05: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1c08: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x1c0e: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x1c14: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1c18: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1c1d: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1c20: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1c24: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1c29: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1c2c: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1c2f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1c32: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1c35: mov_imm:
	regs[5] = 0x8a53d6b7, opcode= 0x08
0x1c3b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1c3e: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1c41: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1c44: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1c48: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1c4d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1c50: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1c54: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1c59: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1c5c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1c5f: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1c62: mov_imm:
	regs[5] = 0x57aca959, opcode= 0x08
0x1c68: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1c6b: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1c6e: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x1c74: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x1c7a: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1c7e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1c83: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1c86: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1c89: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1c8c: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1c90: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1c95: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1c99: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1c9e: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1ca2: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1ca7: mov_imm:
	regs[5] = 0x233d7591, opcode= 0x08
0x1cae: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1cb3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1cb6: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1cb9: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1cbc: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1cc0: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1cc5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1cc9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1cce: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1cd1: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1cd4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1cd7: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1cda: mov_imm:
	regs[5] = 0x9f4c834f, opcode= 0x08
0x1ce0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1ce4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1ce9: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1cec: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x1cf2: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x1cf9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1cfe: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1d01: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1d04: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1d08: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1d0d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1d11: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1d16: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1d1a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1d1f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1d22: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1d25: mov_imm:
	regs[5] = 0x537c5024, opcode= 0x08
0x1d2b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1d2e: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1d31: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1d34: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1d37: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1d3b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1d40: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1d44: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1d49: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1d4c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1d4f: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1d52: mov_imm:
	regs[5] = 0x7f2aa5ff, opcode= 0x08
0x1d58: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1d5b: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1d5f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1d64: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x1d6b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1d70: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x1d77: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1d7c: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1d7f: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1d82: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1d85: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1d88: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1d8c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1d91: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1d94: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1d97: mov_imm:
	regs[5] = 0x2b0e2f17, opcode= 0x08
0x1d9d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1da0: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1da3: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1da6: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1da9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1dac: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1db0: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1db5: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1db9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1dbe: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1dc1: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1dc4: mov_imm:
	regs[5] = 0x78df08e, opcode= 0x08
0x1dca: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1dcd: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1dd0: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x1dd6: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x1ddc: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1de0: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1de5: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1de9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1dee: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1df2: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1df7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1dfa: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1dfd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1e00: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1e03: mov_imm:
	regs[5] = 0x18016e8e, opcode= 0x08
0x1e09: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1e0c: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1e10: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1e15: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1e18: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1e1b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1e1f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1e24: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1e27: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1e2a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1e2e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1e33: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1e36: mov_imm:
	regs[5] = 0x5ce4e2c7, opcode= 0x08
0x1e3d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1e42: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1e46: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1e4b: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1e4e: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x1e55: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1e5a: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x1e60: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1e63: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1e66: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1e6a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1e6f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1e72: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1e75: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1e78: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1e7b: mov_imm:
	regs[5] = 0x58d05895, opcode= 0x08
0x1e81: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1e85: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1e8a: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1e8d: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1e90: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1e93: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1e96: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1e99: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1e9c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1e9f: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1ea2: mov_imm:
	regs[5] = 0xe3f13f7d, opcode= 0x08
0x1ea8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1eac: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1eb1: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1eb5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1eba: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x1ec0: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x1ec6: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1ec9: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1ecc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1ecf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1ed2: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1ed5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1ed8: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1edc: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1ee1: mov_imm:
	regs[5] = 0x862ba95c, opcode= 0x08
0x1ee7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1eea: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1eee: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1ef3: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1ef7: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1efc: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1f00: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1f05: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1f08: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1f0c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1f11: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1f14: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1f17: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1f1a: mov_imm:
	regs[5] = 0x31bd2927, opcode= 0x08
0x1f21: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1f26: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1f29: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1f2c: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x1f32: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x1f38: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1f3b: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1f3e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1f41: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1f44: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1f47: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1f4a: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1f4d: mov_imm:
	regs[5] = 0xecfce977, opcode= 0x08
0x1f53: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1f57: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1f5c: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1f60: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1f65: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1f69: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1f6e: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1f72: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1f77: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1f7b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1f80: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1f84: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1f89: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1f8c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1f8f: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x1f92: mov_imm:
	regs[5] = 0xc3cd1772, opcode= 0x08
0x1f99: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1f9e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1fa1: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x1fa4: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x1faa: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x1fb1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1fb6: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1fba: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1fbf: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1fc2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1fc5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1fc8: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1fcb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x1fcf: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1fd4: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x1fd8: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1fdd: mov_imm:
	regs[5] = 0x3cd92e8e, opcode= 0x08
0x1fe3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x1fe7: jmp_imm:
	pc += 0x1, opcode= 0x04
0x1fec: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x1fef: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1ff2: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1ff5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1ff8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1ffb: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1fff: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2004: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2007: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x200a: mov_imm:
	regs[5] = 0xd4153a03, opcode= 0x08
0x2010: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2013: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2016: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x201c: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x2022: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2025: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2028: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x202b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x202e: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2031: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2034: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2038: jmp_imm:
	pc += 0x1, opcode= 0x04
0x203d: mov_imm:
	regs[5] = 0x98a6eae3, opcode= 0x08
0x2043: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2047: jmp_imm:
	pc += 0x1, opcode= 0x04
0x204c: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2050: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2055: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2059: jmp_imm:
	pc += 0x1, opcode= 0x04
0x205e: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2061: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2064: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2068: jmp_imm:
	pc += 0x1, opcode= 0x04
0x206d: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2070: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2073: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2076: mov_imm:
	regs[5] = 0xa4d43191, opcode= 0x08
0x207c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x207f: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2082: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x2089: jmp_imm:
	pc += 0x1, opcode= 0x04
0x208e: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x2095: jmp_imm:
	pc += 0x1, opcode= 0x04
0x209a: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x209d: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x20a1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x20a6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x20a9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x20ac: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x20af: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x20b3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x20b8: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x20bb: mov_imm:
	regs[5] = 0x931d6527, opcode= 0x08
0x20c1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x20c5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x20ca: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x20cd: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x20d0: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x20d4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x20d9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x20dd: jmp_imm:
	pc += 0x1, opcode= 0x04
0x20e2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x20e6: jmp_imm:
	pc += 0x1, opcode= 0x04
0x20eb: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x20ee: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x20f1: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x20f5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x20fa: mov_imm:
	regs[5] = 0xc2b5515d, opcode= 0x08
0x2100: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2103: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2106: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x210c: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x2113: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2118: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x211b: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x211f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2124: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2128: jmp_imm:
	pc += 0x1, opcode= 0x04
0x212d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2130: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2133: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2137: jmp_imm:
	pc += 0x1, opcode= 0x04
0x213c: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x213f: mov_imm:
	regs[5] = 0xd1157a6b, opcode= 0x08
0x2145: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2149: jmp_imm:
	pc += 0x1, opcode= 0x04
0x214e: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2151: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2154: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2158: jmp_imm:
	pc += 0x1, opcode= 0x04
0x215d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2160: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2164: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2169: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x216c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x216f: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2172: mov_imm:
	regs[5] = 0xd0cb93a, opcode= 0x08
0x2179: jmp_imm:
	pc += 0x1, opcode= 0x04
0x217e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2181: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2185: jmp_imm:
	pc += 0x1, opcode= 0x04
0x218a: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x2190: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x2196: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2199: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x219c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x219f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x21a2: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x21a5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x21a9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x21ae: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x21b1: mov_imm:
	regs[5] = 0xd73f68cb, opcode= 0x08
0x21b7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x21ba: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x21bd: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x21c0: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x21c3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x21c6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x21c9: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x21cd: jmp_imm:
	pc += 0x1, opcode= 0x04
0x21d2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x21d5: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x21d8: mov_imm:
	regs[5] = 0xb6029236, opcode= 0x08
0x21de: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x21e1: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x21e4: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x21ea: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x21f1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x21f6: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x21f9: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x21fc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x21ff: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2202: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2205: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2208: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x220b: mov_imm:
	regs[5] = 0x65a04a40, opcode= 0x08
0x2212: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2217: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x221a: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x221d: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2221: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2226: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2229: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x222c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x222f: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2233: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2238: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x223b: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x223f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2244: mov_imm:
	regs[5] = 0x6aa7d0b4, opcode= 0x08
0x224b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2250: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2253: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2257: jmp_imm:
	pc += 0x1, opcode= 0x04
0x225c: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x2262: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x2268: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x226b: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x226e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2271: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2274: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2277: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x227b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2280: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2284: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2289: mov_imm:
	regs[5] = 0xa83f0478, opcode= 0x08
0x228f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2292: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2296: jmp_imm:
	pc += 0x1, opcode= 0x04
0x229b: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x229e: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x22a1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x22a4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x22a8: jmp_imm:
	pc += 0x1, opcode= 0x04
0x22ad: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x22b0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x22b3: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x22b6: mov_imm:
	regs[5] = 0x8cefc3cb, opcode= 0x08
0x22bc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x22bf: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x22c2: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x22c8: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x22ce: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x22d2: jmp_imm:
	pc += 0x1, opcode= 0x04
0x22d7: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x22da: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x22dd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x22e0: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x22e4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x22e9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x22ec: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x22f0: jmp_imm:
	pc += 0x1, opcode= 0x04
0x22f5: mov_imm:
	regs[5] = 0xf1379cb8, opcode= 0x08
0x22fb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x22fe: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2301: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2304: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2307: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x230a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x230d: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2310: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2313: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2316: mov_imm:
	regs[5] = 0x850f8661, opcode= 0x08
0x231c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x231f: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2322: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x2328: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x232e: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2331: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2334: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2337: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x233b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2340: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2343: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2346: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x234a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x234f: mov_imm:
	regs[5] = 0x8b3c9b6e, opcode= 0x08
0x2355: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2359: jmp_imm:
	pc += 0x1, opcode= 0x04
0x235e: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2362: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2367: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x236a: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x236e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2373: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2376: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2379: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x237c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2380: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2385: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2388: mov_imm:
	regs[5] = 0xe7e28744, opcode= 0x08
0x238f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2394: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2398: jmp_imm:
	pc += 0x1, opcode= 0x04
0x239d: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x23a0: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x23a6: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x23ad: jmp_imm:
	pc += 0x1, opcode= 0x04
0x23b2: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x23b5: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x23b8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x23bc: jmp_imm:
	pc += 0x1, opcode= 0x04
0x23c1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x23c4: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x23c7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x23ca: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x23cd: mov_imm:
	regs[5] = 0x7a5e91b, opcode= 0x08
0x23d3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x23d6: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x23d9: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x23dd: jmp_imm:
	pc += 0x1, opcode= 0x04
0x23e2: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x23e5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x23e8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x23eb: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x23ee: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x23f1: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x23f4: mov_imm:
	regs[5] = 0x4b3b8e19, opcode= 0x08
0x23fa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x23fe: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2403: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2407: jmp_imm:
	pc += 0x1, opcode= 0x04
0x240c: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x2412: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x2418: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x241c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2421: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2424: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2427: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x242a: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x242d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2430: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2434: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2439: mov_imm:
	regs[5] = 0x17e5ff5e, opcode= 0x08
0x243f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2442: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2445: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2448: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x244c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2451: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2454: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2457: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x245b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2460: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2463: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2467: jmp_imm:
	pc += 0x1, opcode= 0x04
0x246c: mov_imm:
	regs[5] = 0x7e9690f4, opcode= 0x08
0x2473: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2478: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x247c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2481: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2484: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x248a: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x2491: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2496: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x249a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x249f: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x24a2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x24a6: jmp_imm:
	pc += 0x1, opcode= 0x04
0x24ab: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x24af: jmp_imm:
	pc += 0x1, opcode= 0x04
0x24b4: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x24b8: jmp_imm:
	pc += 0x1, opcode= 0x04
0x24bd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x24c0: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x24c4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x24c9: mov_imm:
	regs[5] = 0x92ebcc9a, opcode= 0x08
0x24cf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x24d2: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x24d5: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x24d8: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x24db: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x24de: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x24e1: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x24e4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x24e7: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x24ea: mov_imm:
	regs[5] = 0x20bb5b4a, opcode= 0x08
0x24f1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x24f6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x24f9: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x24fc: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x2502: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x2509: jmp_imm:
	pc += 0x1, opcode= 0x04
0x250e: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2511: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2514: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2517: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x251b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2520: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2523: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2527: jmp_imm:
	pc += 0x1, opcode= 0x04
0x252c: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2530: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2535: mov_imm:
	regs[5] = 0x1992bae4, opcode= 0x08
0x253b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x253e: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2541: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2544: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2547: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x254a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x254d: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2551: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2556: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2559: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x255c: mov_imm:
	regs[5] = 0x8ffb41f8, opcode= 0x08
0x2562: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2565: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2568: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x256e: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x2574: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2578: jmp_imm:
	pc += 0x1, opcode= 0x04
0x257d: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2581: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2586: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2589: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x258c: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x258f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2592: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2596: jmp_imm:
	pc += 0x1, opcode= 0x04
0x259b: mov_imm:
	regs[5] = 0xf51b3123, opcode= 0x08
0x25a1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x25a4: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x25a8: jmp_imm:
	pc += 0x1, opcode= 0x04
0x25ad: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x25b0: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x25b3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x25b7: jmp_imm:
	pc += 0x1, opcode= 0x04
0x25bc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x25bf: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x25c2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x25c6: jmp_imm:
	pc += 0x1, opcode= 0x04
0x25cb: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x25ce: mov_imm:
	regs[5] = 0x2d32def, opcode= 0x08
0x25d4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x25d7: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x25da: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x25e0: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x25e6: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x25e9: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x25ec: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x25ef: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x25f2: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x25f5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x25f9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x25fe: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2602: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2607: mov_imm:
	regs[5] = 0x94d0dfe2, opcode= 0x08
0x260d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2611: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2616: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2619: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x261d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2622: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2625: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2628: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x262b: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x262f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2634: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2638: jmp_imm:
	pc += 0x1, opcode= 0x04
0x263d: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2640: mov_imm:
	regs[5] = 0x85b2ef80, opcode= 0x08
0x2646: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2649: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x264c: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x2653: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2658: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x265f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2664: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2667: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x266a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x266d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2670: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2674: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2679: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x267c: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x267f: mov_imm:
	regs[5] = 0xce9e8b02, opcode= 0x08
0x2686: jmp_imm:
	pc += 0x1, opcode= 0x04
0x268b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x268e: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2691: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2694: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2698: jmp_imm:
	pc += 0x1, opcode= 0x04
0x269d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x26a1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x26a6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x26a9: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x26ac: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x26b0: jmp_imm:
	pc += 0x1, opcode= 0x04
0x26b5: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x26b9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x26be: mov_imm:
	regs[5] = 0xaae8e795, opcode= 0x08
0x26c4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x26c7: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x26ca: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x26d1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x26d6: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x26dd: jmp_imm:
	pc += 0x1, opcode= 0x04
0x26e2: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x26e5: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x26e8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x26eb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x26ef: jmp_imm:
	pc += 0x1, opcode= 0x04
0x26f4: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x26f7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x26fa: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x26fd: mov_imm:
	regs[5] = 0xae69c953, opcode= 0x08
0x2703: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2706: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2709: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x270c: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x270f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2712: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2715: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2718: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x271b: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x271e: mov_imm:
	regs[5] = 0xd361d11d, opcode= 0x08
0x2724: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2727: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x272a: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x2730: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x2736: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x273a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x273f: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2742: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2745: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2748: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x274c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2751: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2754: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2758: jmp_imm:
	pc += 0x1, opcode= 0x04
0x275d: mov_imm:
	regs[5] = 0xa7187f2c, opcode= 0x08
0x2764: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2769: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x276c: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x276f: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2772: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2775: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2778: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x277c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2781: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2784: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2787: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x278a: mov_imm:
	regs[5] = 0xb0830459, opcode= 0x08
0x2790: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2793: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2796: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x279c: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x27a3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x27a8: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x27ab: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x27ae: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x27b1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x27b4: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x27b7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x27ba: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x27bd: mov_imm:
	regs[5] = 0x5637c73c, opcode= 0x08
0x27c4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x27c9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x27cc: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x27cf: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x27d2: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x27d5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x27d8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x27db: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x27de: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x27e1: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x27e5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x27ea: mov_imm:
	regs[5] = 0x19d9cf9, opcode= 0x08
0x27f0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x27f3: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x27f6: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x27fc: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x2803: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2808: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x280c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2811: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2814: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2817: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x281b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2820: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2823: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2826: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x282a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x282f: mov_imm:
	regs[5] = 0x35dbb94a, opcode= 0x08
0x2835: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2838: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x283c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2841: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2844: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2847: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x284a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x284d: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2851: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2856: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2859: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x285c: mov_imm:
	regs[5] = 0x5210578a, opcode= 0x08
0x2862: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2865: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2868: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x286e: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x2874: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2877: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x287a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x287d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2881: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2886: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2889: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x288c: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x288f: mov_imm:
	regs[5] = 0x30bf3640, opcode= 0x08
0x2895: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2898: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x289b: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x289e: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x28a1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x28a4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x28a7: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x28aa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x28ae: jmp_imm:
	pc += 0x1, opcode= 0x04
0x28b3: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x28b6: mov_imm:
	regs[5] = 0xf6e4ea30, opcode= 0x08
0x28bd: jmp_imm:
	pc += 0x1, opcode= 0x04
0x28c2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x28c5: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x28c8: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x28ce: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x28d4: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x28d7: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x28db: jmp_imm:
	pc += 0x1, opcode= 0x04
0x28e0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x28e3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x28e7: jmp_imm:
	pc += 0x1, opcode= 0x04
0x28ec: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x28ef: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x28f2: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x28f5: mov_imm:
	regs[5] = 0xd6658f6f, opcode= 0x08
0x28fb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x28ff: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2904: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2907: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x290a: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x290d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2910: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2914: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2919: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x291c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x291f: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2922: mov_imm:
	regs[5] = 0xdddf068e, opcode= 0x08
0x2929: jmp_imm:
	pc += 0x1, opcode= 0x04
0x292e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2931: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2934: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x293a: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x2940: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2943: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2946: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2949: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x294d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2952: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2955: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2959: jmp_imm:
	pc += 0x1, opcode= 0x04
0x295e: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2961: mov_imm:
	regs[5] = 0xc41af5a8, opcode= 0x08
0x2967: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x296a: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x296d: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2970: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2974: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2979: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x297c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x297f: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2982: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2986: jmp_imm:
	pc += 0x1, opcode= 0x04
0x298b: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x298f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2994: mov_imm:
	regs[5] = 0x34d9d3f2, opcode= 0x08
0x299a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x299d: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x29a0: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x29a7: jmp_imm:
	pc += 0x1, opcode= 0x04
0x29ac: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x29b2: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x29b5: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x29b8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x29bc: jmp_imm:
	pc += 0x1, opcode= 0x04
0x29c1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x29c4: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x29c7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x29ca: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x29cd: mov_imm:
	regs[5] = 0x82203831, opcode= 0x08
0x29d3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x29d6: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x29d9: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x29dc: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x29e0: jmp_imm:
	pc += 0x1, opcode= 0x04
0x29e5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x29e8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x29eb: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x29ef: jmp_imm:
	pc += 0x1, opcode= 0x04
0x29f4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x29f8: jmp_imm:
	pc += 0x1, opcode= 0x04
0x29fd: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2a00: mov_imm:
	regs[5] = 0x4be5e701, opcode= 0x08
0x2a06: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2a09: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2a0c: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x2a13: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2a18: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x2a1f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2a24: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2a27: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2a2a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2a2d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2a30: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2a33: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2a37: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2a3c: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2a3f: mov_imm:
	regs[5] = 0x2b8692ca, opcode= 0x08
0x2a45: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2a48: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2a4b: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2a4e: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2a52: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2a57: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2a5a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2a5d: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2a61: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2a66: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2a69: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2a6d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2a72: mov_imm:
	regs[5] = 0x6c9cd10d, opcode= 0x08
0x2a78: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2a7c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2a81: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2a85: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2a8a: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x2a90: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x2a96: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2a99: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2a9c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2a9f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2aa2: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2aa5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2aa8: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2aac: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2ab1: mov_imm:
	regs[5] = 0x703c62bc, opcode= 0x08
0x2ab7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2aba: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2abd: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2ac0: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2ac3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2ac7: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2acc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2acf: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2ad2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2ad5: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2ad9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2ade: mov_imm:
	regs[5] = 0x3935b2bc, opcode= 0x08
0x2ae5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2aea: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2aed: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2af0: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x2af6: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x2afd: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2b02: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2b05: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2b09: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2b0e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2b11: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2b14: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2b17: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2b1a: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2b1d: mov_imm:
	regs[5] = 0xdc99662b, opcode= 0x08
0x2b24: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2b29: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2b2c: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2b30: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2b35: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2b38: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2b3c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2b41: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2b44: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2b47: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2b4a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2b4d: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2b50: mov_imm:
	regs[5] = 0x3a6332ee, opcode= 0x08
0x2b56: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2b5a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2b5f: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2b62: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x2b68: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x2b6f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2b74: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2b77: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2b7a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2b7d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2b80: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2b84: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2b89: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2b8c: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2b8f: mov_imm:
	regs[5] = 0xbdec2604, opcode= 0x08
0x2b96: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2b9b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2b9f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2ba4: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2ba7: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2baa: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2bad: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2bb1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2bb6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2bba: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2bbf: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2bc2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2bc5: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2bc9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2bce: mov_imm:
	regs[5] = 0x10ccbe8f, opcode= 0x08
0x2bd4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2bd8: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2bdd: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2be1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2be6: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x2bed: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2bf2: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x2bf8: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2bfb: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2bfe: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2c01: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2c04: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2c07: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2c0a: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2c0d: mov_imm:
	regs[5] = 0xee94daea, opcode= 0x08
0x2c13: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2c16: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2c19: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2c1c: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2c1f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2c22: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2c25: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2c28: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2c2b: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2c2e: mov_imm:
	regs[5] = 0xade4b297, opcode= 0x08
0x2c34: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2c37: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2c3a: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x2c41: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2c46: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x2c4c: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2c50: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2c55: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2c59: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2c5e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2c61: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2c64: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2c68: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2c6d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2c71: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2c76: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2c79: mov_imm:
	regs[5] = 0xd9eff5cd, opcode= 0x08
0x2c7f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2c82: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2c85: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2c88: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2c8b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2c8e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2c91: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2c94: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2c98: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2c9d: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2ca0: mov_imm:
	regs[5] = 0xb804353d, opcode= 0x08
0x2ca6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2caa: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2caf: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2cb3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2cb8: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x2cbe: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x2cc4: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2cc8: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2ccd: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2cd1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2cd6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2cd9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2cdc: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2cdf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2ce2: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2ce5: mov_imm:
	regs[5] = 0xd5610228, opcode= 0x08
0x2ceb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2cee: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2cf1: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2cf5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2cfa: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2cfd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2d00: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2d03: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2d06: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2d09: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2d0c: mov_imm:
	regs[5] = 0x88858674, opcode= 0x08
0x2d12: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2d15: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2d18: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x2d1e: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x2d24: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2d28: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2d2d: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2d30: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2d34: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2d39: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2d3c: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2d3f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2d42: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2d45: mov_imm:
	regs[5] = 0xc27485c6, opcode= 0x08
0x2d4b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2d4e: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2d51: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2d54: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2d57: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2d5a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2d5d: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2d61: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2d66: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2d6a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2d6f: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2d72: mov_imm:
	regs[5] = 0xede77bc3, opcode= 0x08
0x2d78: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2d7b: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2d7e: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x2d84: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x2d8a: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2d8e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2d93: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2d97: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2d9c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2d9f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2da2: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2da5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2da8: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2dab: mov_imm:
	regs[5] = 0x7584e4d, opcode= 0x08
0x2db2: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2db7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2dba: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2dbe: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2dc3: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2dc6: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2dc9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2dcd: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2dd2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2dd6: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2ddb: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2dde: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2de1: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2de4: mov_imm:
	regs[5] = 0x3f07fed8, opcode= 0x08
0x2deb: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2df0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2df4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2df9: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2dfd: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2e02: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x2e08: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x2e0e: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2e11: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2e14: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2e17: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2e1a: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2e1d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2e20: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2e23: mov_imm:
	regs[5] = 0x7a6a3b2a, opcode= 0x08
0x2e29: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2e2c: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2e30: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2e35: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2e38: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2e3b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2e3f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2e44: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2e47: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2e4a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2e4d: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2e51: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2e56: mov_imm:
	regs[5] = 0x24452137, opcode= 0x08
0x2e5c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2e60: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2e65: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2e68: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x2e6e: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x2e74: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2e77: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2e7b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2e80: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2e83: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2e87: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2e8c: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2e8f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2e92: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2e95: mov_imm:
	regs[5] = 0x55534f8b, opcode= 0x08
0x2e9b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2e9e: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2ea1: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2ea4: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2ea7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2eaa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2ead: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2eb0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2eb3: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2eb6: mov_imm:
	regs[5] = 0x425efd27, opcode= 0x08
0x2ebc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2ebf: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2ec2: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x2ec9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2ece: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x2ed4: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2ed8: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2edd: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2ee0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2ee3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2ee6: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2ee9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2eed: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2ef2: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2ef5: mov_imm:
	regs[5] = 0xa8db129c, opcode= 0x08
0x2efb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2efe: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2f01: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2f04: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2f07: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2f0b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2f10: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2f13: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2f16: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2f19: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2f1c: mov_imm:
	regs[5] = 0xa7e7c660, opcode= 0x08
0x2f22: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2f26: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2f2b: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2f2e: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x2f35: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2f3a: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x2f41: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2f46: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2f49: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2f4c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2f4f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2f52: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2f56: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2f5b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2f5e: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2f61: mov_imm:
	regs[5] = 0xcb2be314, opcode= 0x08
0x2f67: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2f6a: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2f6d: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2f71: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2f76: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2f79: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2f7c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2f7f: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2f82: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2f86: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2f8b: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x2f8e: mov_imm:
	regs[5] = 0x6ddb5eef, opcode= 0x08
0x2f94: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2f97: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x2f9a: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x2fa0: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x2fa6: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2faa: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2faf: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2fb2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2fb5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2fb8: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2fbc: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2fc1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2fc5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2fca: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x2fcd: mov_imm:
	regs[5] = 0x9883e581, opcode= 0x08
0x2fd3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x2fd7: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2fdc: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x2fe0: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2fe5: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2fe8: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2feb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2fee: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2ff1: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2ff5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x2ffa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x2ffd: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x3000: mov_imm:
	regs[5] = 0x2eb04f32, opcode= 0x08
0x3006: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x3009: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x300c: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x3012: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x3018: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x301b: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x301f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3024: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x3027: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x302b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3030: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x3033: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x3036: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x303a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x303f: mov_imm:
	regs[5] = 0x2ab2f7b7, opcode= 0x08
0x3045: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x3048: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x304b: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x304e: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x3051: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x3054: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x3057: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x305a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x305d: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x3060: mov_imm:
	regs[5] = 0x7d7ac7e1, opcode= 0x08
0x3066: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x3069: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x306d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3072: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x3078: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x307f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3084: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x3087: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x308a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x308d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x3090: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x3093: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x3096: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x3099: mov_imm:
	regs[5] = 0xa4b4e9fa, opcode= 0x08
0x309f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x30a2: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x30a6: jmp_imm:
	pc += 0x1, opcode= 0x04
0x30ab: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x30ae: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x30b1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x30b4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x30b7: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x30ba: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x30bd: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x30c0: mov_imm:
	regs[5] = 0x2eeb22eb, opcode= 0x08
0x30c7: jmp_imm:
	pc += 0x1, opcode= 0x04
0x30cc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x30d0: jmp_imm:
	pc += 0x1, opcode= 0x04
0x30d5: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x30d8: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x30de: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x30e4: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x30e7: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x30ea: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x30ed: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x30f0: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x30f3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x30f6: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x30f9: mov_imm:
	regs[5] = 0x63e84655, opcode= 0x08
0x30ff: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x3102: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x3105: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x3108: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x310b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x310f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3114: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x3117: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x311a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x311d: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x3120: mov_imm:
	regs[5] = 0x1f066db7, opcode= 0x08
0x3126: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x312a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x312f: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x3132: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x3138: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x313e: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x3141: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x3144: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x3147: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x314a: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x314d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x3150: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x3153: mov_imm:
	regs[5] = 0x88d87d8c, opcode= 0x08
0x315a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x315f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x3162: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x3165: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x3168: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x316c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3171: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x3174: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x3178: jmp_imm:
	pc += 0x1, opcode= 0x04
0x317d: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x3181: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3186: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x318a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x318f: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x3192: mov_imm:
	regs[5] = 0x9006e54d, opcode= 0x08
0x3198: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x319b: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x319f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x31a4: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x31aa: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x31b0: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x31b3: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x31b6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x31b9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x31bc: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x31bf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x31c2: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x31c5: mov_imm:
	regs[5] = 0xb37a1b1, opcode= 0x08
0x31cb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x31ce: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x31d2: jmp_imm:
	pc += 0x1, opcode= 0x04
0x31d7: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x31da: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x31dd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x31e0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x31e3: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x31e7: jmp_imm:
	pc += 0x1, opcode= 0x04
0x31ec: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x31ef: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x31f3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x31f8: mov_imm:
	regs[5] = 0xf51e0b76, opcode= 0x08
0x31fe: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x3201: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x3204: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x320a: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x3210: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x3213: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x3216: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x321a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x321f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x3223: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3228: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x322b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x322f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3234: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x3237: mov_imm:
	regs[5] = 0xed16ddaf, opcode= 0x08
0x323d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x3240: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x3244: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3249: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x324c: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x324f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x3252: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x3256: jmp_imm:
	pc += 0x1, opcode= 0x04
0x325b: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x325f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3264: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x3267: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x326a: mov_imm:
	regs[5] = 0x3af8a393, opcode= 0x08
0x3270: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x3274: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3279: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x327c: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x3283: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3288: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x328e: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x3292: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3297: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x329a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x329d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x32a0: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x32a3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x32a7: jmp_imm:
	pc += 0x1, opcode= 0x04
0x32ac: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x32af: mov_imm:
	regs[5] = 0x51809447, opcode= 0x08
0x32b5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x32b8: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x32bb: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x32be: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x32c2: jmp_imm:
	pc += 0x1, opcode= 0x04
0x32c7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x32cb: jmp_imm:
	pc += 0x1, opcode= 0x04
0x32d0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x32d4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x32d9: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x32dc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x32df: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x32e2: mov_imm:
	regs[5] = 0x264d9dfb, opcode= 0x08
0x32e8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x32ec: jmp_imm:
	pc += 0x1, opcode= 0x04
0x32f1: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x32f5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x32fa: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x3300: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x3307: jmp_imm:
	pc += 0x1, opcode= 0x04
0x330c: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x330f: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x3312: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x3315: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x3318: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x331b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x331e: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x3321: mov_imm:
	regs[5] = 0xdda0b2e7, opcode= 0x08
0x3327: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x332a: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x332e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3333: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x3336: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x3339: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x333c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x333f: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x3343: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3348: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x334b: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x334e: mov_imm:
	regs[5] = 0xa337f74f, opcode= 0x08
0x3354: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x3357: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x335a: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x3360: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x3366: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x3369: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x336c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x336f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x3372: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x3376: jmp_imm:
	pc += 0x1, opcode= 0x04
0x337b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x337e: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x3382: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3387: mov_imm:
	regs[5] = 0xefbc367f, opcode= 0x08
0x338d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x3391: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3396: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x3399: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x339c: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x339f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x33a3: jmp_imm:
	pc += 0x1, opcode= 0x04
0x33a8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x33ab: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x33af: jmp_imm:
	pc += 0x1, opcode= 0x04
0x33b4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x33b7: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x33ba: mov_imm:
	regs[5] = 0x74b6a3be, opcode= 0x08
0x33c0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x33c4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x33c9: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x33cc: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x33d2: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x33d9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x33de: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x33e1: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x33e4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x33e8: jmp_imm:
	pc += 0x1, opcode= 0x04
0x33ed: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x33f0: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x33f4: jmp_imm:
	pc += 0x1, opcode= 0x04
0x33f9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x33fc: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x33ff: mov_imm:
	regs[5] = 0x4c649a74, opcode= 0x08
0x3405: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x3408: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x340c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3411: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x3414: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x3417: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x341b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3420: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x3424: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3429: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x342c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x342f: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x3432: mov_imm:
	regs[5] = 0x236f4ef1, opcode= 0x08
0x3438: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x343b: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x343f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3444: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x344a: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x3450: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x3454: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3459: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x345c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x345f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x3463: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3468: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x346b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x346e: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x3471: mov_imm:
	regs[5] = 0x69715c8f, opcode= 0x08
0x3477: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x347a: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x347d: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x3480: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x3483: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x3486: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x348a: jmp_imm:
	pc += 0x1, opcode= 0x04
0x348f: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x3493: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3498: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x349b: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x349e: mov_imm:
	regs[5] = 0x11961c10, opcode= 0x08
0x34a4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x34a7: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x34aa: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x34b0: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x34b7: jmp_imm:
	pc += 0x1, opcode= 0x04
0x34bc: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x34bf: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x34c2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x34c6: jmp_imm:
	pc += 0x1, opcode= 0x04
0x34cb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x34ce: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x34d1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x34d4: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x34d7: mov_imm:
	regs[5] = 0xe7c2c2cc, opcode= 0x08
0x34de: jmp_imm:
	pc += 0x1, opcode= 0x04
0x34e3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x34e6: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x34e9: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x34ed: jmp_imm:
	pc += 0x1, opcode= 0x04
0x34f2: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x34f5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x34f9: jmp_imm:
	pc += 0x1, opcode= 0x04
0x34fe: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x3501: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x3505: jmp_imm:
	pc += 0x1, opcode= 0x04
0x350a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x350d: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x3510: mov_imm:
	regs[5] = 0x5f5ceea, opcode= 0x08
0x3517: jmp_imm:
	pc += 0x1, opcode= 0x04
0x351c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x351f: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x3522: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x3528: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x352e: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x3532: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3537: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x353b: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3540: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x3543: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x3546: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x3549: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x354d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3552: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x3555: mov_imm:
	regs[5] = 0x3493653e, opcode= 0x08
0x355b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x355e: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x3562: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3567: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x356a: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x356d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x3571: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3576: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x3579: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x357c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x3580: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3585: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x3588: mov_imm:
	regs[5] = 0x5daa570c, opcode= 0x08
0x358e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x3591: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x3594: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x359a: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x35a1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x35a6: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x35a9: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x35ac: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x35af: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x35b2: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x35b6: jmp_imm:
	pc += 0x1, opcode= 0x04
0x35bb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x35be: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x35c2: jmp_imm:
	pc += 0x1, opcode= 0x04
0x35c7: mov_imm:
	regs[5] = 0x9fd56ef3, opcode= 0x08
0x35ce: jmp_imm:
	pc += 0x1, opcode= 0x04
0x35d3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x35d6: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x35d9: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x35dc: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x35e0: jmp_imm:
	pc += 0x1, opcode= 0x04
0x35e5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x35e8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x35ec: jmp_imm:
	pc += 0x1, opcode= 0x04
0x35f1: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x35f4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x35f7: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x35fb: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3600: mov_imm:
	regs[5] = 0x8f7b66bd, opcode= 0x08
0x3606: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x3609: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x360c: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x3612: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x3618: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x361c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3621: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x3624: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x3627: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x362a: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x362e: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3633: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x3636: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x3639: mov_imm:
	regs[5] = 0x712b8408, opcode= 0x08
0x363f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x3642: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x3646: jmp_imm:
	pc += 0x1, opcode= 0x04
0x364b: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x364e: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x3651: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x3654: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x3657: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x365a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x365d: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x3660: mov_imm:
	regs[5] = 0x7cf8a390, opcode= 0x08
0x3666: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x3669: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x366d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3672: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x3678: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x367e: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x3681: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x3684: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x3687: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x368a: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x368d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x3690: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x3694: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3699: mov_imm:
	regs[5] = 0x21a321f6, opcode= 0x08
0x369f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x36a2: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x36a5: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x36a8: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x36ac: jmp_imm:
	pc += 0x1, opcode= 0x04
0x36b1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x36b5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x36ba: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x36bd: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x36c0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x36c3: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x36c6: mov_imm:
	regs[5] = 0xe6b86ed6, opcode= 0x08
0x36cc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x36d0: jmp_imm:
	pc += 0x1, opcode= 0x04
0x36d5: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x36d8: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x36de: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x36e5: jmp_imm:
	pc += 0x1, opcode= 0x04
0x36ea: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x36ed: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x36f1: jmp_imm:
	pc += 0x1, opcode= 0x04
0x36f6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x36f9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x36fc: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x36ff: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x3702: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x3705: mov_imm:
	regs[5] = 0xc36fecd, opcode= 0x08
0x370b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x370f: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3714: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x3718: jmp_imm:
	pc += 0x1, opcode= 0x04
0x371d: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x3720: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x3724: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3729: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x372c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x372f: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x3732: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x3736: jmp_imm:
	pc += 0x1, opcode= 0x04
0x373b: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x373e: mov_imm:
	regs[5] = 0xeff15580, opcode= 0x08
0x3744: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x3747: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x374a: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x3750: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x3756: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x3759: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x375d: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3762: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x3765: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x3769: jmp_imm:
	pc += 0x1, opcode= 0x04
0x376e: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x3772: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3777: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x377a: add_regs:
	regs[4] += regs[1], opcode= 0x09
0x377d: mov_imm:
	regs[5] = 0x91f6a3e6, opcode= 0x08
0x3783: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x3787: jmp_imm:
	pc += 0x1, opcode= 0x04
0x378c: add_regs:
	regs[0] += regs[4], opcode= 0x09
0x3790: jmp_imm:
	pc += 0x1, opcode= 0x04
0x3795: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x3798: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x379c: jmp_imm:
	pc += 0x1, opcode= 0x04
0x37a1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x37a4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x37a7: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x37ab: jmp_imm:
	pc += 0x1, opcode= 0x04
0x37b0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x06
0x37b3: add_regs:
	regs[4] += regs[0], opcode= 0x09
0x37b6: mov_imm:
	regs[5] = 0x164e669a, opcode= 0x08
0x37bc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x06
0x37bf: add_regs:
	regs[1] += regs[4], opcode= 0x09
0x37c2: mov_imm:
	regs[30] = 0xc8c3d16a, opcode= 0x08
0x37c8: mov_imm:
	regs[31] = 0x632685f4, opcode= 0x08
0x37cf: jmp_imm:
	pc += 0x1, opcode= 0x04
0x37d4: xor_regs:
	regs[0] ^= regs[30], opcode= 0x06
0x37d8: jmp_imm:
	pc += 0x1, opcode= 0x04
0x37dd: xor_regs:
	regs[1] ^= regs[31], opcode= 0x06
max register index:31
