Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_vec_vec_op_streaming_top glbl -prj vec_vec_op_streaming.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_18 -L floating_point_v7_1_11 --lib ieee_proposed=./ieee_proposed -s vec_vec_op_streaming -debug wave 
Multi-threading is on. Using 14 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/manolis/HLS_code/vec_vec_op_streaming/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/manolis/HLS_code/vec_vec_op_streaming/solution1/sim/verilog/AESL_axi_s_vec2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_vec2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/manolis/HLS_code/vec_vec_op_streaming/solution1/sim/verilog/vec_vec_op_streaming.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_vec_vec_op_streaming_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/manolis/HLS_code/vec_vec_op_streaming/solution1/sim/verilog/AESL_axi_s_vec_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_vec_out
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/manolis/HLS_code/vec_vec_op_streaming/solution1/sim/verilog/vec_vec_op_streaming_BUS_A_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vec_vec_op_streaming_BUS_A_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/manolis/HLS_code/vec_vec_op_streaming/solution1/sim/verilog/vec_vec_op_streaming_vector_subtract.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vec_vec_op_streaming_vector_subtract
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/manolis/HLS_code/vec_vec_op_streaming/solution1/sim/verilog/AESL_axi_slave_BUS_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_BUS_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/manolis/HLS_code/vec_vec_op_streaming/solution1/sim/verilog/vec_vec_op_streaming.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vec_vec_op_streaming
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/manolis/HLS_code/vec_vec_op_streaming/solution1/sim/verilog/vec_vec_op_streaming_vector_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vec_vec_op_streaming_vector_add
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/manolis/HLS_code/vec_vec_op_streaming/solution1/sim/verilog/vec_vec_op_streaming_vector_add2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vec_vec_op_streaming_vector_add2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/manolis/HLS_code/vec_vec_op_streaming/solution1/sim/verilog/vec_vec_op_streaming_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vec_vec_op_streaming_regslice_both
INFO: [VRFC 10-311] analyzing module vec_vec_op_streaming_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/manolis/HLS_code/vec_vec_op_streaming/solution1/sim/verilog/AESL_axi_s_vec1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_vec1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/manolis/HLS_code/vec_vec_op_streaming/solution1/sim/verilog/vec_vec_op_streaming_vector_scale.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vec_vec_op_streaming_vector_scale
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/manolis/HLS_code/vec_vec_op_streaming/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/manolis/HLS_code/vec_vec_op_streaming/solution1/sim/verilog/sample_agent.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/manolis/HLS_code/vec_vec_op_streaming/solution1/sim/verilog/df_fifo_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/manolis/HLS_code/vec_vec_op_streaming/solution1/sim/verilog/nodf_module_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/manolis/HLS_code/vec_vec_op_streaming/solution1/sim/verilog/dump_file_agent.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/manolis/HLS_code/vec_vec_op_streaming/solution1/sim/verilog/df_fifo_monitor.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_fifo_intf' [df_fifo_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/manolis/HLS_code/vec_vec_op_streaming/solution1/sim/verilog/csv_file_dump.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/manolis/HLS_code/vec_vec_op_streaming/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_fifo_intf' [df_fifo_interface.sv:4]
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'nodf_module_intf' [nodf_module_interface.sv:4]
INFO: [VRFC 10-311] analyzing module dataflow_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/manolis/HLS_code/vec_vec_op_streaming/solution1/sim/verilog/df_process_monitor.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_process_intf' [df_process_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/manolis/HLS_code/vec_vec_op_streaming/solution1/sim/verilog/nodf_module_monitor.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'nodf_module_intf' [nodf_module_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/manolis/HLS_code/vec_vec_op_streaming/solution1/sim/verilog/sample_manager.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/manolis/HLS_code/vec_vec_op_streaming/solution1/sim/verilog/df_process_interface.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_process_intf' [/home/manolis/HLS_code/vec_vec_op_streaming/solution1/sim/verilog/df_process_interface.sv:4]
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index -1 into 'write_address' is out of bounds [/home/manolis/HLS_code/vec_vec_op_streaming/solution1/sim/verilog/AESL_fifo.v:39]
WARNING: [VRFC 10-3705] select index -1 into 'write_address' is out of bounds [/home/manolis/HLS_code/vec_vec_op_streaming/solution1/sim/verilog/AESL_fifo.v:40]
WARNING: [VRFC 10-3705] select index -1 into 'read_address' is out of bounds [/home/manolis/HLS_code/vec_vec_op_streaming/solution1/sim/verilog/AESL_fifo.v:66]
WARNING: [VRFC 10-3705] select index -1 into 'write_address' is out of bounds [/home/manolis/HLS_code/vec_vec_op_streaming/solution1/sim/verilog/AESL_fifo.v:82]
WARNING: [VRFC 10-3705] select index -1 into 'read_address' is out of bounds [/home/manolis/HLS_code/vec_vec_op_streaming/solution1/sim/verilog/AESL_fifo.v:83]
WARNING: [VRFC 10-3705] select index -1 into 'read_address' is out of bounds [/home/manolis/HLS_code/vec_vec_op_streaming/solution1/sim/verilog/AESL_fifo.v:84]
WARNING: [VRFC 10-3705] select index -1 into 'write_address' is out of bounds [/home/manolis/HLS_code/vec_vec_op_streaming/solution1/sim/verilog/AESL_fifo.v:100]
WARNING: [VRFC 10-3705] select index -1 into 'read_address' is out of bounds [/home/manolis/HLS_code/vec_vec_op_streaming/solution1/sim/verilog/AESL_fifo.v:101]
WARNING: [VRFC 10-3705] select index -1 into 'read_address' is out of bounds [/home/manolis/HLS_code/vec_vec_op_streaming/solution1/sim/verilog/AESL_fifo.v:102]
WARNING: [VRFC 10-3705] select index -1 into 'write_address' is out of bounds [/home/manolis/HLS_code/vec_vec_op_streaming/solution1/sim/verilog/AESL_fifo.v:110]
WARNING: [VRFC 10-3705] select index -1 into 'read_address' is out of bounds [/home/manolis/HLS_code/vec_vec_op_streaming/solution1/sim/verilog/AESL_fifo.v:112]
WARNING: [VRFC 10-3705] select index -1 into 'write_address' is out of bounds [/home/manolis/HLS_code/vec_vec_op_streaming/solution1/sim/verilog/AESL_fifo.v:114]
WARNING: [VRFC 10-3705] select index -1 into 'write_address' is out of bounds [/home/manolis/HLS_code/vec_vec_op_streaming/solution1/sim/verilog/AESL_fifo.v:123]
WARNING: [VRFC 10-3705] select index -1 into 'read_address' is out of bounds [/home/manolis/HLS_code/vec_vec_op_streaming/solution1/sim/verilog/AESL_fifo.v:124]
WARNING: [VRFC 10-3705] select index -1 into 'read_address' is out of bounds [/home/manolis/HLS_code/vec_vec_op_streaming/solution1/sim/verilog/AESL_fifo.v:134]
WARNING: [VRFC 10-3705] select index -1 into 'read_address' is out of bounds [/home/manolis/HLS_code/vec_vec_op_streaming/solution1/sim/verilog/AESL_fifo.v:135]
WARNING: [VRFC 10-3705] select index -1 into 'write_address' is out of bounds [/home/manolis/HLS_code/vec_vec_op_streaming/solution1/sim/verilog/AESL_fifo.v:144]
WARNING: [VRFC 10-3705] select index -1 into 'read_address' is out of bounds [/home/manolis/HLS_code/vec_vec_op_streaming/solution1/sim/verilog/AESL_fifo.v:145]
WARNING: [VRFC 10-3705] select index -1 into 'read_address' is out of bounds [/home/manolis/HLS_code/vec_vec_op_streaming/solution1/sim/verilog/AESL_fifo.v:146]
WARNING: [VRFC 10-3705] select index -1 into 'write_address' is out of bounds [/home/manolis/HLS_code/vec_vec_op_streaming/solution1/sim/verilog/AESL_fifo.v:189]
WARNING: [VRFC 10-3705] select index -1 into 'read_address' is out of bounds [/home/manolis/HLS_code/vec_vec_op_streaming/solution1/sim/verilog/AESL_fifo.v:190]
WARNING: [VRFC 10-3705] select index -1 into 'read_address' is out of bounds [/home/manolis/HLS_code/vec_vec_op_streaming/solution1/sim/verilog/AESL_fifo.v:191]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.vec_vec_op_streaming_BUS_A_s_axi
Compiling module xil_defaultlib.vec_vec_op_streaming_vector_scal...
Compiling module xil_defaultlib.vec_vec_op_streaming_vector_subt...
Compiling module xil_defaultlib.vec_vec_op_streaming_vector_add
Compiling module xil_defaultlib.vec_vec_op_streaming_vector_add2
Compiling module xil_defaultlib.vec_vec_op_streaming_regslice_bo...
Compiling module xil_defaultlib.vec_vec_op_streaming_regslice_bo...
Compiling module xil_defaultlib.vec_vec_op_streaming_regslice_bo...
Compiling module xil_defaultlib.vec_vec_op_streaming_regslice_bo...
Compiling module xil_defaultlib.vec_vec_op_streaming_regslice_bo...
Compiling module xil_defaultlib.vec_vec_op_streaming_regslice_bo...
Compiling module xil_defaultlib.vec_vec_op_streaming
Compiling module xil_defaultlib.fifo(DEPTH=8,WIDTH=128)
Compiling module xil_defaultlib.fifo(DEPTH=8,WIDTH=16)
Compiling module xil_defaultlib.fifo(DEPTH=8,WIDTH=2)
Compiling module xil_defaultlib.fifo(DEPTH=8,WIDTH=1)
Compiling module xil_defaultlib.fifo(DEPTH=8,WIDTH=5)
Compiling module xil_defaultlib.fifo(DEPTH=8,WIDTH=6)
Compiling module xil_defaultlib.AESL_axi_s_vec1
Compiling module xil_defaultlib.fifo(DEPTH=0,WIDTH=128)
Compiling module xil_defaultlib.fifo(DEPTH=0,WIDTH=16)
Compiling module xil_defaultlib.fifo(DEPTH=0,WIDTH=2)
Compiling module xil_defaultlib.fifo(DEPTH=0,WIDTH=1)
Compiling module xil_defaultlib.fifo(DEPTH=0,WIDTH=5)
Compiling module xil_defaultlib.fifo(DEPTH=0,WIDTH=6)
Compiling module xil_defaultlib.AESL_axi_s_vec2
Compiling module xil_defaultlib.AESL_axi_s_vec_out
Compiling module xil_defaultlib.AESL_axi_slave_BUS_A
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_vec_vec_op_streaming_top
Compiling module work.glbl
Built simulation snapshot vec_vec_op_streaming
