
---------- Begin Simulation Statistics ----------
simSeconds                                   0.005312                       # Number of seconds simulated (Second)
simTicks                                   5311771500                       # Number of ticks simulated (Tick)
finalTick                                  5311771500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    721.22                       # Real time elapsed on the host (Second)
hostTickRate                                  7364987                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   11460196                       # Number of bytes of host memory used (Byte)
simInsts                                     34766176                       # Number of instructions simulated (Count)
simOps                                       60354064                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    48205                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      83683                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                        10564954                       # Number of cpu cycles simulated (Cycle)
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.instsAdded                        4817576                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu0.nonSpecInstsAdded                    1099                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu0.instsIssued                       4455571                       # Number of instructions issued (Count)
system.cpu0.squashedInstsIssued                  2915                       # Number of squashed instructions issued (Count)
system.cpu0.squashedInstsExamined             1046546                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu0.squashedOperandsExamined          2258052                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu0.squashedNonSpecRemoved                246                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu0.numIssuedDist::samples            9354361                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::mean              0.476309                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::stdev             1.403508                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::0                  8108521     86.68%     86.68% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::1                   198990      2.13%     88.81% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::2                   228082      2.44%     91.25% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::3                   239803      2.56%     93.81% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::4                   194556      2.08%     95.89% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::5                   148994      1.59%     97.48% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::6                   128761      1.38%     98.86% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::7                    67984      0.73%     99.59% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::8                    38670      0.41%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::total              9354361                       # Number of insts issued each cycle (Count)
system.cpu0.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntAlu                  44180     66.82%     66.82% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntMult                     0      0.00%     66.82% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntDiv                      0      0.00%     66.82% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatAdd                    0      0.00%     66.82% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCmp                    0      0.00%     66.82% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCvt                    2      0.00%     66.82% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMult                   0      0.00%     66.82% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMultAcc                0      0.00%     66.82% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatDiv                    0      0.00%     66.82% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMisc                   0      0.00%     66.82% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatSqrt                   0      0.00%     66.82% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAdd                     0      0.00%     66.82% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAddAcc                  0      0.00%     66.82% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAlu                   123      0.19%     67.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCmp                     0      0.00%     67.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCvt                   117      0.18%     67.18% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMisc                    1      0.00%     67.18% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMult                    0      0.00%     67.18% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMultAcc                 0      0.00%     67.18% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShift                 135      0.20%     67.39% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShiftAcc                0      0.00%     67.39% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdDiv                     0      0.00%     67.39% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSqrt                    0      0.00%     67.39% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAdd                0      0.00%     67.39% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAlu                0      0.00%     67.39% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCmp                0      0.00%     67.39% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCvt                0      0.00%     67.39% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatDiv                0      0.00%     67.39% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMisc               0      0.00%     67.39% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMult               0      0.00%     67.39% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMultAcc            0      0.00%     67.39% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatSqrt               0      0.00%     67.39% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAdd               0      0.00%     67.39% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAlu               0      0.00%     67.39% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceCmp               0      0.00%     67.39% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceAdd            0      0.00%     67.39% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceCmp            0      0.00%     67.39% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAes                     0      0.00%     67.39% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAesMix                  0      0.00%     67.39% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash                0      0.00%     67.39% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash2               0      0.00%     67.39% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash              0      0.00%     67.39% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash2             0      0.00%     67.39% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma2               0      0.00%     67.39% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma3               0      0.00%     67.39% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdPredAlu                 0      0.00%     67.39% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemRead                 11972     18.11%     85.49% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemWrite                 7726     11.68%     97.18% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemRead             1413      2.14%     99.31% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemWrite             453      0.69%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statIssuedInstType_0::No_OpClass        18485      0.41%      0.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntAlu      3493557     78.41%     78.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntMult           38      0.00%     78.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntDiv        38183      0.86%     79.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatAdd         4317      0.10%     79.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCmp            0      0.00%     79.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCvt         1728      0.04%     79.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMult            0      0.00%     79.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMultAcc            0      0.00%     79.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatDiv            0      0.00%     79.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMisc            0      0.00%     79.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatSqrt            0      0.00%     79.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAdd         8177      0.18%     80.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAddAcc            0      0.00%     80.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAlu        16696      0.37%     80.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCmp            0      0.00%     80.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCvt        18229      0.41%     80.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMisc         8670      0.19%     80.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMult            0      0.00%     80.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMultAcc            0      0.00%     80.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShift         2429      0.05%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdDiv            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSqrt            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAdd            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCmp            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCvt            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatDiv            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMult            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAes            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAesMix            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdPredAlu            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemRead       605034     13.58%     94.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemWrite       188880      4.24%     98.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemRead        33198      0.75%     99.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemWrite        17950      0.40%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::total       4455571                       # Number of instructions issued per FU type, per thread (Count)
system.cpu0.issueRate                        0.421731                       # Inst issue rate ((Count/Cycle))
system.cpu0.fuBusy                              66122                       # FU busy when requested (Count)
system.cpu0.fuBusyRate                       0.014840                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu0.intInstQueueReads                18106996                       # Number of integer instruction queue reads (Count)
system.cpu0.intInstQueueWrites                5692621                       # Number of integer instruction queue writes (Count)
system.cpu0.intInstQueueWakeupAccesses        4286553                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu0.fpInstQueueReads                   227544                       # Number of floating instruction queue reads (Count)
system.cpu0.fpInstQueueWrites                  172741                       # Number of floating instruction queue writes (Count)
system.cpu0.fpInstQueueWakeupAccesses          108750                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu0.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu0.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu0.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu0.intAluAccesses                    4388460                       # Number of integer alu accesses (Count)
system.cpu0.fpAluAccesses                      114748                       # Number of floating point alu accesses (Count)
system.cpu0.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu0.numInsts                          4425031                       # Number of executed instructions (Count)
system.cpu0.numLoadInsts                       630552                       # Number of load instructions executed (Count)
system.cpu0.numSquashedInsts                    30540                       # Number of squashed instructions skipped in execute (Count)
system.cpu0.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu0.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu0.numRefs                            835387                       # Number of memory reference insts executed (Count)
system.cpu0.numBranches                        399547                       # Number of branches executed (Count)
system.cpu0.numStoreInsts                      204835                       # Number of stores executed (Count)
system.cpu0.numRate                          0.418841                       # Inst execution rate ((Count/Cycle))
system.cpu0.timesIdled                           2365                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu0.idleCycles                        1210593                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu0.committedInsts                    2172886                       # Number of Instructions Simulated (Count)
system.cpu0.committedOps                      3772129                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.cpi                              4.862176                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu0.totalCpi                         4.862176                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu0.ipc                              0.205669                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu0.totalIpc                         0.205669                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu0.intRegfileReads                   5995881                       # Number of integer regfile reads (Count)
system.cpu0.intRegfileWrites                  3438306                       # Number of integer regfile writes (Count)
system.cpu0.fpRegfileReads                     147055                       # Number of floating regfile reads (Count)
system.cpu0.fpRegfileWrites                     81806                       # Number of floating regfile writes (Count)
system.cpu0.ccRegfileReads                    2518504                       # number of cc regfile reads (Count)
system.cpu0.ccRegfileWrites                   2045612                       # number of cc regfile writes (Count)
system.cpu0.miscRegfileReads                  1678947                       # number of misc regfile reads (Count)
system.cpu0.miscRegfileWrites                     846                       # number of misc regfile writes (Count)
system.cpu0.MemDepUnit__0.insertedLoads        658300                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.insertedStores       216928                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.conflictingLoads        18485                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__0.conflictingStores         9249                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.branchPred.lookups                 516051                       # Number of BP lookups (Count)
system.cpu0.branchPred.condPredicted           456860                       # Number of conditional branches predicted (Count)
system.cpu0.branchPred.condIncorrect            17166                       # Number of conditional branches incorrect (Count)
system.cpu0.branchPred.BTBLookups              271920                       # Number of BTB lookups (Count)
system.cpu0.branchPred.BTBUpdates                8688                       # Number of BTB updates (Count)
system.cpu0.branchPred.BTBHits                 267856                       # Number of BTB hits (Count)
system.cpu0.branchPred.BTBHitRatio           0.985054                       # BTB Hit Ratio (Ratio)
system.cpu0.branchPred.RASUsed                  13400                       # Number of times the RAS was used to get a target. (Count)
system.cpu0.branchPred.RASIncorrect                 7                       # Number of incorrect RAS predictions. (Count)
system.cpu0.branchPred.indirectLookups           9922                       # Number of indirect predictor lookups. (Count)
system.cpu0.branchPred.indirectHits              5163                       # Number of indirect target hits. (Count)
system.cpu0.branchPred.indirectMisses            4759                       # Number of indirect misses. (Count)
system.cpu0.branchPred.indirectMispredicted         1187                       # Number of mispredicted indirect branches. (Count)
system.cpu0.commit.commitSquashedInsts        1037537                       # The number of squashed insts skipped by commit (Count)
system.cpu0.commit.commitNonSpecStalls            853                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu0.commit.branchMispredicts            18758                       # The number of times a branch was mispredicted (Count)
system.cpu0.commit.numCommittedDist::samples      9203620                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::mean     0.409853                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::stdev     1.464354                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::0        8243403     89.57%     89.57% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::1         230220      2.50%     92.07% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::2          92977      1.01%     93.08% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::3         241919      2.63%     95.71% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::4          45615      0.50%     96.20% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::5          99402      1.08%     97.28% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::6          15560      0.17%     97.45% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::7          18824      0.20%     97.66% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::8         215700      2.34%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::total      9203620                       # Number of insts commited each cycle (Count)
system.cpu0.commit.instsCommitted             2172886                       # Number of instructions committed (Count)
system.cpu0.commit.opsCommitted               3772129                       # Number of ops (including micro ops) committed (Count)
system.cpu0.commit.memRefs                     700181                       # Number of memory references committed (Count)
system.cpu0.commit.loads                       521032                       # Number of loads committed (Count)
system.cpu0.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu0.commit.membars                          2                       # Number of memory barriers committed (Count)
system.cpu0.commit.branches                    363718                       # Number of branches committed (Count)
system.cpu0.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu0.commit.floating                     80373                       # Number of committed floating point instructions. (Count)
system.cpu0.commit.integer                    3713390                       # Number of committed integer instructions. (Count)
system.cpu0.commit.functionCalls                 9592                       # Number of function calls committed. (Count)
system.cpu0.commit.committedInstType_0::No_OpClass        10772      0.29%      0.29% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntAlu      2980762     79.02%     79.31% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntMult           29      0.00%     79.31% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntDiv        35830      0.95%     80.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatAdd         3175      0.08%     80.34% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCmp            0      0.00%     80.34% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCvt         1504      0.04%     80.38% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMult            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMultAcc            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatDiv            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMisc            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatSqrt            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAdd         6610      0.18%     80.56% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAddAcc            0      0.00%     80.56% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAlu        11924      0.32%     80.87% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCmp            0      0.00%     80.87% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCvt        12922      0.34%     81.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMisc         7067      0.19%     81.40% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMult            0      0.00%     81.40% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMultAcc            0      0.00%     81.40% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShift         1353      0.04%     81.44% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdDiv            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSqrt            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAdd            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCvt            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMult            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAes            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAesMix            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemRead       499997     13.26%     94.69% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemWrite       165235      4.38%     99.07% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemRead        21035      0.56%     99.63% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemWrite        13914      0.37%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::total      3772129                       # Class of committed instruction (Count)
system.cpu0.commit.commitEligibleSamples       215700                       # number cycles where commit BW limit reached (Cycle)
system.cpu0.decode.idleCycles                  481764                       # Number of cycles decode is idle (Cycle)
system.cpu0.decode.blockedCycles              8137257                       # Number of cycles decode is blocked (Cycle)
system.cpu0.decode.runCycles                   521088                       # Number of cycles decode is running (Cycle)
system.cpu0.decode.unblockCycles               194776                       # Number of cycles decode is unblocking (Cycle)
system.cpu0.decode.squashCycles                 19476                       # Number of cycles decode is squashing (Cycle)
system.cpu0.decode.branchResolved              253919                       # Number of times decode resolved a branch (Count)
system.cpu0.decode.branchMispred                 1209                       # Number of times decode detected a branch misprediction (Count)
system.cpu0.decode.decodedInsts               5003358                       # Number of instructions handled by decode (Count)
system.cpu0.decode.squashedInsts                 5648                       # Number of squashed instructions handled by decode (Count)
system.cpu0.fetch.icacheStallCycles            468900                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu0.fetch.insts                       3014604                       # Number of instructions fetch has processed (Count)
system.cpu0.fetch.branches                     516051                       # Number of branches that fetch encountered (Count)
system.cpu0.fetch.predictedBranches            286419                       # Number of branches that fetch has predicted taken (Count)
system.cpu0.fetch.cycles                      8612819                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu0.fetch.squashCycles                  41320                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu0.fetch.miscStallCycles               14569                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu0.fetch.pendingTrapStallCycles        18422                       # Number of stall cycles due to pending traps (Cycle)
system.cpu0.fetch.icacheWaitRetryStallCycles       218991                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu0.fetch.cacheLines                   266025                       # Number of cache lines fetched (Count)
system.cpu0.fetch.icacheSquashes                 4767                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu0.fetch.nisnDist::samples           9354361                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::mean             0.567601                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::stdev            1.902380                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::0                 8476101     90.61%     90.61% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::1                   42030      0.45%     91.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::2                   39920      0.43%     91.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::3                   68248      0.73%     92.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::4                  137587      1.47%     93.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::5                   60216      0.64%     94.33% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::6                   33412      0.36%     94.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::7                   43746      0.47%     95.16% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::8                  453101      4.84%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::total             9354361                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.branchRate                 0.048846                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetch.rate                       0.285340                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu0.iew.squashCycles                    19476                       # Number of cycles IEW is squashing (Cycle)
system.cpu0.iew.blockCycles                   5374034                       # Number of cycles IEW is blocking (Cycle)
system.cpu0.iew.unblockCycles                  166602                       # Number of cycles IEW is unblocking (Cycle)
system.cpu0.iew.dispatchedInsts               4818675                       # Number of instructions dispatched to IQ (Count)
system.cpu0.iew.dispSquashedInsts                1082                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu0.iew.dispLoadInsts                  658300                       # Number of dispatched load instructions (Count)
system.cpu0.iew.dispStoreInsts                 216928                       # Number of dispatched store instructions (Count)
system.cpu0.iew.dispNonSpecInsts                  900                       # Number of dispatched non-speculative instructions (Count)
system.cpu0.iew.iqFullEvents                     7306                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu0.iew.lsqFullEvents                  154128                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu0.iew.memOrderViolationEvents           150                       # Number of memory order violations (Count)
system.cpu0.iew.predictedTakenIncorrect          7941                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu0.iew.predictedNotTakenIncorrect        13057                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu0.iew.branchMispredicts               20998                       # Number of branch mispredicts detected at execute (Count)
system.cpu0.iew.instsToCommit                 4407543                       # Cumulative count of insts sent to commit (Count)
system.cpu0.iew.writebackCount                4395303                       # Cumulative count of insts written-back (Count)
system.cpu0.iew.producerInst                  3540889                       # Number of instructions producing a value (Count)
system.cpu0.iew.consumerInst                  6500992                       # Number of instructions consuming a value (Count)
system.cpu0.iew.wbRate                       0.416027                       # Insts written-back per cycle ((Count/Cycle))
system.cpu0.iew.wbFanout                     0.544669                       # Average fanout of values written-back ((Count/Count))
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu0.lsq0.forwLoads                      58850                       # Number of loads that had data forwarded from stores (Count)
system.cpu0.lsq0.squashedLoads                 137268                       # Number of loads squashed (Count)
system.cpu0.lsq0.ignoredResponses                  98                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu0.lsq0.memOrderViolation                150                       # Number of memory ordering violations (Count)
system.cpu0.lsq0.squashedStores                 37779                       # Number of stores squashed (Count)
system.cpu0.lsq0.rescheduledLoads                  15                       # Number of loads that were rescheduled (Count)
system.cpu0.lsq0.blockedByCache                  2124                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu0.lsq0.loadToUse::samples            520954                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::mean            66.523363                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::stdev          224.367773                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::0-9                475588     91.29%     91.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::10-19                  76      0.01%     91.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::20-29                 104      0.02%     91.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::30-39                  74      0.01%     91.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::40-49                  66      0.01%     91.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::50-59                  97      0.02%     91.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::60-69                  98      0.02%     91.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::70-79                  64      0.01%     91.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::80-89                  50      0.01%     91.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::90-99                  48      0.01%     91.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::100-109                81      0.02%     91.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::110-119                63      0.01%     91.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::120-129                80      0.02%     91.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::130-139                25      0.00%     91.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::140-149                71      0.01%     91.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::150-159                64      0.01%     91.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::160-169                73      0.01%     91.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::170-179               163      0.03%     91.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::180-189               605      0.12%     91.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::190-199                34      0.01%     91.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::200-209                42      0.01%     91.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::210-219                64      0.01%     91.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::220-229                69      0.01%     91.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::230-239               125      0.02%     91.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::240-249               548      0.11%     91.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::250-259                37      0.01%     91.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::260-269                45      0.01%     91.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::270-279                52      0.01%     91.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::280-289                81      0.02%     91.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::290-299               113      0.02%     91.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::overflows           42254      8.11%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::max_value            2422                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::total              520954                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.mmu.dtb.rdAccesses                 624901                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses                 204846                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                     3113                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                      435                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses                 268886                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                     3421                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.rename.squashCycles                 19476                       # Number of cycles rename is squashing (Cycle)
system.cpu0.rename.idleCycles                  555302                       # Number of cycles rename is idle (Cycle)
system.cpu0.rename.blockCycles                7131083                       # Number of cycles rename is blocking (Cycle)
system.cpu0.rename.serializeStallCycles         24433                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu0.rename.runCycles                   632953                       # Number of cycles rename is running (Cycle)
system.cpu0.rename.unblockCycles               991114                       # Number of cycles rename is unblocking (Cycle)
system.cpu0.rename.renamedInsts               4922985                       # Number of instructions processed by rename (Count)
system.cpu0.rename.ROBFullEvents               110211                       # Number of times rename has blocked due to ROB full (Count)
system.cpu0.rename.IQFullEvents                250603                       # Number of times rename has blocked due to IQ full (Count)
system.cpu0.rename.LQFullEvents                160596                       # Number of times rename has blocked due to LQ full (Count)
system.cpu0.rename.SQFullEvents                531997                       # Number of times rename has blocked due to SQ full (Count)
system.cpu0.rename.fullRegistersEvents           3461                       # Number of times there has been no free registers (Count)
system.cpu0.rename.renamedOperands           10374148                       # Number of destination operands rename has renamed (Count)
system.cpu0.rename.lookups                   18606785                       # Number of register rename lookups that rename has made (Count)
system.cpu0.rename.intLookups                 6925143                       # Number of integer rename lookups (Count)
system.cpu0.rename.fpLookups                   184607                       # Number of floating rename lookups (Count)
system.cpu0.rename.committedMaps              8018327                       # Number of HB maps that are committed (Count)
system.cpu0.rename.undoneMaps                 2355821                       # Number of HB maps that are undone due to squashing (Count)
system.cpu0.rename.serializing                    873                       # count of serializing insts renamed (Count)
system.cpu0.rename.tempSerializing                859                       # count of temporary serializing insts renamed (Count)
system.cpu0.rename.skidInsts                   892927                       # count of insts added to the skid buffer (Count)
system.cpu0.rob.reads                        13789851                       # The number of ROB reads (Count)
system.cpu0.rob.writes                        9770299                       # The number of ROB writes (Count)
system.cpu0.thread_0.numInsts                 2172886                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                   3772129                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.workload.numSyscalls                   63                       # Number of system calls (Count)
system.cpu1.numCycles                        10195445                       # Number of cpu cycles simulated (Cycle)
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.instsAdded                        4819884                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu1.nonSpecInstsAdded                    1100                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu1.instsIssued                       4457091                       # Number of instructions issued (Count)
system.cpu1.squashedInstsIssued                  2818                       # Number of squashed instructions issued (Count)
system.cpu1.squashedInstsExamined             1048855                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu1.squashedOperandsExamined          2263418                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu1.squashedNonSpecRemoved                247                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu1.numIssuedDist::samples            9057339                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::mean              0.492097                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::stdev             1.424016                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::0                  7811643     86.25%     86.25% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::1                   198452      2.19%     88.44% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::2                   228042      2.52%     90.96% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::3                   239954      2.65%     93.60% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::4                   194613      2.15%     95.75% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::5                   149028      1.65%     97.40% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::6                   128880      1.42%     98.82% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::7                    67995      0.75%     99.57% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::8                    38732      0.43%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::total              9057339                       # Number of insts issued each cycle (Count)
system.cpu1.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntAlu                  44238     66.85%     66.85% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntMult                     0      0.00%     66.85% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntDiv                      0      0.00%     66.85% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatAdd                    0      0.00%     66.85% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCmp                    0      0.00%     66.85% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCvt                    0      0.00%     66.85% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMult                   0      0.00%     66.85% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMultAcc                0      0.00%     66.85% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatDiv                    0      0.00%     66.85% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMisc                   0      0.00%     66.85% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatSqrt                   0      0.00%     66.85% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAdd                     0      0.00%     66.85% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAddAcc                  0      0.00%     66.85% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAlu                   124      0.19%     67.03% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCmp                     0      0.00%     67.03% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCvt                   118      0.18%     67.21% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMisc                    1      0.00%     67.21% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMult                    0      0.00%     67.21% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMultAcc                 0      0.00%     67.21% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShift                 138      0.21%     67.42% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShiftAcc                0      0.00%     67.42% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdDiv                     0      0.00%     67.42% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSqrt                    0      0.00%     67.42% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAdd                0      0.00%     67.42% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAlu                0      0.00%     67.42% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCmp                0      0.00%     67.42% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCvt                0      0.00%     67.42% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatDiv                0      0.00%     67.42% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMisc               0      0.00%     67.42% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMult               0      0.00%     67.42% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMultAcc            0      0.00%     67.42% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatSqrt               0      0.00%     67.42% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAdd               0      0.00%     67.42% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAlu               0      0.00%     67.42% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceCmp               0      0.00%     67.42% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceAdd            0      0.00%     67.42% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceCmp            0      0.00%     67.42% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAes                     0      0.00%     67.42% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAesMix                  0      0.00%     67.42% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash                0      0.00%     67.42% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash2               0      0.00%     67.42% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash              0      0.00%     67.42% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash2             0      0.00%     67.42% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma2               0      0.00%     67.42% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma3               0      0.00%     67.42% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdPredAlu                 0      0.00%     67.42% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemRead                 11969     18.09%     85.51% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemWrite                 7726     11.67%     97.18% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemRead             1407      2.13%     99.31% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemWrite             458      0.69%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statIssuedInstType_0::No_OpClass        18302      0.41%      0.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntAlu      3495116     78.42%     78.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntMult           34      0.00%     78.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntDiv        38167      0.86%     79.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatAdd         4308      0.10%     79.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCmp            0      0.00%     79.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCvt         1724      0.04%     79.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMult            0      0.00%     79.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMultAcc            0      0.00%     79.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatDiv            0      0.00%     79.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMisc            0      0.00%     79.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatSqrt            0      0.00%     79.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAdd         8181      0.18%     80.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAddAcc            0      0.00%     80.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAlu        16704      0.37%     80.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCmp            0      0.00%     80.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCvt        18242      0.41%     80.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMisc         8666      0.19%     80.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMult            0      0.00%     80.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMultAcc            0      0.00%     80.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShift         2457      0.06%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdDiv            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSqrt            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAdd            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCvt            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatDiv            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMult            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAes            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAesMix            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdPredAlu            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemRead       605172     13.58%     94.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemWrite       188877      4.24%     98.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemRead        33176      0.74%     99.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemWrite        17965      0.40%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::total       4457091                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.issueRate                        0.437165                       # Inst issue rate ((Count/Cycle))
system.cpu1.fuBusy                              66179                       # FU busy when requested (Count)
system.cpu1.fuBusyRate                       0.014848                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu1.intInstQueueReads                17812901                       # Number of integer instruction queue reads (Count)
system.cpu1.intInstQueueWrites                5697353                       # Number of integer instruction queue writes (Count)
system.cpu1.intInstQueueWakeupAccesses        4288295                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu1.fpInstQueueReads                   227617                       # Number of floating instruction queue reads (Count)
system.cpu1.fpInstQueueWrites                  172629                       # Number of floating instruction queue writes (Count)
system.cpu1.fpInstQueueWakeupAccesses          108809                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu1.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu1.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu1.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu1.intAluAccesses                    4390184                       # Number of integer alu accesses (Count)
system.cpu1.fpAluAccesses                      114784                       # Number of floating point alu accesses (Count)
system.cpu1.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu1.numInsts                          4426624                       # Number of executed instructions (Count)
system.cpu1.numLoadInsts                       630703                       # Number of load instructions executed (Count)
system.cpu1.numSquashedInsts                    30467                       # Number of squashed instructions skipped in execute (Count)
system.cpu1.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu1.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu1.numRefs                            835546                       # Number of memory reference insts executed (Count)
system.cpu1.numBranches                        399638                       # Number of branches executed (Count)
system.cpu1.numStoreInsts                      204843                       # Number of stores executed (Count)
system.cpu1.numRate                          0.434177                       # Inst execution rate ((Count/Cycle))
system.cpu1.timesIdled                           2357                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu1.idleCycles                        1138106                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu1.committedInsts                    2172886                       # Number of Instructions Simulated (Count)
system.cpu1.committedOps                      3772129                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.cpi                              4.692121                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu1.totalCpi                         4.692121                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu1.ipc                              0.213123                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu1.totalIpc                         0.213123                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu1.intRegfileReads                   5997385                       # Number of integer regfile reads (Count)
system.cpu1.intRegfileWrites                  3439781                       # Number of integer regfile writes (Count)
system.cpu1.fpRegfileReads                     147178                       # Number of floating regfile reads (Count)
system.cpu1.fpRegfileWrites                     81833                       # Number of floating regfile writes (Count)
system.cpu1.ccRegfileReads                    2519254                       # number of cc regfile reads (Count)
system.cpu1.ccRegfileWrites                   2046196                       # number of cc regfile writes (Count)
system.cpu1.miscRegfileReads                  1679568                       # number of misc regfile reads (Count)
system.cpu1.miscRegfileWrites                     846                       # number of misc regfile writes (Count)
system.cpu1.MemDepUnit__0.insertedLoads        658628                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.insertedStores       216948                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.conflictingLoads        18475                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__0.conflictingStores         9251                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.branchPred.lookups                 516329                       # Number of BP lookups (Count)
system.cpu1.branchPred.condPredicted           457205                       # Number of conditional branches predicted (Count)
system.cpu1.branchPred.condIncorrect            17167                       # Number of conditional branches incorrect (Count)
system.cpu1.branchPred.BTBLookups              272058                       # Number of BTB lookups (Count)
system.cpu1.branchPred.BTBUpdates                8689                       # Number of BTB updates (Count)
system.cpu1.branchPred.BTBHits                 267974                       # Number of BTB hits (Count)
system.cpu1.branchPred.BTBHitRatio           0.984988                       # BTB Hit Ratio (Ratio)
system.cpu1.branchPred.RASUsed                  13392                       # Number of times the RAS was used to get a target. (Count)
system.cpu1.branchPred.RASIncorrect                 7                       # Number of incorrect RAS predictions. (Count)
system.cpu1.branchPred.indirectLookups           9870                       # Number of indirect predictor lookups. (Count)
system.cpu1.branchPred.indirectHits              5170                       # Number of indirect target hits. (Count)
system.cpu1.branchPred.indirectMisses            4700                       # Number of indirect misses. (Count)
system.cpu1.branchPred.indirectMispredicted         1186                       # Number of mispredicted indirect branches. (Count)
system.cpu1.commit.commitSquashedInsts        1039783                       # The number of squashed insts skipped by commit (Count)
system.cpu1.commit.commitNonSpecStalls            853                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu1.commit.branchMispredicts            18579                       # The number of times a branch was mispredicted (Count)
system.cpu1.commit.numCommittedDist::samples      8906506                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::mean     0.423525                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::stdev     1.486677                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::0        7946409     89.22%     89.22% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::1         230119      2.58%     91.80% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::2          92965      1.04%     92.85% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::3         241870      2.72%     95.56% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::4          45618      0.51%     96.08% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::5          99399      1.12%     97.19% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::6          15580      0.17%     97.37% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::7          18845      0.21%     97.58% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::8         215701      2.42%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::total      8906506                       # Number of insts commited each cycle (Count)
system.cpu1.commit.instsCommitted             2172886                       # Number of instructions committed (Count)
system.cpu1.commit.opsCommitted               3772129                       # Number of ops (including micro ops) committed (Count)
system.cpu1.commit.memRefs                     700181                       # Number of memory references committed (Count)
system.cpu1.commit.loads                       521032                       # Number of loads committed (Count)
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu1.commit.membars                          2                       # Number of memory barriers committed (Count)
system.cpu1.commit.branches                    363718                       # Number of branches committed (Count)
system.cpu1.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu1.commit.floating                     80373                       # Number of committed floating point instructions. (Count)
system.cpu1.commit.integer                    3713390                       # Number of committed integer instructions. (Count)
system.cpu1.commit.functionCalls                 9592                       # Number of function calls committed. (Count)
system.cpu1.commit.committedInstType_0::No_OpClass        10772      0.29%      0.29% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntAlu      2980762     79.02%     79.31% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntMult           29      0.00%     79.31% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntDiv        35830      0.95%     80.26% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatAdd         3175      0.08%     80.34% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCmp            0      0.00%     80.34% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCvt         1504      0.04%     80.38% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMult            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMultAcc            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatDiv            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMisc            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatSqrt            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAdd         6610      0.18%     80.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAddAcc            0      0.00%     80.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAlu        11924      0.32%     80.87% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCmp            0      0.00%     80.87% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCvt        12922      0.34%     81.21% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMisc         7067      0.19%     81.40% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMult            0      0.00%     81.40% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMultAcc            0      0.00%     81.40% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShift         1353      0.04%     81.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdDiv            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSqrt            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAdd            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMult            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAes            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAesMix            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemRead       499997     13.26%     94.69% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemWrite       165235      4.38%     99.07% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemRead        21035      0.56%     99.63% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemWrite        13914      0.37%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::total      3772129                       # Class of committed instruction (Count)
system.cpu1.commit.commitEligibleSamples       215701                       # number cycles where commit BW limit reached (Cycle)
system.cpu1.decode.idleCycles                  480227                       # Number of cycles decode is idle (Cycle)
system.cpu1.decode.blockedCycles              7841637                       # Number of cycles decode is blocked (Cycle)
system.cpu1.decode.runCycles                   521448                       # Number of cycles decode is running (Cycle)
system.cpu1.decode.unblockCycles               194730                       # Number of cycles decode is unblocking (Cycle)
system.cpu1.decode.squashCycles                 19297                       # Number of cycles decode is squashing (Cycle)
system.cpu1.decode.branchResolved              254077                       # Number of times decode resolved a branch (Count)
system.cpu1.decode.branchMispred                 1207                       # Number of times decode detected a branch misprediction (Count)
system.cpu1.decode.decodedInsts               5006078                       # Number of instructions handled by decode (Count)
system.cpu1.decode.squashedInsts                 5680                       # Number of squashed instructions handled by decode (Count)
system.cpu1.fetch.icacheStallCycles            462358                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu1.fetch.insts                       3016450                       # Number of instructions fetch has processed (Count)
system.cpu1.fetch.branches                     516329                       # Number of branches that fetch encountered (Count)
system.cpu1.fetch.predictedBranches            286536                       # Number of branches that fetch has predicted taken (Count)
system.cpu1.fetch.cycles                      8335401                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu1.fetch.squashCycles                  40962                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu1.fetch.miscStallCycles               16477                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu1.fetch.pendingTrapStallCycles        17107                       # Number of stall cycles due to pending traps (Cycle)
system.cpu1.fetch.icacheWaitRetryStallCycles       205515                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu1.fetch.cacheLines                   266261                       # Number of cache lines fetched (Count)
system.cpu1.fetch.icacheSquashes                 4789                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu1.fetch.nisnDist::samples           9057339                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::mean             0.586528                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::stdev            1.930968                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::0                 8178633     90.30%     90.30% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::1                   41989      0.46%     90.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::2                   39957      0.44%     91.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::3                   68341      0.75%     91.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::4                  137665      1.52%     93.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::5                   60215      0.66%     94.14% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::6                   33425      0.37%     94.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::7                   43740      0.48%     94.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::8                  453374      5.01%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::total             9057339                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.branchRate                 0.050643                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetch.rate                       0.295863                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu1.iew.squashCycles                    19297                       # Number of cycles IEW is squashing (Cycle)
system.cpu1.iew.blockCycles                   5180466                       # Number of cycles IEW is blocking (Cycle)
system.cpu1.iew.unblockCycles                  156310                       # Number of cycles IEW is unblocking (Cycle)
system.cpu1.iew.dispatchedInsts               4820984                       # Number of instructions dispatched to IQ (Count)
system.cpu1.iew.dispSquashedInsts                1125                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu1.iew.dispLoadInsts                  658628                       # Number of dispatched load instructions (Count)
system.cpu1.iew.dispStoreInsts                 216948                       # Number of dispatched store instructions (Count)
system.cpu1.iew.dispNonSpecInsts                  900                       # Number of dispatched non-speculative instructions (Count)
system.cpu1.iew.iqFullEvents                     7291                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu1.iew.lsqFullEvents                  143900                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu1.iew.memOrderViolationEvents           151                       # Number of memory order violations (Count)
system.cpu1.iew.predictedTakenIncorrect          7934                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu1.iew.predictedNotTakenIncorrect        12890                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu1.iew.branchMispredicts               20824                       # Number of branch mispredicts detected at execute (Count)
system.cpu1.iew.instsToCommit                 4409125                       # Cumulative count of insts sent to commit (Count)
system.cpu1.iew.writebackCount                4397104                       # Cumulative count of insts written-back (Count)
system.cpu1.iew.producerInst                  3542758                       # Number of instructions producing a value (Count)
system.cpu1.iew.consumerInst                  6503802                       # Number of instructions consuming a value (Count)
system.cpu1.iew.wbRate                       0.431281                       # Insts written-back per cycle ((Count/Cycle))
system.cpu1.iew.wbFanout                     0.544721                       # Average fanout of values written-back ((Count/Count))
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu1.lsq0.forwLoads                      58915                       # Number of loads that had data forwarded from stores (Count)
system.cpu1.lsq0.squashedLoads                 137596                       # Number of loads squashed (Count)
system.cpu1.lsq0.ignoredResponses                  97                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu1.lsq0.memOrderViolation                151                       # Number of memory ordering violations (Count)
system.cpu1.lsq0.squashedStores                 37799                       # Number of stores squashed (Count)
system.cpu1.lsq0.rescheduledLoads                  15                       # Number of loads that were rescheduled (Count)
system.cpu1.lsq0.blockedByCache                  2052                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu1.lsq0.loadToUse::samples            520954                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::mean            64.300218                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::stdev          217.197358                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::0-9                475770     91.33%     91.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::10-19                  59      0.01%     91.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::20-29                  92      0.02%     91.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::30-39                  62      0.01%     91.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::40-49                  65      0.01%     91.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::50-59                  78      0.01%     91.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::60-69                  79      0.02%     91.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::70-79                  66      0.01%     91.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::80-89                  87      0.02%     91.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::90-99                  61      0.01%     91.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::100-109                58      0.01%     91.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::110-119                78      0.01%     91.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::120-129                64      0.01%     91.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::130-139                31      0.01%     91.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::140-149                50      0.01%     91.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::150-159                53      0.01%     91.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::160-169                70      0.01%     91.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::170-179                98      0.02%     91.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::180-189               580      0.11%     91.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::190-199                42      0.01%     91.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::200-209                45      0.01%     91.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::210-219                51      0.01%     91.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::220-229                62      0.01%     91.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::230-239               125      0.02%     91.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::240-249               496      0.10%     91.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::250-259                40      0.01%     91.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::260-269                30      0.01%     91.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::270-279                61      0.01%     91.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::280-289                85      0.02%     91.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::290-299               175      0.03%     91.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::overflows           42241      8.11%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::max_value            2242                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::total              520954                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.mmu.dtb.rdAccesses                 625210                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                 204854                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                     3196                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                      430                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                 268940                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                     3309                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.rename.squashCycles                 19297                       # Number of cycles rename is squashing (Cycle)
system.cpu1.rename.idleCycles                  553723                       # Number of cycles rename is idle (Cycle)
system.cpu1.rename.blockCycles                6864621                       # Number of cycles rename is blocking (Cycle)
system.cpu1.rename.serializeStallCycles         22917                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu1.rename.runCycles                   633324                       # Number of cycles rename is running (Cycle)
system.cpu1.rename.unblockCycles               963457                       # Number of cycles rename is unblocking (Cycle)
system.cpu1.rename.renamedInsts               4925730                       # Number of instructions processed by rename (Count)
system.cpu1.rename.ROBFullEvents               104774                       # Number of times rename has blocked due to ROB full (Count)
system.cpu1.rename.IQFullEvents                246896                       # Number of times rename has blocked due to IQ full (Count)
system.cpu1.rename.LQFullEvents                151059                       # Number of times rename has blocked due to LQ full (Count)
system.cpu1.rename.SQFullEvents                514871                       # Number of times rename has blocked due to SQ full (Count)
system.cpu1.rename.fullRegistersEvents           2787                       # Number of times there has been no free registers (Count)
system.cpu1.rename.renamedOperands           10380555                       # Number of destination operands rename has renamed (Count)
system.cpu1.rename.lookups                   18618359                       # Number of register rename lookups that rename has made (Count)
system.cpu1.rename.intLookups                 6928984                       # Number of integer rename lookups (Count)
system.cpu1.rename.fpLookups                   184582                       # Number of floating rename lookups (Count)
system.cpu1.rename.committedMaps              8018327                       # Number of HB maps that are committed (Count)
system.cpu1.rename.undoneMaps                 2362228                       # Number of HB maps that are undone due to squashing (Count)
system.cpu1.rename.serializing                    874                       # count of serializing insts renamed (Count)
system.cpu1.rename.tempSerializing                860                       # count of temporary serializing insts renamed (Count)
system.cpu1.rename.skidInsts                   892324                       # count of insts added to the skid buffer (Count)
system.cpu1.rob.reads                        13494982                       # The number of ROB reads (Count)
system.cpu1.rob.writes                        9774885                       # The number of ROB writes (Count)
system.cpu1.thread_0.numInsts                 2172886                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                   3772129                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu1.workload.numSyscalls                   63                       # Number of system calls (Count)
system.cpu10.numCycles                       10012693                       # Number of cpu cycles simulated (Cycle)
system.cpu10.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu10.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu10.instsAdded                       4817330                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu10.nonSpecInstsAdded                   1097                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu10.instsIssued                      4455167                       # Number of instructions issued (Count)
system.cpu10.squashedInstsIssued                 2923                       # Number of squashed instructions issued (Count)
system.cpu10.squashedInstsExamined            1046298                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu10.squashedOperandsExamined         2258008                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu10.squashedNonSpecRemoved               244                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu10.numIssuedDist::samples           8832019                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::mean             0.504434                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::stdev            1.439551                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::0                 7586788     85.90%     85.90% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::1                  198452      2.25%     88.15% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::2                  227927      2.58%     90.73% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::3                  239707      2.71%     93.44% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::4                  194782      2.21%     95.65% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::5                  148909      1.69%     97.33% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::6                  128825      1.46%     98.79% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::7                   67915      0.77%     99.56% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::8                   38714      0.44%    100.00% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::total             8832019                       # Number of insts issued each cycle (Count)
system.cpu10.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IntAlu                 44257     66.91%     66.91% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IntMult                    0      0.00%     66.91% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IntDiv                     0      0.00%     66.91% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatAdd                   0      0.00%     66.91% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatCmp                   0      0.00%     66.91% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatCvt                   1      0.00%     66.92% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMult                  0      0.00%     66.92% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMultAcc               0      0.00%     66.92% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatDiv                   0      0.00%     66.92% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMisc                  0      0.00%     66.92% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatSqrt                  0      0.00%     66.92% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAdd                    0      0.00%     66.92% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAddAcc                 0      0.00%     66.92% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAlu                  121      0.18%     67.10% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdCmp                    0      0.00%     67.10% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdCvt                  116      0.18%     67.27% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMisc                   1      0.00%     67.28% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMult                   0      0.00%     67.28% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMultAcc                0      0.00%     67.28% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShift                138      0.21%     67.48% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShiftAcc               0      0.00%     67.48% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdDiv                    0      0.00%     67.48% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSqrt                   0      0.00%     67.48% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatAdd               0      0.00%     67.48% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatAlu               0      0.00%     67.48% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatCmp               0      0.00%     67.48% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatCvt               0      0.00%     67.48% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatDiv               0      0.00%     67.48% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMisc              0      0.00%     67.48% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMult              0      0.00%     67.48% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMultAcc            0      0.00%     67.48% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatSqrt              0      0.00%     67.48% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdReduceAdd              0      0.00%     67.48% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdReduceAlu              0      0.00%     67.48% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdReduceCmp              0      0.00%     67.48% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatReduceAdd            0      0.00%     67.48% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatReduceCmp            0      0.00%     67.48% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAes                    0      0.00%     67.48% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAesMix                 0      0.00%     67.48% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha1Hash               0      0.00%     67.48% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha1Hash2              0      0.00%     67.48% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha256Hash             0      0.00%     67.48% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha256Hash2            0      0.00%     67.48% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShaSigma2              0      0.00%     67.48% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShaSigma3              0      0.00%     67.48% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdPredAlu                0      0.00%     67.48% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::MemRead                11956     18.08%     85.56% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::MemWrite                7697     11.64%     97.20% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMemRead            1398      2.11%     99.31% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMemWrite            455      0.69%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statIssuedInstType_0::No_OpClass        18258      0.41%      0.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IntAlu      3493899     78.42%     78.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IntMult           34      0.00%     78.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IntDiv        38169      0.86%     79.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatAdd         4318      0.10%     79.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatCmp            0      0.00%     79.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatCvt         1684      0.04%     79.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMult            0      0.00%     79.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMultAcc            0      0.00%     79.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatDiv            0      0.00%     79.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMisc            0      0.00%     79.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatSqrt            0      0.00%     79.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAdd         8171      0.18%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAddAcc            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAlu        16711      0.38%     80.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdCmp            0      0.00%     80.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdCvt        18170      0.41%     80.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMisc         8658      0.19%     80.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMult            0      0.00%     80.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMultAcc            0      0.00%     80.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShift         2473      0.06%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShiftAcc            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdDiv            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSqrt            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatAdd            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatAlu            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatCmp            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatCvt            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatDiv            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMisc            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMult            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdReduceAdd            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdReduceAlu            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdReduceCmp            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAes            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAesMix            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha1Hash            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha256Hash            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShaSigma2            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShaSigma3            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdPredAlu            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::MemRead       604782     13.57%     94.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::MemWrite       188752      4.24%     98.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMemRead        33168      0.74%     99.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMemWrite        17920      0.40%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::total      4455167                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.issueRate                       0.444952                       # Inst issue rate ((Count/Cycle))
system.cpu10.fuBusy                             66140                       # FU busy when requested (Count)
system.cpu10.fuBusyRate                      0.014846                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu10.intInstQueueReads               17584114                       # Number of integer instruction queue reads (Count)
system.cpu10.intInstQueueWrites               5692504                       # Number of integer instruction queue writes (Count)
system.cpu10.intInstQueueWakeupAccesses       4286789                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu10.fpInstQueueReads                  227302                       # Number of floating instruction queue reads (Count)
system.cpu10.fpInstQueueWrites                 172367                       # Number of floating instruction queue writes (Count)
system.cpu10.fpInstQueueWakeupAccesses         108608                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu10.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu10.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu10.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu10.intAluAccesses                   4388432                       # Number of integer alu accesses (Count)
system.cpu10.fpAluAccesses                     114617                       # Number of floating point alu accesses (Count)
system.cpu10.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu10.numInsts                         4424629                       # Number of executed instructions (Count)
system.cpu10.numLoadInsts                      630299                       # Number of load instructions executed (Count)
system.cpu10.numSquashedInsts                   30538                       # Number of squashed instructions skipped in execute (Count)
system.cpu10.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu10.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu10.numRefs                           834983                       # Number of memory reference insts executed (Count)
system.cpu10.numBranches                       399605                       # Number of branches executed (Count)
system.cpu10.numStoreInsts                     204684                       # Number of stores executed (Count)
system.cpu10.numRate                         0.441902                       # Inst execution rate ((Count/Cycle))
system.cpu10.timesIdled                          2343                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu10.idleCycles                       1180674                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu10.committedInsts                   2172886                       # Number of Instructions Simulated (Count)
system.cpu10.committedOps                     3772129                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu10.cpi                             4.608016                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu10.totalCpi                        4.608016                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu10.ipc                             0.217013                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu10.totalIpc                        0.217013                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu10.intRegfileReads                  5995910                       # Number of integer regfile reads (Count)
system.cpu10.intRegfileWrites                 3438435                       # Number of integer regfile writes (Count)
system.cpu10.fpRegfileReads                    146884                       # Number of floating regfile reads (Count)
system.cpu10.fpRegfileWrites                    81706                       # Number of floating regfile writes (Count)
system.cpu10.ccRegfileReads                   2519253                       # number of cc regfile reads (Count)
system.cpu10.ccRegfileWrites                  2045797                       # number of cc regfile writes (Count)
system.cpu10.miscRegfileReads                 1678591                       # number of misc regfile reads (Count)
system.cpu10.miscRegfileWrites                    846                       # number of misc regfile writes (Count)
system.cpu10.MemDepUnit__0.insertedLoads       658255                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__0.insertedStores       216783                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__0.conflictingLoads        18482                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__0.conflictingStores         9178                       # Number of conflicting stores. (Count)
system.cpu10.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu10.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu10.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu10.branchPred.lookups                516034                       # Number of BP lookups (Count)
system.cpu10.branchPred.condPredicted          456868                       # Number of conditional branches predicted (Count)
system.cpu10.branchPred.condIncorrect           17150                       # Number of conditional branches incorrect (Count)
system.cpu10.branchPred.BTBLookups             271889                       # Number of BTB lookups (Count)
system.cpu10.branchPred.BTBUpdates               8701                       # Number of BTB updates (Count)
system.cpu10.branchPred.BTBHits                267809                       # Number of BTB hits (Count)
system.cpu10.branchPred.BTBHitRatio          0.984994                       # BTB Hit Ratio (Ratio)
system.cpu10.branchPred.RASUsed                 13401                       # Number of times the RAS was used to get a target. (Count)
system.cpu10.branchPred.RASIncorrect                9                       # Number of incorrect RAS predictions. (Count)
system.cpu10.branchPred.indirectLookups          9915                       # Number of indirect predictor lookups. (Count)
system.cpu10.branchPred.indirectHits             5180                       # Number of indirect target hits. (Count)
system.cpu10.branchPred.indirectMisses           4735                       # Number of indirect misses. (Count)
system.cpu10.branchPred.indirectMispredicted         1173                       # Number of mispredicted indirect branches. (Count)
system.cpu10.commit.commitSquashedInsts       1037319                       # The number of squashed insts skipped by commit (Count)
system.cpu10.commit.commitNonSpecStalls           853                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu10.commit.branchMispredicts           18508                       # The number of times a branch was mispredicted (Count)
system.cpu10.commit.numCommittedDist::samples      8681629                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::mean     0.434496                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::stdev     1.504466                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::0       7721828     88.94%     88.94% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::1        230030      2.65%     91.59% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::2         92928      1.07%     92.66% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::3        241638      2.78%     95.45% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::4         45563      0.52%     95.97% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::5         99391      1.14%     97.12% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::6         15546      0.18%     97.30% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::7         18794      0.22%     97.51% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::8        215911      2.49%    100.00% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::total      8681629                       # Number of insts commited each cycle (Count)
system.cpu10.commit.instsCommitted            2172886                       # Number of instructions committed (Count)
system.cpu10.commit.opsCommitted              3772129                       # Number of ops (including micro ops) committed (Count)
system.cpu10.commit.memRefs                    700181                       # Number of memory references committed (Count)
system.cpu10.commit.loads                      521032                       # Number of loads committed (Count)
system.cpu10.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu10.commit.membars                         2                       # Number of memory barriers committed (Count)
system.cpu10.commit.branches                   363718                       # Number of branches committed (Count)
system.cpu10.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu10.commit.floating                    80373                       # Number of committed floating point instructions. (Count)
system.cpu10.commit.integer                   3713390                       # Number of committed integer instructions. (Count)
system.cpu10.commit.functionCalls                9592                       # Number of function calls committed. (Count)
system.cpu10.commit.committedInstType_0::No_OpClass        10772      0.29%      0.29% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IntAlu      2980762     79.02%     79.31% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IntMult           29      0.00%     79.31% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IntDiv        35830      0.95%     80.26% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatAdd         3175      0.08%     80.34% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatCmp            0      0.00%     80.34% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatCvt         1504      0.04%     80.38% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMult            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMultAcc            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatDiv            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMisc            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatSqrt            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAdd         6610      0.18%     80.56% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAddAcc            0      0.00%     80.56% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAlu        11924      0.32%     80.87% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdCmp            0      0.00%     80.87% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdCvt        12922      0.34%     81.21% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMisc         7067      0.19%     81.40% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMult            0      0.00%     81.40% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMultAcc            0      0.00%     81.40% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShift         1353      0.04%     81.44% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShiftAcc            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdDiv            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSqrt            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatAdd            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatCmp            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatCvt            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatDiv            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMult            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAes            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAesMix            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::MemRead       499997     13.26%     94.69% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::MemWrite       165235      4.38%     99.07% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMemRead        21035      0.56%     99.63% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMemWrite        13914      0.37%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::total      3772129                       # Class of committed instruction (Count)
system.cpu10.commit.commitEligibleSamples       215911                       # number cycles where commit BW limit reached (Cycle)
system.cpu10.decode.idleCycles                 484154                       # Number of cycles decode is idle (Cycle)
system.cpu10.decode.blockedCycles             7612891                       # Number of cycles decode is blocked (Cycle)
system.cpu10.decode.runCycles                  521238                       # Number of cycles decode is running (Cycle)
system.cpu10.decode.unblockCycles              194507                       # Number of cycles decode is unblocking (Cycle)
system.cpu10.decode.squashCycles                19229                       # Number of cycles decode is squashing (Cycle)
system.cpu10.decode.branchResolved             253902                       # Number of times decode resolved a branch (Count)
system.cpu10.decode.branchMispred                1211                       # Number of times decode detected a branch misprediction (Count)
system.cpu10.decode.decodedInsts              5003226                       # Number of instructions handled by decode (Count)
system.cpu10.decode.squashedInsts                5682                       # Number of squashed instructions handled by decode (Count)
system.cpu10.fetch.icacheStallCycles           464494                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu10.fetch.insts                      3014465                       # Number of instructions fetch has processed (Count)
system.cpu10.fetch.branches                    516034                       # Number of branches that fetch encountered (Count)
system.cpu10.fetch.predictedBranches           286390                       # Number of branches that fetch has predicted taken (Count)
system.cpu10.fetch.cycles                     8115646                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu10.fetch.squashCycles                 40824                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu10.fetch.miscStallCycles              13375                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu10.fetch.pendingTrapStallCycles        17458                       # Number of stall cycles due to pending traps (Cycle)
system.cpu10.fetch.icacheWaitRetryStallCycles       200634                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu10.fetch.cacheLines                  266019                       # Number of cache lines fetched (Count)
system.cpu10.fetch.icacheSquashes                4822                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu10.fetch.nisnDist::samples          8832019                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::mean            0.601106                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::stdev           1.952570                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::0                7953958     90.06%     90.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::1                  41853      0.47%     90.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::2                  39912      0.45%     90.98% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::3                  68178      0.77%     91.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::4                 137831      1.56%     93.32% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::5                  60122      0.68%     94.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::6                  33416      0.38%     94.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::7                  43652      0.49%     94.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::8                 453097      5.13%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::total            8832019                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.branchRate                0.051538                       # Number of branch fetches per cycle (Ratio)
system.cpu10.fetch.rate                      0.301064                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu10.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu10.iew.squashCycles                   19229                       # Number of cycles IEW is squashing (Cycle)
system.cpu10.iew.blockCycles                  4994934                       # Number of cycles IEW is blocking (Cycle)
system.cpu10.iew.unblockCycles                 150585                       # Number of cycles IEW is unblocking (Cycle)
system.cpu10.iew.dispatchedInsts              4818427                       # Number of instructions dispatched to IQ (Count)
system.cpu10.iew.dispSquashedInsts               1074                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu10.iew.dispLoadInsts                 658255                       # Number of dispatched load instructions (Count)
system.cpu10.iew.dispStoreInsts                216783                       # Number of dispatched store instructions (Count)
system.cpu10.iew.dispNonSpecInsts                 901                       # Number of dispatched non-speculative instructions (Count)
system.cpu10.iew.iqFullEvents                    7226                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu10.iew.lsqFullEvents                 138242                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu10.iew.memOrderViolationEvents          154                       # Number of memory order violations (Count)
system.cpu10.iew.predictedTakenIncorrect         7932                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu10.iew.predictedNotTakenIncorrect        12813                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu10.iew.branchMispredicts              20745                       # Number of branch mispredicts detected at execute (Count)
system.cpu10.iew.instsToCommit                4407323                       # Cumulative count of insts sent to commit (Count)
system.cpu10.iew.writebackCount               4395397                       # Cumulative count of insts written-back (Count)
system.cpu10.iew.producerInst                 3541518                       # Number of instructions producing a value (Count)
system.cpu10.iew.consumerInst                 6502299                       # Number of instructions consuming a value (Count)
system.cpu10.iew.wbRate                      0.438982                       # Insts written-back per cycle ((Count/Cycle))
system.cpu10.iew.wbFanout                    0.544656                       # Average fanout of values written-back ((Count/Count))
system.cpu10.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu10.lsq0.forwLoads                     58914                       # Number of loads that had data forwarded from stores (Count)
system.cpu10.lsq0.squashedLoads                137223                       # Number of loads squashed (Count)
system.cpu10.lsq0.ignoredResponses                100                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu10.lsq0.memOrderViolation               154                       # Number of memory ordering violations (Count)
system.cpu10.lsq0.squashedStores                37634                       # Number of stores squashed (Count)
system.cpu10.lsq0.rescheduledLoads                 14                       # Number of loads that were rescheduled (Count)
system.cpu10.lsq0.blockedByCache                 2000                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu10.lsq0.loadToUse::samples           520954                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::mean           62.534512                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::stdev         211.915081                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::0-9               475804     91.33%     91.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::10-19                 50      0.01%     91.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::20-29                 98      0.02%     91.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::30-39                 81      0.02%     91.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::40-49                 62      0.01%     91.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::50-59                 87      0.02%     91.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::60-69                 81      0.02%     91.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::70-79                 54      0.01%     91.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::80-89                 41      0.01%     91.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::90-99                 80      0.02%     91.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::100-109               74      0.01%     91.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::110-119               82      0.02%     91.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::120-129               66      0.01%     91.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::130-139               34      0.01%     91.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::140-149               51      0.01%     91.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::150-159               54      0.01%     91.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::160-169               94      0.02%     91.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::170-179              150      0.03%     91.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::180-189              621      0.12%     91.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::190-199               33      0.01%     91.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::200-209               26      0.00%     91.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::210-219               47      0.01%     91.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::220-229               88      0.02%     91.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::230-239              111      0.02%     91.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::240-249              498      0.10%     91.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::250-259               41      0.01%     91.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::260-269               56      0.01%     91.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::270-279               70      0.01%     91.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::280-289              122      0.02%     91.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::290-299              218      0.04%     91.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::overflows          41980      8.06%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::max_value           2639                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::total             520954                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.mmu.dtb.rdAccesses                624922                       # TLB accesses on read requests (Count)
system.cpu10.mmu.dtb.wrAccesses                204695                       # TLB accesses on write requests (Count)
system.cpu10.mmu.dtb.rdMisses                    3258                       # TLB misses on read requests (Count)
system.cpu10.mmu.dtb.wrMisses                     430                       # TLB misses on write requests (Count)
system.cpu10.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu10.mmu.itb.wrAccesses                268647                       # TLB accesses on write requests (Count)
system.cpu10.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu10.mmu.itb.wrMisses                    3263                       # TLB misses on write requests (Count)
system.cpu10.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.power_state.pwrStateResidencyTicks::ON   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.rename.squashCycles                19229                       # Number of cycles rename is squashing (Cycle)
system.cpu10.rename.idleCycles                 557524                       # Number of cycles rename is idle (Cycle)
system.cpu10.rename.blockCycles               6634783                       # Number of cycles rename is blocking (Cycle)
system.cpu10.rename.serializeStallCycles        25208                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu10.rename.runCycles                  633093                       # Number of cycles rename is running (Cycle)
system.cpu10.rename.unblockCycles              962182                       # Number of cycles rename is unblocking (Cycle)
system.cpu10.rename.renamedInsts              4922867                       # Number of instructions processed by rename (Count)
system.cpu10.rename.ROBFullEvents              101668                       # Number of times rename has blocked due to ROB full (Count)
system.cpu10.rename.IQFullEvents               247139                       # Number of times rename has blocked due to IQ full (Count)
system.cpu10.rename.LQFullEvents               147251                       # Number of times rename has blocked due to LQ full (Count)
system.cpu10.rename.SQFullEvents               517442                       # Number of times rename has blocked due to SQ full (Count)
system.cpu10.rename.fullRegistersEvents          3202                       # Number of times there has been no free registers (Count)
system.cpu10.rename.renamedOperands          10375232                       # Number of destination operands rename has renamed (Count)
system.cpu10.rename.lookups                  18608680                       # Number of register rename lookups that rename has made (Count)
system.cpu10.rename.intLookups                6925913                       # Number of integer rename lookups (Count)
system.cpu10.rename.fpLookups                  184485                       # Number of floating rename lookups (Count)
system.cpu10.rename.committedMaps             8018327                       # Number of HB maps that are committed (Count)
system.cpu10.rename.undoneMaps                2356905                       # Number of HB maps that are undone due to squashing (Count)
system.cpu10.rename.serializing                   875                       # count of serializing insts renamed (Count)
system.cpu10.rename.tempSerializing               859                       # count of temporary serializing insts renamed (Count)
system.cpu10.rename.skidInsts                  890610                       # count of insts added to the skid buffer (Count)
system.cpu10.rob.reads                       13267444                       # The number of ROB reads (Count)
system.cpu10.rob.writes                       9769520                       # The number of ROB writes (Count)
system.cpu10.thread_0.numInsts                2172886                       # Number of Instructions committed (Count)
system.cpu10.thread_0.numOps                  3772129                       # Number of Ops committed (Count)
system.cpu10.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu10.workload.numSyscalls                  63                       # Number of system calls (Count)
system.cpu11.numCycles                       10309063                       # Number of cpu cycles simulated (Cycle)
system.cpu11.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu11.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu11.instsAdded                       4815652                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu11.nonSpecInstsAdded                   1100                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu11.instsIssued                      4453992                       # Number of instructions issued (Count)
system.cpu11.squashedInstsIssued                 2921                       # Number of squashed instructions issued (Count)
system.cpu11.squashedInstsExamined            1044623                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu11.squashedOperandsExamined         2255132                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu11.squashedNonSpecRemoved               247                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu11.numIssuedDist::samples           9086395                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::mean             0.490183                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::stdev            1.421700                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::0                 7841862     86.30%     86.30% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::1                  198183      2.18%     88.48% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::2                  227712      2.51%     90.99% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::3                  239564      2.64%     93.63% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::4                  194579      2.14%     95.77% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::5                  149040      1.64%     97.41% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::6                  128712      1.42%     98.83% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::7                   68039      0.75%     99.57% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::8                   38704      0.43%    100.00% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::total             9086395                       # Number of insts issued each cycle (Count)
system.cpu11.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IntAlu                 44293     66.98%     66.98% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IntMult                    0      0.00%     66.98% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IntDiv                     0      0.00%     66.98% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatAdd                   0      0.00%     66.98% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatCmp                   0      0.00%     66.98% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatCvt                   1      0.00%     66.98% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMult                  0      0.00%     66.98% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMultAcc               0      0.00%     66.98% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatDiv                   0      0.00%     66.98% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMisc                  0      0.00%     66.98% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatSqrt                  0      0.00%     66.98% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAdd                    0      0.00%     66.98% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAddAcc                 0      0.00%     66.98% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAlu                  121      0.18%     67.17% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdCmp                    0      0.00%     67.17% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdCvt                  114      0.17%     67.34% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMisc                   1      0.00%     67.34% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMult                   0      0.00%     67.34% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMultAcc                0      0.00%     67.34% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShift                138      0.21%     67.55% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShiftAcc               0      0.00%     67.55% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdDiv                    0      0.00%     67.55% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSqrt                   0      0.00%     67.55% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatAdd               0      0.00%     67.55% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatAlu               0      0.00%     67.55% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatCmp               0      0.00%     67.55% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatCvt               0      0.00%     67.55% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatDiv               0      0.00%     67.55% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMisc              0      0.00%     67.55% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMult              0      0.00%     67.55% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMultAcc            0      0.00%     67.55% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatSqrt              0      0.00%     67.55% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdReduceAdd              0      0.00%     67.55% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdReduceAlu              0      0.00%     67.55% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdReduceCmp              0      0.00%     67.55% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatReduceAdd            0      0.00%     67.55% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatReduceCmp            0      0.00%     67.55% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAes                    0      0.00%     67.55% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAesMix                 0      0.00%     67.55% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha1Hash               0      0.00%     67.55% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha1Hash2              0      0.00%     67.55% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha256Hash             0      0.00%     67.55% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha256Hash2            0      0.00%     67.55% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShaSigma2              0      0.00%     67.55% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShaSigma3              0      0.00%     67.55% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdPredAlu                0      0.00%     67.55% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::MemRead                11933     18.05%     85.60% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::MemWrite                7680     11.61%     97.21% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMemRead            1400      2.12%     99.33% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMemWrite            445      0.67%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statIssuedInstType_0::No_OpClass        18083      0.41%      0.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IntAlu      3492986     78.42%     78.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IntMult           33      0.00%     78.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IntDiv        38195      0.86%     79.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatAdd         4307      0.10%     79.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatCmp            0      0.00%     79.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatCvt         1686      0.04%     79.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMult            0      0.00%     79.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMultAcc            0      0.00%     79.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatDiv            0      0.00%     79.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMisc            0      0.00%     79.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatSqrt            0      0.00%     79.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAdd         8169      0.18%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAddAcc            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAlu        16691      0.37%     80.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdCmp            0      0.00%     80.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdCvt        18198      0.41%     80.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMisc         8645      0.19%     80.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMult            0      0.00%     80.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMultAcc            0      0.00%     80.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShift         2455      0.06%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShiftAcc            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdDiv            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSqrt            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatAdd            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatAlu            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatCmp            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatCvt            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatDiv            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMisc            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMult            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdReduceAdd            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdReduceAlu            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdReduceCmp            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAes            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAesMix            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha1Hash            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha256Hash            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShaSigma2            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShaSigma3            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdPredAlu            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::MemRead       604681     13.58%     94.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::MemWrite       188770      4.24%     98.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMemRead        33163      0.74%     99.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMemWrite        17930      0.40%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::total      4453992                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.issueRate                       0.432046                       # Inst issue rate ((Count/Cycle))
system.cpu11.fuBusy                             66126                       # FU busy when requested (Count)
system.cpu11.fuBusyRate                      0.014846                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu11.intInstQueueReads               17836219                       # Number of integer instruction queue reads (Count)
system.cpu11.intInstQueueWrites               5689230                       # Number of integer instruction queue writes (Count)
system.cpu11.intInstQueueWakeupAccesses       4285874                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu11.fpInstQueueReads                  227207                       # Number of floating instruction queue reads (Count)
system.cpu11.fpInstQueueWrites                 172291                       # Number of floating instruction queue writes (Count)
system.cpu11.fpInstQueueWakeupAccesses         108596                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu11.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu11.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu11.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu11.intAluAccesses                   4387474                       # Number of integer alu accesses (Count)
system.cpu11.fpAluAccesses                     114561                       # Number of floating point alu accesses (Count)
system.cpu11.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu11.numInsts                         4423549                       # Number of executed instructions (Count)
system.cpu11.numLoadInsts                      630179                       # Number of load instructions executed (Count)
system.cpu11.numSquashedInsts                   30443                       # Number of squashed instructions skipped in execute (Count)
system.cpu11.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu11.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu11.numRefs                           834874                       # Number of memory reference insts executed (Count)
system.cpu11.numBranches                       399528                       # Number of branches executed (Count)
system.cpu11.numStoreInsts                     204695                       # Number of stores executed (Count)
system.cpu11.numRate                         0.429093                       # Inst execution rate ((Count/Cycle))
system.cpu11.timesIdled                          2319                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu11.idleCycles                       1222668                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu11.committedInsts                   2172886                       # Number of Instructions Simulated (Count)
system.cpu11.committedOps                     3772129                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu11.cpi                             4.744410                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu11.totalCpi                        4.744410                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu11.ipc                             0.210774                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu11.totalIpc                        0.210774                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu11.intRegfileReads                  5995266                       # Number of integer regfile reads (Count)
system.cpu11.intRegfileWrites                 3437701                       # Number of integer regfile writes (Count)
system.cpu11.fpRegfileReads                    146871                       # Number of floating regfile reads (Count)
system.cpu11.fpRegfileWrites                    81692                       # Number of floating regfile writes (Count)
system.cpu11.ccRegfileReads                   2518841                       # number of cc regfile reads (Count)
system.cpu11.ccRegfileWrites                  2045616                       # number of cc regfile writes (Count)
system.cpu11.miscRegfileReads                 1678219                       # number of misc regfile reads (Count)
system.cpu11.miscRegfileWrites                    846                       # number of misc regfile writes (Count)
system.cpu11.MemDepUnit__0.insertedLoads       658051                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__0.insertedStores       216836                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__0.conflictingLoads        18471                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__0.conflictingStores         9236                       # Number of conflicting stores. (Count)
system.cpu11.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu11.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu11.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu11.branchPred.lookups                515788                       # Number of BP lookups (Count)
system.cpu11.branchPred.condPredicted          456673                       # Number of conditional branches predicted (Count)
system.cpu11.branchPred.condIncorrect           17126                       # Number of conditional branches incorrect (Count)
system.cpu11.branchPred.BTBLookups             271887                       # Number of BTB lookups (Count)
system.cpu11.branchPred.BTBUpdates               8667                       # Number of BTB updates (Count)
system.cpu11.branchPred.BTBHits                267798                       # Number of BTB hits (Count)
system.cpu11.branchPred.BTBHitRatio          0.984961                       # BTB Hit Ratio (Ratio)
system.cpu11.branchPred.RASUsed                 13371                       # Number of times the RAS was used to get a target. (Count)
system.cpu11.branchPred.RASIncorrect                7                       # Number of incorrect RAS predictions. (Count)
system.cpu11.branchPred.indirectLookups          9918                       # Number of indirect predictor lookups. (Count)
system.cpu11.branchPred.indirectHits             5167                       # Number of indirect target hits. (Count)
system.cpu11.branchPred.indirectMisses           4751                       # Number of indirect misses. (Count)
system.cpu11.branchPred.indirectMispredicted         1174                       # Number of mispredicted indirect branches. (Count)
system.cpu11.commit.commitSquashedInsts       1035469                       # The number of squashed insts skipped by commit (Count)
system.cpu11.commit.commitNonSpecStalls           853                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu11.commit.branchMispredicts           18328                       # The number of times a branch was mispredicted (Count)
system.cpu11.commit.numCommittedDist::samples      8936382                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::mean     0.422109                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::stdev     1.484295                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::0       7976052     89.25%     89.25% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::1        230351      2.58%     91.83% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::2         93005      1.04%     92.87% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::3        241832      2.71%     95.58% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::4         45604      0.51%     96.09% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::5         99465      1.11%     97.20% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::6         15626      0.17%     97.38% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::7         18801      0.21%     97.59% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::8        215646      2.41%    100.00% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::total      8936382                       # Number of insts commited each cycle (Count)
system.cpu11.commit.instsCommitted            2172886                       # Number of instructions committed (Count)
system.cpu11.commit.opsCommitted              3772129                       # Number of ops (including micro ops) committed (Count)
system.cpu11.commit.memRefs                    700181                       # Number of memory references committed (Count)
system.cpu11.commit.loads                      521032                       # Number of loads committed (Count)
system.cpu11.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu11.commit.membars                         2                       # Number of memory barriers committed (Count)
system.cpu11.commit.branches                   363718                       # Number of branches committed (Count)
system.cpu11.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu11.commit.floating                    80373                       # Number of committed floating point instructions. (Count)
system.cpu11.commit.integer                   3713390                       # Number of committed integer instructions. (Count)
system.cpu11.commit.functionCalls                9592                       # Number of function calls committed. (Count)
system.cpu11.commit.committedInstType_0::No_OpClass        10772      0.29%      0.29% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IntAlu      2980762     79.02%     79.31% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IntMult           29      0.00%     79.31% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IntDiv        35830      0.95%     80.26% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatAdd         3175      0.08%     80.34% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatCmp            0      0.00%     80.34% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatCvt         1504      0.04%     80.38% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMult            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMultAcc            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatDiv            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMisc            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatSqrt            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAdd         6610      0.18%     80.56% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAddAcc            0      0.00%     80.56% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAlu        11924      0.32%     80.87% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdCmp            0      0.00%     80.87% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdCvt        12922      0.34%     81.21% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMisc         7067      0.19%     81.40% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMult            0      0.00%     81.40% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMultAcc            0      0.00%     81.40% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShift         1353      0.04%     81.44% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShiftAcc            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdDiv            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSqrt            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatAdd            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatCmp            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatCvt            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatDiv            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMult            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAes            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAesMix            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::MemRead       499997     13.26%     94.69% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::MemWrite       165235      4.38%     99.07% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMemRead        21035      0.56%     99.63% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMemWrite        13914      0.37%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::total      3772129                       # Class of committed instruction (Count)
system.cpu11.commit.commitEligibleSamples       215646                       # number cycles where commit BW limit reached (Cycle)
system.cpu11.decode.idleCycles                 492146                       # Number of cycles decode is idle (Cycle)
system.cpu11.decode.blockedCycles             7859956                       # Number of cycles decode is blocked (Cycle)
system.cpu11.decode.runCycles                  520630                       # Number of cycles decode is running (Cycle)
system.cpu11.decode.unblockCycles              194613                       # Number of cycles decode is unblocking (Cycle)
system.cpu11.decode.squashCycles                19050                       # Number of cycles decode is squashing (Cycle)
system.cpu11.decode.branchResolved             253867                       # Number of times decode resolved a branch (Count)
system.cpu11.decode.branchMispred                1205                       # Number of times decode detected a branch misprediction (Count)
system.cpu11.decode.decodedInsts              5001379                       # Number of instructions handled by decode (Count)
system.cpu11.decode.squashedInsts                5637                       # Number of squashed instructions handled by decode (Count)
system.cpu11.fetch.icacheStallCycles           472741                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu11.fetch.insts                      3013555                       # Number of instructions fetch has processed (Count)
system.cpu11.fetch.branches                    515788                       # Number of branches that fetch encountered (Count)
system.cpu11.fetch.predictedBranches           286336                       # Number of branches that fetch has predicted taken (Count)
system.cpu11.fetch.cycles                     8359595                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu11.fetch.squashCycles                 40454                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu11.fetch.miscStallCycles              16833                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu11.fetch.pendingTrapStallCycles        15674                       # Number of stall cycles due to pending traps (Cycle)
system.cpu11.fetch.icacheWaitRetryStallCycles       201325                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu11.fetch.cacheLines                  265867                       # Number of cache lines fetched (Count)
system.cpu11.fetch.icacheSquashes                4796                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu11.fetch.nisnDist::samples          9086395                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::mean            0.584023                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::stdev           1.927149                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::0                8208570     90.34%     90.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::1                  41979      0.46%     90.80% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::2                  39827      0.44%     91.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::3                  68271      0.75%     91.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::4                 137659      1.52%     93.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::5                  60238      0.66%     94.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::6                  33358      0.37%     94.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::7                  43696      0.48%     95.02% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::8                 452797      4.98%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::total            9086395                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.branchRate                0.050032                       # Number of branch fetches per cycle (Ratio)
system.cpu11.fetch.rate                      0.292321                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu11.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu11.iew.squashCycles                   19050                       # Number of cycles IEW is squashing (Cycle)
system.cpu11.iew.blockCycles                  5171927                       # Number of cycles IEW is blocking (Cycle)
system.cpu11.iew.unblockCycles                 153954                       # Number of cycles IEW is unblocking (Cycle)
system.cpu11.iew.dispatchedInsts              4816752                       # Number of instructions dispatched to IQ (Count)
system.cpu11.iew.dispSquashedInsts               1107                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu11.iew.dispLoadInsts                 658051                       # Number of dispatched load instructions (Count)
system.cpu11.iew.dispStoreInsts                216836                       # Number of dispatched store instructions (Count)
system.cpu11.iew.dispNonSpecInsts                 901                       # Number of dispatched non-speculative instructions (Count)
system.cpu11.iew.iqFullEvents                    7227                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu11.iew.lsqFullEvents                 141642                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu11.iew.memOrderViolationEvents          155                       # Number of memory order violations (Count)
system.cpu11.iew.predictedTakenIncorrect         7926                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu11.iew.predictedNotTakenIncorrect        12637                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu11.iew.branchMispredicts              20563                       # Number of branch mispredicts detected at execute (Count)
system.cpu11.iew.instsToCommit                4406258                       # Cumulative count of insts sent to commit (Count)
system.cpu11.iew.writebackCount               4394470                       # Cumulative count of insts written-back (Count)
system.cpu11.iew.producerInst                 3540827                       # Number of instructions producing a value (Count)
system.cpu11.iew.consumerInst                 6501292                       # Number of instructions consuming a value (Count)
system.cpu11.iew.wbRate                      0.426272                       # Insts written-back per cycle ((Count/Cycle))
system.cpu11.iew.wbFanout                    0.544634                       # Average fanout of values written-back ((Count/Count))
system.cpu11.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu11.lsq0.forwLoads                     58973                       # Number of loads that had data forwarded from stores (Count)
system.cpu11.lsq0.squashedLoads                137019                       # Number of loads squashed (Count)
system.cpu11.lsq0.ignoredResponses                 98                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu11.lsq0.memOrderViolation               155                       # Number of memory ordering violations (Count)
system.cpu11.lsq0.squashedStores                37687                       # Number of stores squashed (Count)
system.cpu11.lsq0.rescheduledLoads                 15                       # Number of loads that were rescheduled (Count)
system.cpu11.lsq0.blockedByCache                 1991                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu11.lsq0.loadToUse::samples           520954                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::mean           64.239989                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::stdev         217.541110                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::0-9               475933     91.36%     91.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::10-19                 82      0.02%     91.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::20-29                 77      0.01%     91.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::30-39                 35      0.01%     91.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::40-49                 92      0.02%     91.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::50-59                125      0.02%     91.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::60-69                 38      0.01%     91.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::70-79                 68      0.01%     91.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::80-89                 64      0.01%     91.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::90-99                 42      0.01%     91.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::100-109               66      0.01%     91.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::110-119               54      0.01%     91.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::120-129               44      0.01%     91.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::130-139               40      0.01%     91.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::140-149               39      0.01%     91.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::150-159               49      0.01%     91.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::160-169               98      0.02%     91.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::170-179              119      0.02%     91.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::180-189              572      0.11%     91.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::190-199               25      0.00%     91.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::200-209               36      0.01%     91.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::210-219               88      0.02%     91.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::220-229               88      0.02%     91.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::230-239              128      0.02%     91.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::240-249              532      0.10%     91.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::250-259               33      0.01%     91.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::260-269               31      0.01%     91.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::270-279               60      0.01%     91.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::280-289               89      0.02%     91.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::290-299              180      0.03%     91.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::overflows          42027      8.07%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::max_value           2474                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::total             520954                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.mmu.dtb.rdAccesses                624835                       # TLB accesses on read requests (Count)
system.cpu11.mmu.dtb.wrAccesses                204706                       # TLB accesses on write requests (Count)
system.cpu11.mmu.dtb.rdMisses                    3215                       # TLB misses on read requests (Count)
system.cpu11.mmu.dtb.wrMisses                     429                       # TLB misses on write requests (Count)
system.cpu11.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu11.mmu.itb.wrAccesses                268332                       # TLB accesses on write requests (Count)
system.cpu11.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu11.mmu.itb.wrMisses                    3052                       # TLB misses on write requests (Count)
system.cpu11.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.power_state.pwrStateResidencyTicks::ON   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.rename.squashCycles                19050                       # Number of cycles rename is squashing (Cycle)
system.cpu11.rename.idleCycles                 565640                       # Number of cycles rename is idle (Cycle)
system.cpu11.rename.blockCycles               6855995                       # Number of cycles rename is blocking (Cycle)
system.cpu11.rename.serializeStallCycles        24470                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu11.rename.runCycles                  632470                       # Number of cycles rename is running (Cycle)
system.cpu11.rename.unblockCycles              988770                       # Number of cycles rename is unblocking (Cycle)
system.cpu11.rename.renamedInsts              4921135                       # Number of instructions processed by rename (Count)
system.cpu11.rename.ROBFullEvents              107074                       # Number of times rename has blocked due to ROB full (Count)
system.cpu11.rename.IQFullEvents               249131                       # Number of times rename has blocked due to IQ full (Count)
system.cpu11.rename.LQFullEvents               155915                       # Number of times rename has blocked due to LQ full (Count)
system.cpu11.rename.SQFullEvents               535019                       # Number of times rename has blocked due to SQ full (Count)
system.cpu11.rename.fullRegistersEvents          3468                       # Number of times there has been no free registers (Count)
system.cpu11.rename.renamedOperands          10372138                       # Number of destination operands rename has renamed (Count)
system.cpu11.rename.lookups                  18603022                       # Number of register rename lookups that rename has made (Count)
system.cpu11.rename.intLookups                6924067                       # Number of integer rename lookups (Count)
system.cpu11.rename.fpLookups                  184346                       # Number of floating rename lookups (Count)
system.cpu11.rename.committedMaps             8018327                       # Number of HB maps that are committed (Count)
system.cpu11.rename.undoneMaps                2353811                       # Number of HB maps that are undone due to squashing (Count)
system.cpu11.rename.serializing                   875                       # count of serializing insts renamed (Count)
system.cpu11.rename.tempSerializing               859                       # count of temporary serializing insts renamed (Count)
system.cpu11.rename.skidInsts                  891727                       # count of insts added to the skid buffer (Count)
system.cpu11.rob.reads                       13520612                       # The number of ROB reads (Count)
system.cpu11.rob.writes                       9765441                       # The number of ROB writes (Count)
system.cpu11.thread_0.numInsts                2172886                       # Number of Instructions committed (Count)
system.cpu11.thread_0.numOps                  3772129                       # Number of Ops committed (Count)
system.cpu11.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu11.workload.numSyscalls                  63                       # Number of system calls (Count)
system.cpu12.numCycles                       10623544                       # Number of cpu cycles simulated (Cycle)
system.cpu12.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu12.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu12.instsAdded                       4814661                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu12.nonSpecInstsAdded                   1096                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu12.instsIssued                      4453376                       # Number of instructions issued (Count)
system.cpu12.squashedInstsIssued                 2897                       # Number of squashed instructions issued (Count)
system.cpu12.squashedInstsExamined            1043445                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu12.squashedOperandsExamined         2253228                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu12.squashedNonSpecRemoved               243                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu12.numIssuedDist::samples           9338144                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::mean             0.476902                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::stdev            1.404239                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::0                 8093128     86.67%     86.67% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::1                  198466      2.13%     88.79% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::2                  228062      2.44%     91.24% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::3                  239698      2.57%     93.80% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::4                  194633      2.08%     95.89% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::5                  148902      1.59%     97.48% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::6                  128718      1.38%     98.86% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::7                   67954      0.73%     99.59% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::8                   38583      0.41%    100.00% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::total             9338144                       # Number of insts issued each cycle (Count)
system.cpu12.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IntAlu                 44131     66.85%     66.85% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IntMult                    0      0.00%     66.85% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IntDiv                     0      0.00%     66.85% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatAdd                   0      0.00%     66.85% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatCmp                   0      0.00%     66.85% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatCvt                   3      0.00%     66.85% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMult                  0      0.00%     66.85% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMultAcc               0      0.00%     66.85% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatDiv                   0      0.00%     66.85% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMisc                  0      0.00%     66.85% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatSqrt                  0      0.00%     66.85% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAdd                    0      0.00%     66.85% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAddAcc                 0      0.00%     66.85% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAlu                  121      0.18%     67.04% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdCmp                    0      0.00%     67.04% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdCvt                  123      0.19%     67.22% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMisc                   1      0.00%     67.22% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMult                   0      0.00%     67.22% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMultAcc                0      0.00%     67.22% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShift                137      0.21%     67.43% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShiftAcc               0      0.00%     67.43% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdDiv                    0      0.00%     67.43% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSqrt                   0      0.00%     67.43% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatAdd               0      0.00%     67.43% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatAlu               0      0.00%     67.43% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatCmp               0      0.00%     67.43% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatCvt               0      0.00%     67.43% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatDiv               0      0.00%     67.43% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMisc              0      0.00%     67.43% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMult              0      0.00%     67.43% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMultAcc            0      0.00%     67.43% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatSqrt              0      0.00%     67.43% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdReduceAdd              0      0.00%     67.43% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdReduceAlu              0      0.00%     67.43% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdReduceCmp              0      0.00%     67.43% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatReduceAdd            0      0.00%     67.43% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatReduceCmp            0      0.00%     67.43% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAes                    0      0.00%     67.43% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAesMix                 0      0.00%     67.43% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha1Hash               0      0.00%     67.43% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha1Hash2              0      0.00%     67.43% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha256Hash             0      0.00%     67.43% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha256Hash2            0      0.00%     67.43% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShaSigma2              0      0.00%     67.43% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShaSigma3              0      0.00%     67.43% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdPredAlu                0      0.00%     67.43% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::MemRead                11978     18.14%     85.57% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::MemWrite                7679     11.63%     97.21% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMemRead            1393      2.11%     99.32% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMemWrite            451      0.68%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statIssuedInstType_0::No_OpClass        18134      0.41%      0.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IntAlu      3492516     78.42%     78.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IntMult           34      0.00%     78.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IntDiv        38182      0.86%     79.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatAdd         4287      0.10%     79.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatCmp            0      0.00%     79.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatCvt         1688      0.04%     79.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMult            0      0.00%     79.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMultAcc            0      0.00%     79.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatDiv            0      0.00%     79.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMisc            0      0.00%     79.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatSqrt            0      0.00%     79.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAdd         8171      0.18%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAddAcc            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAlu        16689      0.37%     80.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdCmp            0      0.00%     80.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdCvt        18239      0.41%     80.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMisc         8663      0.19%     80.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMult            0      0.00%     80.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMultAcc            0      0.00%     80.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShift         2436      0.05%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShiftAcc            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdDiv            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSqrt            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatAdd            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatAlu            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatCmp            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatCvt            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatDiv            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMisc            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMult            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdReduceAdd            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdReduceAlu            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdReduceCmp            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAes            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAesMix            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha1Hash            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha256Hash            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShaSigma2            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShaSigma3            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdPredAlu            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::MemRead       604688     13.58%     94.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::MemWrite       188663      4.24%     98.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMemRead        33092      0.74%     99.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMemWrite        17894      0.40%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::total      4453376                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.issueRate                       0.419199                       # Inst issue rate ((Count/Cycle))
system.cpu12.fuBusy                             66017                       # FU busy when requested (Count)
system.cpu12.fuBusyRate                      0.014824                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu12.intInstQueueReads               18086779                       # Number of integer instruction queue reads (Count)
system.cpu12.intInstQueueWrites               5687507                       # Number of integer instruction queue writes (Count)
system.cpu12.intInstQueueWakeupAccesses       4285285                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu12.fpInstQueueReads                  227031                       # Number of floating instruction queue reads (Count)
system.cpu12.fpInstQueueWrites                 171841                       # Number of floating instruction queue writes (Count)
system.cpu12.fpInstQueueWakeupAccesses         108578                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu12.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu12.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu12.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu12.intAluAccesses                   4386777                       # Number of integer alu accesses (Count)
system.cpu12.fpAluAccesses                     114482                       # Number of floating point alu accesses (Count)
system.cpu12.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu12.numInsts                         4422967                       # Number of executed instructions (Count)
system.cpu12.numLoadInsts                      630085                       # Number of load instructions executed (Count)
system.cpu12.numSquashedInsts                   30409                       # Number of squashed instructions skipped in execute (Count)
system.cpu12.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu12.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu12.numRefs                           834643                       # Number of memory reference insts executed (Count)
system.cpu12.numBranches                       399448                       # Number of branches executed (Count)
system.cpu12.numStoreInsts                     204558                       # Number of stores executed (Count)
system.cpu12.numRate                         0.416336                       # Inst execution rate ((Count/Cycle))
system.cpu12.timesIdled                          2340                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu12.idleCycles                       1285400                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu12.committedInsts                   2172886                       # Number of Instructions Simulated (Count)
system.cpu12.committedOps                     3772129                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu12.cpi                             4.889140                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu12.totalCpi                        4.889140                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu12.ipc                             0.204535                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu12.totalIpc                        0.204535                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu12.intRegfileReads                  5994609                       # Number of integer regfile reads (Count)
system.cpu12.intRegfileWrites                 3437394                       # Number of integer regfile writes (Count)
system.cpu12.fpRegfileReads                    146958                       # Number of floating regfile reads (Count)
system.cpu12.fpRegfileWrites                    81691                       # Number of floating regfile writes (Count)
system.cpu12.ccRegfileReads                   2518683                       # number of cc regfile reads (Count)
system.cpu12.ccRegfileWrites                  2045294                       # number of cc regfile writes (Count)
system.cpu12.miscRegfileReads                 1677887                       # number of misc regfile reads (Count)
system.cpu12.miscRegfileWrites                    846                       # number of misc regfile writes (Count)
system.cpu12.MemDepUnit__0.insertedLoads       657979                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__0.insertedStores       216574                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__0.conflictingLoads        18486                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__0.conflictingStores         9178                       # Number of conflicting stores. (Count)
system.cpu12.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu12.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu12.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu12.branchPred.lookups                515691                       # Number of BP lookups (Count)
system.cpu12.branchPred.condPredicted          456565                       # Number of conditional branches predicted (Count)
system.cpu12.branchPred.condIncorrect           17139                       # Number of conditional branches incorrect (Count)
system.cpu12.branchPred.BTBLookups             271779                       # Number of BTB lookups (Count)
system.cpu12.branchPred.BTBUpdates               8677                       # Number of BTB updates (Count)
system.cpu12.branchPred.BTBHits                267726                       # Number of BTB hits (Count)
system.cpu12.branchPred.BTBHitRatio          0.985087                       # BTB Hit Ratio (Ratio)
system.cpu12.branchPred.RASUsed                 13393                       # Number of times the RAS was used to get a target. (Count)
system.cpu12.branchPred.RASIncorrect                6                       # Number of incorrect RAS predictions. (Count)
system.cpu12.branchPred.indirectLookups          9923                       # Number of indirect predictor lookups. (Count)
system.cpu12.branchPred.indirectHits             5152                       # Number of indirect target hits. (Count)
system.cpu12.branchPred.indirectMisses           4771                       # Number of indirect misses. (Count)
system.cpu12.branchPred.indirectMispredicted         1174                       # Number of mispredicted indirect branches. (Count)
system.cpu12.commit.commitSquashedInsts       1034572                       # The number of squashed insts skipped by commit (Count)
system.cpu12.commit.commitNonSpecStalls           853                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu12.commit.branchMispredicts           18385                       # The number of times a branch was mispredicted (Count)
system.cpu12.commit.numCommittedDist::samples      9188137                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::mean     0.410543                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::stdev     1.465335                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::0       8227688     89.55%     89.55% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::1        230345      2.51%     92.05% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::2         93034      1.01%     93.07% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::3        241989      2.63%     95.70% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::4         45603      0.50%     96.20% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::5         99492      1.08%     97.28% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::6         15596      0.17%     97.45% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::7         18819      0.20%     97.65% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::8        215571      2.35%    100.00% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::total      9188137                       # Number of insts commited each cycle (Count)
system.cpu12.commit.instsCommitted            2172886                       # Number of instructions committed (Count)
system.cpu12.commit.opsCommitted              3772129                       # Number of ops (including micro ops) committed (Count)
system.cpu12.commit.memRefs                    700181                       # Number of memory references committed (Count)
system.cpu12.commit.loads                      521032                       # Number of loads committed (Count)
system.cpu12.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu12.commit.membars                         2                       # Number of memory barriers committed (Count)
system.cpu12.commit.branches                   363718                       # Number of branches committed (Count)
system.cpu12.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu12.commit.floating                    80373                       # Number of committed floating point instructions. (Count)
system.cpu12.commit.integer                   3713390                       # Number of committed integer instructions. (Count)
system.cpu12.commit.functionCalls                9592                       # Number of function calls committed. (Count)
system.cpu12.commit.committedInstType_0::No_OpClass        10772      0.29%      0.29% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IntAlu      2980762     79.02%     79.31% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IntMult           29      0.00%     79.31% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IntDiv        35830      0.95%     80.26% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatAdd         3175      0.08%     80.34% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatCmp            0      0.00%     80.34% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatCvt         1504      0.04%     80.38% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMult            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMultAcc            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatDiv            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMisc            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatSqrt            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAdd         6610      0.18%     80.56% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAddAcc            0      0.00%     80.56% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAlu        11924      0.32%     80.87% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdCmp            0      0.00%     80.87% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdCvt        12922      0.34%     81.21% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMisc         7067      0.19%     81.40% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMult            0      0.00%     81.40% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMultAcc            0      0.00%     81.40% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShift         1353      0.04%     81.44% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShiftAcc            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdDiv            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSqrt            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatAdd            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatCmp            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatCvt            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatDiv            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMult            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAes            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAesMix            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::MemRead       499997     13.26%     94.69% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::MemWrite       165235      4.38%     99.07% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMemRead        21035      0.56%     99.63% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMemWrite        13914      0.37%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::total      3772129                       # Class of committed instruction (Count)
system.cpu12.commit.commitEligibleSamples       215571                       # number cycles where commit BW limit reached (Cycle)
system.cpu12.decode.idleCycles                 495986                       # Number of cycles decode is idle (Cycle)
system.cpu12.decode.blockedCycles             8107916                       # Number of cycles decode is blocked (Cycle)
system.cpu12.decode.runCycles                  520438                       # Number of cycles decode is running (Cycle)
system.cpu12.decode.unblockCycles              194699                       # Number of cycles decode is unblocking (Cycle)
system.cpu12.decode.squashCycles                19105                       # Number of cycles decode is squashing (Cycle)
system.cpu12.decode.branchResolved             253775                       # Number of times decode resolved a branch (Count)
system.cpu12.decode.branchMispred                1207                       # Number of times decode detected a branch misprediction (Count)
system.cpu12.decode.decodedInsts              5000116                       # Number of instructions handled by decode (Count)
system.cpu12.decode.squashedInsts                5674                       # Number of squashed instructions handled by decode (Count)
system.cpu12.fetch.icacheStallCycles           481683                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu12.fetch.insts                      3013267                       # Number of instructions fetch has processed (Count)
system.cpu12.fetch.branches                    515691                       # Number of branches that fetch encountered (Count)
system.cpu12.fetch.predictedBranches           286271                       # Number of branches that fetch has predicted taken (Count)
system.cpu12.fetch.cycles                     8585075                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu12.fetch.squashCycles                 40570                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu12.fetch.miscStallCycles              17167                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu12.fetch.pendingTrapStallCycles        16597                       # Number of stall cycles due to pending traps (Cycle)
system.cpu12.fetch.icacheWaitRetryStallCycles       217337                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu12.fetch.cacheLines                  265870                       # Number of cache lines fetched (Count)
system.cpu12.fetch.icacheSquashes                4766                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu12.fetch.nisnDist::samples          9338144                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::mean            0.568251                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::stdev           1.903328                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::0                8460404     90.60%     90.60% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::1                  41906      0.45%     91.05% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::2                  39920      0.43%     91.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::3                  68197      0.73%     92.21% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::4                 137691      1.47%     93.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::5                  60135      0.64%     94.33% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::6                  33400      0.36%     94.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::7                  43690      0.47%     95.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::8                 452801      4.85%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::total            9338144                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.branchRate                0.048542                       # Number of branch fetches per cycle (Ratio)
system.cpu12.fetch.rate                      0.283640                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu12.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu12.iew.squashCycles                   19105                       # Number of cycles IEW is squashing (Cycle)
system.cpu12.iew.blockCycles                  5317402                       # Number of cycles IEW is blocking (Cycle)
system.cpu12.iew.unblockCycles                 171671                       # Number of cycles IEW is unblocking (Cycle)
system.cpu12.iew.dispatchedInsts              4815757                       # Number of instructions dispatched to IQ (Count)
system.cpu12.iew.dispSquashedInsts               1084                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu12.iew.dispLoadInsts                 657979                       # Number of dispatched load instructions (Count)
system.cpu12.iew.dispStoreInsts                216574                       # Number of dispatched store instructions (Count)
system.cpu12.iew.dispNonSpecInsts                 901                       # Number of dispatched non-speculative instructions (Count)
system.cpu12.iew.iqFullEvents                    7253                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu12.iew.lsqFullEvents                 159320                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu12.iew.memOrderViolationEvents          154                       # Number of memory order violations (Count)
system.cpu12.iew.predictedTakenIncorrect         7923                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu12.iew.predictedNotTakenIncorrect        12694                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu12.iew.branchMispredicts              20617                       # Number of branch mispredicts detected at execute (Count)
system.cpu12.iew.instsToCommit                4405666                       # Cumulative count of insts sent to commit (Count)
system.cpu12.iew.writebackCount               4393863                       # Cumulative count of insts written-back (Count)
system.cpu12.iew.producerInst                 3540115                       # Number of instructions producing a value (Count)
system.cpu12.iew.consumerInst                 6499980                       # Number of instructions consuming a value (Count)
system.cpu12.iew.wbRate                      0.413597                       # Insts written-back per cycle ((Count/Cycle))
system.cpu12.iew.wbFanout                    0.544635                       # Average fanout of values written-back ((Count/Count))
system.cpu12.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu12.lsq0.forwLoads                     58943                       # Number of loads that had data forwarded from stores (Count)
system.cpu12.lsq0.squashedLoads                136947                       # Number of loads squashed (Count)
system.cpu12.lsq0.ignoredResponses                 99                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu12.lsq0.memOrderViolation               154                       # Number of memory ordering violations (Count)
system.cpu12.lsq0.squashedStores                37425                       # Number of stores squashed (Count)
system.cpu12.lsq0.rescheduledLoads                 15                       # Number of loads that were rescheduled (Count)
system.cpu12.lsq0.blockedByCache                 2013                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu12.lsq0.loadToUse::samples           520954                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::mean           66.046528                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::stdev         222.922335                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::0-9               475720     91.32%     91.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::10-19                 64      0.01%     91.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::20-29                 71      0.01%     91.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::30-39                 56      0.01%     91.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::40-49                 96      0.02%     91.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::50-59                115      0.02%     91.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::60-69                 46      0.01%     91.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::70-79                 56      0.01%     91.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::80-89                 80      0.02%     91.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::90-99                 73      0.01%     91.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::100-109               52      0.01%     91.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::110-119               65      0.01%     91.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::120-129               53      0.01%     91.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::130-139               31      0.01%     91.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::140-149               52      0.01%     91.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::150-159               52      0.01%     91.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::160-169               91      0.02%     91.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::170-179              122      0.02%     91.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::180-189              548      0.11%     91.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::190-199               42      0.01%     91.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::200-209               65      0.01%     91.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::210-219               55      0.01%     91.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::220-229              109      0.02%     91.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::230-239              128      0.02%     91.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::240-249              567      0.11%     91.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::250-259               29      0.01%     91.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::260-269               45      0.01%     91.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::270-279               58      0.01%     91.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::280-289               83      0.02%     91.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::290-299              161      0.03%     91.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::overflows          42169      8.09%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::max_value           2769                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::total             520954                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.mmu.dtb.rdAccesses                624666                       # TLB accesses on read requests (Count)
system.cpu12.mmu.dtb.wrAccesses                204569                       # TLB accesses on write requests (Count)
system.cpu12.mmu.dtb.rdMisses                    3106                       # TLB misses on read requests (Count)
system.cpu12.mmu.dtb.wrMisses                     419                       # TLB misses on write requests (Count)
system.cpu12.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu12.mmu.itb.wrAccesses                268383                       # TLB accesses on write requests (Count)
system.cpu12.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu12.mmu.itb.wrMisses                    3027                       # TLB misses on write requests (Count)
system.cpu12.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.power_state.pwrStateResidencyTicks::ON   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.rename.squashCycles                19105                       # Number of cycles rename is squashing (Cycle)
system.cpu12.rename.idleCycles                 569454                       # Number of cycles rename is idle (Cycle)
system.cpu12.rename.blockCycles               7077994                       # Number of cycles rename is blocking (Cycle)
system.cpu12.rename.serializeStallCycles        24351                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu12.rename.runCycles                  632426                       # Number of cycles rename is running (Cycle)
system.cpu12.rename.unblockCycles             1014814                       # Number of cycles rename is unblocking (Cycle)
system.cpu12.rename.renamedInsts              4919964                       # Number of instructions processed by rename (Count)
system.cpu12.rename.ROBFullEvents              110239                       # Number of times rename has blocked due to ROB full (Count)
system.cpu12.rename.IQFullEvents               247066                       # Number of times rename has blocked due to IQ full (Count)
system.cpu12.rename.LQFullEvents               161082                       # Number of times rename has blocked due to LQ full (Count)
system.cpu12.rename.SQFullEvents               555764                       # Number of times rename has blocked due to SQ full (Count)
system.cpu12.rename.fullRegistersEvents          3504                       # Number of times there has been no free registers (Count)
system.cpu12.rename.renamedOperands          10370232                       # Number of destination operands rename has renamed (Count)
system.cpu12.rename.lookups                  18598954                       # Number of register rename lookups that rename has made (Count)
system.cpu12.rename.intLookups                6922709                       # Number of integer rename lookups (Count)
system.cpu12.rename.fpLookups                  184048                       # Number of floating rename lookups (Count)
system.cpu12.rename.committedMaps             8018327                       # Number of HB maps that are committed (Count)
system.cpu12.rename.undoneMaps                2351665                       # Number of HB maps that are undone due to squashing (Count)
system.cpu12.rename.serializing                   875                       # count of serializing insts renamed (Count)
system.cpu12.rename.tempSerializing               859                       # count of temporary serializing insts renamed (Count)
system.cpu12.rename.skidInsts                  891600                       # count of insts added to the skid buffer (Count)
system.cpu12.rob.reads                       13771558                       # The number of ROB reads (Count)
system.cpu12.rob.writes                       9763820                       # The number of ROB writes (Count)
system.cpu12.thread_0.numInsts                2172886                       # Number of Instructions committed (Count)
system.cpu12.thread_0.numOps                  3772129                       # Number of Ops committed (Count)
system.cpu12.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu12.workload.numSyscalls                  63                       # Number of system calls (Count)
system.cpu13.numCycles                       10276206                       # Number of cpu cycles simulated (Cycle)
system.cpu13.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu13.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu13.instsAdded                       4818057                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu13.nonSpecInstsAdded                   1099                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu13.instsIssued                      4456295                       # Number of instructions issued (Count)
system.cpu13.squashedInstsIssued                 2907                       # Number of squashed instructions issued (Count)
system.cpu13.squashedInstsExamined            1047027                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu13.squashedOperandsExamined         2257987                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu13.squashedNonSpecRemoved               246                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu13.numIssuedDist::samples           9058154                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::mean             0.491965                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::stdev            1.423785                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::0                 7812735     86.25%     86.25% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::1                  198228      2.19%     88.44% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::2                  228076      2.52%     90.96% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::3                  239826      2.65%     93.60% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::4                  194781      2.15%     95.76% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::5                  149074      1.65%     97.40% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::6                  128776      1.42%     98.82% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::7                   67977      0.75%     99.57% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::8                   38681      0.43%    100.00% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::total             9058154                       # Number of insts issued each cycle (Count)
system.cpu13.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IntAlu                 44239     66.89%     66.89% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IntMult                    0      0.00%     66.89% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IntDiv                     0      0.00%     66.89% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatAdd                   0      0.00%     66.89% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatCmp                   0      0.00%     66.89% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatCvt                   0      0.00%     66.89% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMult                  0      0.00%     66.89% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMultAcc               0      0.00%     66.89% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatDiv                   0      0.00%     66.89% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMisc                  0      0.00%     66.89% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatSqrt                  0      0.00%     66.89% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAdd                    0      0.00%     66.89% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAddAcc                 0      0.00%     66.89% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAlu                  121      0.18%     67.08% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdCmp                    0      0.00%     67.08% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdCvt                  108      0.16%     67.24% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMisc                   1      0.00%     67.24% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMult                   0      0.00%     67.24% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMultAcc                0      0.00%     67.24% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShift                137      0.21%     67.45% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShiftAcc               0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdDiv                    0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSqrt                   0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatAdd               0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatAlu               0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatCmp               0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatCvt               0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatDiv               0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMisc              0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMult              0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMultAcc            0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatSqrt              0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdReduceAdd              0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdReduceAlu              0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdReduceCmp              0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatReduceAdd            0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatReduceCmp            0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAes                    0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAesMix                 0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha1Hash               0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha1Hash2              0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha256Hash             0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha256Hash2            0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShaSigma2              0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShaSigma3              0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdPredAlu                0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::MemRead                11980     18.12%     85.56% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::MemWrite                7702     11.65%     97.21% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMemRead            1401      2.12%     99.33% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMemWrite            444      0.67%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statIssuedInstType_0::No_OpClass        17975      0.40%      0.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IntAlu      3494818     78.42%     78.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IntMult           37      0.00%     78.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IntDiv        38167      0.86%     79.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatAdd         4294      0.10%     79.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatCmp            0      0.00%     79.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatCvt         1700      0.04%     79.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMult            0      0.00%     79.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMultAcc            0      0.00%     79.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatDiv            0      0.00%     79.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMisc            0      0.00%     79.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatSqrt            0      0.00%     79.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAdd         8146      0.18%     80.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAddAcc            0      0.00%     80.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAlu        16694      0.37%     80.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdCmp            0      0.00%     80.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdCvt        18215      0.41%     80.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMisc         8637      0.19%     80.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMult            0      0.00%     80.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMultAcc            0      0.00%     80.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShift         2440      0.05%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShiftAcc            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdDiv            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSqrt            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatAdd            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatAlu            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatCmp            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatCvt            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatDiv            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMisc            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMult            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdReduceAdd            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdReduceAlu            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdReduceCmp            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAes            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAesMix            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha1Hash            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha256Hash            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShaSigma2            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShaSigma3            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdPredAlu            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::MemRead       605309     13.58%     94.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::MemWrite       188780      4.24%     98.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMemRead        33175      0.74%     99.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMemWrite        17908      0.40%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::total      4456295                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.issueRate                       0.433652                       # Inst issue rate ((Count/Cycle))
system.cpu13.fuBusy                             66133                       # FU busy when requested (Count)
system.cpu13.fuBusyRate                      0.014840                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu13.intInstQueueReads               17812672                       # Number of integer instruction queue reads (Count)
system.cpu13.intInstQueueWrites               5694162                       # Number of integer instruction queue writes (Count)
system.cpu13.intInstQueueWakeupAccesses       4287953                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu13.fpInstQueueReads                  227112                       # Number of floating instruction queue reads (Count)
system.cpu13.fpInstQueueWrites                 172167                       # Number of floating instruction queue writes (Count)
system.cpu13.fpInstQueueWakeupAccesses         108547                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu13.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu13.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu13.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu13.intAluAccesses                   4389934                       # Number of integer alu accesses (Count)
system.cpu13.fpAluAccesses                     114519                       # Number of floating point alu accesses (Count)
system.cpu13.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu13.numInsts                         4425802                       # Number of executed instructions (Count)
system.cpu13.numLoadInsts                      630804                       # Number of load instructions executed (Count)
system.cpu13.numSquashedInsts                   30493                       # Number of squashed instructions skipped in execute (Count)
system.cpu13.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu13.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu13.numRefs                           835507                       # Number of memory reference insts executed (Count)
system.cpu13.numBranches                       399701                       # Number of branches executed (Count)
system.cpu13.numStoreInsts                     204703                       # Number of stores executed (Count)
system.cpu13.numRate                         0.430684                       # Inst execution rate ((Count/Cycle))
system.cpu13.timesIdled                          2346                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu13.idleCycles                       1218052                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu13.committedInsts                   2172886                       # Number of Instructions Simulated (Count)
system.cpu13.committedOps                     3772129                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu13.cpi                             4.729289                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu13.totalCpi                        4.729289                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu13.ipc                             0.211448                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu13.totalIpc                        0.211448                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu13.intRegfileReads                  5997707                       # Number of integer regfile reads (Count)
system.cpu13.intRegfileWrites                 3439419                       # Number of integer regfile writes (Count)
system.cpu13.fpRegfileReads                    146827                       # Number of floating regfile reads (Count)
system.cpu13.fpRegfileWrites                    81668                       # Number of floating regfile writes (Count)
system.cpu13.ccRegfileReads                   2519752                       # number of cc regfile reads (Count)
system.cpu13.ccRegfileWrites                  2046157                       # number of cc regfile writes (Count)
system.cpu13.miscRegfileReads                 1679440                       # number of misc regfile reads (Count)
system.cpu13.miscRegfileWrites                    846                       # number of misc regfile writes (Count)
system.cpu13.MemDepUnit__0.insertedLoads       658466                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__0.insertedStores       216768                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__0.conflictingLoads        18485                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__0.conflictingStores         9181                       # Number of conflicting stores. (Count)
system.cpu13.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu13.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu13.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu13.branchPred.lookups                516201                       # Number of BP lookups (Count)
system.cpu13.branchPred.condPredicted          457033                       # Number of conditional branches predicted (Count)
system.cpu13.branchPred.condIncorrect           17149                       # Number of conditional branches incorrect (Count)
system.cpu13.branchPred.BTBLookups             271999                       # Number of BTB lookups (Count)
system.cpu13.branchPred.BTBUpdates               8684                       # Number of BTB updates (Count)
system.cpu13.branchPred.BTBHits                267944                       # Number of BTB hits (Count)
system.cpu13.branchPred.BTBHitRatio          0.985092                       # BTB Hit Ratio (Ratio)
system.cpu13.branchPred.RASUsed                 13394                       # Number of times the RAS was used to get a target. (Count)
system.cpu13.branchPred.RASIncorrect                8                       # Number of incorrect RAS predictions. (Count)
system.cpu13.branchPred.indirectLookups          9928                       # Number of indirect predictor lookups. (Count)
system.cpu13.branchPred.indirectHits             5161                       # Number of indirect target hits. (Count)
system.cpu13.branchPred.indirectMisses           4767                       # Number of indirect misses. (Count)
system.cpu13.branchPred.indirectMispredicted         1174                       # Number of mispredicted indirect branches. (Count)
system.cpu13.commit.commitSquashedInsts       1038058                       # The number of squashed insts skipped by commit (Count)
system.cpu13.commit.commitNonSpecStalls           853                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu13.commit.branchMispredicts           18227                       # The number of times a branch was mispredicted (Count)
system.cpu13.commit.numCommittedDist::samples      8907803                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::mean     0.423463                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::stdev     1.486595                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::0       7947706     89.22%     89.22% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::1        230131      2.58%     91.81% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::2         92976      1.04%     92.85% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::3        241861      2.72%     95.56% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::4         45598      0.51%     96.08% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::5         99410      1.12%     97.19% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::6         15578      0.17%     97.37% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::7         18791      0.21%     97.58% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::8        215752      2.42%    100.00% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::total      8907803                       # Number of insts commited each cycle (Count)
system.cpu13.commit.instsCommitted            2172886                       # Number of instructions committed (Count)
system.cpu13.commit.opsCommitted              3772129                       # Number of ops (including micro ops) committed (Count)
system.cpu13.commit.memRefs                    700181                       # Number of memory references committed (Count)
system.cpu13.commit.loads                      521032                       # Number of loads committed (Count)
system.cpu13.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu13.commit.membars                         2                       # Number of memory barriers committed (Count)
system.cpu13.commit.branches                   363718                       # Number of branches committed (Count)
system.cpu13.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu13.commit.floating                    80373                       # Number of committed floating point instructions. (Count)
system.cpu13.commit.integer                   3713390                       # Number of committed integer instructions. (Count)
system.cpu13.commit.functionCalls                9592                       # Number of function calls committed. (Count)
system.cpu13.commit.committedInstType_0::No_OpClass        10772      0.29%      0.29% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IntAlu      2980762     79.02%     79.31% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IntMult           29      0.00%     79.31% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IntDiv        35830      0.95%     80.26% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatAdd         3175      0.08%     80.34% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatCmp            0      0.00%     80.34% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatCvt         1504      0.04%     80.38% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMult            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMultAcc            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatDiv            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMisc            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatSqrt            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAdd         6610      0.18%     80.56% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAddAcc            0      0.00%     80.56% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAlu        11924      0.32%     80.87% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdCmp            0      0.00%     80.87% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdCvt        12922      0.34%     81.21% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMisc         7067      0.19%     81.40% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMult            0      0.00%     81.40% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMultAcc            0      0.00%     81.40% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShift         1353      0.04%     81.44% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShiftAcc            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdDiv            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSqrt            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatAdd            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatCmp            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatCvt            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatDiv            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMult            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAes            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAesMix            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::MemRead       499997     13.26%     94.69% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::MemWrite       165235      4.38%     99.07% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMemRead        21035      0.56%     99.63% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMemWrite        13914      0.37%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::total      3772129                       # Class of committed instruction (Count)
system.cpu13.commit.commitEligibleSamples       215752                       # number cycles where commit BW limit reached (Cycle)
system.cpu13.decode.idleCycles                 482937                       # Number of cycles decode is idle (Cycle)
system.cpu13.decode.blockedCycles             7840670                       # Number of cycles decode is blocked (Cycle)
system.cpu13.decode.runCycles                  520955                       # Number of cycles decode is running (Cycle)
system.cpu13.decode.unblockCycles              194643                       # Number of cycles decode is unblocking (Cycle)
system.cpu13.decode.squashCycles                18949                       # Number of cycles decode is squashing (Cycle)
system.cpu13.decode.branchResolved             253995                       # Number of times decode resolved a branch (Count)
system.cpu13.decode.branchMispred                1209                       # Number of times decode detected a branch misprediction (Count)
system.cpu13.decode.decodedInsts              5004128                       # Number of instructions handled by decode (Count)
system.cpu13.decode.squashedInsts                5649                       # Number of squashed instructions handled by decode (Count)
system.cpu13.fetch.icacheStallCycles           468320                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu13.fetch.insts                      3015586                       # Number of instructions fetch has processed (Count)
system.cpu13.fetch.branches                    516201                       # Number of branches that fetch encountered (Count)
system.cpu13.fetch.predictedBranches           286499                       # Number of branches that fetch has predicted taken (Count)
system.cpu13.fetch.cycles                     8329536                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu13.fetch.squashCycles                 40266                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu13.fetch.miscStallCycles              16427                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu13.fetch.pendingTrapStallCycles        14674                       # Number of stall cycles due to pending traps (Cycle)
system.cpu13.fetch.icacheWaitRetryStallCycles       209064                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu13.fetch.cacheLines                  266132                       # Number of cache lines fetched (Count)
system.cpu13.fetch.icacheSquashes                4784                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu13.fetch.nisnDist::samples          9058154                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::mean            0.586300                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::stdev           1.930571                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::0                8179662     90.30%     90.30% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::1                  42009      0.46%     90.77% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::2                  39869      0.44%     91.21% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::3                  68363      0.75%     91.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::4                 137642      1.52%     93.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::5                  60303      0.67%     94.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::6                  33381      0.37%     94.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::7                  43808      0.48%     95.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::8                 453117      5.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::total            9058154                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.branchRate                0.050233                       # Number of branch fetches per cycle (Ratio)
system.cpu13.fetch.rate                      0.293453                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu13.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu13.iew.squashCycles                   18949                       # Number of cycles IEW is squashing (Cycle)
system.cpu13.iew.blockCycles                  5177452                       # Number of cycles IEW is blocking (Cycle)
system.cpu13.iew.unblockCycles                 156808                       # Number of cycles IEW is unblocking (Cycle)
system.cpu13.iew.dispatchedInsts              4819156                       # Number of instructions dispatched to IQ (Count)
system.cpu13.iew.dispSquashedInsts               1106                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu13.iew.dispLoadInsts                 658466                       # Number of dispatched load instructions (Count)
system.cpu13.iew.dispStoreInsts                216768                       # Number of dispatched store instructions (Count)
system.cpu13.iew.dispNonSpecInsts                 902                       # Number of dispatched non-speculative instructions (Count)
system.cpu13.iew.iqFullEvents                    7225                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu13.iew.lsqFullEvents                 144458                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu13.iew.memOrderViolationEvents          155                       # Number of memory order violations (Count)
system.cpu13.iew.predictedTakenIncorrect         7944                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu13.iew.predictedNotTakenIncorrect        12518                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu13.iew.branchMispredicts              20462                       # Number of branch mispredicts detected at execute (Count)
system.cpu13.iew.instsToCommit                4408185                       # Cumulative count of insts sent to commit (Count)
system.cpu13.iew.writebackCount               4396500                       # Cumulative count of insts written-back (Count)
system.cpu13.iew.producerInst                 3542259                       # Number of instructions producing a value (Count)
system.cpu13.iew.consumerInst                 6503544                       # Number of instructions consuming a value (Count)
system.cpu13.iew.wbRate                      0.427833                       # Insts written-back per cycle ((Count/Cycle))
system.cpu13.iew.wbFanout                    0.544666                       # Average fanout of values written-back ((Count/Count))
system.cpu13.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu13.lsq0.forwLoads                     58918                       # Number of loads that had data forwarded from stores (Count)
system.cpu13.lsq0.squashedLoads                137434                       # Number of loads squashed (Count)
system.cpu13.lsq0.ignoredResponses                 99                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu13.lsq0.memOrderViolation               155                       # Number of memory ordering violations (Count)
system.cpu13.lsq0.squashedStores                37619                       # Number of stores squashed (Count)
system.cpu13.lsq0.rescheduledLoads                 15                       # Number of loads that were rescheduled (Count)
system.cpu13.lsq0.blockedByCache                 2098                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu13.lsq0.loadToUse::samples           520954                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::mean           64.203052                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::stdev         216.986228                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::0-9               475709     91.31%     91.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::10-19                 57      0.01%     91.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::20-29                 72      0.01%     91.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::30-39                 44      0.01%     91.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::40-49                 63      0.01%     91.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::50-59                104      0.02%     91.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::60-69                 73      0.01%     91.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::70-79                 50      0.01%     91.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::80-89                 56      0.01%     91.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::90-99                 59      0.01%     91.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::100-109               44      0.01%     91.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::110-119               75      0.01%     91.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::120-129               81      0.02%     91.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::130-139               82      0.02%     91.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::140-149               49      0.01%     91.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::150-159               64      0.01%     91.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::160-169              117      0.02%     91.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::170-179              145      0.03%     91.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::180-189              585      0.11%     91.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::190-199               29      0.01%     91.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::200-209               63      0.01%     91.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::210-219               55      0.01%     91.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::220-229               92      0.02%     91.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::230-239              126      0.02%     91.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::240-249              413      0.08%     91.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::250-259               30      0.01%     91.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::260-269               38      0.01%     91.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::270-279               71      0.01%     91.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::280-289              150      0.03%     91.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::290-299              204      0.04%     91.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::overflows          42154      8.09%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::max_value           2565                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::total             520954                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.mmu.dtb.rdAccesses                625153                       # TLB accesses on read requests (Count)
system.cpu13.mmu.dtb.wrAccesses                204714                       # TLB accesses on write requests (Count)
system.cpu13.mmu.dtb.rdMisses                    3154                       # TLB misses on read requests (Count)
system.cpu13.mmu.dtb.wrMisses                     432                       # TLB misses on write requests (Count)
system.cpu13.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu13.mmu.itb.wrAccesses                268479                       # TLB accesses on write requests (Count)
system.cpu13.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu13.mmu.itb.wrMisses                    2912                       # TLB misses on write requests (Count)
system.cpu13.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.power_state.pwrStateResidencyTicks::ON   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.rename.squashCycles                18949                       # Number of cycles rename is squashing (Cycle)
system.cpu13.rename.idleCycles                 556466                       # Number of cycles rename is idle (Cycle)
system.cpu13.rename.blockCycles               6853642                       # Number of cycles rename is blocking (Cycle)
system.cpu13.rename.serializeStallCycles        23333                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu13.rename.runCycles                  632729                       # Number of cycles rename is running (Cycle)
system.cpu13.rename.unblockCycles              973035                       # Number of cycles rename is unblocking (Cycle)
system.cpu13.rename.renamedInsts              4923722                       # Number of instructions processed by rename (Count)
system.cpu13.rename.ROBFullEvents              105897                       # Number of times rename has blocked due to ROB full (Count)
system.cpu13.rename.IQFullEvents               246052                       # Number of times rename has blocked due to IQ full (Count)
system.cpu13.rename.LQFullEvents               153909                       # Number of times rename has blocked due to LQ full (Count)
system.cpu13.rename.SQFullEvents               521033                       # Number of times rename has blocked due to SQ full (Count)
system.cpu13.rename.fullRegistersEvents          3200                       # Number of times there has been no free registers (Count)
system.cpu13.rename.renamedOperands          10377585                       # Number of destination operands rename has renamed (Count)
system.cpu13.rename.lookups                  18612690                       # Number of register rename lookups that rename has made (Count)
system.cpu13.rename.intLookups                6927216                       # Number of integer rename lookups (Count)
system.cpu13.rename.fpLookups                  184369                       # Number of floating rename lookups (Count)
system.cpu13.rename.committedMaps             8018327                       # Number of HB maps that are committed (Count)
system.cpu13.rename.undoneMaps                2359258                       # Number of HB maps that are undone due to squashing (Count)
system.cpu13.rename.serializing                   875                       # count of serializing insts renamed (Count)
system.cpu13.rename.tempSerializing               859                       # count of temporary serializing insts renamed (Count)
system.cpu13.rename.skidInsts                  892385                       # count of insts added to the skid buffer (Count)
system.cpu13.rob.reads                       13494516                       # The number of ROB reads (Count)
system.cpu13.rob.writes                       9770945                       # The number of ROB writes (Count)
system.cpu13.thread_0.numInsts                2172886                       # Number of Instructions committed (Count)
system.cpu13.thread_0.numOps                  3772129                       # Number of Ops committed (Count)
system.cpu13.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu13.workload.numSyscalls                  63                       # Number of system calls (Count)
system.cpu14.numCycles                       10275762                       # Number of cpu cycles simulated (Cycle)
system.cpu14.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu14.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu14.instsAdded                       4816263                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu14.nonSpecInstsAdded                   1096                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu14.instsIssued                      4454375                       # Number of instructions issued (Count)
system.cpu14.squashedInstsIssued                 2913                       # Number of squashed instructions issued (Count)
system.cpu14.squashedInstsExamined            1045230                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu14.squashedOperandsExamined         2256092                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu14.squashedNonSpecRemoved               243                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu14.numIssuedDist::samples           9057659                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::mean             0.491780                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::stdev            1.423656                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::0                 7812932     86.26%     86.26% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::1                  198158      2.19%     88.45% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::2                  227803      2.52%     90.96% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::3                  239703      2.65%     93.61% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::4                  194627      2.15%     95.76% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::5                  148956      1.64%     97.40% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::6                  128820      1.42%     98.82% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::7                   67986      0.75%     99.57% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::8                   38674      0.43%    100.00% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::total             9057659                       # Number of insts issued each cycle (Count)
system.cpu14.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IntAlu                 44269     66.96%     66.96% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IntMult                    0      0.00%     66.96% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IntDiv                     0      0.00%     66.96% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatAdd                   0      0.00%     66.96% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatCmp                   0      0.00%     66.96% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatCvt                   0      0.00%     66.96% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMult                  0      0.00%     66.96% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMultAcc               0      0.00%     66.96% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatDiv                   0      0.00%     66.96% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMisc                  0      0.00%     66.96% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatSqrt                  0      0.00%     66.96% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAdd                    0      0.00%     66.96% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAddAcc                 0      0.00%     66.96% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAlu                  120      0.18%     67.14% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdCmp                    0      0.00%     67.14% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdCvt                  116      0.18%     67.31% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMisc                   1      0.00%     67.32% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMult                   0      0.00%     67.32% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMultAcc                0      0.00%     67.32% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShift                134      0.20%     67.52% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShiftAcc               0      0.00%     67.52% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdDiv                    0      0.00%     67.52% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSqrt                   0      0.00%     67.52% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatAdd               0      0.00%     67.52% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatAlu               0      0.00%     67.52% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatCmp               0      0.00%     67.52% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatCvt               0      0.00%     67.52% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatDiv               0      0.00%     67.52% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMisc              0      0.00%     67.52% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMult              0      0.00%     67.52% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMultAcc            0      0.00%     67.52% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatSqrt              0      0.00%     67.52% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdReduceAdd              0      0.00%     67.52% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdReduceAlu              0      0.00%     67.52% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdReduceCmp              0      0.00%     67.52% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatReduceAdd            0      0.00%     67.52% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatReduceCmp            0      0.00%     67.52% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAes                    0      0.00%     67.52% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAesMix                 0      0.00%     67.52% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha1Hash               0      0.00%     67.52% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha1Hash2              0      0.00%     67.52% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha256Hash             0      0.00%     67.52% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha256Hash2            0      0.00%     67.52% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShaSigma2              0      0.00%     67.52% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShaSigma3              0      0.00%     67.52% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdPredAlu                0      0.00%     67.52% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::MemRead                11941     18.06%     85.58% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::MemWrite                7684     11.62%     97.20% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMemRead            1403      2.12%     99.32% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMemWrite            447      0.68%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statIssuedInstType_0::No_OpClass        18080      0.41%      0.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IntAlu      3493527     78.43%     78.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IntMult           33      0.00%     78.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IntDiv        38189      0.86%     79.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatAdd         4289      0.10%     79.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatCmp            0      0.00%     79.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatCvt         1686      0.04%     79.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMult            0      0.00%     79.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMultAcc            0      0.00%     79.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatDiv            0      0.00%     79.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMisc            0      0.00%     79.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatSqrt            0      0.00%     79.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAdd         8151      0.18%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAddAcc            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAlu        16688      0.37%     80.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdCmp            0      0.00%     80.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdCvt        18168      0.41%     80.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMisc         8631      0.19%     80.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMult            0      0.00%     80.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMultAcc            0      0.00%     80.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShift         2438      0.05%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShiftAcc            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdDiv            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSqrt            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatAdd            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatAlu            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatCmp            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatCvt            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatDiv            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMisc            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMult            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdReduceAdd            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdReduceAlu            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdReduceCmp            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAes            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAesMix            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha1Hash            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha256Hash            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShaSigma2            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShaSigma3            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdPredAlu            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::MemRead       604771     13.58%     94.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::MemWrite       188692      4.24%     98.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMemRead        33114      0.74%     99.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMemWrite        17918      0.40%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::total      4454375                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.issueRate                       0.433484                       # Inst issue rate ((Count/Cycle))
system.cpu14.fuBusy                             66115                       # FU busy when requested (Count)
system.cpu14.fuBusyRate                      0.014843                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu14.intInstQueueReads               17808581                       # Number of integer instruction queue reads (Count)
system.cpu14.intInstQueueWrites               5690711                       # Number of integer instruction queue writes (Count)
system.cpu14.intInstQueueWakeupAccesses       4286432                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu14.fpInstQueueReads                  226856                       # Number of floating instruction queue reads (Count)
system.cpu14.fpInstQueueWrites                 172023                       # Number of floating instruction queue writes (Count)
system.cpu14.fpInstQueueWakeupAccesses         108440                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu14.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu14.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu14.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu14.intAluAccesses                   4388015                       # Number of integer alu accesses (Count)
system.cpu14.fpAluAccesses                     114395                       # Number of floating point alu accesses (Count)
system.cpu14.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu14.numInsts                         4423959                       # Number of executed instructions (Count)
system.cpu14.numLoadInsts                      630221                       # Number of load instructions executed (Count)
system.cpu14.numSquashedInsts                   30416                       # Number of squashed instructions skipped in execute (Count)
system.cpu14.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu14.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu14.numRefs                           834837                       # Number of memory reference insts executed (Count)
system.cpu14.numBranches                       399547                       # Number of branches executed (Count)
system.cpu14.numStoreInsts                     204616                       # Number of stores executed (Count)
system.cpu14.numRate                         0.430524                       # Inst execution rate ((Count/Cycle))
system.cpu14.timesIdled                          2330                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu14.idleCycles                       1218103                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu14.committedInsts                   2172886                       # Number of Instructions Simulated (Count)
system.cpu14.committedOps                     3772129                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu14.cpi                             4.729085                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu14.totalCpi                        4.729085                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu14.ipc                             0.211457                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu14.totalIpc                        0.211457                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu14.intRegfileReads                  5995687                       # Number of integer regfile reads (Count)
system.cpu14.intRegfileWrites                 3438165                       # Number of integer regfile writes (Count)
system.cpu14.fpRegfileReads                    146662                       # Number of floating regfile reads (Count)
system.cpu14.fpRegfileWrites                    81569                       # Number of floating regfile writes (Count)
system.cpu14.ccRegfileReads                   2519309                       # number of cc regfile reads (Count)
system.cpu14.ccRegfileWrites                  2045856                       # number of cc regfile writes (Count)
system.cpu14.miscRegfileReads                 1678387                       # number of misc regfile reads (Count)
system.cpu14.miscRegfileWrites                    846                       # number of misc regfile writes (Count)
system.cpu14.MemDepUnit__0.insertedLoads       658159                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__0.insertedStores       216679                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__0.conflictingLoads        18462                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__0.conflictingStores         9159                       # Number of conflicting stores. (Count)
system.cpu14.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu14.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu14.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu14.branchPred.lookups                515990                       # Number of BP lookups (Count)
system.cpu14.branchPred.condPredicted          456883                       # Number of conditional branches predicted (Count)
system.cpu14.branchPred.condIncorrect           17136                       # Number of conditional branches incorrect (Count)
system.cpu14.branchPred.BTBLookups             271963                       # Number of BTB lookups (Count)
system.cpu14.branchPred.BTBUpdates               8667                       # Number of BTB updates (Count)
system.cpu14.branchPred.BTBHits                267892                       # Number of BTB hits (Count)
system.cpu14.branchPred.BTBHitRatio          0.985031                       # BTB Hit Ratio (Ratio)
system.cpu14.branchPred.RASUsed                 13373                       # Number of times the RAS was used to get a target. (Count)
system.cpu14.branchPred.RASIncorrect                6                       # Number of incorrect RAS predictions. (Count)
system.cpu14.branchPred.indirectLookups          9913                       # Number of indirect predictor lookups. (Count)
system.cpu14.branchPred.indirectHits             5151                       # Number of indirect target hits. (Count)
system.cpu14.branchPred.indirectMisses           4762                       # Number of indirect misses. (Count)
system.cpu14.branchPred.indirectMispredicted         1172                       # Number of mispredicted indirect branches. (Count)
system.cpu14.commit.commitSquashedInsts       1036332                       # The number of squashed insts skipped by commit (Count)
system.cpu14.commit.commitNonSpecStalls           853                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu14.commit.branchMispredicts           18346                       # The number of times a branch was mispredicted (Count)
system.cpu14.commit.numCommittedDist::samples      8907577                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::mean     0.423474                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::stdev     1.486552                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::0       7947367     89.22%     89.22% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::1        230210      2.58%     91.80% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::2         93011      1.04%     92.85% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::3        241871      2.72%     95.56% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::4         45599      0.51%     96.08% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::5         99434      1.12%     97.19% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::6         15582      0.17%     97.37% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::7         18798      0.21%     97.58% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::8        215705      2.42%    100.00% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::total      8907577                       # Number of insts commited each cycle (Count)
system.cpu14.commit.instsCommitted            2172886                       # Number of instructions committed (Count)
system.cpu14.commit.opsCommitted              3772129                       # Number of ops (including micro ops) committed (Count)
system.cpu14.commit.memRefs                    700181                       # Number of memory references committed (Count)
system.cpu14.commit.loads                      521032                       # Number of loads committed (Count)
system.cpu14.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu14.commit.membars                         2                       # Number of memory barriers committed (Count)
system.cpu14.commit.branches                   363718                       # Number of branches committed (Count)
system.cpu14.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu14.commit.floating                    80373                       # Number of committed floating point instructions. (Count)
system.cpu14.commit.integer                   3713390                       # Number of committed integer instructions. (Count)
system.cpu14.commit.functionCalls                9592                       # Number of function calls committed. (Count)
system.cpu14.commit.committedInstType_0::No_OpClass        10772      0.29%      0.29% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IntAlu      2980762     79.02%     79.31% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IntMult           29      0.00%     79.31% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IntDiv        35830      0.95%     80.26% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatAdd         3175      0.08%     80.34% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatCmp            0      0.00%     80.34% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatCvt         1504      0.04%     80.38% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMult            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMultAcc            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatDiv            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMisc            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatSqrt            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAdd         6610      0.18%     80.56% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAddAcc            0      0.00%     80.56% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAlu        11924      0.32%     80.87% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdCmp            0      0.00%     80.87% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdCvt        12922      0.34%     81.21% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMisc         7067      0.19%     81.40% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMult            0      0.00%     81.40% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMultAcc            0      0.00%     81.40% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShift         1353      0.04%     81.44% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShiftAcc            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdDiv            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSqrt            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatAdd            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatCmp            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatCvt            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatDiv            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMult            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAes            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAesMix            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::MemRead       499997     13.26%     94.69% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::MemWrite       165235      4.38%     99.07% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMemRead        21035      0.56%     99.63% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMemWrite        13914      0.37%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::total      3772129                       # Class of committed instruction (Count)
system.cpu14.commit.commitEligibleSamples       215705                       # number cycles where commit BW limit reached (Cycle)
system.cpu14.decode.idleCycles                 492068                       # Number of cycles decode is idle (Cycle)
system.cpu14.decode.blockedCycles             7831119                       # Number of cycles decode is blocked (Cycle)
system.cpu14.decode.runCycles                  520936                       # Number of cycles decode is running (Cycle)
system.cpu14.decode.unblockCycles              194467                       # Number of cycles decode is unblocking (Cycle)
system.cpu14.decode.squashCycles                19069                       # Number of cycles decode is squashing (Cycle)
system.cpu14.decode.branchResolved             253911                       # Number of times decode resolved a branch (Count)
system.cpu14.decode.branchMispred                1202                       # Number of times decode detected a branch misprediction (Count)
system.cpu14.decode.decodedInsts              5001969                       # Number of instructions handled by decode (Count)
system.cpu14.decode.squashedInsts                5611                       # Number of squashed instructions handled by decode (Count)
system.cpu14.fetch.icacheStallCycles           469443                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu14.fetch.insts                      3014250                       # Number of instructions fetch has processed (Count)
system.cpu14.fetch.branches                    515990                       # Number of branches that fetch encountered (Count)
system.cpu14.fetch.predictedBranches           286416                       # Number of branches that fetch has predicted taken (Count)
system.cpu14.fetch.cycles                     8334351                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu14.fetch.squashCycles                 40492                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu14.fetch.miscStallCycles              14451                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu14.fetch.pendingTrapStallCycles        15500                       # Number of stall cycles due to pending traps (Cycle)
system.cpu14.fetch.icacheWaitRetryStallCycles       203668                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu14.fetch.cacheLines                  265948                       # Number of cache lines fetched (Count)
system.cpu14.fetch.icacheSquashes                4776                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu14.fetch.nisnDist::samples          9057659                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::mean            0.586024                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::stdev           1.930139                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::0                8179547     90.31%     90.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::1                  42081      0.46%     90.77% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::2                  39890      0.44%     91.21% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::3                  68292      0.75%     91.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::4                 137497      1.52%     93.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::5                  60308      0.67%     94.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::6                  33393      0.37%     94.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::7                  43826      0.48%     95.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::8                 452825      5.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::total            9057659                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.branchRate                0.050214                       # Number of branch fetches per cycle (Ratio)
system.cpu14.fetch.rate                      0.293336                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu14.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu14.iew.squashCycles                   19069                       # Number of cycles IEW is squashing (Cycle)
system.cpu14.iew.blockCycles                  5140984                       # Number of cycles IEW is blocking (Cycle)
system.cpu14.iew.unblockCycles                 153117                       # Number of cycles IEW is unblocking (Cycle)
system.cpu14.iew.dispatchedInsts              4817359                       # Number of instructions dispatched to IQ (Count)
system.cpu14.iew.dispSquashedInsts               1119                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu14.iew.dispLoadInsts                 658159                       # Number of dispatched load instructions (Count)
system.cpu14.iew.dispStoreInsts                216679                       # Number of dispatched store instructions (Count)
system.cpu14.iew.dispNonSpecInsts                 901                       # Number of dispatched non-speculative instructions (Count)
system.cpu14.iew.iqFullEvents                    7194                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu14.iew.lsqFullEvents                 140828                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu14.iew.memOrderViolationEvents          152                       # Number of memory order violations (Count)
system.cpu14.iew.predictedTakenIncorrect         7943                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu14.iew.predictedNotTakenIncorrect        12634                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu14.iew.branchMispredicts              20577                       # Number of branch mispredicts detected at execute (Count)
system.cpu14.iew.instsToCommit                4406618                       # Cumulative count of insts sent to commit (Count)
system.cpu14.iew.writebackCount               4394872                       # Cumulative count of insts written-back (Count)
system.cpu14.iew.producerInst                 3541198                       # Number of instructions producing a value (Count)
system.cpu14.iew.consumerInst                 6501887                       # Number of instructions consuming a value (Count)
system.cpu14.iew.wbRate                      0.427693                       # Insts written-back per cycle ((Count/Cycle))
system.cpu14.iew.wbFanout                    0.544642                       # Average fanout of values written-back ((Count/Count))
system.cpu14.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu14.lsq0.forwLoads                     58872                       # Number of loads that had data forwarded from stores (Count)
system.cpu14.lsq0.squashedLoads                137127                       # Number of loads squashed (Count)
system.cpu14.lsq0.ignoredResponses                 95                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu14.lsq0.memOrderViolation               152                       # Number of memory ordering violations (Count)
system.cpu14.lsq0.squashedStores                37530                       # Number of stores squashed (Count)
system.cpu14.lsq0.rescheduledLoads                 14                       # Number of loads that were rescheduled (Count)
system.cpu14.lsq0.blockedByCache                 1996                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu14.lsq0.loadToUse::samples           520954                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::mean           64.200690                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::stdev         216.997585                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::0-9               475751     91.32%     91.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::10-19                 83      0.02%     91.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::20-29                 89      0.02%     91.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::30-39                 53      0.01%     91.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::40-49                 55      0.01%     91.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::50-59                 81      0.02%     91.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::60-69                 64      0.01%     91.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::70-79                 69      0.01%     91.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::80-89                 66      0.01%     91.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::90-99                 64      0.01%     91.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::100-109               59      0.01%     91.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::110-119               65      0.01%     91.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::120-129               62      0.01%     91.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::130-139               53      0.01%     91.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::140-149               55      0.01%     91.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::150-159               65      0.01%     91.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::160-169               98      0.02%     91.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::170-179              118      0.02%     91.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::180-189              511      0.10%     91.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::190-199               43      0.01%     91.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::200-209               39      0.01%     91.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::210-219               66      0.01%     91.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::220-229               83      0.02%     91.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::230-239              133      0.03%     91.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::240-249              481      0.09%     91.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::250-259               50      0.01%     91.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::260-269               47      0.01%     91.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::270-279               78      0.01%     91.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::280-289              117      0.02%     91.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::290-299              168      0.03%     91.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::overflows          42188      8.10%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::max_value           2373                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::total             520954                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.mmu.dtb.rdAccesses                624875                       # TLB accesses on read requests (Count)
system.cpu14.mmu.dtb.wrAccesses                204627                       # TLB accesses on write requests (Count)
system.cpu14.mmu.dtb.rdMisses                    3167                       # TLB misses on read requests (Count)
system.cpu14.mmu.dtb.wrMisses                     425                       # TLB misses on write requests (Count)
system.cpu14.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu14.mmu.itb.wrAccesses                268421                       # TLB accesses on write requests (Count)
system.cpu14.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu14.mmu.itb.wrMisses                    3042                       # TLB misses on write requests (Count)
system.cpu14.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.power_state.pwrStateResidencyTicks::ON   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.rename.squashCycles                19069                       # Number of cycles rename is squashing (Cycle)
system.cpu14.rename.idleCycles                 565495                       # Number of cycles rename is idle (Cycle)
system.cpu14.rename.blockCycles               6826608                       # Number of cycles rename is blocking (Cycle)
system.cpu14.rename.serializeStallCycles        24912                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu14.rename.runCycles                  632707                       # Number of cycles rename is running (Cycle)
system.cpu14.rename.unblockCycles              988868                       # Number of cycles rename is unblocking (Cycle)
system.cpu14.rename.renamedInsts              4921744                       # Number of instructions processed by rename (Count)
system.cpu14.rename.ROBFullEvents              106868                       # Number of times rename has blocked due to ROB full (Count)
system.cpu14.rename.IQFullEvents               247238                       # Number of times rename has blocked due to IQ full (Count)
system.cpu14.rename.LQFullEvents               155153                       # Number of times rename has blocked due to LQ full (Count)
system.cpu14.rename.SQFullEvents               536159                       # Number of times rename has blocked due to SQ full (Count)
system.cpu14.rename.fullRegistersEvents          3265                       # Number of times there has been no free registers (Count)
system.cpu14.rename.renamedOperands          10373816                       # Number of destination operands rename has renamed (Count)
system.cpu14.rename.lookups                  18606000                       # Number of register rename lookups that rename has made (Count)
system.cpu14.rename.intLookups                6924868                       # Number of integer rename lookups (Count)
system.cpu14.rename.fpLookups                  184149                       # Number of floating rename lookups (Count)
system.cpu14.rename.committedMaps             8018327                       # Number of HB maps that are committed (Count)
system.cpu14.rename.undoneMaps                2355489                       # Number of HB maps that are undone due to squashing (Count)
system.cpu14.rename.serializing                   875                       # count of serializing insts renamed (Count)
system.cpu14.rename.tempSerializing               859                       # count of temporary serializing insts renamed (Count)
system.cpu14.rename.skidInsts                  891139                       # count of insts added to the skid buffer (Count)
system.cpu14.rob.reads                       13492611                       # The number of ROB reads (Count)
system.cpu14.rob.writes                       9767223                       # The number of ROB writes (Count)
system.cpu14.thread_0.numInsts                2172886                       # Number of Instructions committed (Count)
system.cpu14.thread_0.numOps                  3772129                       # Number of Ops committed (Count)
system.cpu14.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu14.workload.numSyscalls                  63                       # Number of system calls (Count)
system.cpu15.numCycles                       10623412                       # Number of cpu cycles simulated (Cycle)
system.cpu15.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu15.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu15.instsAdded                       4815002                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu15.nonSpecInstsAdded                   1094                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu15.instsIssued                      4453360                       # Number of instructions issued (Count)
system.cpu15.squashedInstsIssued                 2867                       # Number of squashed instructions issued (Count)
system.cpu15.squashedInstsExamined            1043967                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu15.squashedOperandsExamined         2254126                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu15.squashedNonSpecRemoved               241                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu15.numIssuedDist::samples           9341700                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::mean             0.476718                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::stdev            1.404220                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::0                 8097196     86.68%     86.68% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::1                  198213      2.12%     88.80% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::2                  227653      2.44%     91.24% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::3                  239726      2.57%     93.80% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::4                  194584      2.08%     95.89% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::5                  148880      1.59%     97.48% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::6                  128877      1.38%     98.86% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::7                   67903      0.73%     99.59% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::8                   38668      0.41%    100.00% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::total             9341700                       # Number of insts issued each cycle (Count)
system.cpu15.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IntAlu                 44188     66.92%     66.92% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IntMult                    0      0.00%     66.92% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IntDiv                     0      0.00%     66.92% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatAdd                   0      0.00%     66.92% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatCmp                   0      0.00%     66.92% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatCvt                   2      0.00%     66.92% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMult                  0      0.00%     66.92% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMultAcc               0      0.00%     66.92% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatDiv                   0      0.00%     66.92% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMisc                  0      0.00%     66.92% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatSqrt                  0      0.00%     66.92% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAdd                    0      0.00%     66.92% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAddAcc                 0      0.00%     66.92% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAlu                  120      0.18%     67.10% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdCmp                    0      0.00%     67.10% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdCvt                  112      0.17%     67.27% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMisc                   1      0.00%     67.28% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMult                   0      0.00%     67.28% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMultAcc                0      0.00%     67.28% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShift                139      0.21%     67.49% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShiftAcc               0      0.00%     67.49% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdDiv                    0      0.00%     67.49% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSqrt                   0      0.00%     67.49% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatAdd               0      0.00%     67.49% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatAlu               0      0.00%     67.49% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatCmp               0      0.00%     67.49% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatCvt               0      0.00%     67.49% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatDiv               0      0.00%     67.49% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMisc              0      0.00%     67.49% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMult              0      0.00%     67.49% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMultAcc            0      0.00%     67.49% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatSqrt              0      0.00%     67.49% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdReduceAdd              0      0.00%     67.49% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdReduceAlu              0      0.00%     67.49% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdReduceCmp              0      0.00%     67.49% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatReduceAdd            0      0.00%     67.49% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatReduceCmp            0      0.00%     67.49% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAes                    0      0.00%     67.49% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAesMix                 0      0.00%     67.49% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha1Hash               0      0.00%     67.49% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha1Hash2              0      0.00%     67.49% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha256Hash             0      0.00%     67.49% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha256Hash2            0      0.00%     67.49% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShaSigma2              0      0.00%     67.49% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShaSigma3              0      0.00%     67.49% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdPredAlu                0      0.00%     67.49% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::MemRead                11921     18.05%     85.54% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::MemWrite                7696     11.66%     97.20% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMemRead            1401      2.12%     99.32% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMemWrite            451      0.68%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statIssuedInstType_0::No_OpClass        18167      0.41%      0.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IntAlu      3492696     78.43%     78.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IntMult           36      0.00%     78.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IntDiv        38167      0.86%     79.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatAdd         4291      0.10%     79.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatCmp            0      0.00%     79.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatCvt         1684      0.04%     79.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMult            0      0.00%     79.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMultAcc            0      0.00%     79.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatDiv            0      0.00%     79.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMisc            0      0.00%     79.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatSqrt            0      0.00%     79.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAdd         8136      0.18%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAddAcc            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAlu        16673      0.37%     80.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdCmp            0      0.00%     80.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdCvt        18133      0.41%     80.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMisc         8613      0.19%     80.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMult            0      0.00%     80.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMultAcc            0      0.00%     80.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShift         2432      0.05%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShiftAcc            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdDiv            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSqrt            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatAdd            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatAlu            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatCmp            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatCvt            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatDiv            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMisc            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMult            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdReduceAdd            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdReduceAlu            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdReduceCmp            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAes            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAesMix            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha1Hash            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha256Hash            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShaSigma2            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShaSigma3            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdPredAlu            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::MemRead       604595     13.58%     94.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::MemWrite       188700      4.24%     98.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMemRead        33129      0.74%     99.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMemWrite        17908      0.40%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::total      4453360                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.issueRate                       0.419202                       # Inst issue rate ((Count/Cycle))
system.cpu15.fuBusy                             66031                       # FU busy when requested (Count)
system.cpu15.fuBusyRate                      0.014827                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu15.intInstQueueReads               18090600                       # Number of integer instruction queue reads (Count)
system.cpu15.intInstQueueWrites               5688227                       # Number of integer instruction queue writes (Count)
system.cpu15.intInstQueueWakeupAccesses       4285558                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu15.fpInstQueueReads                  226718                       # Number of floating instruction queue reads (Count)
system.cpu15.fpInstQueueWrites                 171987                       # Number of floating instruction queue writes (Count)
system.cpu15.fpInstQueueWakeupAccesses         108336                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu15.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu15.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu15.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu15.intAluAccesses                   4386901                       # Number of integer alu accesses (Count)
system.cpu15.fpAluAccesses                     114323                       # Number of floating point alu accesses (Count)
system.cpu15.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu15.numInsts                         4422966                       # Number of executed instructions (Count)
system.cpu15.numLoadInsts                      630053                       # Number of load instructions executed (Count)
system.cpu15.numSquashedInsts                   30394                       # Number of squashed instructions skipped in execute (Count)
system.cpu15.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu15.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu15.numRefs                           834669                       # Number of memory reference insts executed (Count)
system.cpu15.numBranches                       399473                       # Number of branches executed (Count)
system.cpu15.numStoreInsts                     204616                       # Number of stores executed (Count)
system.cpu15.numRate                         0.416341                       # Inst execution rate ((Count/Cycle))
system.cpu15.timesIdled                          2332                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu15.idleCycles                       1281712                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu15.committedInsts                   2172886                       # Number of Instructions Simulated (Count)
system.cpu15.committedOps                     3772129                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu15.cpi                             4.889079                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu15.totalCpi                        4.889079                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu15.ipc                             0.204537                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu15.totalIpc                        0.204537                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu15.intRegfileReads                  5994446                       # Number of integer regfile reads (Count)
system.cpu15.intRegfileWrites                 3437428                       # Number of integer regfile writes (Count)
system.cpu15.fpRegfileReads                    146476                       # Number of floating regfile reads (Count)
system.cpu15.fpRegfileWrites                    81491                       # Number of floating regfile writes (Count)
system.cpu15.ccRegfileReads                   2518889                       # number of cc regfile reads (Count)
system.cpu15.ccRegfileWrites                  2045505                       # number of cc regfile writes (Count)
system.cpu15.miscRegfileReads                 1677971                       # number of misc regfile reads (Count)
system.cpu15.miscRegfileWrites                    846                       # number of misc regfile writes (Count)
system.cpu15.MemDepUnit__0.insertedLoads       658028                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__0.insertedStores       216682                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__0.conflictingLoads        18483                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__0.conflictingStores         9173                       # Number of conflicting stores. (Count)
system.cpu15.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu15.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu15.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu15.branchPred.lookups                515700                       # Number of BP lookups (Count)
system.cpu15.branchPred.condPredicted          456667                       # Number of conditional branches predicted (Count)
system.cpu15.branchPred.condIncorrect           17140                       # Number of conditional branches incorrect (Count)
system.cpu15.branchPred.BTBLookups             271819                       # Number of BTB lookups (Count)
system.cpu15.branchPred.BTBUpdates               8681                       # Number of BTB updates (Count)
system.cpu15.branchPred.BTBHits                267762                       # Number of BTB hits (Count)
system.cpu15.branchPred.BTBHitRatio          0.985075                       # BTB Hit Ratio (Ratio)
system.cpu15.branchPred.RASUsed                 13376                       # Number of times the RAS was used to get a target. (Count)
system.cpu15.branchPred.RASIncorrect                7                       # Number of incorrect RAS predictions. (Count)
system.cpu15.branchPred.indirectLookups          9861                       # Number of indirect predictor lookups. (Count)
system.cpu15.branchPred.indirectHits             5157                       # Number of indirect target hits. (Count)
system.cpu15.branchPred.indirectMisses           4704                       # Number of indirect misses. (Count)
system.cpu15.branchPred.indirectMispredicted         1165                       # Number of mispredicted indirect branches. (Count)
system.cpu15.commit.commitSquashedInsts       1035074                       # The number of squashed insts skipped by commit (Count)
system.cpu15.commit.commitNonSpecStalls           853                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu15.commit.branchMispredicts           18435                       # The number of times a branch was mispredicted (Count)
system.cpu15.commit.numCommittedDist::samples      9191569                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::mean     0.410390                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::stdev     1.465194                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::0       8231197     89.55%     89.55% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::1        230387      2.51%     92.06% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::2         93051      1.01%     93.07% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::3        241836      2.63%     95.70% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::4         45600      0.50%     96.20% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::5         99402      1.08%     97.28% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::6         15618      0.17%     97.45% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::7         18810      0.20%     97.65% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::8        215668      2.35%    100.00% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::total      9191569                       # Number of insts commited each cycle (Count)
system.cpu15.commit.instsCommitted            2172886                       # Number of instructions committed (Count)
system.cpu15.commit.opsCommitted              3772129                       # Number of ops (including micro ops) committed (Count)
system.cpu15.commit.memRefs                    700181                       # Number of memory references committed (Count)
system.cpu15.commit.loads                      521032                       # Number of loads committed (Count)
system.cpu15.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu15.commit.membars                         2                       # Number of memory barriers committed (Count)
system.cpu15.commit.branches                   363718                       # Number of branches committed (Count)
system.cpu15.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu15.commit.floating                    80373                       # Number of committed floating point instructions. (Count)
system.cpu15.commit.integer                   3713390                       # Number of committed integer instructions. (Count)
system.cpu15.commit.functionCalls                9592                       # Number of function calls committed. (Count)
system.cpu15.commit.committedInstType_0::No_OpClass        10772      0.29%      0.29% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IntAlu      2980762     79.02%     79.31% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IntMult           29      0.00%     79.31% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IntDiv        35830      0.95%     80.26% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatAdd         3175      0.08%     80.34% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatCmp            0      0.00%     80.34% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatCvt         1504      0.04%     80.38% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMult            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMultAcc            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatDiv            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMisc            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatSqrt            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAdd         6610      0.18%     80.56% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAddAcc            0      0.00%     80.56% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAlu        11924      0.32%     80.87% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdCmp            0      0.00%     80.87% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdCvt        12922      0.34%     81.21% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMisc         7067      0.19%     81.40% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMult            0      0.00%     81.40% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMultAcc            0      0.00%     81.40% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShift         1353      0.04%     81.44% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShiftAcc            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdDiv            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSqrt            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatAdd            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatCmp            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatCvt            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatDiv            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMult            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAes            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAesMix            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::MemRead       499997     13.26%     94.69% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::MemWrite       165235      4.38%     99.07% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMemRead        21035      0.56%     99.63% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMemWrite        13914      0.37%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::total      3772129                       # Class of committed instruction (Count)
system.cpu15.commit.commitEligibleSamples       215668                       # number cycles where commit BW limit reached (Cycle)
system.cpu15.decode.idleCycles                 494849                       # Number of cycles decode is idle (Cycle)
system.cpu15.decode.blockedCycles             8112471                       # Number of cycles decode is blocked (Cycle)
system.cpu15.decode.runCycles                  520589                       # Number of cycles decode is running (Cycle)
system.cpu15.decode.unblockCycles              194633                       # Number of cycles decode is unblocking (Cycle)
system.cpu15.decode.squashCycles                19158                       # Number of cycles decode is squashing (Cycle)
system.cpu15.decode.branchResolved             253786                       # Number of times decode resolved a branch (Count)
system.cpu15.decode.branchMispred                1206                       # Number of times decode detected a branch misprediction (Count)
system.cpu15.decode.decodedInsts              5000428                       # Number of instructions handled by decode (Count)
system.cpu15.decode.squashedInsts                5672                       # Number of squashed instructions handled by decode (Count)
system.cpu15.fetch.icacheStallCycles           480036                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu15.fetch.insts                      3013554                       # Number of instructions fetch has processed (Count)
system.cpu15.fetch.branches                    515700                       # Number of branches that fetch encountered (Count)
system.cpu15.fetch.predictedBranches           286295                       # Number of branches that fetch has predicted taken (Count)
system.cpu15.fetch.cycles                     8599969                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu15.fetch.squashCycles                 40680                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu15.fetch.miscStallCycles              15575                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu15.fetch.pendingTrapStallCycles        16552                       # Number of stall cycles due to pending traps (Cycle)
system.cpu15.fetch.icacheWaitRetryStallCycles       209228                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu15.fetch.cacheLines                  265973                       # Number of cache lines fetched (Count)
system.cpu15.fetch.icacheSquashes                4815                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu15.fetch.nisnDist::samples          9341700                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::mean            0.568028                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::stdev           1.902944                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::0                8463876     90.60%     90.60% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::1                  41997      0.45%     91.05% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::2                  39872      0.43%     91.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::3                  68296      0.73%     92.21% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::4                 137592      1.47%     93.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::5                  60236      0.64%     94.33% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::6                  33359      0.36%     94.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::7                  43758      0.47%     95.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::8                 452714      4.85%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::total            9341700                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.branchRate                0.048544                       # Number of branch fetches per cycle (Ratio)
system.cpu15.fetch.rate                      0.283671                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu15.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu15.iew.squashCycles                   19158                       # Number of cycles IEW is squashing (Cycle)
system.cpu15.iew.blockCycles                  5327512                       # Number of cycles IEW is blocking (Cycle)
system.cpu15.iew.unblockCycles                 165048                       # Number of cycles IEW is unblocking (Cycle)
system.cpu15.iew.dispatchedInsts              4816096                       # Number of instructions dispatched to IQ (Count)
system.cpu15.iew.dispSquashedInsts               1073                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu15.iew.dispLoadInsts                 658028                       # Number of dispatched load instructions (Count)
system.cpu15.iew.dispStoreInsts                216682                       # Number of dispatched store instructions (Count)
system.cpu15.iew.dispNonSpecInsts                 900                       # Number of dispatched non-speculative instructions (Count)
system.cpu15.iew.iqFullEvents                    7243                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu15.iew.lsqFullEvents                 152710                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu15.iew.memOrderViolationEvents          157                       # Number of memory order violations (Count)
system.cpu15.iew.predictedTakenIncorrect         7935                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu15.iew.predictedNotTakenIncorrect        12717                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu15.iew.branchMispredicts              20652                       # Number of branch mispredicts detected at execute (Count)
system.cpu15.iew.instsToCommit                4405778                       # Cumulative count of insts sent to commit (Count)
system.cpu15.iew.writebackCount               4393894                       # Cumulative count of insts written-back (Count)
system.cpu15.iew.producerInst                 3540250                       # Number of instructions producing a value (Count)
system.cpu15.iew.consumerInst                 6500112                       # Number of instructions consuming a value (Count)
system.cpu15.iew.wbRate                      0.413605                       # Insts written-back per cycle ((Count/Cycle))
system.cpu15.iew.wbFanout                    0.544644                       # Average fanout of values written-back ((Count/Count))
system.cpu15.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu15.lsq0.forwLoads                     58863                       # Number of loads that had data forwarded from stores (Count)
system.cpu15.lsq0.squashedLoads                136996                       # Number of loads squashed (Count)
system.cpu15.lsq0.ignoredResponses                 98                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu15.lsq0.memOrderViolation               157                       # Number of memory ordering violations (Count)
system.cpu15.lsq0.squashedStores                37533                       # Number of stores squashed (Count)
system.cpu15.lsq0.rescheduledLoads                 15                       # Number of loads that were rescheduled (Count)
system.cpu15.lsq0.blockedByCache                 2028                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu15.lsq0.loadToUse::samples           520954                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::mean           66.048148                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::stdev         223.230930                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::0-9               475903     91.35%     91.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::10-19                 64      0.01%     91.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::20-29                 55      0.01%     91.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::30-39                 72      0.01%     91.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::40-49                 61      0.01%     91.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::50-59                 90      0.02%     91.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::60-69                 74      0.01%     91.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::70-79                 58      0.01%     91.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::80-89                 45      0.01%     91.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::90-99                 51      0.01%     91.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::100-109               63      0.01%     91.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::110-119               54      0.01%     91.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::120-129               49      0.01%     91.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::130-139               35      0.01%     91.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::140-149               38      0.01%     91.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::150-159               55      0.01%     91.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::160-169               57      0.01%     91.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::170-179              102      0.02%     91.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::180-189              550      0.11%     91.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::190-199               33      0.01%     91.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::200-209               55      0.01%     91.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::210-219               67      0.01%     91.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::220-229               91      0.02%     91.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::230-239              125      0.02%     91.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::240-249              482      0.09%     91.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::250-259               26      0.00%     91.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::260-269               40      0.01%     91.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::270-279               61      0.01%     91.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::280-289               92      0.02%     91.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::290-299              144      0.03%     91.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::overflows          42262      8.11%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::max_value           2570                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::total             520954                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.mmu.dtb.rdAccesses                624749                       # TLB accesses on read requests (Count)
system.cpu15.mmu.dtb.wrAccesses                204628                       # TLB accesses on write requests (Count)
system.cpu15.mmu.dtb.rdMisses                    3112                       # TLB misses on read requests (Count)
system.cpu15.mmu.dtb.wrMisses                     425                       # TLB misses on write requests (Count)
system.cpu15.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu15.mmu.itb.wrAccesses                268536                       # TLB accesses on write requests (Count)
system.cpu15.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu15.mmu.itb.wrMisses                    3070                       # TLB misses on write requests (Count)
system.cpu15.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.power_state.pwrStateResidencyTicks::ON   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.rename.squashCycles                19158                       # Number of cycles rename is squashing (Cycle)
system.cpu15.rename.idleCycles                 568263                       # Number of cycles rename is idle (Cycle)
system.cpu15.rename.blockCycles               7073280                       # Number of cycles rename is blocking (Cycle)
system.cpu15.rename.serializeStallCycles        24662                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu15.rename.runCycles                  632550                       # Number of cycles rename is running (Cycle)
system.cpu15.rename.unblockCycles             1023787                       # Number of cycles rename is unblocking (Cycle)
system.cpu15.rename.renamedInsts              4920353                       # Number of instructions processed by rename (Count)
system.cpu15.rename.ROBFullEvents              110604                       # Number of times rename has blocked due to ROB full (Count)
system.cpu15.rename.IQFullEvents               248424                       # Number of times rename has blocked due to IQ full (Count)
system.cpu15.rename.LQFullEvents               162198                       # Number of times rename has blocked due to LQ full (Count)
system.cpu15.rename.SQFullEvents               563836                       # Number of times rename has blocked due to SQ full (Count)
system.cpu15.rename.fullRegistersEvents          3295                       # Number of times there has been no free registers (Count)
system.cpu15.rename.renamedOperands          10371105                       # Number of destination operands rename has renamed (Count)
system.cpu15.rename.lookups                  18600542                       # Number of register rename lookups that rename has made (Count)
system.cpu15.rename.intLookups                6922886                       # Number of integer rename lookups (Count)
system.cpu15.rename.fpLookups                  184206                       # Number of floating rename lookups (Count)
system.cpu15.rename.committedMaps             8018327                       # Number of HB maps that are committed (Count)
system.cpu15.rename.undoneMaps                2352778                       # Number of HB maps that are undone due to squashing (Count)
system.cpu15.rename.serializing                   875                       # count of serializing insts renamed (Count)
system.cpu15.rename.tempSerializing               859                       # count of temporary serializing insts renamed (Count)
system.cpu15.rename.skidInsts                  891024                       # count of insts added to the skid buffer (Count)
system.cpu15.rob.reads                       13775395                       # The number of ROB reads (Count)
system.cpu15.rob.writes                       9764757                       # The number of ROB writes (Count)
system.cpu15.thread_0.numInsts                2172886                       # Number of Instructions committed (Count)
system.cpu15.thread_0.numOps                  3772129                       # Number of Ops committed (Count)
system.cpu15.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu15.workload.numSyscalls                  63                       # Number of system calls (Count)
system.cpu2.numCycles                        10195465                       # Number of cpu cycles simulated (Cycle)
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.instsAdded                        4817684                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu2.nonSpecInstsAdded                    1102                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu2.instsIssued                       4456073                       # Number of instructions issued (Count)
system.cpu2.squashedInstsIssued                  2814                       # Number of squashed instructions issued (Count)
system.cpu2.squashedInstsExamined             1046657                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu2.squashedOperandsExamined          2256787                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu2.squashedNonSpecRemoved                249                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu2.numIssuedDist::samples            9053530                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::mean              0.492192                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::stdev             1.423994                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::0                  7807808     86.24%     86.24% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::1                   198643      2.19%     88.43% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::2                   228126      2.52%     90.95% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::3                   239844      2.65%     93.60% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::4                   194578      2.15%     95.75% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::5                   149108      1.65%     97.40% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::6                   128848      1.42%     98.82% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::7                    67894      0.75%     99.57% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::8                    38681      0.43%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::total              9053530                       # Number of insts issued each cycle (Count)
system.cpu2.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntAlu                  44157     66.85%     66.85% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntMult                     0      0.00%     66.85% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntDiv                      0      0.00%     66.85% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatAdd                    0      0.00%     66.85% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCmp                    0      0.00%     66.85% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCvt                    1      0.00%     66.85% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMult                   0      0.00%     66.85% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMultAcc                0      0.00%     66.85% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatDiv                    0      0.00%     66.85% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMisc                   0      0.00%     66.85% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatSqrt                   0      0.00%     66.85% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAdd                     0      0.00%     66.85% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAddAcc                  0      0.00%     66.85% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAlu                   121      0.18%     67.03% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCmp                     0      0.00%     67.03% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCvt                   119      0.18%     67.21% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMisc                    1      0.00%     67.22% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMult                    0      0.00%     67.22% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMultAcc                 0      0.00%     67.22% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShift                 137      0.21%     67.42% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShiftAcc                0      0.00%     67.42% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdDiv                     0      0.00%     67.42% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSqrt                    0      0.00%     67.42% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAdd                0      0.00%     67.42% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAlu                0      0.00%     67.42% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCmp                0      0.00%     67.42% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCvt                0      0.00%     67.42% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatDiv                0      0.00%     67.42% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMisc               0      0.00%     67.42% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMult               0      0.00%     67.42% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMultAcc            0      0.00%     67.42% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatSqrt               0      0.00%     67.42% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAdd               0      0.00%     67.42% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAlu               0      0.00%     67.42% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceCmp               0      0.00%     67.42% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceAdd            0      0.00%     67.42% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceCmp            0      0.00%     67.42% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAes                     0      0.00%     67.42% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAesMix                  0      0.00%     67.42% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash                0      0.00%     67.42% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash2               0      0.00%     67.42% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash              0      0.00%     67.42% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash2             0      0.00%     67.42% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma2               0      0.00%     67.42% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma3               0      0.00%     67.42% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdPredAlu                 0      0.00%     67.42% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemRead                 11954     18.10%     85.52% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemWrite                 7704     11.66%     97.18% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemRead             1406      2.13%     99.31% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemWrite             455      0.69%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statIssuedInstType_0::No_OpClass        18291      0.41%      0.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntAlu      3494216     78.41%     78.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntMult           34      0.00%     78.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntDiv        38193      0.86%     79.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatAdd         4291      0.10%     79.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCmp            0      0.00%     79.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCvt         1674      0.04%     79.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMult            0      0.00%     79.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMultAcc            0      0.00%     79.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatDiv            0      0.00%     79.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMisc            0      0.00%     79.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatSqrt            0      0.00%     79.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAdd         8171      0.18%     80.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAddAcc            0      0.00%     80.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAlu        16687      0.37%     80.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCmp            0      0.00%     80.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCvt        18228      0.41%     80.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMisc         8666      0.19%     80.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMult            0      0.00%     80.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMultAcc            0      0.00%     80.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShift         2427      0.05%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShiftAcc            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdDiv            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSqrt            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAdd            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAlu            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCmp            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCvt            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatDiv            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMisc            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMult            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAdd            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAlu            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceCmp            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAes            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAesMix            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma2            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma3            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdPredAlu            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemRead       605215     13.58%     94.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemWrite       188851      4.24%     98.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemRead        33168      0.74%     99.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemWrite        17961      0.40%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::total       4456073                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.issueRate                        0.437064                       # Inst issue rate ((Count/Cycle))
system.cpu2.fuBusy                              66055                       # FU busy when requested (Count)
system.cpu2.fuBusyRate                       0.014824                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu2.intInstQueueReads                17807266                       # Number of integer instruction queue reads (Count)
system.cpu2.intInstQueueWrites                5693305                       # Number of integer instruction queue writes (Count)
system.cpu2.intInstQueueWakeupAccesses        4287289                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu2.fpInstQueueReads                   227279                       # Number of floating instruction queue reads (Count)
system.cpu2.fpInstQueueWrites                  172285                       # Number of floating instruction queue writes (Count)
system.cpu2.fpInstQueueWakeupAccesses          108628                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu2.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu2.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu2.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu2.intAluAccesses                    4389219                       # Number of integer alu accesses (Count)
system.cpu2.fpAluAccesses                      114618                       # Number of floating point alu accesses (Count)
system.cpu2.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu2.numInsts                          4425591                       # Number of executed instructions (Count)
system.cpu2.numLoadInsts                       630727                       # Number of load instructions executed (Count)
system.cpu2.numSquashedInsts                    30482                       # Number of squashed instructions skipped in execute (Count)
system.cpu2.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu2.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu2.numRefs                            835522                       # Number of memory reference insts executed (Count)
system.cpu2.numBranches                        399649                       # Number of branches executed (Count)
system.cpu2.numStoreInsts                      204795                       # Number of stores executed (Count)
system.cpu2.numRate                          0.434074                       # Inst execution rate ((Count/Cycle))
system.cpu2.timesIdled                           2362                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu2.idleCycles                        1141935                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu2.committedInsts                    2172886                       # Number of Instructions Simulated (Count)
system.cpu2.committedOps                      3772129                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu2.cpi                              4.692131                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu2.totalCpi                         4.692131                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu2.ipc                              0.213123                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu2.totalIpc                         0.213123                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu2.intRegfileReads                   5996782                       # Number of integer regfile reads (Count)
system.cpu2.intRegfileWrites                  3438819                       # Number of integer regfile writes (Count)
system.cpu2.fpRegfileReads                     146942                       # Number of floating regfile reads (Count)
system.cpu2.fpRegfileWrites                     81709                       # Number of floating regfile writes (Count)
system.cpu2.ccRegfileReads                    2519388                       # number of cc regfile reads (Count)
system.cpu2.ccRegfileWrites                   2045976                       # number of cc regfile writes (Count)
system.cpu2.miscRegfileReads                  1679333                       # number of misc regfile reads (Count)
system.cpu2.miscRegfileWrites                     846                       # number of misc regfile writes (Count)
system.cpu2.MemDepUnit__0.insertedLoads        658394                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.insertedStores       216943                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.conflictingLoads        18487                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__0.conflictingStores         9248                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.branchPred.lookups                 516091                       # Number of BP lookups (Count)
system.cpu2.branchPred.condPredicted           456905                       # Number of conditional branches predicted (Count)
system.cpu2.branchPred.condIncorrect            17146                       # Number of conditional branches incorrect (Count)
system.cpu2.branchPred.BTBLookups              271924                       # Number of BTB lookups (Count)
system.cpu2.branchPred.BTBUpdates                8693                       # Number of BTB updates (Count)
system.cpu2.branchPred.BTBHits                 267872                       # Number of BTB hits (Count)
system.cpu2.branchPred.BTBHitRatio           0.985099                       # BTB Hit Ratio (Ratio)
system.cpu2.branchPred.RASUsed                  13416                       # Number of times the RAS was used to get a target. (Count)
system.cpu2.branchPred.RASIncorrect                 6                       # Number of incorrect RAS predictions. (Count)
system.cpu2.branchPred.indirectLookups           9917                       # Number of indirect predictor lookups. (Count)
system.cpu2.branchPred.indirectHits              5161                       # Number of indirect target hits. (Count)
system.cpu2.branchPred.indirectMisses            4756                       # Number of indirect misses. (Count)
system.cpu2.branchPred.indirectMispredicted         1168                       # Number of mispredicted indirect branches. (Count)
system.cpu2.commit.commitSquashedInsts        1037542                       # The number of squashed insts skipped by commit (Count)
system.cpu2.commit.commitNonSpecStalls            853                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu2.commit.branchMispredicts            18553                       # The number of times a branch was mispredicted (Count)
system.cpu2.commit.numCommittedDist::samples      8903089                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::mean     0.423688                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::stdev     1.486974                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::0        7942948     89.22%     89.22% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::1         230251      2.59%     91.80% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::2          93006      1.04%     92.85% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::3         241714      2.71%     95.56% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::4          45584      0.51%     96.07% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::5          99414      1.12%     97.19% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::6          15610      0.18%     97.37% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::7          18838      0.21%     97.58% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::8         215724      2.42%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::total      8903089                       # Number of insts commited each cycle (Count)
system.cpu2.commit.instsCommitted             2172886                       # Number of instructions committed (Count)
system.cpu2.commit.opsCommitted               3772129                       # Number of ops (including micro ops) committed (Count)
system.cpu2.commit.memRefs                     700181                       # Number of memory references committed (Count)
system.cpu2.commit.loads                       521032                       # Number of loads committed (Count)
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu2.commit.membars                          2                       # Number of memory barriers committed (Count)
system.cpu2.commit.branches                    363718                       # Number of branches committed (Count)
system.cpu2.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu2.commit.floating                     80373                       # Number of committed floating point instructions. (Count)
system.cpu2.commit.integer                    3713390                       # Number of committed integer instructions. (Count)
system.cpu2.commit.functionCalls                 9592                       # Number of function calls committed. (Count)
system.cpu2.commit.committedInstType_0::No_OpClass        10772      0.29%      0.29% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntAlu      2980762     79.02%     79.31% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntMult           29      0.00%     79.31% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntDiv        35830      0.95%     80.26% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatAdd         3175      0.08%     80.34% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCmp            0      0.00%     80.34% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCvt         1504      0.04%     80.38% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMult            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMultAcc            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatDiv            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMisc            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatSqrt            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAdd         6610      0.18%     80.56% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAddAcc            0      0.00%     80.56% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAlu        11924      0.32%     80.87% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCmp            0      0.00%     80.87% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCvt        12922      0.34%     81.21% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMisc         7067      0.19%     81.40% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMult            0      0.00%     81.40% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMultAcc            0      0.00%     81.40% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShift         1353      0.04%     81.44% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdDiv            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSqrt            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAdd            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCvt            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMult            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAes            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAesMix            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemRead       499997     13.26%     94.69% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemWrite       165235      4.38%     99.07% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemRead        21035      0.56%     99.63% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemWrite        13914      0.37%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::total      3772129                       # Class of committed instruction (Count)
system.cpu2.commit.commitEligibleSamples       215724                       # number cycles where commit BW limit reached (Cycle)
system.cpu2.decode.idleCycles                  482844                       # Number of cycles decode is idle (Cycle)
system.cpu2.decode.blockedCycles              7835555                       # Number of cycles decode is blocked (Cycle)
system.cpu2.decode.runCycles                   521286                       # Number of cycles decode is running (Cycle)
system.cpu2.decode.unblockCycles               194570                       # Number of cycles decode is unblocking (Cycle)
system.cpu2.decode.squashCycles                 19275                       # Number of cycles decode is squashing (Cycle)
system.cpu2.decode.branchResolved              253935                       # Number of times decode resolved a branch (Count)
system.cpu2.decode.branchMispred                 1205                       # Number of times decode detected a branch misprediction (Count)
system.cpu2.decode.decodedInsts               5003598                       # Number of instructions handled by decode (Count)
system.cpu2.decode.squashedInsts                 5649                       # Number of squashed instructions handled by decode (Count)
system.cpu2.fetch.icacheStallCycles            461814                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu2.fetch.insts                       3014945                       # Number of instructions fetch has processed (Count)
system.cpu2.fetch.branches                     516091                       # Number of branches that fetch encountered (Count)
system.cpu2.fetch.predictedBranches            286449                       # Number of branches that fetch has predicted taken (Count)
system.cpu2.fetch.cycles                      8330663                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu2.fetch.squashCycles                  40916                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu2.fetch.miscStallCycles               14900                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu2.fetch.pendingTrapStallCycles        17083                       # Number of stall cycles due to pending traps (Cycle)
system.cpu2.fetch.icacheWaitRetryStallCycles       208612                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu2.fetch.cacheLines                   266112                       # Number of cache lines fetched (Count)
system.cpu2.fetch.icacheSquashes                 4806                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu2.fetch.nisnDist::samples           9053530                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::mean             0.586462                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::stdev            1.930799                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::0                 8175229     90.30%     90.30% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::1                   41988      0.46%     90.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::2                   39892      0.44%     91.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::3                   68281      0.75%     91.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::4                  137721      1.52%     93.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::5                   60236      0.67%     94.14% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::6                   33425      0.37%     94.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::7                   43738      0.48%     95.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::8                  453020      5.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::total             9053530                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.branchRate                 0.050620                       # Number of branch fetches per cycle (Ratio)
system.cpu2.fetch.rate                       0.295714                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu2.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu2.iew.squashCycles                    19275                       # Number of cycles IEW is squashing (Cycle)
system.cpu2.iew.blockCycles                   5150265                       # Number of cycles IEW is blocking (Cycle)
system.cpu2.iew.unblockCycles                  157640                       # Number of cycles IEW is unblocking (Cycle)
system.cpu2.iew.dispatchedInsts               4818786                       # Number of instructions dispatched to IQ (Count)
system.cpu2.iew.dispSquashedInsts                1079                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu2.iew.dispLoadInsts                  658394                       # Number of dispatched load instructions (Count)
system.cpu2.iew.dispStoreInsts                 216943                       # Number of dispatched store instructions (Count)
system.cpu2.iew.dispNonSpecInsts                  901                       # Number of dispatched non-speculative instructions (Count)
system.cpu2.iew.iqFullEvents                     7231                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu2.iew.lsqFullEvents                  145295                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu2.iew.memOrderViolationEvents           156                       # Number of memory order violations (Count)
system.cpu2.iew.predictedTakenIncorrect          7933                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu2.iew.predictedNotTakenIncorrect        12859                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu2.iew.branchMispredicts               20792                       # Number of branch mispredicts detected at execute (Count)
system.cpu2.iew.instsToCommit                 4407947                       # Cumulative count of insts sent to commit (Count)
system.cpu2.iew.writebackCount                4395917                       # Cumulative count of insts written-back (Count)
system.cpu2.iew.producerInst                  3541677                       # Number of instructions producing a value (Count)
system.cpu2.iew.consumerInst                  6502581                       # Number of instructions consuming a value (Count)
system.cpu2.iew.wbRate                       0.431164                       # Insts written-back per cycle ((Count/Cycle))
system.cpu2.iew.wbFanout                     0.544657                       # Average fanout of values written-back ((Count/Count))
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu2.lsq0.forwLoads                      58929                       # Number of loads that had data forwarded from stores (Count)
system.cpu2.lsq0.squashedLoads                 137362                       # Number of loads squashed (Count)
system.cpu2.lsq0.ignoredResponses                  98                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu2.lsq0.memOrderViolation                156                       # Number of memory ordering violations (Count)
system.cpu2.lsq0.squashedStores                 37794                       # Number of stores squashed (Count)
system.cpu2.lsq0.rescheduledLoads                  15                       # Number of loads that were rescheduled (Count)
system.cpu2.lsq0.blockedByCache                  2107                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu2.lsq0.loadToUse::samples            520954                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::mean            64.183389                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::stdev          216.911683                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::0-9                475696     91.31%     91.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::10-19                  77      0.01%     91.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::20-29                  67      0.01%     91.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::30-39                  85      0.02%     91.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::40-49                  91      0.02%     91.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::50-59                  83      0.02%     91.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::60-69                  66      0.01%     91.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::70-79                  59      0.01%     91.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::80-89                  61      0.01%     91.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::90-99                  49      0.01%     91.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::100-109                42      0.01%     91.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::110-119                82      0.02%     91.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::120-129                81      0.02%     91.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::130-139                53      0.01%     91.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::140-149                53      0.01%     91.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::150-159                76      0.01%     91.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::160-169               103      0.02%     91.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::170-179               115      0.02%     91.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::180-189               595      0.11%     91.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::190-199                67      0.01%     91.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::200-209                33      0.01%     91.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::210-219                49      0.01%     91.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::220-229                74      0.01%     91.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::230-239               113      0.02%     91.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::240-249               495      0.10%     91.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::250-259                30      0.01%     91.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::260-269                35      0.01%     91.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::270-279                51      0.01%     91.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::280-289                94      0.02%     91.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::290-299               169      0.03%     91.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::overflows           42210      8.10%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::max_value            2625                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::total              520954                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.mmu.dtb.rdAccesses                 625086                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses                 204806                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                     3216                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                      427                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses                 268791                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                     3291                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::ON   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.rename.squashCycles                 19275                       # Number of cycles rename is squashing (Cycle)
system.cpu2.rename.idleCycles                  556311                       # Number of cycles rename is idle (Cycle)
system.cpu2.rename.blockCycles                6850022                       # Number of cycles rename is blocking (Cycle)
system.cpu2.rename.serializeStallCycles         23211                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu2.rename.runCycles                   633079                       # Number of cycles rename is running (Cycle)
system.cpu2.rename.unblockCycles               971632                       # Number of cycles rename is unblocking (Cycle)
system.cpu2.rename.renamedInsts               4923181                       # Number of instructions processed by rename (Count)
system.cpu2.rename.ROBFullEvents               105106                       # Number of times rename has blocked due to ROB full (Count)
system.cpu2.rename.IQFullEvents                245456                       # Number of times rename has blocked due to IQ full (Count)
system.cpu2.rename.LQFullEvents                150045                       # Number of times rename has blocked due to LQ full (Count)
system.cpu2.rename.SQFullEvents                523885                       # Number of times rename has blocked due to SQ full (Count)
system.cpu2.rename.fullRegistersEvents           3024                       # Number of times there has been no free registers (Count)
system.cpu2.rename.renamedOperands           10375213                       # Number of destination operands rename has renamed (Count)
system.cpu2.rename.lookups                   18608715                       # Number of register rename lookups that rename has made (Count)
system.cpu2.rename.intLookups                 6925859                       # Number of integer rename lookups (Count)
system.cpu2.rename.fpLookups                   184366                       # Number of floating rename lookups (Count)
system.cpu2.rename.committedMaps              8018327                       # Number of HB maps that are committed (Count)
system.cpu2.rename.undoneMaps                 2356886                       # Number of HB maps that are undone due to squashing (Count)
system.cpu2.rename.serializing                    875                       # count of serializing insts renamed (Count)
system.cpu2.rename.tempSerializing                859                       # count of temporary serializing insts renamed (Count)
system.cpu2.rename.skidInsts                   891616                       # count of insts added to the skid buffer (Count)
system.cpu2.rob.reads                        13489314                       # The number of ROB reads (Count)
system.cpu2.rob.writes                        9770004                       # The number of ROB writes (Count)
system.cpu2.thread_0.numInsts                 2172886                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                   3772129                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.workload.numSyscalls                   63                       # Number of system calls (Count)
system.cpu3.numCycles                        10564886                       # Number of cpu cycles simulated (Cycle)
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.instsAdded                        4817450                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu3.nonSpecInstsAdded                    1099                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu3.instsIssued                       4456240                       # Number of instructions issued (Count)
system.cpu3.squashedInstsIssued                  2871                       # Number of squashed instructions issued (Count)
system.cpu3.squashedInstsExamined             1046420                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu3.squashedOperandsExamined          2253952                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu3.squashedNonSpecRemoved                246                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu3.numIssuedDist::samples            9344967                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::mean              0.476860                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::stdev             1.404200                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::0                  8098940     86.67%     86.67% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::1                   199018      2.13%     88.80% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::2                   228056      2.44%     91.24% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::3                   239805      2.57%     93.80% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::4                   194735      2.08%     95.89% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::5                   149039      1.59%     97.48% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::6                   128757      1.38%     98.86% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::7                    67918      0.73%     99.59% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::8                    38699      0.41%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::total              9344967                       # Number of insts issued each cycle (Count)
system.cpu3.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntAlu                  44229     66.87%     66.87% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntMult                     0      0.00%     66.87% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntDiv                      0      0.00%     66.87% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatAdd                    0      0.00%     66.87% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCmp                    0      0.00%     66.87% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCvt                    2      0.00%     66.88% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMult                   0      0.00%     66.88% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMultAcc                0      0.00%     66.88% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatDiv                    0      0.00%     66.88% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMisc                   0      0.00%     66.88% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatSqrt                   0      0.00%     66.88% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAdd                     0      0.00%     66.88% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAddAcc                  0      0.00%     66.88% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAlu                   122      0.18%     67.06% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCmp                     0      0.00%     67.06% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCvt                   121      0.18%     67.25% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMisc                    1      0.00%     67.25% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMult                    0      0.00%     67.25% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMultAcc                 0      0.00%     67.25% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShift                 136      0.21%     67.45% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShiftAcc                0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdDiv                     0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSqrt                    0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAdd                0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAlu                0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCmp                0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCvt                0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatDiv                0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMisc               0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMult               0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMultAcc            0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatSqrt               0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAdd               0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAlu               0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceCmp               0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceAdd            0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceCmp            0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAes                     0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAesMix                  0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash                0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash2               0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash              0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash2             0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma2               0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma3               0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdPredAlu                 0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemRead                 11971     18.10%     85.55% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemWrite                 7701     11.64%     97.20% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemRead             1404      2.12%     99.32% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemWrite             450      0.68%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statIssuedInstType_0::No_OpClass        18334      0.41%      0.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntAlu      3494405     78.42%     78.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntMult           34      0.00%     78.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntDiv        38193      0.86%     79.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatAdd         4296      0.10%     79.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCmp            0      0.00%     79.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCvt         1662      0.04%     79.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMult            0      0.00%     79.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMultAcc            0      0.00%     79.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatDiv            0      0.00%     79.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMisc            0      0.00%     79.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatSqrt            0      0.00%     79.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAdd         8190      0.18%     80.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAddAcc            0      0.00%     80.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAlu        16711      0.38%     80.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCmp            0      0.00%     80.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCvt        18275      0.41%     80.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMisc         8667      0.19%     80.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMult            0      0.00%     80.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMultAcc            0      0.00%     80.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShift         2458      0.06%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShiftAcc            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdDiv            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSqrt            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAdd            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAlu            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCmp            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCvt            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatDiv            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMisc            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMult            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAdd            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAlu            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceCmp            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAes            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAesMix            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma2            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma3            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdPredAlu            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemRead       605223     13.58%     94.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemWrite       188714      4.23%     98.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemRead        33171      0.74%     99.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemWrite        17907      0.40%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::total       4456240                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.issueRate                        0.421797                       # Inst issue rate ((Count/Cycle))
system.cpu3.fuBusy                              66137                       # FU busy when requested (Count)
system.cpu3.fuBusyRate                       0.014841                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu3.intInstQueueReads                18099067                       # Number of integer instruction queue reads (Count)
system.cpu3.intInstQueueWrites                5692686                       # Number of integer instruction queue writes (Count)
system.cpu3.intInstQueueWakeupAccesses        4287682                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu3.fpInstQueueReads                   227388                       # Number of floating instruction queue reads (Count)
system.cpu3.fpInstQueueWrites                  172429                       # Number of floating instruction queue writes (Count)
system.cpu3.fpInstQueueWakeupAccesses          108733                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu3.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu3.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu3.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu3.intAluAccesses                    4389372                       # Number of integer alu accesses (Count)
system.cpu3.fpAluAccesses                      114671                       # Number of floating point alu accesses (Count)
system.cpu3.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu3.numInsts                          4425899                       # Number of executed instructions (Count)
system.cpu3.numLoadInsts                       630759                       # Number of load instructions executed (Count)
system.cpu3.numSquashedInsts                    30341                       # Number of squashed instructions skipped in execute (Count)
system.cpu3.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu3.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu3.numRefs                            835407                       # Number of memory reference insts executed (Count)
system.cpu3.numBranches                        399686                       # Number of branches executed (Count)
system.cpu3.numStoreInsts                      204648                       # Number of stores executed (Count)
system.cpu3.numRate                          0.418925                       # Inst execution rate ((Count/Cycle))
system.cpu3.timesIdled                           2352                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu3.idleCycles                        1219919                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu3.committedInsts                    2172886                       # Number of Instructions Simulated (Count)
system.cpu3.committedOps                      3772129                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu3.cpi                              4.862145                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu3.totalCpi                         4.862145                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu3.ipc                              0.205671                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu3.totalIpc                         0.205671                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu3.intRegfileReads                   5997472                       # Number of integer regfile reads (Count)
system.cpu3.intRegfileWrites                  3439191                       # Number of integer regfile writes (Count)
system.cpu3.fpRegfileReads                     147167                       # Number of floating regfile reads (Count)
system.cpu3.fpRegfileWrites                     81856                       # Number of floating regfile writes (Count)
system.cpu3.ccRegfileReads                    2519922                       # number of cc regfile reads (Count)
system.cpu3.ccRegfileWrites                   2046258                       # number of cc regfile writes (Count)
system.cpu3.miscRegfileReads                  1679115                       # number of misc regfile reads (Count)
system.cpu3.miscRegfileWrites                     846                       # number of misc regfile writes (Count)
system.cpu3.MemDepUnit__0.insertedLoads        658384                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.insertedStores       216680                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.conflictingLoads        18492                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__0.conflictingStores         9238                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.branchPred.lookups                 516150                       # Number of BP lookups (Count)
system.cpu3.branchPred.condPredicted           457047                       # Number of conditional branches predicted (Count)
system.cpu3.branchPred.condIncorrect            17167                       # Number of conditional branches incorrect (Count)
system.cpu3.branchPred.BTBLookups              272008                       # Number of BTB lookups (Count)
system.cpu3.branchPred.BTBUpdates                8692                       # Number of BTB updates (Count)
system.cpu3.branchPred.BTBHits                 267925                       # Number of BTB hits (Count)
system.cpu3.branchPred.BTBHitRatio           0.984989                       # BTB Hit Ratio (Ratio)
system.cpu3.branchPred.RASUsed                  13413                       # Number of times the RAS was used to get a target. (Count)
system.cpu3.branchPred.RASIncorrect                 7                       # Number of incorrect RAS predictions. (Count)
system.cpu3.branchPred.indirectLookups           9885                       # Number of indirect predictor lookups. (Count)
system.cpu3.branchPred.indirectHits              5169                       # Number of indirect target hits. (Count)
system.cpu3.branchPred.indirectMisses            4716                       # Number of indirect misses. (Count)
system.cpu3.branchPred.indirectMispredicted         1171                       # Number of mispredicted indirect branches. (Count)
system.cpu3.commit.commitSquashedInsts        1037297                       # The number of squashed insts skipped by commit (Count)
system.cpu3.commit.commitNonSpecStalls            853                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu3.commit.branchMispredicts            18614                       # The number of times a branch was mispredicted (Count)
system.cpu3.commit.numCommittedDist::samples      9194371                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::mean     0.410265                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::stdev     1.464991                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::0        8234023     89.56%     89.56% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::1         230427      2.51%     92.06% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::2          92912      1.01%     93.07% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::3         241865      2.63%     95.70% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::4          45626      0.50%     96.20% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::5          99460      1.08%     97.28% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::6          15608      0.17%     97.45% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::7          18769      0.20%     97.65% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::8         215681      2.35%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::total      9194371                       # Number of insts commited each cycle (Count)
system.cpu3.commit.instsCommitted             2172886                       # Number of instructions committed (Count)
system.cpu3.commit.opsCommitted               3772129                       # Number of ops (including micro ops) committed (Count)
system.cpu3.commit.memRefs                     700181                       # Number of memory references committed (Count)
system.cpu3.commit.loads                       521032                       # Number of loads committed (Count)
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu3.commit.membars                          2                       # Number of memory barriers committed (Count)
system.cpu3.commit.branches                    363718                       # Number of branches committed (Count)
system.cpu3.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu3.commit.floating                     80373                       # Number of committed floating point instructions. (Count)
system.cpu3.commit.integer                    3713390                       # Number of committed integer instructions. (Count)
system.cpu3.commit.functionCalls                 9592                       # Number of function calls committed. (Count)
system.cpu3.commit.committedInstType_0::No_OpClass        10772      0.29%      0.29% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntAlu      2980762     79.02%     79.31% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntMult           29      0.00%     79.31% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntDiv        35830      0.95%     80.26% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatAdd         3175      0.08%     80.34% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCmp            0      0.00%     80.34% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCvt         1504      0.04%     80.38% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMult            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMultAcc            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatDiv            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMisc            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatSqrt            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAdd         6610      0.18%     80.56% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAddAcc            0      0.00%     80.56% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAlu        11924      0.32%     80.87% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCmp            0      0.00%     80.87% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCvt        12922      0.34%     81.21% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMisc         7067      0.19%     81.40% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMult            0      0.00%     81.40% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMultAcc            0      0.00%     81.40% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShift         1353      0.04%     81.44% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdDiv            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSqrt            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAdd            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMult            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAes            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAesMix            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemRead       499997     13.26%     94.69% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemWrite       165235      4.38%     99.07% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemRead        21035      0.56%     99.63% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemWrite        13914      0.37%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::total      3772129                       # Class of committed instruction (Count)
system.cpu3.commit.commitEligibleSamples       215681                       # number cycles where commit BW limit reached (Cycle)
system.cpu3.decode.idleCycles                  482995                       # Number of cycles decode is idle (Cycle)
system.cpu3.decode.blockedCycles              8126950                       # Number of cycles decode is blocked (Cycle)
system.cpu3.decode.runCycles                   520894                       # Number of cycles decode is running (Cycle)
system.cpu3.decode.unblockCycles               194791                       # Number of cycles decode is unblocking (Cycle)
system.cpu3.decode.squashCycles                 19337                       # Number of cycles decode is squashing (Cycle)
system.cpu3.decode.branchResolved              253947                       # Number of times decode resolved a branch (Count)
system.cpu3.decode.branchMispred                 1205                       # Number of times decode detected a branch misprediction (Count)
system.cpu3.decode.decodedInsts               5003015                       # Number of instructions handled by decode (Count)
system.cpu3.decode.squashedInsts                 5602                       # Number of squashed instructions handled by decode (Count)
system.cpu3.fetch.icacheStallCycles            465614                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu3.fetch.insts                       3015458                       # Number of instructions fetch has processed (Count)
system.cpu3.fetch.branches                     516150                       # Number of branches that fetch encountered (Count)
system.cpu3.fetch.predictedBranches            286507                       # Number of branches that fetch has predicted taken (Count)
system.cpu3.fetch.cycles                      8608616                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu3.fetch.squashCycles                  41032                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu3.fetch.miscStallCycles               14894                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu3.fetch.pendingTrapStallCycles        17443                       # Number of stall cycles due to pending traps (Cycle)
system.cpu3.fetch.icacheWaitRetryStallCycles       217884                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu3.fetch.cacheLines                   266146                       # Number of cache lines fetched (Count)
system.cpu3.fetch.icacheSquashes                 4813                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu3.fetch.nisnDist::samples           9344967                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::mean             0.568226                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::stdev            1.903311                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::0                 8466630     90.60%     90.60% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::1                   42013      0.45%     91.05% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::2                   39822      0.43%     91.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::3                   68310      0.73%     92.21% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::4                  137749      1.47%     93.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::5                   60207      0.64%     94.33% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::6                   33372      0.36%     94.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::7                   43708      0.47%     95.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::8                  453156      4.85%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::total             9344967                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.branchRate                 0.048855                       # Number of branch fetches per cycle (Ratio)
system.cpu3.fetch.rate                       0.285423                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu3.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu3.iew.squashCycles                    19337                       # Number of cycles IEW is squashing (Cycle)
system.cpu3.iew.blockCycles                   5344935                       # Number of cycles IEW is blocking (Cycle)
system.cpu3.iew.unblockCycles                  164744                       # Number of cycles IEW is unblocking (Cycle)
system.cpu3.iew.dispatchedInsts               4818549                       # Number of instructions dispatched to IQ (Count)
system.cpu3.iew.dispSquashedInsts                1108                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu3.iew.dispLoadInsts                  658384                       # Number of dispatched load instructions (Count)
system.cpu3.iew.dispStoreInsts                 216680                       # Number of dispatched store instructions (Count)
system.cpu3.iew.dispNonSpecInsts                  900                       # Number of dispatched non-speculative instructions (Count)
system.cpu3.iew.iqFullEvents                     7291                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu3.iew.lsqFullEvents                  152311                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu3.iew.memOrderViolationEvents           152                       # Number of memory order violations (Count)
system.cpu3.iew.predictedTakenIncorrect          7950                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu3.iew.predictedNotTakenIncorrect        12890                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu3.iew.branchMispredicts               20840                       # Number of branch mispredicts detected at execute (Count)
system.cpu3.iew.instsToCommit                 4408442                       # Cumulative count of insts sent to commit (Count)
system.cpu3.iew.writebackCount                4396415                       # Cumulative count of insts written-back (Count)
system.cpu3.iew.producerInst                  3542094                       # Number of instructions producing a value (Count)
system.cpu3.iew.consumerInst                  6503551                       # Number of instructions consuming a value (Count)
system.cpu3.iew.wbRate                       0.416135                       # Insts written-back per cycle ((Count/Cycle))
system.cpu3.iew.wbFanout                     0.544640                       # Average fanout of values written-back ((Count/Count))
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu3.lsq0.forwLoads                      58942                       # Number of loads that had data forwarded from stores (Count)
system.cpu3.lsq0.squashedLoads                 137352                       # Number of loads squashed (Count)
system.cpu3.lsq0.ignoredResponses                 101                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu3.lsq0.memOrderViolation                152                       # Number of memory ordering violations (Count)
system.cpu3.lsq0.squashedStores                 37531                       # Number of stores squashed (Count)
system.cpu3.lsq0.rescheduledLoads                  15                       # Number of loads that were rescheduled (Count)
system.cpu3.lsq0.blockedByCache                  2105                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu3.lsq0.loadToUse::samples            520954                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::mean            66.274761                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::stdev          223.857462                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::0-9                475887     91.35%     91.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::10-19                  58      0.01%     91.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::20-29                  52      0.01%     91.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::30-39                  61      0.01%     91.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::40-49                  65      0.01%     91.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::50-59                  65      0.01%     91.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::60-69                  57      0.01%     91.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::70-79                  49      0.01%     91.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::80-89                  37      0.01%     91.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::90-99                  48      0.01%     91.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::100-109                68      0.01%     91.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::110-119                44      0.01%     91.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::120-129                66      0.01%     91.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::130-139                47      0.01%     91.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::140-149                39      0.01%     91.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::150-159                50      0.01%     91.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::160-169                84      0.02%     91.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::170-179               144      0.03%     91.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::180-189               569      0.11%     91.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::190-199                29      0.01%     91.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::200-209                56      0.01%     91.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::210-219                79      0.02%     91.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::220-229                96      0.02%     91.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::230-239               134      0.03%     91.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::240-249               509      0.10%     91.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::250-259                37      0.01%     91.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::260-269                39      0.01%     91.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::270-279                63      0.01%     91.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::280-289                73      0.01%     91.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::290-299               130      0.02%     91.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::overflows           42219      8.10%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::max_value            2521                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::total              520954                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.mmu.dtb.rdAccesses                 625125                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses                 204659                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                     3104                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                      431                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses                 268861                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                     3251                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::ON   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.rename.squashCycles                 19337                       # Number of cycles rename is squashing (Cycle)
system.cpu3.rename.idleCycles                  556510                       # Number of cycles rename is idle (Cycle)
system.cpu3.rename.blockCycles                7104989                       # Number of cycles rename is blocking (Cycle)
system.cpu3.rename.serializeStallCycles         23390                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu3.rename.runCycles                   632826                       # Number of cycles rename is running (Cycle)
system.cpu3.rename.unblockCycles              1007915                       # Number of cycles rename is unblocking (Cycle)
system.cpu3.rename.renamedInsts               4922780                       # Number of instructions processed by rename (Count)
system.cpu3.rename.ROBFullEvents               108257                       # Number of times rename has blocked due to ROB full (Count)
system.cpu3.rename.IQFullEvents                251194                       # Number of times rename has blocked due to IQ full (Count)
system.cpu3.rename.LQFullEvents                159181                       # Number of times rename has blocked due to LQ full (Count)
system.cpu3.rename.SQFullEvents                550854                       # Number of times rename has blocked due to SQ full (Count)
system.cpu3.rename.fullRegistersEvents           2878                       # Number of times there has been no free registers (Count)
system.cpu3.rename.renamedOperands           10375292                       # Number of destination operands rename has renamed (Count)
system.cpu3.rename.lookups                   18607691                       # Number of register rename lookups that rename has made (Count)
system.cpu3.rename.intLookups                 6925316                       # Number of integer rename lookups (Count)
system.cpu3.rename.fpLookups                   184521                       # Number of floating rename lookups (Count)
system.cpu3.rename.committedMaps              8018327                       # Number of HB maps that are committed (Count)
system.cpu3.rename.undoneMaps                 2356965                       # Number of HB maps that are undone due to squashing (Count)
system.cpu3.rename.serializing                    877                       # count of serializing insts renamed (Count)
system.cpu3.rename.tempSerializing                860                       # count of temporary serializing insts renamed (Count)
system.cpu3.rename.skidInsts                   892940                       # count of insts added to the skid buffer (Count)
system.cpu3.rob.reads                        13780394                       # The number of ROB reads (Count)
system.cpu3.rob.writes                        9769675                       # The number of ROB writes (Count)
system.cpu3.thread_0.numInsts                 2172886                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                   3772129                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.workload.numSyscalls                   63                       # Number of system calls (Count)
system.cpu4.numCycles                        10258289                       # Number of cpu cycles simulated (Cycle)
system.cpu4.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu4.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu4.instsAdded                        4817434                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu4.nonSpecInstsAdded                    1098                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu4.instsIssued                       4455413                       # Number of instructions issued (Count)
system.cpu4.squashedInstsIssued                  2911                       # Number of squashed instructions issued (Count)
system.cpu4.squashedInstsExamined             1046403                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu4.squashedOperandsExamined          2258181                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu4.squashedNonSpecRemoved                245                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu4.numIssuedDist::samples            9100053                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::mean              0.489603                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::stdev             1.420652                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::0                  7854330     86.31%     86.31% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::1                   198752      2.18%     88.49% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::2                   228327      2.51%     91.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::3                   239632      2.63%     93.64% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::4                   194630      2.14%     95.78% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::5                   148897      1.64%     97.41% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::6                   128951      1.42%     98.83% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::7                    67872      0.75%     99.58% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::8                    38662      0.42%    100.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::total              9100053                       # Number of insts issued each cycle (Count)
system.cpu4.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntAlu                  44176     66.87%     66.87% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntMult                     0      0.00%     66.87% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntDiv                      0      0.00%     66.87% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatAdd                    0      0.00%     66.87% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatCmp                    0      0.00%     66.87% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatCvt                    1      0.00%     66.88% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMult                   0      0.00%     66.88% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMultAcc                0      0.00%     66.88% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatDiv                    0      0.00%     66.88% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMisc                   0      0.00%     66.88% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatSqrt                   0      0.00%     66.88% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAdd                     0      0.00%     66.88% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAddAcc                  0      0.00%     66.88% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAlu                   122      0.18%     67.06% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdCmp                     0      0.00%     67.06% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdCvt                   114      0.17%     67.23% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMisc                    1      0.00%     67.23% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMult                    0      0.00%     67.23% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMultAcc                 0      0.00%     67.23% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShift                 138      0.21%     67.44% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShiftAcc                0      0.00%     67.44% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdDiv                     0      0.00%     67.44% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSqrt                    0      0.00%     67.44% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatAdd                0      0.00%     67.44% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatAlu                0      0.00%     67.44% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatCmp                0      0.00%     67.44% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatCvt                0      0.00%     67.44% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatDiv                0      0.00%     67.44% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMisc               0      0.00%     67.44% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMult               0      0.00%     67.44% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMultAcc            0      0.00%     67.44% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatSqrt               0      0.00%     67.44% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceAdd               0      0.00%     67.44% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceAlu               0      0.00%     67.44% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceCmp               0      0.00%     67.44% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatReduceAdd            0      0.00%     67.44% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatReduceCmp            0      0.00%     67.44% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAes                     0      0.00%     67.44% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAesMix                  0      0.00%     67.44% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha1Hash                0      0.00%     67.44% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha1Hash2               0      0.00%     67.44% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha256Hash              0      0.00%     67.44% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha256Hash2             0      0.00%     67.44% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShaSigma2               0      0.00%     67.44% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShaSigma3               0      0.00%     67.44% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdPredAlu                 0      0.00%     67.44% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MemRead                 11969     18.12%     85.56% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MemWrite                 7684     11.63%     97.19% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMemRead             1402      2.12%     99.32% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMemWrite             451      0.68%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statIssuedInstType_0::No_OpClass        18209      0.41%      0.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntAlu      3493682     78.41%     78.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntMult           33      0.00%     78.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntDiv        38165      0.86%     79.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatAdd         4302      0.10%     79.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatCmp            0      0.00%     79.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatCvt         1672      0.04%     79.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMult            0      0.00%     79.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMultAcc            0      0.00%     79.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatDiv            0      0.00%     79.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMisc            0      0.00%     79.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatSqrt            0      0.00%     79.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAdd         8191      0.18%     80.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAddAcc            0      0.00%     80.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAlu        16710      0.38%     80.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdCmp            0      0.00%     80.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdCvt        18258      0.41%     80.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMisc         8672      0.19%     80.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMult            0      0.00%     80.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMultAcc            0      0.00%     80.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShift         2450      0.05%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShiftAcc            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdDiv            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSqrt            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatAdd            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatAlu            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatCmp            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatCvt            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatDiv            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMisc            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMult            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceAdd            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceAlu            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceCmp            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAes            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAesMix            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha1Hash            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha256Hash            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShaSigma2            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShaSigma3            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdPredAlu            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MemRead       605207     13.58%     94.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MemWrite       188755      4.24%     98.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMemRead        33157      0.74%     99.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMemWrite        17950      0.40%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::total       4455413                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.issueRate                        0.434323                       # Inst issue rate ((Count/Cycle))
system.cpu4.fuBusy                              66058                       # FU busy when requested (Count)
system.cpu4.fuBusyRate                       0.014826                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu4.intInstQueueReads                17852376                       # Number of integer instruction queue reads (Count)
system.cpu4.intInstQueueWrites                5692624                       # Number of integer instruction queue writes (Count)
system.cpu4.intInstQueueWakeupAccesses        4286640                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu4.fpInstQueueReads                   227472                       # Number of floating instruction queue reads (Count)
system.cpu4.fpInstQueueWrites                  172457                       # Number of floating instruction queue writes (Count)
system.cpu4.fpInstQueueWakeupAccesses          108776                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu4.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu4.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu4.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu4.intAluAccesses                    4388558                       # Number of integer alu accesses (Count)
system.cpu4.fpAluAccesses                      114704                       # Number of floating point alu accesses (Count)
system.cpu4.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu4.numInsts                          4424930                       # Number of executed instructions (Count)
system.cpu4.numLoadInsts                       630676                       # Number of load instructions executed (Count)
system.cpu4.numSquashedInsts                    30483                       # Number of squashed instructions skipped in execute (Count)
system.cpu4.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu4.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu4.numRefs                            835388                       # Number of memory reference insts executed (Count)
system.cpu4.numBranches                        399580                       # Number of branches executed (Count)
system.cpu4.numStoreInsts                      204712                       # Number of stores executed (Count)
system.cpu4.numRate                          0.431352                       # Inst execution rate ((Count/Cycle))
system.cpu4.timesIdled                           2330                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu4.idleCycles                        1158236                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu4.committedInsts                    2172886                       # Number of Instructions Simulated (Count)
system.cpu4.committedOps                      3772129                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu4.cpi                              4.721043                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu4.totalCpi                         4.721043                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu4.ipc                              0.211818                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu4.totalIpc                         0.211818                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu4.intRegfileReads                   5995757                       # Number of integer regfile reads (Count)
system.cpu4.intRegfileWrites                  3438397                       # Number of integer regfile writes (Count)
system.cpu4.fpRegfileReads                     147199                       # Number of floating regfile reads (Count)
system.cpu4.fpRegfileWrites                     81855                       # Number of floating regfile writes (Count)
system.cpu4.ccRegfileReads                    2518804                       # number of cc regfile reads (Count)
system.cpu4.ccRegfileWrites                   2045537                       # number of cc regfile writes (Count)
system.cpu4.miscRegfileReads                  1679075                       # number of misc regfile reads (Count)
system.cpu4.miscRegfileWrites                     846                       # number of misc regfile writes (Count)
system.cpu4.MemDepUnit__0.insertedLoads        658516                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__0.insertedStores       216841                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__0.conflictingLoads        18493                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__0.conflictingStores         9206                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.branchPred.lookups                 516043                       # Number of BP lookups (Count)
system.cpu4.branchPred.condPredicted           456869                       # Number of conditional branches predicted (Count)
system.cpu4.branchPred.condIncorrect            17159                       # Number of conditional branches incorrect (Count)
system.cpu4.branchPred.BTBLookups              271907                       # Number of BTB lookups (Count)
system.cpu4.branchPred.BTBUpdates                8685                       # Number of BTB updates (Count)
system.cpu4.branchPred.BTBHits                 267833                       # Number of BTB hits (Count)
system.cpu4.branchPred.BTBHitRatio           0.985017                       # BTB Hit Ratio (Ratio)
system.cpu4.branchPred.RASUsed                  13403                       # Number of times the RAS was used to get a target. (Count)
system.cpu4.branchPred.RASIncorrect                 7                       # Number of incorrect RAS predictions. (Count)
system.cpu4.branchPred.indirectLookups           9918                       # Number of indirect predictor lookups. (Count)
system.cpu4.branchPred.indirectHits              5144                       # Number of indirect target hits. (Count)
system.cpu4.branchPred.indirectMisses            4774                       # Number of indirect misses. (Count)
system.cpu4.branchPred.indirectMispredicted         1186                       # Number of mispredicted indirect branches. (Count)
system.cpu4.commit.commitSquashedInsts        1037426                       # The number of squashed insts skipped by commit (Count)
system.cpu4.commit.commitNonSpecStalls            853                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu4.commit.branchMispredicts            18462                       # The number of times a branch was mispredicted (Count)
system.cpu4.commit.numCommittedDist::samples      8949609                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::mean     0.421485                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::stdev     1.483391                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::0        7989477     89.27%     89.27% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::1         230166      2.57%     91.84% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::2          93002      1.04%     92.88% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::3         241846      2.70%     95.59% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::4          45564      0.51%     96.09% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::5          99441      1.11%     97.21% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::6          15566      0.17%     97.38% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::7          18812      0.21%     97.59% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::8         215735      2.41%    100.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::total      8949609                       # Number of insts commited each cycle (Count)
system.cpu4.commit.instsCommitted             2172886                       # Number of instructions committed (Count)
system.cpu4.commit.opsCommitted               3772129                       # Number of ops (including micro ops) committed (Count)
system.cpu4.commit.memRefs                     700181                       # Number of memory references committed (Count)
system.cpu4.commit.loads                       521032                       # Number of loads committed (Count)
system.cpu4.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu4.commit.membars                          2                       # Number of memory barriers committed (Count)
system.cpu4.commit.branches                    363718                       # Number of branches committed (Count)
system.cpu4.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu4.commit.floating                     80373                       # Number of committed floating point instructions. (Count)
system.cpu4.commit.integer                    3713390                       # Number of committed integer instructions. (Count)
system.cpu4.commit.functionCalls                 9592                       # Number of function calls committed. (Count)
system.cpu4.commit.committedInstType_0::No_OpClass        10772      0.29%      0.29% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntAlu      2980762     79.02%     79.31% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntMult           29      0.00%     79.31% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntDiv        35830      0.95%     80.26% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatAdd         3175      0.08%     80.34% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatCmp            0      0.00%     80.34% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatCvt         1504      0.04%     80.38% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMult            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMultAcc            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatDiv            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMisc            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatSqrt            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAdd         6610      0.18%     80.56% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAddAcc            0      0.00%     80.56% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAlu        11924      0.32%     80.87% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdCmp            0      0.00%     80.87% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdCvt        12922      0.34%     81.21% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMisc         7067      0.19%     81.40% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMult            0      0.00%     81.40% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMultAcc            0      0.00%     81.40% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShift         1353      0.04%     81.44% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShiftAcc            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdDiv            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSqrt            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatAdd            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatCmp            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatCvt            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatDiv            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMult            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAes            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAesMix            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MemRead       499997     13.26%     94.69% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MemWrite       165235      4.38%     99.07% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMemRead        21035      0.56%     99.63% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMemWrite        13914      0.37%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::total      3772129                       # Class of committed instruction (Count)
system.cpu4.commit.commitEligibleSamples       215735                       # number cycles where commit BW limit reached (Cycle)
system.cpu4.decode.idleCycles                  477543                       # Number of cycles decode is idle (Cycle)
system.cpu4.decode.blockedCycles              7887783                       # Number of cycles decode is blocked (Cycle)
system.cpu4.decode.runCycles                   520762                       # Number of cycles decode is running (Cycle)
system.cpu4.decode.unblockCycles               194783                       # Number of cycles decode is unblocking (Cycle)
system.cpu4.decode.squashCycles                 19182                       # Number of cycles decode is squashing (Cycle)
system.cpu4.decode.branchResolved              253924                       # Number of times decode resolved a branch (Count)
system.cpu4.decode.branchMispred                 1206                       # Number of times decode detected a branch misprediction (Count)
system.cpu4.decode.decodedInsts               5003402                       # Number of instructions handled by decode (Count)
system.cpu4.decode.squashedInsts                 5655                       # Number of squashed instructions handled by decode (Count)
system.cpu4.fetch.icacheStallCycles            463579                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu4.fetch.insts                       3015017                       # Number of instructions fetch has processed (Count)
system.cpu4.fetch.branches                     516043                       # Number of branches that fetch encountered (Count)
system.cpu4.fetch.predictedBranches            286380                       # Number of branches that fetch has predicted taken (Count)
system.cpu4.fetch.cycles                      8373196                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu4.fetch.squashCycles                  40732                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu4.fetch.miscStallCycles               14209                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu4.fetch.pendingTrapStallCycles        16425                       # Number of stall cycles due to pending traps (Cycle)
system.cpu4.fetch.icacheWaitRetryStallCycles       212278                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu4.fetch.cacheLines                   266088                       # Number of cache lines fetched (Count)
system.cpu4.fetch.icacheSquashes                 4737                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu4.fetch.nisnDist::samples           9100053                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::mean             0.583480                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::stdev            1.926393                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::0                 8221801     90.35%     90.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::1                   41938      0.46%     90.81% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::2                   39952      0.44%     91.25% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::3                   68199      0.75%     92.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::4                  137776      1.51%     93.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::5                   60130      0.66%     94.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::6                   33431      0.37%     94.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::7                   43684      0.48%     95.02% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::8                  453142      4.98%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::total             9100053                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.branchRate                 0.050305                       # Number of branch fetches per cycle (Ratio)
system.cpu4.fetch.rate                       0.293910                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu4.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu4.iew.squashCycles                    19182                       # Number of cycles IEW is squashing (Cycle)
system.cpu4.iew.blockCycles                   5195623                       # Number of cycles IEW is blocking (Cycle)
system.cpu4.iew.unblockCycles                  157505                       # Number of cycles IEW is unblocking (Cycle)
system.cpu4.iew.dispatchedInsts               4818532                       # Number of instructions dispatched to IQ (Count)
system.cpu4.iew.dispSquashedInsts                1102                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu4.iew.dispLoadInsts                  658516                       # Number of dispatched load instructions (Count)
system.cpu4.iew.dispStoreInsts                 216841                       # Number of dispatched store instructions (Count)
system.cpu4.iew.dispNonSpecInsts                  901                       # Number of dispatched non-speculative instructions (Count)
system.cpu4.iew.iqFullEvents                     7348                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu4.iew.lsqFullEvents                  144977                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu4.iew.memOrderViolationEvents           154                       # Number of memory order violations (Count)
system.cpu4.iew.predictedTakenIncorrect          7932                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu4.iew.predictedNotTakenIncorrect        12771                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu4.iew.branchMispredicts               20703                       # Number of branch mispredicts detected at execute (Count)
system.cpu4.iew.instsToCommit                 4407342                       # Cumulative count of insts sent to commit (Count)
system.cpu4.iew.writebackCount                4395416                       # Cumulative count of insts written-back (Count)
system.cpu4.iew.producerInst                  3541053                       # Number of instructions producing a value (Count)
system.cpu4.iew.consumerInst                  6501324                       # Number of instructions consuming a value (Count)
system.cpu4.iew.wbRate                       0.428475                       # Insts written-back per cycle ((Count/Cycle))
system.cpu4.iew.wbFanout                     0.544666                       # Average fanout of values written-back ((Count/Count))
system.cpu4.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu4.lsq0.forwLoads                      58914                       # Number of loads that had data forwarded from stores (Count)
system.cpu4.lsq0.squashedLoads                 137484                       # Number of loads squashed (Count)
system.cpu4.lsq0.ignoredResponses                  98                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu4.lsq0.memOrderViolation                154                       # Number of memory ordering violations (Count)
system.cpu4.lsq0.squashedStores                 37692                       # Number of stores squashed (Count)
system.cpu4.lsq0.rescheduledLoads                  14                       # Number of loads that were rescheduled (Count)
system.cpu4.lsq0.blockedByCache                  2126                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu4.lsq0.loadToUse::samples            520954                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::mean            64.862913                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::stdev          219.574329                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::0-9                475633     91.30%     91.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::10-19                  59      0.01%     91.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::20-29                 104      0.02%     91.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::30-39                  88      0.02%     91.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::40-49                  69      0.01%     91.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::50-59                  94      0.02%     91.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::60-69                  74      0.01%     91.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::70-79                  63      0.01%     91.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::80-89                  88      0.02%     91.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::90-99                  67      0.01%     91.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::100-109                55      0.01%     91.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::110-119                76      0.01%     91.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::120-129                82      0.02%     91.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::130-139                51      0.01%     91.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::140-149                44      0.01%     91.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::150-159                62      0.01%     91.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::160-169                81      0.02%     91.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::170-179               123      0.02%     91.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::180-189               576      0.11%     91.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::190-199                47      0.01%     91.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::200-209                55      0.01%     91.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::210-219                56      0.01%     91.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::220-229                79      0.02%     91.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::230-239               105      0.02%     91.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::240-249               451      0.09%     91.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::250-259                28      0.01%     91.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::260-269                35      0.01%     91.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::270-279                53      0.01%     91.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::280-289                94      0.02%     91.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::290-299               167      0.03%     91.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::overflows           42295      8.12%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::max_value            2456                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::total              520954                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.mmu.dtb.rdAccesses                 625012                       # TLB accesses on read requests (Count)
system.cpu4.mmu.dtb.wrAccesses                 204723                       # TLB accesses on write requests (Count)
system.cpu4.mmu.dtb.rdMisses                     3210                       # TLB misses on read requests (Count)
system.cpu4.mmu.dtb.wrMisses                      434                       # TLB misses on write requests (Count)
system.cpu4.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu4.mmu.itb.wrAccesses                 268661                       # TLB accesses on write requests (Count)
system.cpu4.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu4.mmu.itb.wrMisses                     3192                       # TLB misses on write requests (Count)
system.cpu4.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::ON   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.rename.squashCycles                 19182                       # Number of cycles rename is squashing (Cycle)
system.cpu4.rename.idleCycles                  551136                       # Number of cycles rename is idle (Cycle)
system.cpu4.rename.blockCycles                6910341                       # Number of cycles rename is blocking (Cycle)
system.cpu4.rename.serializeStallCycles         22202                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu4.rename.runCycles                   632642                       # Number of cycles rename is running (Cycle)
system.cpu4.rename.unblockCycles               964550                       # Number of cycles rename is unblocking (Cycle)
system.cpu4.rename.renamedInsts               4923124                       # Number of instructions processed by rename (Count)
system.cpu4.rename.ROBFullEvents               106623                       # Number of times rename has blocked due to ROB full (Count)
system.cpu4.rename.IQFullEvents                246210                       # Number of times rename has blocked due to IQ full (Count)
system.cpu4.rename.LQFullEvents                151464                       # Number of times rename has blocked due to LQ full (Count)
system.cpu4.rename.SQFullEvents                514684                       # Number of times rename has blocked due to SQ full (Count)
system.cpu4.rename.fullRegistersEvents           3166                       # Number of times there has been no free registers (Count)
system.cpu4.rename.renamedOperands           10374796                       # Number of destination operands rename has renamed (Count)
system.cpu4.rename.lookups                   18608232                       # Number of register rename lookups that rename has made (Count)
system.cpu4.rename.intLookups                 6925639                       # Number of integer rename lookups (Count)
system.cpu4.rename.fpLookups                   184581                       # Number of floating rename lookups (Count)
system.cpu4.rename.committedMaps              8018327                       # Number of HB maps that are committed (Count)
system.cpu4.rename.undoneMaps                 2356469                       # Number of HB maps that are undone due to squashing (Count)
system.cpu4.rename.serializing                    873                       # count of serializing insts renamed (Count)
system.cpu4.rename.tempSerializing                859                       # count of temporary serializing insts renamed (Count)
system.cpu4.rename.skidInsts                   893232                       # count of insts added to the skid buffer (Count)
system.cpu4.rob.reads                        13535694                       # The number of ROB reads (Count)
system.cpu4.rob.writes                        9769776                       # The number of ROB writes (Count)
system.cpu4.thread_0.numInsts                 2172886                       # Number of Instructions committed (Count)
system.cpu4.thread_0.numOps                   3772129                       # Number of Ops committed (Count)
system.cpu4.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu4.workload.numSyscalls                   63                       # Number of system calls (Count)
system.cpu5.numCycles                         9954997                       # Number of cpu cycles simulated (Cycle)
system.cpu5.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu5.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu5.instsAdded                        4818661                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu5.nonSpecInstsAdded                    1102                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu5.instsIssued                       4456576                       # Number of instructions issued (Count)
system.cpu5.squashedInstsIssued                  2911                       # Number of squashed instructions issued (Count)
system.cpu5.squashedInstsExamined             1047634                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu5.squashedOperandsExamined          2261256                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu5.squashedNonSpecRemoved                249                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu5.numIssuedDist::samples            8794120                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::mean              0.506768                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::stdev             1.442429                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::0                  7548538     85.84%     85.84% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::1                   198502      2.26%     88.09% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::2                   227642      2.59%     90.68% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::3                   240269      2.73%     93.41% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::4                   194743      2.21%     95.63% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::5                   148778      1.69%     97.32% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::6                   129078      1.47%     98.79% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::7                    67907      0.77%     99.56% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::8                    38663      0.44%    100.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::total              8794120                       # Number of insts issued each cycle (Count)
system.cpu5.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntAlu                  44290     66.90%     66.90% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntMult                     0      0.00%     66.90% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntDiv                      0      0.00%     66.90% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatAdd                    0      0.00%     66.90% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatCmp                    0      0.00%     66.90% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatCvt                    0      0.00%     66.90% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMult                   0      0.00%     66.90% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMultAcc                0      0.00%     66.90% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatDiv                    0      0.00%     66.90% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMisc                   0      0.00%     66.90% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatSqrt                   0      0.00%     66.90% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAdd                     0      0.00%     66.90% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAddAcc                  0      0.00%     66.90% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAlu                   121      0.18%     67.09% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdCmp                     0      0.00%     67.09% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdCvt                   119      0.18%     67.27% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMisc                    1      0.00%     67.27% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMult                    0      0.00%     67.27% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMultAcc                 0      0.00%     67.27% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShift                 138      0.21%     67.48% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShiftAcc                0      0.00%     67.48% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdDiv                     0      0.00%     67.48% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSqrt                    0      0.00%     67.48% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatAdd                0      0.00%     67.48% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatAlu                0      0.00%     67.48% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatCmp                0      0.00%     67.48% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatCvt                0      0.00%     67.48% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatDiv                0      0.00%     67.48% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMisc               0      0.00%     67.48% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMult               0      0.00%     67.48% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMultAcc            0      0.00%     67.48% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatSqrt               0      0.00%     67.48% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceAdd               0      0.00%     67.48% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceAlu               0      0.00%     67.48% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceCmp               0      0.00%     67.48% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatReduceAdd            0      0.00%     67.48% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatReduceCmp            0      0.00%     67.48% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAes                     0      0.00%     67.48% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAesMix                  0      0.00%     67.48% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha1Hash                0      0.00%     67.48% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha1Hash2               0      0.00%     67.48% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha256Hash              0      0.00%     67.48% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha256Hash2             0      0.00%     67.48% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShaSigma2               0      0.00%     67.48% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShaSigma3               0      0.00%     67.48% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdPredAlu                 0      0.00%     67.48% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MemRead                 11968     18.08%     85.55% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MemWrite                 7716     11.66%     97.21% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMemRead             1405      2.12%     99.33% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMemWrite             442      0.67%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statIssuedInstType_0::No_OpClass        18166      0.41%      0.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntAlu      3494622     78.41%     78.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntMult           33      0.00%     78.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntDiv        38208      0.86%     79.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatAdd         4301      0.10%     79.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatCmp            0      0.00%     79.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatCvt         1688      0.04%     79.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMult            0      0.00%     79.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMultAcc            0      0.00%     79.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatDiv            0      0.00%     79.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMisc            0      0.00%     79.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatSqrt            0      0.00%     79.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAdd         8184      0.18%     80.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAddAcc            0      0.00%     80.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAlu        16713      0.38%     80.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdCmp            0      0.00%     80.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdCvt        18221      0.41%     80.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMisc         8672      0.19%     80.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMult            0      0.00%     80.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMultAcc            0      0.00%     80.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShift         2451      0.05%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShiftAcc            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdDiv            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSqrt            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatAdd            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatAlu            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatCmp            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatCvt            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatDiv            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMisc            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMult            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceAdd            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceAlu            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceCmp            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAes            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAesMix            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha1Hash            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha256Hash            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShaSigma2            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShaSigma3            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdPredAlu            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MemRead       605422     13.58%     94.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MemWrite       188781      4.24%     98.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMemRead        33171      0.74%     99.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMemWrite        17943      0.40%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::total       4456576                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.issueRate                        0.447672                       # Inst issue rate ((Count/Cycle))
system.cpu5.fuBusy                              66200                       # FU busy when requested (Count)
system.cpu5.fuBusyRate                       0.014854                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu5.intInstQueueReads                17549003                       # Number of integer instruction queue reads (Count)
system.cpu5.intInstQueueWrites                5694931                       # Number of integer instruction queue writes (Count)
system.cpu5.intInstQueueWakeupAccesses        4287658                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu5.fpInstQueueReads                   227380                       # Number of floating instruction queue reads (Count)
system.cpu5.fpInstQueueWrites                  172609                       # Number of floating instruction queue writes (Count)
system.cpu5.fpInstQueueWakeupAccesses          108707                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu5.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu5.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu5.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu5.intAluAccesses                    4389943                       # Number of integer alu accesses (Count)
system.cpu5.fpAluAccesses                      114667                       # Number of floating point alu accesses (Count)
system.cpu5.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu5.numInsts                          4425849                       # Number of executed instructions (Count)
system.cpu5.numLoadInsts                       630743                       # Number of load instructions executed (Count)
system.cpu5.numSquashedInsts                    30727                       # Number of squashed instructions skipped in execute (Count)
system.cpu5.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu5.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu5.numRefs                            835469                       # Number of memory reference insts executed (Count)
system.cpu5.numBranches                        399683                       # Number of branches executed (Count)
system.cpu5.numStoreInsts                      204726                       # Number of stores executed (Count)
system.cpu5.numRate                          0.444586                       # Inst execution rate ((Count/Cycle))
system.cpu5.timesIdled                           2362                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu5.idleCycles                        1160877                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu5.committedInsts                    2172886                       # Number of Instructions Simulated (Count)
system.cpu5.committedOps                      3772129                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu5.cpi                              4.581463                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu5.totalCpi                         4.581463                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu5.ipc                              0.218271                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu5.totalIpc                         0.218271                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu5.intRegfileReads                   5997467                       # Number of integer regfile reads (Count)
system.cpu5.intRegfileWrites                  3439259                       # Number of integer regfile writes (Count)
system.cpu5.fpRegfileReads                     147056                       # Number of floating regfile reads (Count)
system.cpu5.fpRegfileWrites                     81778                       # Number of floating regfile writes (Count)
system.cpu5.ccRegfileReads                    2519263                       # number of cc regfile reads (Count)
system.cpu5.ccRegfileWrites                   2045989                       # number of cc regfile writes (Count)
system.cpu5.miscRegfileReads                  1679305                       # number of misc regfile reads (Count)
system.cpu5.miscRegfileWrites                     846                       # number of misc regfile writes (Count)
system.cpu5.MemDepUnit__0.insertedLoads        658432                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__0.insertedStores       216856                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__0.conflictingLoads        18169                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__0.conflictingStores         7485                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.branchPred.lookups                 516173                       # Number of BP lookups (Count)
system.cpu5.branchPred.condPredicted           457041                       # Number of conditional branches predicted (Count)
system.cpu5.branchPred.condIncorrect            17130                       # Number of conditional branches incorrect (Count)
system.cpu5.branchPred.BTBLookups              272006                       # Number of BTB lookups (Count)
system.cpu5.branchPred.BTBUpdates                8674                       # Number of BTB updates (Count)
system.cpu5.branchPred.BTBHits                 267948                       # Number of BTB hits (Count)
system.cpu5.branchPred.BTBHitRatio           0.985081                       # BTB Hit Ratio (Ratio)
system.cpu5.branchPred.RASUsed                  13383                       # Number of times the RAS was used to get a target. (Count)
system.cpu5.branchPred.RASIncorrect                 7                       # Number of incorrect RAS predictions. (Count)
system.cpu5.branchPred.indirectLookups           9907                       # Number of indirect predictor lookups. (Count)
system.cpu5.branchPred.indirectHits              5163                       # Number of indirect target hits. (Count)
system.cpu5.branchPred.indirectMisses            4744                       # Number of indirect misses. (Count)
system.cpu5.branchPred.indirectMispredicted         1174                       # Number of mispredicted indirect branches. (Count)
system.cpu5.commit.commitSquashedInsts        1038705                       # The number of squashed insts skipped by commit (Count)
system.cpu5.commit.commitNonSpecStalls            853                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu5.commit.branchMispredicts            18394                       # The number of times a branch was mispredicted (Count)
system.cpu5.commit.numCommittedDist::samples      8643763                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::mean     0.436399                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::stdev     1.507299                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::0        7683791     88.89%     88.89% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::1         230029      2.66%     91.56% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::2          92908      1.07%     92.63% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::3         241861      2.80%     95.43% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::4          45641      0.53%     95.96% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::5          99393      1.15%     97.11% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::6          15564      0.18%     97.29% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::7          18820      0.22%     97.50% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::8         215756      2.50%    100.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::total      8643763                       # Number of insts commited each cycle (Count)
system.cpu5.commit.instsCommitted             2172886                       # Number of instructions committed (Count)
system.cpu5.commit.opsCommitted               3772129                       # Number of ops (including micro ops) committed (Count)
system.cpu5.commit.memRefs                     700181                       # Number of memory references committed (Count)
system.cpu5.commit.loads                       521032                       # Number of loads committed (Count)
system.cpu5.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu5.commit.membars                          2                       # Number of memory barriers committed (Count)
system.cpu5.commit.branches                    363718                       # Number of branches committed (Count)
system.cpu5.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu5.commit.floating                     80373                       # Number of committed floating point instructions. (Count)
system.cpu5.commit.integer                    3713390                       # Number of committed integer instructions. (Count)
system.cpu5.commit.functionCalls                 9592                       # Number of function calls committed. (Count)
system.cpu5.commit.committedInstType_0::No_OpClass        10772      0.29%      0.29% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntAlu      2980762     79.02%     79.31% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntMult           29      0.00%     79.31% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntDiv        35830      0.95%     80.26% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatAdd         3175      0.08%     80.34% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatCmp            0      0.00%     80.34% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatCvt         1504      0.04%     80.38% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMult            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMultAcc            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatDiv            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMisc            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatSqrt            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAdd         6610      0.18%     80.56% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAddAcc            0      0.00%     80.56% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAlu        11924      0.32%     80.87% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdCmp            0      0.00%     80.87% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdCvt        12922      0.34%     81.21% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMisc         7067      0.19%     81.40% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMult            0      0.00%     81.40% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMultAcc            0      0.00%     81.40% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShift         1353      0.04%     81.44% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShiftAcc            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdDiv            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSqrt            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatAdd            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatCmp            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatCvt            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatDiv            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMult            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAes            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAesMix            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MemRead       499997     13.26%     94.69% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MemWrite       165235      4.38%     99.07% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMemRead        21035      0.56%     99.63% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMemWrite        13914      0.37%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::total      3772129                       # Class of committed instruction (Count)
system.cpu5.commit.commitEligibleSamples       215756                       # number cycles where commit BW limit reached (Cycle)
system.cpu5.decode.idleCycles                  475500                       # Number of cycles decode is idle (Cycle)
system.cpu5.decode.blockedCycles              7583661                       # Number of cycles decode is blocked (Cycle)
system.cpu5.decode.runCycles                   521156                       # Number of cycles decode is running (Cycle)
system.cpu5.decode.unblockCycles               194687                       # Number of cycles decode is unblocking (Cycle)
system.cpu5.decode.squashCycles                 19116                       # Number of cycles decode is squashing (Cycle)
system.cpu5.decode.branchResolved              254033                       # Number of times decode resolved a branch (Count)
system.cpu5.decode.branchMispred                 1207                       # Number of times decode detected a branch misprediction (Count)
system.cpu5.decode.decodedInsts               5004600                       # Number of instructions handled by decode (Count)
system.cpu5.decode.squashedInsts                 5618                       # Number of squashed instructions handled by decode (Count)
system.cpu5.fetch.icacheStallCycles            457902                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu5.fetch.insts                       3015246                       # Number of instructions fetch has processed (Count)
system.cpu5.fetch.branches                     516173                       # Number of branches that fetch encountered (Count)
system.cpu5.fetch.predictedBranches            286494                       # Number of branches that fetch has predicted taken (Count)
system.cpu5.fetch.cycles                      8079643                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu5.fetch.squashCycles                  40598                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu5.fetch.miscStallCycles               14349                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu5.fetch.pendingTrapStallCycles        16003                       # Number of stall cycles due to pending traps (Cycle)
system.cpu5.fetch.icacheWaitRetryStallCycles       205924                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu5.fetch.cacheLines                   266022                       # Number of cache lines fetched (Count)
system.cpu5.fetch.icacheSquashes                 4765                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu5.fetch.nisnDist::samples           8794120                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::mean             0.603808                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::stdev            1.956515                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::0                 7915817     90.01%     90.01% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::1                   41932      0.48%     90.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::2                   39935      0.45%     90.94% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::3                   68248      0.78%     91.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::4                  137756      1.57%     93.29% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::5                   60210      0.68%     93.97% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::6                   33387      0.38%     94.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::7                   43666      0.50%     94.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::8                  453169      5.15%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::total             8794120                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.branchRate                 0.051851                       # Number of branch fetches per cycle (Ratio)
system.cpu5.fetch.rate                       0.302888                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu5.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu5.iew.squashCycles                    19116                       # Number of cycles IEW is squashing (Cycle)
system.cpu5.iew.blockCycles                   4993157                       # Number of cycles IEW is blocking (Cycle)
system.cpu5.iew.unblockCycles                  157358                       # Number of cycles IEW is unblocking (Cycle)
system.cpu5.iew.dispatchedInsts               4819763                       # Number of instructions dispatched to IQ (Count)
system.cpu5.iew.dispSquashedInsts                1087                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu5.iew.dispLoadInsts                  658432                       # Number of dispatched load instructions (Count)
system.cpu5.iew.dispStoreInsts                 216856                       # Number of dispatched store instructions (Count)
system.cpu5.iew.dispNonSpecInsts                  901                       # Number of dispatched non-speculative instructions (Count)
system.cpu5.iew.iqFullEvents                     7269                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu5.iew.lsqFullEvents                  144952                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu5.iew.memOrderViolationEvents           153                       # Number of memory order violations (Count)
system.cpu5.iew.predictedTakenIncorrect          7932                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu5.iew.predictedNotTakenIncorrect        12695                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu5.iew.branchMispredicts               20627                       # Number of branch mispredicts detected at execute (Count)
system.cpu5.iew.instsToCommit                 4408228                       # Cumulative count of insts sent to commit (Count)
system.cpu5.iew.writebackCount                4396365                       # Cumulative count of insts written-back (Count)
system.cpu5.iew.producerInst                  3542096                       # Number of instructions producing a value (Count)
system.cpu5.iew.consumerInst                  6503351                       # Number of instructions consuming a value (Count)
system.cpu5.iew.wbRate                       0.441624                       # Insts written-back per cycle ((Count/Cycle))
system.cpu5.iew.wbFanout                     0.544657                       # Average fanout of values written-back ((Count/Count))
system.cpu5.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu5.lsq0.forwLoads                      58815                       # Number of loads that had data forwarded from stores (Count)
system.cpu5.lsq0.squashedLoads                 137400                       # Number of loads squashed (Count)
system.cpu5.lsq0.ignoredResponses                  98                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu5.lsq0.memOrderViolation                153                       # Number of memory ordering violations (Count)
system.cpu5.lsq0.squashedStores                 37707                       # Number of stores squashed (Count)
system.cpu5.lsq0.rescheduledLoads                  15                       # Number of loads that were rescheduled (Count)
system.cpu5.lsq0.blockedByCache                  2096                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu5.lsq0.loadToUse::samples            520954                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::mean            62.443609                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::stdev          211.214927                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::0-9                475726     91.32%     91.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::10-19                  69      0.01%     91.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::20-29                  70      0.01%     91.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::30-39                  97      0.02%     91.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::40-49                 101      0.02%     91.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::50-59                  85      0.02%     91.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::60-69                  95      0.02%     91.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::70-79                  89      0.02%     91.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::80-89                  52      0.01%     91.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::90-99                  31      0.01%     91.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::100-109                43      0.01%     91.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::110-119                59      0.01%     91.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::120-129                75      0.01%     91.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::130-139                50      0.01%     91.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::140-149                47      0.01%     91.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::150-159                57      0.01%     91.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::160-169               111      0.02%     91.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::170-179               136      0.03%     91.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::180-189               548      0.11%     91.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::190-199                30      0.01%     91.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::200-209                35      0.01%     91.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::210-219                32      0.01%     91.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::220-229                71      0.01%     91.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::230-239               108      0.02%     91.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::240-249               527      0.10%     91.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::250-259                21      0.00%     91.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::260-269                75      0.01%     91.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::270-279                71      0.01%     91.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::280-289               147      0.03%     91.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::290-299               237      0.05%     91.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::overflows           42059      8.07%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::max_value            2324                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::total              520954                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.mmu.dtb.rdAccesses                 625121                       # TLB accesses on read requests (Count)
system.cpu5.mmu.dtb.wrAccesses                 204737                       # TLB accesses on write requests (Count)
system.cpu5.mmu.dtb.rdMisses                     3266                       # TLB misses on read requests (Count)
system.cpu5.mmu.dtb.wrMisses                      443                       # TLB misses on write requests (Count)
system.cpu5.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu5.mmu.itb.wrAccesses                 268555                       # TLB accesses on write requests (Count)
system.cpu5.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu5.mmu.itb.wrMisses                     3197                       # TLB misses on write requests (Count)
system.cpu5.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::ON   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.rename.squashCycles                 19116                       # Number of cycles rename is squashing (Cycle)
system.cpu5.rename.idleCycles                  548984                       # Number of cycles rename is idle (Cycle)
system.cpu5.rename.blockCycles                6629277                       # Number of cycles rename is blocking (Cycle)
system.cpu5.rename.serializeStallCycles         22388                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu5.rename.runCycles                   633050                       # Number of cycles rename is running (Cycle)
system.cpu5.rename.unblockCycles               941305                       # Number of cycles rename is unblocking (Cycle)
system.cpu5.rename.renamedInsts               4924306                       # Number of instructions processed by rename (Count)
system.cpu5.rename.ROBFullEvents               101122                       # Number of times rename has blocked due to ROB full (Count)
system.cpu5.rename.IQFullEvents                245888                       # Number of times rename has blocked due to IQ full (Count)
system.cpu5.rename.LQFullEvents                147463                       # Number of times rename has blocked due to LQ full (Count)
system.cpu5.rename.SQFullEvents                495766                       # Number of times rename has blocked due to SQ full (Count)
system.cpu5.rename.fullRegistersEvents           3135                       # Number of times there has been no free registers (Count)
system.cpu5.rename.renamedOperands           10378245                       # Number of destination operands rename has renamed (Count)
system.cpu5.rename.lookups                   18614240                       # Number of register rename lookups that rename has made (Count)
system.cpu5.rename.intLookups                 6927919                       # Number of integer rename lookups (Count)
system.cpu5.rename.fpLookups                   184657                       # Number of floating rename lookups (Count)
system.cpu5.rename.committedMaps              8018327                       # Number of HB maps that are committed (Count)
system.cpu5.rename.undoneMaps                 2359918                       # Number of HB maps that are undone due to squashing (Count)
system.cpu5.rename.serializing                    875                       # count of serializing insts renamed (Count)
system.cpu5.rename.tempSerializing                859                       # count of temporary serializing insts renamed (Count)
system.cpu5.rename.skidInsts                   892137                       # count of insts added to the skid buffer (Count)
system.cpu5.rob.reads                        13231106                       # The number of ROB reads (Count)
system.cpu5.rob.writes                        9772257                       # The number of ROB writes (Count)
system.cpu5.thread_0.numInsts                 2172886                       # Number of Instructions committed (Count)
system.cpu5.thread_0.numOps                   3772129                       # Number of Ops committed (Count)
system.cpu5.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu5.workload.numSyscalls                   63                       # Number of system calls (Count)
system.cpu6.numCycles                        10013125                       # Number of cpu cycles simulated (Cycle)
system.cpu6.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu6.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu6.instsAdded                        4815924                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu6.nonSpecInstsAdded                    1100                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu6.instsIssued                       4454192                       # Number of instructions issued (Count)
system.cpu6.squashedInstsIssued                  2909                       # Number of squashed instructions issued (Count)
system.cpu6.squashedInstsExamined             1044895                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu6.squashedOperandsExamined          2255201                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu6.squashedNonSpecRemoved                247                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu6.numIssuedDist::samples            8857146                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::mean              0.502892                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::stdev             1.437552                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::0                  7612115     85.94%     85.94% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::1                   198395      2.24%     88.18% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::2                   227860      2.57%     90.76% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::3                   239860      2.71%     93.46% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::4                   194708      2.20%     95.66% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::5                   148825      1.68%     97.34% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::6                   128791      1.45%     98.80% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::7                    67942      0.77%     99.56% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::8                    38650      0.44%    100.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::total              8857146                       # Number of insts issued each cycle (Count)
system.cpu6.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntAlu                  44288     66.94%     66.94% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntMult                     0      0.00%     66.94% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntDiv                      0      0.00%     66.94% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatAdd                    0      0.00%     66.94% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatCmp                    0      0.00%     66.94% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatCvt                    1      0.00%     66.95% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMult                   0      0.00%     66.95% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMultAcc                0      0.00%     66.95% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatDiv                    0      0.00%     66.95% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMisc                   0      0.00%     66.95% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatSqrt                   0      0.00%     66.95% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAdd                     0      0.00%     66.95% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAddAcc                  0      0.00%     66.95% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAlu                   123      0.19%     67.13% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdCmp                     0      0.00%     67.13% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdCvt                   118      0.18%     67.31% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMisc                    1      0.00%     67.31% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMult                    0      0.00%     67.31% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMultAcc                 0      0.00%     67.31% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShift                 137      0.21%     67.52% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShiftAcc                0      0.00%     67.52% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdDiv                     0      0.00%     67.52% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSqrt                    0      0.00%     67.52% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatAdd                0      0.00%     67.52% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatAlu                0      0.00%     67.52% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatCmp                0      0.00%     67.52% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatCvt                0      0.00%     67.52% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatDiv                0      0.00%     67.52% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMisc               0      0.00%     67.52% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMult               0      0.00%     67.52% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMultAcc            0      0.00%     67.52% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatSqrt               0      0.00%     67.52% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceAdd               0      0.00%     67.52% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceAlu               0      0.00%     67.52% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceCmp               0      0.00%     67.52% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatReduceAdd            0      0.00%     67.52% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatReduceCmp            0      0.00%     67.52% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAes                     0      0.00%     67.52% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAesMix                  0      0.00%     67.52% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha1Hash                0      0.00%     67.52% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha1Hash2               0      0.00%     67.52% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha256Hash              0      0.00%     67.52% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha256Hash2             0      0.00%     67.52% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShaSigma2               0      0.00%     67.52% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShaSigma3               0      0.00%     67.52% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdPredAlu                 0      0.00%     67.52% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MemRead                 11949     18.06%     85.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MemWrite                 7697     11.63%     97.21% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMemRead             1402      2.12%     99.33% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMemWrite             441      0.67%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statIssuedInstType_0::No_OpClass        18242      0.41%      0.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntAlu      3493124     78.42%     78.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntMult           34      0.00%     78.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntDiv        38169      0.86%     79.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatAdd         4290      0.10%     79.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatCmp            0      0.00%     79.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatCvt         1684      0.04%     79.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMult            0      0.00%     79.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMultAcc            0      0.00%     79.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatDiv            0      0.00%     79.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMisc            0      0.00%     79.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatSqrt            0      0.00%     79.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAdd         8175      0.18%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAddAcc            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAlu        16713      0.38%     80.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdCmp            0      0.00%     80.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdCvt        18235      0.41%     80.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMisc         8648      0.19%     80.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMult            0      0.00%     80.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMultAcc            0      0.00%     80.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShift         2447      0.05%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShiftAcc            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdDiv            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSqrt            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatAdd            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatAlu            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatCmp            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatCvt            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatDiv            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMisc            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMult            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceAdd            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceAlu            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceCmp            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAes            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAesMix            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha1Hash            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha256Hash            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShaSigma2            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShaSigma3            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdPredAlu            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MemRead       604684     13.58%     94.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MemWrite       188699      4.24%     98.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMemRead        33157      0.74%     99.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMemWrite        17891      0.40%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::total       4454192                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.issueRate                        0.444835                       # Inst issue rate ((Count/Cycle))
system.cpu6.fuBusy                              66157                       # FU busy when requested (Count)
system.cpu6.fuBusyRate                       0.014853                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu6.intInstQueueReads                17607416                       # Number of integer instruction queue reads (Count)
system.cpu6.intInstQueueWrites                5689696                       # Number of integer instruction queue writes (Count)
system.cpu6.intInstQueueWakeupAccesses        4286040                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu6.fpInstQueueReads                   227180                       # Number of floating instruction queue reads (Count)
system.cpu6.fpInstQueueWrites                  172367                       # Number of floating instruction queue writes (Count)
system.cpu6.fpInstQueueWakeupAccesses          108622                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu6.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu6.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu6.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu6.intAluAccesses                    4387546                       # Number of integer alu accesses (Count)
system.cpu6.fpAluAccesses                      114561                       # Number of floating point alu accesses (Count)
system.cpu6.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu6.numInsts                          4423765                       # Number of executed instructions (Count)
system.cpu6.numLoadInsts                       630193                       # Number of load instructions executed (Count)
system.cpu6.numSquashedInsts                    30427                       # Number of squashed instructions skipped in execute (Count)
system.cpu6.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu6.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu6.numRefs                            834792                       # Number of memory reference insts executed (Count)
system.cpu6.numBranches                        399534                       # Number of branches executed (Count)
system.cpu6.numStoreInsts                      204599                       # Number of stores executed (Count)
system.cpu6.numRate                          0.441797                       # Inst execution rate ((Count/Cycle))
system.cpu6.timesIdled                           2347                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu6.idleCycles                        1155979                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu6.committedInsts                    2172886                       # Number of Instructions Simulated (Count)
system.cpu6.committedOps                      3772129                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu6.cpi                              4.608215                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu6.totalCpi                         4.608215                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu6.ipc                              0.217004                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu6.totalIpc                         0.217004                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu6.intRegfileReads                   5995193                       # Number of integer regfile reads (Count)
system.cpu6.intRegfileWrites                  3437784                       # Number of integer regfile writes (Count)
system.cpu6.fpRegfileReads                     147009                       # Number of floating regfile reads (Count)
system.cpu6.fpRegfileWrites                     81758                       # Number of floating regfile writes (Count)
system.cpu6.ccRegfileReads                    2518921                       # number of cc regfile reads (Count)
system.cpu6.ccRegfileWrites                   2045722                       # number of cc regfile writes (Count)
system.cpu6.miscRegfileReads                  1678162                       # number of misc regfile reads (Count)
system.cpu6.miscRegfileWrites                     846                       # number of misc regfile writes (Count)
system.cpu6.MemDepUnit__0.insertedLoads        658066                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__0.insertedStores       216654                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__0.conflictingLoads        18478                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__0.conflictingStores         9224                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.branchPred.lookups                 515721                       # Number of BP lookups (Count)
system.cpu6.branchPred.condPredicted           456632                       # Number of conditional branches predicted (Count)
system.cpu6.branchPred.condIncorrect            17125                       # Number of conditional branches incorrect (Count)
system.cpu6.branchPred.BTBLookups              271837                       # Number of BTB lookups (Count)
system.cpu6.branchPred.BTBUpdates                8670                       # Number of BTB updates (Count)
system.cpu6.branchPred.BTBHits                 267754                       # Number of BTB hits (Count)
system.cpu6.branchPred.BTBHitRatio           0.984980                       # BTB Hit Ratio (Ratio)
system.cpu6.branchPred.RASUsed                  13379                       # Number of times the RAS was used to get a target. (Count)
system.cpu6.branchPred.RASIncorrect                 7                       # Number of incorrect RAS predictions. (Count)
system.cpu6.branchPred.indirectLookups           9897                       # Number of indirect predictor lookups. (Count)
system.cpu6.branchPred.indirectHits              5158                       # Number of indirect target hits. (Count)
system.cpu6.branchPred.indirectMisses            4739                       # Number of indirect misses. (Count)
system.cpu6.branchPred.indirectMispredicted         1182                       # Number of mispredicted indirect branches. (Count)
system.cpu6.commit.commitSquashedInsts        1035877                       # The number of squashed insts skipped by commit (Count)
system.cpu6.commit.commitNonSpecStalls            853                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu6.commit.branchMispredicts            18465                       # The number of times a branch was mispredicted (Count)
system.cpu6.commit.numCommittedDist::samples      8707034                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::mean     0.433228                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::stdev     1.502295                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::0        7747059     88.97%     88.97% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::1         230063      2.64%     91.62% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::2          92924      1.07%     92.68% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::3         241817      2.78%     95.46% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::4          45619      0.52%     95.99% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::5          99403      1.14%     97.13% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::6          15565      0.18%     97.31% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::7          18786      0.22%     97.52% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::8         215798      2.48%    100.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::total      8707034                       # Number of insts commited each cycle (Count)
system.cpu6.commit.instsCommitted             2172886                       # Number of instructions committed (Count)
system.cpu6.commit.opsCommitted               3772129                       # Number of ops (including micro ops) committed (Count)
system.cpu6.commit.memRefs                     700181                       # Number of memory references committed (Count)
system.cpu6.commit.loads                       521032                       # Number of loads committed (Count)
system.cpu6.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu6.commit.membars                          2                       # Number of memory barriers committed (Count)
system.cpu6.commit.branches                    363718                       # Number of branches committed (Count)
system.cpu6.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu6.commit.floating                     80373                       # Number of committed floating point instructions. (Count)
system.cpu6.commit.integer                    3713390                       # Number of committed integer instructions. (Count)
system.cpu6.commit.functionCalls                 9592                       # Number of function calls committed. (Count)
system.cpu6.commit.committedInstType_0::No_OpClass        10772      0.29%      0.29% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntAlu      2980762     79.02%     79.31% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntMult           29      0.00%     79.31% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntDiv        35830      0.95%     80.26% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatAdd         3175      0.08%     80.34% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatCmp            0      0.00%     80.34% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatCvt         1504      0.04%     80.38% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMult            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMultAcc            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatDiv            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMisc            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatSqrt            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAdd         6610      0.18%     80.56% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAddAcc            0      0.00%     80.56% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAlu        11924      0.32%     80.87% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdCmp            0      0.00%     80.87% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdCvt        12922      0.34%     81.21% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMisc         7067      0.19%     81.40% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMult            0      0.00%     81.40% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMultAcc            0      0.00%     81.40% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShift         1353      0.04%     81.44% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShiftAcc            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdDiv            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSqrt            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatAdd            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatCmp            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatCvt            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatDiv            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMult            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAes            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAesMix            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MemRead       499997     13.26%     94.69% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MemWrite       165235      4.38%     99.07% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMemRead        21035      0.56%     99.63% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMemWrite        13914      0.37%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::total      3772129                       # Class of committed instruction (Count)
system.cpu6.commit.commitEligibleSamples       215798                       # number cycles where commit BW limit reached (Cycle)
system.cpu6.decode.idleCycles                  481742                       # Number of cycles decode is idle (Cycle)
system.cpu6.decode.blockedCycles              7640754                       # Number of cycles decode is blocked (Cycle)
system.cpu6.decode.runCycles                   520891                       # Number of cycles decode is running (Cycle)
system.cpu6.decode.unblockCycles               194575                       # Number of cycles decode is unblocking (Cycle)
system.cpu6.decode.squashCycles                 19184                       # Number of cycles decode is squashing (Cycle)
system.cpu6.decode.branchResolved              253864                       # Number of times decode resolved a branch (Count)
system.cpu6.decode.branchMispred                 1204                       # Number of times decode detected a branch misprediction (Count)
system.cpu6.decode.decodedInsts               5001515                       # Number of instructions handled by decode (Count)
system.cpu6.decode.squashedInsts                 5599                       # Number of squashed instructions handled by decode (Count)
system.cpu6.fetch.icacheStallCycles            460903                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu6.fetch.insts                       3013556                       # Number of instructions fetch has processed (Count)
system.cpu6.fetch.branches                     515721                       # Number of branches that fetch encountered (Count)
system.cpu6.fetch.predictedBranches            286291                       # Number of branches that fetch has predicted taken (Count)
system.cpu6.fetch.cycles                      8133870                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu6.fetch.squashCycles                  40728                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu6.fetch.miscStallCycles               17883                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu6.fetch.pendingTrapStallCycles        16566                       # Number of stall cycles due to pending traps (Cycle)
system.cpu6.fetch.icacheWaitRetryStallCycles       207560                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu6.fetch.cacheLines                   265897                       # Number of cache lines fetched (Count)
system.cpu6.fetch.icacheSquashes                 4799                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu6.fetch.nisnDist::samples           8857146                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::mean             0.599137                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::stdev            1.949650                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::0                 7979447     90.09%     90.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::1                   41841      0.47%     90.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::2                   39883      0.45%     91.01% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::3                   68161      0.77%     91.78% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::4                  137797      1.56%     93.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::5                   60107      0.68%     94.02% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::6                   33416      0.38%     94.39% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::7                   43614      0.49%     94.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::8                  452880      5.11%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::total             8857146                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.branchRate                 0.051505                       # Number of branch fetches per cycle (Ratio)
system.cpu6.fetch.rate                       0.300961                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu6.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu6.iew.squashCycles                    19184                       # Number of cycles IEW is squashing (Cycle)
system.cpu6.iew.blockCycles                   5024214                       # Number of cycles IEW is blocking (Cycle)
system.cpu6.iew.unblockCycles                  156678                       # Number of cycles IEW is unblocking (Cycle)
system.cpu6.iew.dispatchedInsts               4817024                       # Number of instructions dispatched to IQ (Count)
system.cpu6.iew.dispSquashedInsts                1076                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu6.iew.dispLoadInsts                  658066                       # Number of dispatched load instructions (Count)
system.cpu6.iew.dispStoreInsts                 216654                       # Number of dispatched store instructions (Count)
system.cpu6.iew.dispNonSpecInsts                  901                       # Number of dispatched non-speculative instructions (Count)
system.cpu6.iew.iqFullEvents                     7194                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu6.iew.lsqFullEvents                  144387                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu6.iew.memOrderViolationEvents           152                       # Number of memory order violations (Count)
system.cpu6.iew.predictedTakenIncorrect          7920                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu6.iew.predictedNotTakenIncorrect        12768                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu6.iew.branchMispredicts               20688                       # Number of branch mispredicts detected at execute (Count)
system.cpu6.iew.instsToCommit                 4406569                       # Cumulative count of insts sent to commit (Count)
system.cpu6.iew.writebackCount                4394662                       # Cumulative count of insts written-back (Count)
system.cpu6.iew.producerInst                  3540667                       # Number of instructions producing a value (Count)
system.cpu6.iew.consumerInst                  6501112                       # Number of instructions consuming a value (Count)
system.cpu6.iew.wbRate                       0.438890                       # Insts written-back per cycle ((Count/Cycle))
system.cpu6.iew.wbFanout                     0.544625                       # Average fanout of values written-back ((Count/Count))
system.cpu6.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu6.lsq0.forwLoads                      58857                       # Number of loads that had data forwarded from stores (Count)
system.cpu6.lsq0.squashedLoads                 137034                       # Number of loads squashed (Count)
system.cpu6.lsq0.ignoredResponses                  97                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu6.lsq0.memOrderViolation                152                       # Number of memory ordering violations (Count)
system.cpu6.lsq0.squashedStores                 37505                       # Number of stores squashed (Count)
system.cpu6.lsq0.rescheduledLoads                  15                       # Number of loads that were rescheduled (Count)
system.cpu6.lsq0.blockedByCache                  2029                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu6.lsq0.loadToUse::samples            520954                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::mean            62.921446                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::stdev          213.548940                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::0-9                475765     91.33%     91.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::10-19                  86      0.02%     91.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::20-29                  69      0.01%     91.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::30-39                  73      0.01%     91.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::40-49                  49      0.01%     91.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::50-59                  95      0.02%     91.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::60-69                  95      0.02%     91.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::70-79                  49      0.01%     91.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::80-89                  48      0.01%     91.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::90-99                  73      0.01%     91.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::100-109                65      0.01%     91.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::110-119                74      0.01%     91.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::120-129                81      0.02%     91.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::130-139                28      0.01%     91.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::140-149                47      0.01%     91.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::150-159                50      0.01%     91.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::160-169                89      0.02%     91.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::170-179               134      0.03%     91.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::180-189               642      0.12%     91.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::190-199                43      0.01%     91.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::200-209                37      0.01%     91.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::210-219                44      0.01%     91.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::220-229                86      0.02%     91.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::230-239               118      0.02%     91.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::240-249               492      0.09%     91.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::250-259                29      0.01%     91.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::260-269                56      0.01%     91.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::270-279                88      0.02%     91.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::280-289               145      0.03%     91.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::290-299               217      0.04%     91.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::overflows           41987      8.06%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::max_value            2408                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::total              520954                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.mmu.dtb.rdAccesses                 624784                       # TLB accesses on read requests (Count)
system.cpu6.mmu.dtb.wrAccesses                 204610                       # TLB accesses on write requests (Count)
system.cpu6.mmu.dtb.rdMisses                     3223                       # TLB misses on read requests (Count)
system.cpu6.mmu.dtb.wrMisses                      430                       # TLB misses on write requests (Count)
system.cpu6.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu6.mmu.itb.wrAccesses                 268507                       # TLB accesses on write requests (Count)
system.cpu6.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu6.mmu.itb.wrMisses                     3232                       # TLB misses on write requests (Count)
system.cpu6.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::ON   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.rename.squashCycles                 19184                       # Number of cycles rename is squashing (Cycle)
system.cpu6.rename.idleCycles                  555164                       # Number of cycles rename is idle (Cycle)
system.cpu6.rename.blockCycles                6675787                       # Number of cycles rename is blocking (Cycle)
system.cpu6.rename.serializeStallCycles         22665                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu6.rename.runCycles                   632742                       # Number of cycles rename is running (Cycle)
system.cpu6.rename.unblockCycles               951604                       # Number of cycles rename is unblocking (Cycle)
system.cpu6.rename.renamedInsts               4921389                       # Number of instructions processed by rename (Count)
system.cpu6.rename.ROBFullEvents               105540                       # Number of times rename has blocked due to ROB full (Count)
system.cpu6.rename.IQFullEvents                247654                       # Number of times rename has blocked due to IQ full (Count)
system.cpu6.rename.LQFullEvents                149694                       # Number of times rename has blocked due to LQ full (Count)
system.cpu6.rename.SQFullEvents                504099                       # Number of times rename has blocked due to SQ full (Count)
system.cpu6.rename.fullRegistersEvents           3236                       # Number of times there has been no free registers (Count)
system.cpu6.rename.renamedOperands           10372645                       # Number of destination operands rename has renamed (Count)
system.cpu6.rename.lookups                   18603705                       # Number of register rename lookups that rename has made (Count)
system.cpu6.rename.intLookups                 6923946                       # Number of integer rename lookups (Count)
system.cpu6.rename.fpLookups                   184489                       # Number of floating rename lookups (Count)
system.cpu6.rename.committedMaps              8018327                       # Number of HB maps that are committed (Count)
system.cpu6.rename.undoneMaps                 2354318                       # Number of HB maps that are undone due to squashing (Count)
system.cpu6.rename.serializing                    875                       # count of serializing insts renamed (Count)
system.cpu6.rename.tempSerializing                859                       # count of temporary serializing insts renamed (Count)
system.cpu6.rename.skidInsts                   891404                       # count of insts added to the skid buffer (Count)
system.cpu6.rob.reads                        13291520                       # The number of ROB reads (Count)
system.cpu6.rob.writes                        9766356                       # The number of ROB writes (Count)
system.cpu6.thread_0.numInsts                 2172886                       # Number of Instructions committed (Count)
system.cpu6.thread_0.numOps                   3772129                       # Number of Ops committed (Count)
system.cpu6.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu6.workload.numSyscalls                   63                       # Number of system calls (Count)
system.cpu7.numCycles                        10247877                       # Number of cpu cycles simulated (Cycle)
system.cpu7.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu7.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu7.instsAdded                        4816487                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu7.nonSpecInstsAdded                    1100                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu7.instsIssued                       4454563                       # Number of instructions issued (Count)
system.cpu7.squashedInstsIssued                  2939                       # Number of squashed instructions issued (Count)
system.cpu7.squashedInstsExamined             1045458                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu7.squashedOperandsExamined          2257480                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu7.squashedNonSpecRemoved                247                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu7.numIssuedDist::samples            9060686                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::mean              0.491636                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::stdev             1.423434                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::0                  7815670     86.26%     86.26% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::1                   198415      2.19%     88.45% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::2                   227844      2.51%     90.96% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::3                   239867      2.65%     93.61% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::4                   194513      2.15%     95.76% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::5                   148828      1.64%     97.40% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::6                   128853      1.42%     98.82% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::7                    68019      0.75%     99.57% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::8                    38677      0.43%    100.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::total              9060686                       # Number of insts issued each cycle (Count)
system.cpu7.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntAlu                  44240     66.87%     66.87% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntMult                     0      0.00%     66.87% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntDiv                      0      0.00%     66.87% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatAdd                    0      0.00%     66.87% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatCmp                    0      0.00%     66.87% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatCvt                    1      0.00%     66.87% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMult                   0      0.00%     66.87% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMultAcc                0      0.00%     66.87% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatDiv                    0      0.00%     66.87% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMisc                   0      0.00%     66.87% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatSqrt                   0      0.00%     66.87% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAdd                     0      0.00%     66.87% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAddAcc                  0      0.00%     66.87% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAlu                   122      0.18%     67.06% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdCmp                     0      0.00%     67.06% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdCvt                   120      0.18%     67.24% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMisc                    1      0.00%     67.24% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMult                    0      0.00%     67.24% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMultAcc                 0      0.00%     67.24% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShift                 139      0.21%     67.45% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShiftAcc                0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdDiv                     0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSqrt                    0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatAdd                0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatAlu                0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatCmp                0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatCvt                0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatDiv                0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMisc               0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMult               0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMultAcc            0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatSqrt               0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceAdd               0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceAlu               0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceCmp               0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatReduceAdd            0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatReduceCmp            0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAes                     0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAesMix                  0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha1Hash                0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha1Hash2               0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha256Hash              0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha256Hash2             0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShaSigma2               0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShaSigma3               0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdPredAlu                 0      0.00%     67.45% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MemRead                 11969     18.09%     85.54% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MemWrite                 7707     11.65%     97.19% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMemRead             1411      2.13%     99.32% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMemWrite             448      0.68%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statIssuedInstType_0::No_OpClass        18161      0.41%      0.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntAlu      3493290     78.42%     78.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntMult           33      0.00%     78.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntDiv        38190      0.86%     79.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatAdd         4311      0.10%     79.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatCmp            0      0.00%     79.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatCvt         1634      0.04%     79.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMult            0      0.00%     79.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMultAcc            0      0.00%     79.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatDiv            0      0.00%     79.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMisc            0      0.00%     79.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatSqrt            0      0.00%     79.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAdd         8176      0.18%     80.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAddAcc            0      0.00%     80.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAlu        16691      0.37%     80.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdCmp            0      0.00%     80.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdCvt        18191      0.41%     80.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMisc         8649      0.19%     80.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMult            0      0.00%     80.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMultAcc            0      0.00%     80.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShift         2455      0.06%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShiftAcc            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdDiv            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSqrt            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatAdd            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatAlu            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatCmp            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatCvt            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatDiv            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMisc            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMult            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceAdd            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceAlu            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceCmp            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAes            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAesMix            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha1Hash            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha256Hash            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShaSigma2            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShaSigma3            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdPredAlu            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MemRead       604981     13.58%     94.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MemWrite       188698      4.24%     98.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMemRead        33179      0.74%     99.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMemWrite        17924      0.40%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::total       4454563                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.issueRate                        0.434682                       # Inst issue rate ((Count/Cycle))
system.cpu7.fuBusy                              66158                       # FU busy when requested (Count)
system.cpu7.fuBusyRate                       0.014852                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu7.intInstQueueReads                17811751                       # Number of integer instruction queue reads (Count)
system.cpu7.intInstQueueWrites                5690968                       # Number of integer instruction queue writes (Count)
system.cpu7.intInstQueueWakeupAccesses        4286187                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu7.fpInstQueueReads                   227158                       # Number of floating instruction queue reads (Count)
system.cpu7.fpInstQueueWrites                  172227                       # Number of floating instruction queue writes (Count)
system.cpu7.fpInstQueueWakeupAccesses          108570                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu7.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu7.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu7.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu7.intAluAccesses                    4388006                       # Number of integer alu accesses (Count)
system.cpu7.fpAluAccesses                      114554                       # Number of floating point alu accesses (Count)
system.cpu7.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu7.numInsts                          4424124                       # Number of executed instructions (Count)
system.cpu7.numLoadInsts                       630462                       # Number of load instructions executed (Count)
system.cpu7.numSquashedInsts                    30439                       # Number of squashed instructions skipped in execute (Count)
system.cpu7.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu7.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu7.numRefs                            835084                       # Number of memory reference insts executed (Count)
system.cpu7.numBranches                        399527                       # Number of branches executed (Count)
system.cpu7.numStoreInsts                      204622                       # Number of stores executed (Count)
system.cpu7.numRate                          0.431711                       # Inst execution rate ((Count/Cycle))
system.cpu7.timesIdled                           2368                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu7.idleCycles                        1187191                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu7.committedInsts                    2172886                       # Number of Instructions Simulated (Count)
system.cpu7.committedOps                      3772129                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu7.cpi                              4.716252                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu7.totalCpi                         4.716252                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu7.ipc                              0.212033                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu7.totalIpc                         0.212033                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu7.intRegfileReads                   5995393                       # Number of integer regfile reads (Count)
system.cpu7.intRegfileWrites                  3438017                       # Number of integer regfile writes (Count)
system.cpu7.fpRegfileReads                     146836                       # Number of floating regfile reads (Count)
system.cpu7.fpRegfileWrites                     81719                       # Number of floating regfile writes (Count)
system.cpu7.ccRegfileReads                    2518896                       # number of cc regfile reads (Count)
system.cpu7.ccRegfileWrites                   2045666                       # number of cc regfile writes (Count)
system.cpu7.miscRegfileReads                  1678509                       # number of misc regfile reads (Count)
system.cpu7.miscRegfileWrites                     846                       # number of misc regfile writes (Count)
system.cpu7.MemDepUnit__0.insertedLoads        658247                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__0.insertedStores       216751                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__0.conflictingLoads        18489                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__0.conflictingStores         9278                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.branchPred.lookups                 515915                       # Number of BP lookups (Count)
system.cpu7.branchPred.condPredicted           456840                       # Number of conditional branches predicted (Count)
system.cpu7.branchPred.condIncorrect            17143                       # Number of conditional branches incorrect (Count)
system.cpu7.branchPred.BTBLookups              271876                       # Number of BTB lookups (Count)
system.cpu7.branchPred.BTBUpdates                8675                       # Number of BTB updates (Count)
system.cpu7.branchPred.BTBHits                 267798                       # Number of BTB hits (Count)
system.cpu7.branchPred.BTBHitRatio           0.985001                       # BTB Hit Ratio (Ratio)
system.cpu7.branchPred.RASUsed                  13398                       # Number of times the RAS was used to get a target. (Count)
system.cpu7.branchPred.RASIncorrect                 7                       # Number of incorrect RAS predictions. (Count)
system.cpu7.branchPred.indirectLookups           9871                       # Number of indirect predictor lookups. (Count)
system.cpu7.branchPred.indirectHits              5173                       # Number of indirect target hits. (Count)
system.cpu7.branchPred.indirectMisses            4698                       # Number of indirect misses. (Count)
system.cpu7.branchPred.indirectMispredicted         1173                       # Number of mispredicted indirect branches. (Count)
system.cpu7.commit.commitSquashedInsts        1036226                       # The number of squashed insts skipped by commit (Count)
system.cpu7.commit.commitNonSpecStalls            853                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu7.commit.branchMispredicts            18425                       # The number of times a branch was mispredicted (Count)
system.cpu7.commit.numCommittedDist::samples      8910490                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::mean     0.423336                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::stdev     1.486183                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::0        7950155     89.22%     89.22% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::1         230249      2.58%     91.81% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::2          92883      1.04%     92.85% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::3         242076      2.72%     95.57% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::4          45680      0.51%     96.08% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::5          99482      1.12%     97.19% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::6          15573      0.17%     97.37% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::7          18818      0.21%     97.58% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::8         215574      2.42%    100.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::total      8910490                       # Number of insts commited each cycle (Count)
system.cpu7.commit.instsCommitted             2172886                       # Number of instructions committed (Count)
system.cpu7.commit.opsCommitted               3772129                       # Number of ops (including micro ops) committed (Count)
system.cpu7.commit.memRefs                     700181                       # Number of memory references committed (Count)
system.cpu7.commit.loads                       521032                       # Number of loads committed (Count)
system.cpu7.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu7.commit.membars                          2                       # Number of memory barriers committed (Count)
system.cpu7.commit.branches                    363718                       # Number of branches committed (Count)
system.cpu7.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu7.commit.floating                     80373                       # Number of committed floating point instructions. (Count)
system.cpu7.commit.integer                    3713390                       # Number of committed integer instructions. (Count)
system.cpu7.commit.functionCalls                 9592                       # Number of function calls committed. (Count)
system.cpu7.commit.committedInstType_0::No_OpClass        10772      0.29%      0.29% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntAlu      2980762     79.02%     79.31% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntMult           29      0.00%     79.31% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntDiv        35830      0.95%     80.26% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatAdd         3175      0.08%     80.34% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatCmp            0      0.00%     80.34% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatCvt         1504      0.04%     80.38% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMult            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMultAcc            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatDiv            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMisc            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatSqrt            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAdd         6610      0.18%     80.56% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAddAcc            0      0.00%     80.56% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAlu        11924      0.32%     80.87% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdCmp            0      0.00%     80.87% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdCvt        12922      0.34%     81.21% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMisc         7067      0.19%     81.40% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMult            0      0.00%     81.40% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMultAcc            0      0.00%     81.40% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShift         1353      0.04%     81.44% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShiftAcc            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdDiv            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSqrt            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatAdd            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatCmp            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatCvt            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatDiv            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMult            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAes            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAesMix            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MemRead       499997     13.26%     94.69% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MemWrite       165235      4.38%     99.07% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMemRead        21035      0.56%     99.63% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMemWrite        13914      0.37%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::total      3772129                       # Class of committed instruction (Count)
system.cpu7.commit.commitEligibleSamples       215574                       # number cycles where commit BW limit reached (Cycle)
system.cpu7.decode.idleCycles                  478322                       # Number of cycles decode is idle (Cycle)
system.cpu7.decode.blockedCycles              7847725                       # Number of cycles decode is blocked (Cycle)
system.cpu7.decode.runCycles                   520716                       # Number of cycles decode is running (Cycle)
system.cpu7.decode.unblockCycles               194774                       # Number of cycles decode is unblocking (Cycle)
system.cpu7.decode.squashCycles                 19149                       # Number of cycles decode is squashing (Cycle)
system.cpu7.decode.branchResolved              253849                       # Number of times decode resolved a branch (Count)
system.cpu7.decode.branchMispred                 1213                       # Number of times decode detected a branch misprediction (Count)
system.cpu7.decode.decodedInsts               5002257                       # Number of instructions handled by decode (Count)
system.cpu7.decode.squashedInsts                 5663                       # Number of squashed instructions handled by decode (Count)
system.cpu7.fetch.icacheStallCycles            460210                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu7.fetch.insts                       3014223                       # Number of instructions fetch has processed (Count)
system.cpu7.fetch.branches                     515915                       # Number of branches that fetch encountered (Count)
system.cpu7.fetch.predictedBranches            286369                       # Number of branches that fetch has predicted taken (Count)
system.cpu7.fetch.cycles                      8336646                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu7.fetch.squashCycles                  40670                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu7.fetch.miscStallCycles               15408                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu7.fetch.pendingTrapStallCycles        17062                       # Number of stall cycles due to pending traps (Cycle)
system.cpu7.fetch.icacheWaitRetryStallCycles       211025                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu7.fetch.cacheLines                   265942                       # Number of cache lines fetched (Count)
system.cpu7.fetch.icacheSquashes                 4788                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu7.fetch.nisnDist::samples           9060686                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::mean             0.585793                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::stdev            1.929806                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::0                 8182653     90.31%     90.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::1                   42101      0.46%     90.77% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::2                   39782      0.44%     91.21% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::3                   68342      0.75%     91.97% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::4                  137478      1.52%     93.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::5                   60341      0.67%     94.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::6                   33367      0.37%     94.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::7                   43796      0.48%     95.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::8                  452826      5.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::total             9060686                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.branchRate                 0.050344                       # Number of branch fetches per cycle (Ratio)
system.cpu7.fetch.rate                       0.294131                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu7.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu7.iew.squashCycles                    19149                       # Number of cycles IEW is squashing (Cycle)
system.cpu7.iew.blockCycles                   5184609                       # Number of cycles IEW is blocking (Cycle)
system.cpu7.iew.unblockCycles                  156105                       # Number of cycles IEW is unblocking (Cycle)
system.cpu7.iew.dispatchedInsts               4817587                       # Number of instructions dispatched to IQ (Count)
system.cpu7.iew.dispSquashedInsts                1064                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu7.iew.dispLoadInsts                  658247                       # Number of dispatched load instructions (Count)
system.cpu7.iew.dispStoreInsts                 216751                       # Number of dispatched store instructions (Count)
system.cpu7.iew.dispNonSpecInsts                  900                       # Number of dispatched non-speculative instructions (Count)
system.cpu7.iew.iqFullEvents                     7259                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu7.iew.lsqFullEvents                  143712                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu7.iew.memOrderViolationEvents           158                       # Number of memory order violations (Count)
system.cpu7.iew.predictedTakenIncorrect          7944                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu7.iew.predictedNotTakenIncorrect        12712                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu7.iew.branchMispredicts               20656                       # Number of branch mispredicts detected at execute (Count)
system.cpu7.iew.instsToCommit                 4406646                       # Cumulative count of insts sent to commit (Count)
system.cpu7.iew.writebackCount                4394757                       # Cumulative count of insts written-back (Count)
system.cpu7.iew.producerInst                  3541036                       # Number of instructions producing a value (Count)
system.cpu7.iew.consumerInst                  6501588                       # Number of instructions consuming a value (Count)
system.cpu7.iew.wbRate                       0.428846                       # Insts written-back per cycle ((Count/Cycle))
system.cpu7.iew.wbFanout                     0.544642                       # Average fanout of values written-back ((Count/Count))
system.cpu7.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu7.lsq0.forwLoads                      58844                       # Number of loads that had data forwarded from stores (Count)
system.cpu7.lsq0.squashedLoads                 137215                       # Number of loads squashed (Count)
system.cpu7.lsq0.ignoredResponses                  97                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu7.lsq0.memOrderViolation                158                       # Number of memory ordering violations (Count)
system.cpu7.lsq0.squashedStores                 37602                       # Number of stores squashed (Count)
system.cpu7.lsq0.rescheduledLoads                  15                       # Number of loads that were rescheduled (Count)
system.cpu7.lsq0.blockedByCache                  2103                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu7.lsq0.loadToUse::samples            520954                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::mean            64.505469                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::stdev          218.528560                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::0-9                475840     91.34%     91.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::10-19                  76      0.01%     91.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::20-29                  79      0.02%     91.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::30-39                  78      0.01%     91.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::40-49                  69      0.01%     91.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::50-59                  86      0.02%     91.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::60-69                  59      0.01%     91.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::70-79                  43      0.01%     91.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::80-89                  68      0.01%     91.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::90-99                  41      0.01%     91.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::100-109                53      0.01%     91.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::110-119                83      0.02%     91.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::120-129                66      0.01%     91.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::130-139                44      0.01%     91.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::140-149                51      0.01%     91.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::150-159                55      0.01%     91.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::160-169                99      0.02%     91.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::170-179               113      0.02%     91.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::180-189               575      0.11%     91.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::190-199                44      0.01%     91.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::200-209                39      0.01%     91.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::210-219                61      0.01%     91.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::220-229                66      0.01%     91.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::230-239               147      0.03%     91.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::240-249               571      0.11%     91.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::250-259                19      0.00%     91.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::260-269                47      0.01%     91.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::270-279                72      0.01%     91.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::280-289               103      0.02%     91.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::290-299               153      0.03%     91.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::overflows           42054      8.07%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::max_value            2560                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::total              520954                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.mmu.dtb.rdAccesses                 624882                       # TLB accesses on read requests (Count)
system.cpu7.mmu.dtb.wrAccesses                 204633                       # TLB accesses on write requests (Count)
system.cpu7.mmu.dtb.rdMisses                     3174                       # TLB misses on read requests (Count)
system.cpu7.mmu.dtb.wrMisses                      434                       # TLB misses on write requests (Count)
system.cpu7.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu7.mmu.itb.wrAccesses                 268498                       # TLB accesses on write requests (Count)
system.cpu7.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu7.mmu.itb.wrMisses                     3149                       # TLB misses on write requests (Count)
system.cpu7.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.pwrStateResidencyTicks::ON   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.rename.squashCycles                 19149                       # Number of cycles rename is squashing (Cycle)
system.cpu7.rename.idleCycles                  551819                       # Number of cycles rename is idle (Cycle)
system.cpu7.rename.blockCycles                6858603                       # Number of cycles rename is blocking (Cycle)
system.cpu7.rename.serializeStallCycles         22655                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu7.rename.runCycles                   632688                       # Number of cycles rename is running (Cycle)
system.cpu7.rename.unblockCycles               975772                       # Number of cycles rename is unblocking (Cycle)
system.cpu7.rename.renamedInsts               4922080                       # Number of instructions processed by rename (Count)
system.cpu7.rename.ROBFullEvents               108127                       # Number of times rename has blocked due to ROB full (Count)
system.cpu7.rename.IQFullEvents                247203                       # Number of times rename has blocked due to IQ full (Count)
system.cpu7.rename.LQFullEvents                154079                       # Number of times rename has blocked due to LQ full (Count)
system.cpu7.rename.SQFullEvents                523646                       # Number of times rename has blocked due to SQ full (Count)
system.cpu7.rename.fullRegistersEvents           3263                       # Number of times there has been no free registers (Count)
system.cpu7.rename.renamedOperands           10374276                       # Number of destination operands rename has renamed (Count)
system.cpu7.rename.lookups                   18606390                       # Number of register rename lookups that rename has made (Count)
system.cpu7.rename.intLookups                 6924896                       # Number of integer rename lookups (Count)
system.cpu7.rename.fpLookups                   184260                       # Number of floating rename lookups (Count)
system.cpu7.rename.committedMaps              8018327                       # Number of HB maps that are committed (Count)
system.cpu7.rename.undoneMaps                 2355949                       # Number of HB maps that are undone due to squashing (Count)
system.cpu7.rename.serializing                    875                       # count of serializing insts renamed (Count)
system.cpu7.rename.tempSerializing                859                       # count of temporary serializing insts renamed (Count)
system.cpu7.rename.skidInsts                   892137                       # count of insts added to the skid buffer (Count)
system.cpu7.rob.reads                        13495536                       # The number of ROB reads (Count)
system.cpu7.rob.writes                        9767140                       # The number of ROB writes (Count)
system.cpu7.thread_0.numInsts                 2172886                       # Number of Instructions committed (Count)
system.cpu7.thread_0.numOps                   3772129                       # Number of Ops committed (Count)
system.cpu7.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu7.workload.numSyscalls                   63                       # Number of system calls (Count)
system.cpu8.numCycles                        10244277                       # Number of cpu cycles simulated (Cycle)
system.cpu8.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu8.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu8.instsAdded                        4814911                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu8.nonSpecInstsAdded                    1096                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu8.instsIssued                       4453452                       # Number of instructions issued (Count)
system.cpu8.squashedInstsIssued                  2821                       # Number of squashed instructions issued (Count)
system.cpu8.squashedInstsExamined             1043878                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu8.squashedOperandsExamined          2256648                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu8.squashedNonSpecRemoved                243                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu8.numIssuedDist::samples            9057402                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::mean              0.491692                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::stdev             1.423373                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::0                  7812574     86.26%     86.26% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::1                   198322      2.19%     88.45% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::2                   227958      2.52%     90.96% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::3                   239624      2.65%     93.61% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::4                   194719      2.15%     95.76% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::5                   148939      1.64%     97.40% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::6                   128758      1.42%     98.82% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::7                    67841      0.75%     99.57% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::8                    38667      0.43%    100.00% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::total              9057402                       # Number of insts issued each cycle (Count)
system.cpu8.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IntAlu                  44209     66.94%     66.94% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IntMult                     0      0.00%     66.94% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IntDiv                      0      0.00%     66.94% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatAdd                    0      0.00%     66.94% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatCmp                    0      0.00%     66.94% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatCvt                    0      0.00%     66.94% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMult                   0      0.00%     66.94% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMultAcc                0      0.00%     66.94% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatDiv                    0      0.00%     66.94% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMisc                   0      0.00%     66.94% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatSqrt                   0      0.00%     66.94% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAdd                     0      0.00%     66.94% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAddAcc                  0      0.00%     66.94% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAlu                   123      0.19%     67.12% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdCmp                     0      0.00%     67.12% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdCvt                   124      0.19%     67.31% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMisc                    1      0.00%     67.31% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMult                    0      0.00%     67.31% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMultAcc                 0      0.00%     67.31% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShift                 137      0.21%     67.52% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShiftAcc                0      0.00%     67.52% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdDiv                     0      0.00%     67.52% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSqrt                    0      0.00%     67.52% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatAdd                0      0.00%     67.52% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatAlu                0      0.00%     67.52% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatCmp                0      0.00%     67.52% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatCvt                0      0.00%     67.52% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatDiv                0      0.00%     67.52% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMisc               0      0.00%     67.52% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMult               0      0.00%     67.52% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMultAcc            0      0.00%     67.52% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatSqrt               0      0.00%     67.52% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdReduceAdd               0      0.00%     67.52% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdReduceAlu               0      0.00%     67.52% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdReduceCmp               0      0.00%     67.52% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatReduceAdd            0      0.00%     67.52% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatReduceCmp            0      0.00%     67.52% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAes                     0      0.00%     67.52% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAesMix                  0      0.00%     67.52% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha1Hash                0      0.00%     67.52% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha1Hash2               0      0.00%     67.52% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha256Hash              0      0.00%     67.52% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha256Hash2             0      0.00%     67.52% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShaSigma2               0      0.00%     67.52% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShaSigma3               0      0.00%     67.52% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdPredAlu                 0      0.00%     67.52% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::MemRead                 11938     18.08%     85.60% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::MemWrite                 7676     11.62%     97.22% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMemRead             1398      2.12%     99.34% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMemWrite             439      0.66%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statIssuedInstType_0::No_OpClass        18025      0.40%      0.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IntAlu      3492540     78.42%     78.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IntMult           36      0.00%     78.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IntDiv        38166      0.86%     79.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatAdd         4285      0.10%     79.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatCmp            0      0.00%     79.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatCvt         1698      0.04%     79.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMult            0      0.00%     79.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMultAcc            0      0.00%     79.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatDiv            0      0.00%     79.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMisc            0      0.00%     79.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatSqrt            0      0.00%     79.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAdd         8156      0.18%     80.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAddAcc            0      0.00%     80.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAlu        16698      0.37%     80.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdCmp            0      0.00%     80.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdCvt        18170      0.41%     80.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMisc         8638      0.19%     80.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMult            0      0.00%     80.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMultAcc            0      0.00%     80.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShift         2443      0.05%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShiftAcc            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdDiv            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSqrt            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatAdd            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatAlu            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatCmp            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatCvt            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatDiv            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMisc            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMult            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdReduceAdd            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdReduceAlu            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdReduceCmp            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAes            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAesMix            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha1Hash            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha256Hash            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShaSigma2            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShaSigma3            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdPredAlu            0      0.00%     81.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::MemRead       604930     13.58%     94.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::MemWrite       188681      4.24%     98.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMemRead        33101      0.74%     99.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMemWrite        17885      0.40%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::total       4453452                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.issueRate                        0.434726                       # Inst issue rate ((Count/Cycle))
system.cpu8.fuBusy                              66045                       # FU busy when requested (Count)
system.cpu8.fuBusyRate                       0.014830                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu8.intInstQueueReads                17806317                       # Number of integer instruction queue reads (Count)
system.cpu8.intInstQueueWrites                5688015                       # Number of integer instruction queue writes (Count)
system.cpu8.intInstQueueWakeupAccesses        4285161                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu8.fpInstQueueReads                   226855                       # Number of floating instruction queue reads (Count)
system.cpu8.fpInstQueueWrites                  172011                       # Number of floating instruction queue writes (Count)
system.cpu8.fpInstQueueWakeupAccesses          108453                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu8.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu8.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu8.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu8.intAluAccesses                    4387072                       # Number of integer alu accesses (Count)
system.cpu8.fpAluAccesses                      114400                       # Number of floating point alu accesses (Count)
system.cpu8.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu8.numInsts                          4423031                       # Number of executed instructions (Count)
system.cpu8.numLoadInsts                       630402                       # Number of load instructions executed (Count)
system.cpu8.numSquashedInsts                    30421                       # Number of squashed instructions skipped in execute (Count)
system.cpu8.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu8.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu8.numRefs                            834989                       # Number of memory reference insts executed (Count)
system.cpu8.numBranches                        399381                       # Number of branches executed (Count)
system.cpu8.numStoreInsts                      204587                       # Number of stores executed (Count)
system.cpu8.numRate                          0.431756                       # Inst execution rate ((Count/Cycle))
system.cpu8.timesIdled                           2346                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu8.idleCycles                        1186875                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu8.committedInsts                    2172886                       # Number of Instructions Simulated (Count)
system.cpu8.committedOps                      3772129                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu8.cpi                              4.714595                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu8.totalCpi                         4.714595                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu8.ipc                              0.212107                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu8.totalIpc                         0.212107                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu8.intRegfileReads                   5994104                       # Number of integer regfile reads (Count)
system.cpu8.intRegfileWrites                  3437340                       # Number of integer regfile writes (Count)
system.cpu8.fpRegfileReads                     146681                       # Number of floating regfile reads (Count)
system.cpu8.fpRegfileWrites                     81588                       # Number of floating regfile writes (Count)
system.cpu8.ccRegfileReads                    2518050                       # number of cc regfile reads (Count)
system.cpu8.ccRegfileWrites                   2045129                       # number of cc regfile writes (Count)
system.cpu8.miscRegfileReads                  1678213                       # number of misc regfile reads (Count)
system.cpu8.miscRegfileWrites                     846                       # number of misc regfile writes (Count)
system.cpu8.MemDepUnit__0.insertedLoads        657990                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__0.insertedStores       216545                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__0.conflictingLoads        18457                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__0.conflictingStores         9166                       # Number of conflicting stores. (Count)
system.cpu8.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu8.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu8.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu8.branchPred.lookups                 515666                       # Number of BP lookups (Count)
system.cpu8.branchPred.condPredicted           456599                       # Number of conditional branches predicted (Count)
system.cpu8.branchPred.condIncorrect            17111                       # Number of conditional branches incorrect (Count)
system.cpu8.branchPred.BTBLookups              271800                       # Number of BTB lookups (Count)
system.cpu8.branchPred.BTBUpdates                8675                       # Number of BTB updates (Count)
system.cpu8.branchPred.BTBHits                 267745                       # Number of BTB hits (Count)
system.cpu8.branchPred.BTBHitRatio           0.985081                       # BTB Hit Ratio (Ratio)
system.cpu8.branchPred.RASUsed                  13378                       # Number of times the RAS was used to get a target. (Count)
system.cpu8.branchPred.RASIncorrect                 8                       # Number of incorrect RAS predictions. (Count)
system.cpu8.branchPred.indirectLookups           9884                       # Number of indirect predictor lookups. (Count)
system.cpu8.branchPred.indirectHits              5157                       # Number of indirect target hits. (Count)
system.cpu8.branchPred.indirectMisses            4727                       # Number of indirect misses. (Count)
system.cpu8.branchPred.indirectMispredicted         1165                       # Number of mispredicted indirect branches. (Count)
system.cpu8.commit.commitSquashedInsts        1034961                       # The number of squashed insts skipped by commit (Count)
system.cpu8.commit.commitNonSpecStalls            853                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu8.commit.branchMispredicts            18272                       # The number of times a branch was mispredicted (Count)
system.cpu8.commit.numCommittedDist::samples      8907624                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::mean     0.423472                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::stdev     1.486548                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::0        7947327     89.22%     89.22% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::1         230368      2.59%     91.81% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::2          93006      1.04%     92.85% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::3         241804      2.71%     95.56% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::4          45557      0.51%     96.08% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::5          99460      1.12%     97.19% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::6          15602      0.18%     97.37% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::7          18803      0.21%     97.58% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::8         215697      2.42%    100.00% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::total      8907624                       # Number of insts commited each cycle (Count)
system.cpu8.commit.instsCommitted             2172886                       # Number of instructions committed (Count)
system.cpu8.commit.opsCommitted               3772129                       # Number of ops (including micro ops) committed (Count)
system.cpu8.commit.memRefs                     700181                       # Number of memory references committed (Count)
system.cpu8.commit.loads                       521032                       # Number of loads committed (Count)
system.cpu8.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu8.commit.membars                          2                       # Number of memory barriers committed (Count)
system.cpu8.commit.branches                    363718                       # Number of branches committed (Count)
system.cpu8.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu8.commit.floating                     80373                       # Number of committed floating point instructions. (Count)
system.cpu8.commit.integer                    3713390                       # Number of committed integer instructions. (Count)
system.cpu8.commit.functionCalls                 9592                       # Number of function calls committed. (Count)
system.cpu8.commit.committedInstType_0::No_OpClass        10772      0.29%      0.29% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IntAlu      2980762     79.02%     79.31% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IntMult           29      0.00%     79.31% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IntDiv        35830      0.95%     80.26% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatAdd         3175      0.08%     80.34% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatCmp            0      0.00%     80.34% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatCvt         1504      0.04%     80.38% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMult            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMultAcc            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatDiv            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMisc            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatSqrt            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAdd         6610      0.18%     80.56% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAddAcc            0      0.00%     80.56% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAlu        11924      0.32%     80.87% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdCmp            0      0.00%     80.87% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdCvt        12922      0.34%     81.21% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMisc         7067      0.19%     81.40% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMult            0      0.00%     81.40% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMultAcc            0      0.00%     81.40% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShift         1353      0.04%     81.44% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShiftAcc            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdDiv            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSqrt            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatAdd            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatCmp            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatCvt            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatDiv            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMult            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAes            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAesMix            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::MemRead       499997     13.26%     94.69% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::MemWrite       165235      4.38%     99.07% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMemRead        21035      0.56%     99.63% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMemWrite        13914      0.37%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::total      3772129                       # Class of committed instruction (Count)
system.cpu8.commit.commitEligibleSamples       215697                       # number cycles where commit BW limit reached (Cycle)
system.cpu8.decode.idleCycles                  479502                       # Number of cycles decode is idle (Cycle)
system.cpu8.decode.blockedCycles              7843859                       # Number of cycles decode is blocked (Cycle)
system.cpu8.decode.runCycles                   520370                       # Number of cycles decode is running (Cycle)
system.cpu8.decode.unblockCycles               194681                       # Number of cycles decode is unblocking (Cycle)
system.cpu8.decode.squashCycles                 18990                       # Number of cycles decode is squashing (Cycle)
system.cpu8.decode.branchResolved              253854                       # Number of times decode resolved a branch (Count)
system.cpu8.decode.branchMispred                 1206                       # Number of times decode detected a branch misprediction (Count)
system.cpu8.decode.decodedInsts               5000188                       # Number of instructions handled by decode (Count)
system.cpu8.decode.squashedInsts                 5664                       # Number of squashed instructions handled by decode (Count)
system.cpu8.fetch.icacheStallCycles            464531                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu8.fetch.insts                       3012995                       # Number of instructions fetch has processed (Count)
system.cpu8.fetch.branches                     515666                       # Number of branches that fetch encountered (Count)
system.cpu8.fetch.predictedBranches            286280                       # Number of branches that fetch has predicted taken (Count)
system.cpu8.fetch.cycles                      8331480                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu8.fetch.squashCycles                  40342                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu8.fetch.miscStallCycles               13673                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu8.fetch.pendingTrapStallCycles        15351                       # Number of stall cycles due to pending traps (Cycle)
system.cpu8.fetch.icacheWaitRetryStallCycles       212196                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu8.fetch.cacheLines                   265764                       # Number of cache lines fetched (Count)
system.cpu8.fetch.icacheSquashes                 4780                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu8.fetch.nisnDist::samples           9057402                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::mean             0.585747                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::stdev            1.929735                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::0                 8179846     90.31%     90.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::1                   41867      0.46%     90.77% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::2                   39898      0.44%     91.21% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::3                   68199      0.75%     91.97% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::4                  137680      1.52%     93.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::5                   60139      0.66%     94.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::6                   33400      0.37%     94.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::7                   43710      0.48%     95.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::8                  452663      5.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::total             9057402                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.branchRate                 0.050337                       # Number of branch fetches per cycle (Ratio)
system.cpu8.fetch.rate                       0.294115                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu8.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu8.iew.squashCycles                    18990                       # Number of cycles IEW is squashing (Cycle)
system.cpu8.iew.blockCycles                   5176977                       # Number of cycles IEW is blocking (Cycle)
system.cpu8.iew.unblockCycles                  150518                       # Number of cycles IEW is unblocking (Cycle)
system.cpu8.iew.dispatchedInsts               4816007                       # Number of instructions dispatched to IQ (Count)
system.cpu8.iew.dispSquashedInsts                1105                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu8.iew.dispLoadInsts                  657990                       # Number of dispatched load instructions (Count)
system.cpu8.iew.dispStoreInsts                 216545                       # Number of dispatched store instructions (Count)
system.cpu8.iew.dispNonSpecInsts                  901                       # Number of dispatched non-speculative instructions (Count)
system.cpu8.iew.iqFullEvents                     7238                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu8.iew.lsqFullEvents                  138120                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu8.iew.memOrderViolationEvents           149                       # Number of memory order violations (Count)
system.cpu8.iew.predictedTakenIncorrect          7918                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu8.iew.predictedNotTakenIncorrect        12576                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu8.iew.branchMispredicts               20494                       # Number of branch mispredicts detected at execute (Count)
system.cpu8.iew.instsToCommit                 4405377                       # Cumulative count of insts sent to commit (Count)
system.cpu8.iew.writebackCount                4393614                       # Cumulative count of insts written-back (Count)
system.cpu8.iew.producerInst                  3540071                       # Number of instructions producing a value (Count)
system.cpu8.iew.consumerInst                  6499648                       # Number of instructions consuming a value (Count)
system.cpu8.iew.wbRate                       0.428885                       # Insts written-back per cycle ((Count/Cycle))
system.cpu8.iew.wbFanout                     0.544656                       # Average fanout of values written-back ((Count/Count))
system.cpu8.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu8.lsq0.forwLoads                      59000                       # Number of loads that had data forwarded from stores (Count)
system.cpu8.lsq0.squashedLoads                 136958                       # Number of loads squashed (Count)
system.cpu8.lsq0.ignoredResponses                  98                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu8.lsq0.memOrderViolation                149                       # Number of memory ordering violations (Count)
system.cpu8.lsq0.squashedStores                 37396                       # Number of stores squashed (Count)
system.cpu8.lsq0.rescheduledLoads                  14                       # Number of loads that were rescheduled (Count)
system.cpu8.lsq0.blockedByCache                  2122                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu8.lsq0.loadToUse::samples            520954                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::mean            64.386710                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::stdev          217.823558                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::0-9                475666     91.31%     91.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::10-19                  75      0.01%     91.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::20-29                  52      0.01%     91.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::30-39                  67      0.01%     91.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::40-49                  95      0.02%     91.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::50-59                 104      0.02%     91.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::60-69                  73      0.01%     91.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::70-79                  61      0.01%     91.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::80-89                  53      0.01%     91.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::90-99                  80      0.02%     91.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::100-109                54      0.01%     91.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::110-119                96      0.02%     91.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::120-129                52      0.01%     91.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::130-139                29      0.01%     91.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::140-149                65      0.01%     91.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::150-159                78      0.01%     91.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::160-169               120      0.02%     91.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::170-179               134      0.03%     91.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::180-189               590      0.11%     91.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::190-199                55      0.01%     91.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::200-209                39      0.01%     91.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::210-219                45      0.01%     91.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::220-229                52      0.01%     91.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::230-239               115      0.02%     91.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::240-249               500      0.10%     91.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::250-259                25      0.00%     91.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::260-269                47      0.01%     91.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::270-279                80      0.02%     91.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::280-289               115      0.02%     91.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::290-299               191      0.04%     91.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::overflows           42146      8.09%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::max_value            2661                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::total              520954                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.mmu.dtb.rdAccesses                 624742                       # TLB accesses on read requests (Count)
system.cpu8.mmu.dtb.wrAccesses                 204598                       # TLB accesses on write requests (Count)
system.cpu8.mmu.dtb.rdMisses                     3184                       # TLB misses on read requests (Count)
system.cpu8.mmu.dtb.wrMisses                      419                       # TLB misses on write requests (Count)
system.cpu8.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu8.mmu.itb.wrAccesses                 268190                       # TLB accesses on write requests (Count)
system.cpu8.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu8.mmu.itb.wrMisses                     3019                       # TLB misses on write requests (Count)
system.cpu8.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.power_state.pwrStateResidencyTicks::ON   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.rename.squashCycles                 18990                       # Number of cycles rename is squashing (Cycle)
system.cpu8.rename.idleCycles                  552966                       # Number of cycles rename is idle (Cycle)
system.cpu8.rename.blockCycles                6855000                       # Number of cycles rename is blocking (Cycle)
system.cpu8.rename.serializeStallCycles         24304                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu8.rename.runCycles                   632293                       # Number of cycles rename is running (Cycle)
system.cpu8.rename.unblockCycles               973849                       # Number of cycles rename is unblocking (Cycle)
system.cpu8.rename.renamedInsts               4920128                       # Number of instructions processed by rename (Count)
system.cpu8.rename.ROBFullEvents               106702                       # Number of times rename has blocked due to ROB full (Count)
system.cpu8.rename.IQFullEvents                247133                       # Number of times rename has blocked due to IQ full (Count)
system.cpu8.rename.LQFullEvents                153473                       # Number of times rename has blocked due to LQ full (Count)
system.cpu8.rename.SQFullEvents                522343                       # Number of times rename has blocked due to SQ full (Count)
system.cpu8.rename.fullRegistersEvents           3231                       # Number of times there has been no free registers (Count)
system.cpu8.rename.renamedOperands           10371273                       # Number of destination operands rename has renamed (Count)
system.cpu8.rename.lookups                   18599816                       # Number of register rename lookups that rename has made (Count)
system.cpu8.rename.intLookups                 6922707                       # Number of integer rename lookups (Count)
system.cpu8.rename.fpLookups                   184227                       # Number of floating rename lookups (Count)
system.cpu8.rename.committedMaps              8018327                       # Number of HB maps that are committed (Count)
system.cpu8.rename.undoneMaps                 2352946                       # Number of HB maps that are undone due to squashing (Count)
system.cpu8.rename.serializing                    875                       # count of serializing insts renamed (Count)
system.cpu8.rename.tempSerializing                859                       # count of temporary serializing insts renamed (Count)
system.cpu8.rename.skidInsts                   892040                       # count of insts added to the skid buffer (Count)
system.cpu8.rob.reads                        13491282                       # The number of ROB reads (Count)
system.cpu8.rob.writes                        9764186                       # The number of ROB writes (Count)
system.cpu8.thread_0.numInsts                 2172886                       # Number of Instructions committed (Count)
system.cpu8.thread_0.numOps                   3772129                       # Number of Ops committed (Count)
system.cpu8.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu8.workload.numSyscalls                   63                       # Number of system calls (Count)
system.cpu9.numCycles                         9954817                       # Number of cpu cycles simulated (Cycle)
system.cpu9.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu9.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu9.instsAdded                        4815940                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu9.nonSpecInstsAdded                    1102                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu9.instsIssued                       4454030                       # Number of instructions issued (Count)
system.cpu9.squashedInstsIssued                  2873                       # Number of squashed instructions issued (Count)
system.cpu9.squashedInstsExamined             1044913                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu9.squashedOperandsExamined          2258458                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu9.squashedNonSpecRemoved                249                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu9.numIssuedDist::samples            8788599                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::mean              0.506796                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::stdev             1.442379                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::0                  7543651     85.83%     85.83% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::1                   198251      2.26%     88.09% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::2                   227916      2.59%     90.68% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::3                   239721      2.73%     93.41% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::4                   194870      2.22%     95.63% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::5                   148988      1.70%     97.32% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::6                   128709      1.46%     98.79% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::7                    67834      0.77%     99.56% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::8                    38659      0.44%    100.00% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::total              8788599                       # Number of insts issued each cycle (Count)
system.cpu9.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IntAlu                  44123     66.77%     66.77% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IntMult                     0      0.00%     66.77% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IntDiv                      0      0.00%     66.77% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatAdd                    0      0.00%     66.77% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatCmp                    0      0.00%     66.77% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatCvt                    1      0.00%     66.77% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMult                   0      0.00%     66.77% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMultAcc                0      0.00%     66.77% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatDiv                    0      0.00%     66.77% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMisc                   0      0.00%     66.77% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatSqrt                   0      0.00%     66.77% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAdd                     0      0.00%     66.77% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAddAcc                  0      0.00%     66.77% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAlu                   121      0.18%     66.96% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdCmp                     0      0.00%     66.96% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdCvt                   122      0.18%     67.14% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMisc                    1      0.00%     67.14% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMult                    0      0.00%     67.14% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMultAcc                 0      0.00%     67.14% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShift                 141      0.21%     67.36% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShiftAcc                0      0.00%     67.36% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdDiv                     0      0.00%     67.36% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSqrt                    0      0.00%     67.36% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatAdd                0      0.00%     67.36% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatAlu                0      0.00%     67.36% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatCmp                0      0.00%     67.36% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatCvt                0      0.00%     67.36% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatDiv                0      0.00%     67.36% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMisc               0      0.00%     67.36% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMult               0      0.00%     67.36% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMultAcc            0      0.00%     67.36% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatSqrt               0      0.00%     67.36% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdReduceAdd               0      0.00%     67.36% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdReduceAlu               0      0.00%     67.36% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdReduceCmp               0      0.00%     67.36% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatReduceAdd            0      0.00%     67.36% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatReduceCmp            0      0.00%     67.36% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAes                     0      0.00%     67.36% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAesMix                  0      0.00%     67.36% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha1Hash                0      0.00%     67.36% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha1Hash2               0      0.00%     67.36% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha256Hash              0      0.00%     67.36% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha256Hash2             0      0.00%     67.36% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShaSigma2               0      0.00%     67.36% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShaSigma3               0      0.00%     67.36% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdPredAlu                 0      0.00%     67.36% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::MemRead                 11948     18.08%     85.44% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::MemWrite                 7704     11.66%     97.09% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMemRead             1405      2.13%     99.22% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMemWrite             515      0.78%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statIssuedInstType_0::No_OpClass        18104      0.41%      0.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IntAlu      3492631     78.42%     78.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IntMult           33      0.00%     78.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IntDiv        38166      0.86%     79.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatAdd         4317      0.10%     79.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatCmp            0      0.00%     79.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatCvt         1698      0.04%     79.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMult            0      0.00%     79.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMultAcc            0      0.00%     79.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatDiv            0      0.00%     79.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMisc            0      0.00%     79.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatSqrt            0      0.00%     79.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAdd         8190      0.18%     80.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAddAcc            0      0.00%     80.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAlu        16726      0.38%     80.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdCmp            0      0.00%     80.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdCvt        18203      0.41%     80.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMisc         8673      0.19%     80.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMult            0      0.00%     80.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMultAcc            0      0.00%     80.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShift         2464      0.06%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShiftAcc            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdDiv            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSqrt            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatAdd            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatAlu            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatCmp            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatCvt            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatDiv            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMisc            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMult            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdReduceAdd            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdReduceAlu            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdReduceCmp            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAes            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAesMix            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha1Hash            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha256Hash            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShaSigma2            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShaSigma3            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdPredAlu            0      0.00%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::MemRead       604924     13.58%     94.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::MemWrite       188755      4.24%     98.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMemRead        33181      0.74%     99.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMemWrite        17965      0.40%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::total       4454030                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.issueRate                        0.447425                       # Inst issue rate ((Count/Cycle))
system.cpu9.fuBusy                              66081                       # FU busy when requested (Count)
system.cpu9.fuBusyRate                       0.014836                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu9.intInstQueueReads                17537953                       # Number of integer instruction queue reads (Count)
system.cpu9.intInstQueueWrites                5689129                       # Number of integer instruction queue writes (Count)
system.cpu9.intInstQueueWakeupAccesses        4285312                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu9.fpInstQueueReads                   227660                       # Number of floating instruction queue reads (Count)
system.cpu9.fpInstQueueWrites                  172967                       # Number of floating instruction queue writes (Count)
system.cpu9.fpInstQueueWakeupAccesses          108785                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu9.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu9.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu9.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu9.intAluAccesses                    4387168                       # Number of integer alu accesses (Count)
system.cpu9.fpAluAccesses                      114839                       # Number of floating point alu accesses (Count)
system.cpu9.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu9.numInsts                          4423549                       # Number of executed instructions (Count)
system.cpu9.numLoadInsts                       630428                       # Number of load instructions executed (Count)
system.cpu9.numSquashedInsts                    30481                       # Number of squashed instructions skipped in execute (Count)
system.cpu9.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu9.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu9.numRefs                            835158                       # Number of memory reference insts executed (Count)
system.cpu9.numBranches                        399390                       # Number of branches executed (Count)
system.cpu9.numStoreInsts                      204730                       # Number of stores executed (Count)
system.cpu9.numRate                          0.444363                       # Inst execution rate ((Count/Cycle))
system.cpu9.timesIdled                           2365                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu9.idleCycles                        1166218                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu9.committedInsts                    2172886                       # Number of Instructions Simulated (Count)
system.cpu9.committedOps                      3772129                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu9.cpi                              4.581380                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu9.totalCpi                         4.581380                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu9.ipc                              0.218275                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu9.totalIpc                         0.218275                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu9.intRegfileReads                   5994640                       # Number of integer regfile reads (Count)
system.cpu9.intRegfileWrites                  3437371                       # Number of integer regfile writes (Count)
system.cpu9.fpRegfileReads                     147162                       # Number of floating regfile reads (Count)
system.cpu9.fpRegfileWrites                     81827                       # Number of floating regfile writes (Count)
system.cpu9.ccRegfileReads                    2518373                       # number of cc regfile reads (Count)
system.cpu9.ccRegfileWrites                   2045206                       # number of cc regfile writes (Count)
system.cpu9.miscRegfileReads                  1678348                       # number of misc regfile reads (Count)
system.cpu9.miscRegfileWrites                     846                       # number of misc regfile writes (Count)
system.cpu9.MemDepUnit__0.insertedLoads        658150                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__0.insertedStores       216861                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__0.conflictingLoads        18476                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__0.conflictingStores         8744                       # Number of conflicting stores. (Count)
system.cpu9.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu9.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu9.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu9.branchPred.lookups                 515647                       # Number of BP lookups (Count)
system.cpu9.branchPred.condPredicted           456568                       # Number of conditional branches predicted (Count)
system.cpu9.branchPred.condIncorrect            17105                       # Number of conditional branches incorrect (Count)
system.cpu9.branchPred.BTBLookups              271715                       # Number of BTB lookups (Count)
system.cpu9.branchPred.BTBUpdates                8683                       # Number of BTB updates (Count)
system.cpu9.branchPred.BTBHits                 267646                       # Number of BTB hits (Count)
system.cpu9.branchPred.BTBHitRatio           0.985025                       # BTB Hit Ratio (Ratio)
system.cpu9.branchPred.RASUsed                  13393                       # Number of times the RAS was used to get a target. (Count)
system.cpu9.branchPred.RASIncorrect                 7                       # Number of incorrect RAS predictions. (Count)
system.cpu9.branchPred.indirectLookups           9860                       # Number of indirect predictor lookups. (Count)
system.cpu9.branchPred.indirectHits              5155                       # Number of indirect target hits. (Count)
system.cpu9.branchPred.indirectMisses            4705                       # Number of indirect misses. (Count)
system.cpu9.branchPred.indirectMispredicted         1169                       # Number of mispredicted indirect branches. (Count)
system.cpu9.commit.commitSquashedInsts        1035906                       # The number of squashed insts skipped by commit (Count)
system.cpu9.commit.commitNonSpecStalls            853                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu9.commit.branchMispredicts            18286                       # The number of times a branch was mispredicted (Count)
system.cpu9.commit.numCommittedDist::samples      8638877                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::mean     0.436646                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::stdev     1.507667                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::0        7678840     88.89%     88.89% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::1         230089      2.66%     91.55% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::2          92909      1.08%     92.63% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::3         241936      2.80%     95.43% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::4          45529      0.53%     95.95% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::5          99435      1.15%     97.10% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::6          15602      0.18%     97.29% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::7          18785      0.22%     97.50% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::8         215752      2.50%    100.00% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::total      8638877                       # Number of insts commited each cycle (Count)
system.cpu9.commit.instsCommitted             2172886                       # Number of instructions committed (Count)
system.cpu9.commit.opsCommitted               3772129                       # Number of ops (including micro ops) committed (Count)
system.cpu9.commit.memRefs                     700181                       # Number of memory references committed (Count)
system.cpu9.commit.loads                       521032                       # Number of loads committed (Count)
system.cpu9.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu9.commit.membars                          2                       # Number of memory barriers committed (Count)
system.cpu9.commit.branches                    363718                       # Number of branches committed (Count)
system.cpu9.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu9.commit.floating                     80373                       # Number of committed floating point instructions. (Count)
system.cpu9.commit.integer                    3713390                       # Number of committed integer instructions. (Count)
system.cpu9.commit.functionCalls                 9592                       # Number of function calls committed. (Count)
system.cpu9.commit.committedInstType_0::No_OpClass        10772      0.29%      0.29% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IntAlu      2980762     79.02%     79.31% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IntMult           29      0.00%     79.31% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IntDiv        35830      0.95%     80.26% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatAdd         3175      0.08%     80.34% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatCmp            0      0.00%     80.34% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatCvt         1504      0.04%     80.38% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMult            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMultAcc            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatDiv            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMisc            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatSqrt            0      0.00%     80.38% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAdd         6610      0.18%     80.56% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAddAcc            0      0.00%     80.56% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAlu        11924      0.32%     80.87% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdCmp            0      0.00%     80.87% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdCvt        12922      0.34%     81.21% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMisc         7067      0.19%     81.40% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMult            0      0.00%     81.40% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMultAcc            0      0.00%     81.40% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShift         1353      0.04%     81.44% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShiftAcc            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdDiv            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSqrt            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatAdd            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatCmp            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatCvt            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatDiv            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMult            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAes            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAesMix            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::MemRead       499997     13.26%     94.69% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::MemWrite       165235      4.38%     99.07% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMemRead        21035      0.56%     99.63% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMemWrite        13914      0.37%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::total      3772129                       # Class of committed instruction (Count)
system.cpu9.commit.commitEligibleSamples       215752                       # number cycles where commit BW limit reached (Cycle)
system.cpu9.decode.idleCycles                  479522                       # Number of cycles decode is idle (Cycle)
system.cpu9.decode.blockedCycles              7574701                       # Number of cycles decode is blocked (Cycle)
system.cpu9.decode.runCycles                   520735                       # Number of cycles decode is running (Cycle)
system.cpu9.decode.unblockCycles               194639                       # Number of cycles decode is unblocking (Cycle)
system.cpu9.decode.squashCycles                 19002                       # Number of cycles decode is squashing (Cycle)
system.cpu9.decode.branchResolved              253805                       # Number of times decode resolved a branch (Count)
system.cpu9.decode.branchMispred                 1218                       # Number of times decode detected a branch misprediction (Count)
system.cpu9.decode.decodedInsts               5001666                       # Number of instructions handled by decode (Count)
system.cpu9.decode.squashedInsts                 5695                       # Number of squashed instructions handled by decode (Count)
system.cpu9.fetch.icacheStallCycles            464427                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu9.fetch.insts                       3013165                       # Number of instructions fetch has processed (Count)
system.cpu9.fetch.branches                     515647                       # Number of branches that fetch encountered (Count)
system.cpu9.fetch.predictedBranches            286194                       # Number of branches that fetch has predicted taken (Count)
system.cpu9.fetch.cycles                      8074588                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu9.fetch.squashCycles                  40384                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu9.fetch.miscStallCycles               11311                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu9.fetch.pendingTrapStallCycles        16204                       # Number of stall cycles due to pending traps (Cycle)
system.cpu9.fetch.icacheWaitRetryStallCycles       201877                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu9.fetch.cacheLines                   265767                       # Number of cache lines fetched (Count)
system.cpu9.fetch.icacheSquashes                 4771                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu9.fetch.nisnDist::samples           8788599                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::mean             0.603797                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::stdev            1.956536                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::0                 7910935     90.01%     90.01% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::1                   41892      0.48%     90.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::2                   39847      0.45%     90.94% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::3                   68112      0.78%     91.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::4                  137841      1.57%     93.29% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::5                   60075      0.68%     93.97% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::6                   33355      0.38%     94.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::7                   43599      0.50%     94.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::8                  452943      5.15%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::total             8788599                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.branchRate                 0.051799                       # Number of branch fetches per cycle (Ratio)
system.cpu9.fetch.rate                       0.302684                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu9.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu9.iew.squashCycles                    19002                       # Number of cycles IEW is squashing (Cycle)
system.cpu9.iew.blockCycles                   4987260                       # Number of cycles IEW is blocking (Cycle)
system.cpu9.iew.unblockCycles                  150256                       # Number of cycles IEW is unblocking (Cycle)
system.cpu9.iew.dispatchedInsts               4817042                       # Number of instructions dispatched to IQ (Count)
system.cpu9.iew.dispSquashedInsts                1090                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu9.iew.dispLoadInsts                  658150                       # Number of dispatched load instructions (Count)
system.cpu9.iew.dispStoreInsts                 216861                       # Number of dispatched store instructions (Count)
system.cpu9.iew.dispNonSpecInsts                  901                       # Number of dispatched non-speculative instructions (Count)
system.cpu9.iew.iqFullEvents                     7201                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu9.iew.lsqFullEvents                  137919                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu9.iew.memOrderViolationEvents           151                       # Number of memory order violations (Count)
system.cpu9.iew.predictedTakenIncorrect          7906                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu9.iew.predictedNotTakenIncorrect        12627                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu9.iew.branchMispredicts               20533                       # Number of branch mispredicts detected at execute (Count)
system.cpu9.iew.instsToCommit                 4405913                       # Cumulative count of insts sent to commit (Count)
system.cpu9.iew.writebackCount                4394097                       # Cumulative count of insts written-back (Count)
system.cpu9.iew.producerInst                  3540265                       # Number of instructions producing a value (Count)
system.cpu9.iew.consumerInst                  6500264                       # Number of instructions consuming a value (Count)
system.cpu9.iew.wbRate                       0.441404                       # Insts written-back per cycle ((Count/Cycle))
system.cpu9.iew.wbFanout                     0.544634                       # Average fanout of values written-back ((Count/Count))
system.cpu9.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu9.lsq0.forwLoads                      58882                       # Number of loads that had data forwarded from stores (Count)
system.cpu9.lsq0.squashedLoads                 137118                       # Number of loads squashed (Count)
system.cpu9.lsq0.ignoredResponses                  97                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu9.lsq0.memOrderViolation                151                       # Number of memory ordering violations (Count)
system.cpu9.lsq0.squashedStores                 37712                       # Number of stores squashed (Count)
system.cpu9.lsq0.rescheduledLoads                  15                       # Number of loads that were rescheduled (Count)
system.cpu9.lsq0.blockedByCache                  2117                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu9.lsq0.loadToUse::samples            520954                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::mean            62.314210                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::stdev          210.785993                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::0-9                475721     91.32%     91.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::10-19                  71      0.01%     91.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::20-29                  99      0.02%     91.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::30-39                  60      0.01%     91.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::40-49                  62      0.01%     91.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::50-59                 109      0.02%     91.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::60-69                 109      0.02%     91.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::70-79                  70      0.01%     91.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::80-89                  74      0.01%     91.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::90-99                  54      0.01%     91.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::100-109                49      0.01%     91.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::110-119                54      0.01%     91.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::120-129                63      0.01%     91.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::130-139                38      0.01%     91.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::140-149                48      0.01%     91.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::150-159                64      0.01%     91.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::160-169                95      0.02%     91.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::170-179               100      0.02%     91.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::180-189               591      0.11%     91.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::190-199                35      0.01%     91.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::200-209                31      0.01%     91.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::210-219                74      0.01%     91.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::220-229                82      0.02%     91.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::230-239               136      0.03%     91.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::240-249               536      0.10%     91.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::250-259                29      0.01%     91.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::260-269                73      0.01%     91.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::270-279                78      0.01%     91.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::280-289               140      0.03%     91.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::290-299               212      0.04%     91.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::overflows           41997      8.06%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::max_value            2431                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::total              520954                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.mmu.dtb.rdAccesses                 624831                       # TLB accesses on read requests (Count)
system.cpu9.mmu.dtb.wrAccesses                 204742                       # TLB accesses on write requests (Count)
system.cpu9.mmu.dtb.rdMisses                     3234                       # TLB misses on read requests (Count)
system.cpu9.mmu.dtb.wrMisses                      454                       # TLB misses on write requests (Count)
system.cpu9.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu9.mmu.itb.wrAccesses                 268223                       # TLB accesses on write requests (Count)
system.cpu9.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu9.mmu.itb.wrMisses                     3112                       # TLB misses on write requests (Count)
system.cpu9.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.power_state.pwrStateResidencyTicks::ON   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.rename.squashCycles                 19002                       # Number of cycles rename is squashing (Cycle)
system.cpu9.rename.idleCycles                  552975                       # Number of cycles rename is idle (Cycle)
system.cpu9.rename.blockCycles                6613179                       # Number of cycles rename is blocking (Cycle)
system.cpu9.rename.serializeStallCycles         23681                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu9.rename.runCycles                   632587                       # Number of cycles rename is running (Cycle)
system.cpu9.rename.unblockCycles               947175                       # Number of cycles rename is unblocking (Cycle)
system.cpu9.rename.renamedInsts               4921315                       # Number of instructions processed by rename (Count)
system.cpu9.rename.ROBFullEvents               102690                       # Number of times rename has blocked due to ROB full (Count)
system.cpu9.rename.IQFullEvents                247194                       # Number of times rename has blocked due to IQ full (Count)
system.cpu9.rename.LQFullEvents                148294                       # Number of times rename has blocked due to LQ full (Count)
system.cpu9.rename.SQFullEvents                501081                       # Number of times rename has blocked due to SQ full (Count)
system.cpu9.rename.fullRegistersEvents           3038                       # Number of times there has been no free registers (Count)
system.cpu9.rename.renamedOperands           10372341                       # Number of destination operands rename has renamed (Count)
system.cpu9.rename.lookups                   18603707                       # Number of register rename lookups that rename has made (Count)
system.cpu9.rename.intLookups                 6923874                       # Number of integer rename lookups (Count)
system.cpu9.rename.fpLookups                   184967                       # Number of floating rename lookups (Count)
system.cpu9.rename.committedMaps              8018327                       # Number of HB maps that are committed (Count)
system.cpu9.rename.undoneMaps                 2354014                       # Number of HB maps that are undone due to squashing (Count)
system.cpu9.rename.serializing                    875                       # count of serializing insts renamed (Count)
system.cpu9.rename.tempSerializing                859                       # count of temporary serializing insts renamed (Count)
system.cpu9.rename.skidInsts                   891284                       # count of insts added to the skid buffer (Count)
system.cpu9.rob.reads                        13223438                       # The number of ROB reads (Count)
system.cpu9.rob.writes                        9766021                       # The number of ROB writes (Count)
system.cpu9.thread_0.numInsts                 2172886                       # Number of Instructions committed (Count)
system.cpu9.thread_0.numOps                   3772129                       # Number of Ops committed (Count)
system.cpu9.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu9.workload.numSyscalls                   63                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.mem_ctrls0.avgPriority_ruby.dir_cntrl0::samples     12087.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls0.priorityMaxLatency     0.000000767292                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls0.numStayReadState              24807                       # Number of times bus staying in READ state (Count)
system.mem_ctrls0.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls0.readReqs                      12087                       # Number of read requests accepted (Count)
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted (Count)
system.mem_ctrls0.readBursts                    12087                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls0.writeBursts                       0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls0.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls0.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls0.avgRdQLen                      1.13                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::6                12087                       # Read request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.rdQLenPdf::0                  10645                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::1                   1239                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::2                    162                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::3                     33                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::4                      7                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::5                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::64                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::65                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::66                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::67                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::68                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::69                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::70                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::71                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::72                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::73                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::74                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::75                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::76                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::77                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::78                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::79                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::80                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::81                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::82                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::83                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::84                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::85                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::86                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::87                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::88                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::89                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::90                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::91                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::92                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::93                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::94                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::95                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::96                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::97                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::98                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::99                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::100                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::101                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::102                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::103                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::104                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::105                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::106                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::107                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::108                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::109                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::110                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::111                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::112                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::113                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::114                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::115                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::116                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::117                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::118                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::119                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::120                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::121                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::122                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::123                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::124                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::125                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::126                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::127                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls0.bytesReadSys                 773568                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls0.avgRdBWSys             145632770.53615731                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls0.avgWrBWSys               0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls0.totGap                   5311215500                       # Total gap between requests (Tick)
system.mem_ctrls0.avgGap                    439415.53                       # Average gap between requests ((Tick/Count))
system.mem_ctrls0.requestorReadBytes::ruby.dir_cntrl0       773568                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadRate::ruby.dir_cntrl0 145632770.536157310009                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadAccesses::ruby.dir_cntrl0        12087                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadTotalLat::ruby.dir_cntrl0    457409480                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadAvgLat::ruby.dir_cntrl0     37843.09                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.dram.bytesRead::ruby.dir_cntrl0       773568                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::total        773568                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.numReads::ruby.dir_cntrl0        12087                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::total          12087                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.bwRead::ruby.dir_cntrl0    145632771                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::total        145632771                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::ruby.dir_cntrl0    145632771                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::total       145632771                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.readBursts               12087                       # Number of DRAM read bursts (Count)
system.mem_ctrls0.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::0         1627                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::1         1562                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::2         1500                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::3         1438                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::4         1373                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::5         1550                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::6         1610                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::7         1427                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.totQLat              245983676                       # Total ticks spent queuing (Tick)
system.mem_ctrls0.dram.totBusLat             40273884                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls0.dram.totMemAccLat         457409480                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls0.dram.avgQLat               20351.09                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.avgMemAccLat          37843.09                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.readRowHits               5920                       # Number of row buffer hits during reads (Count)
system.mem_ctrls0.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls0.dram.readRowHitRate           48.98                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls0.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls0.dram.bytesPerActivate::samples         6166                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::mean   125.436263                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::gmean   101.444576                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::stdev   116.274932                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::0-127         3259     52.85%     52.85% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::128-255         2320     37.63%     90.48% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::256-383          360      5.84%     96.32% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::384-511          105      1.70%     98.02% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::512-639           44      0.71%     98.73% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::640-767           26      0.42%     99.16% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::768-895           12      0.19%     99.35% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::896-1023           10      0.16%     99.51% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::1024-1151           30      0.49%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::total         6166                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesRead               773568                       # Total bytes read (Byte)
system.mem_ctrls0.dram.bytesWritten                 0                       # Total bytes written (Byte)
system.mem_ctrls0.dram.avgRdBW             145.632771                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls0.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls0.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls0.dram.busUtil                   0.76                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls0.dram.busUtilRead               0.76                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls0.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls0.dram.pageHitRate              48.98                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls0.dram.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls0.dram.rank0.actEnergy   33738490.203600                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.preEnergy   22772202.140800                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.readEnergy  36681453.547200                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.refreshEnergy 260315486.138403                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.actBackEnergy 1255935647.710797                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.preBackEnergy 64969217.913600                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.totalEnergy 1674412497.654401                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.averagePower   315.226756                       # Core power per rank (mW) (Watt)
system.mem_ctrls0.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::IDLE    378398400                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::REF    238700000                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT   4694673100                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls1.avgPriority_ruby.dir_cntrl1::samples     12146.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls1.priorityMaxLatency     0.000000808972                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls1.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls1.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls1.numStayReadState              24929                       # Number of times bus staying in READ state (Count)
system.mem_ctrls1.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls1.readReqs                      12146                       # Number of read requests accepted (Count)
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted (Count)
system.mem_ctrls1.readBursts                    12146                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls1.writeBursts                       0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls1.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls1.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls1.avgRdQLen                      1.14                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::6                12146                       # Read request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.rdQLenPdf::0                  10727                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::1                   1198                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::2                    167                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::3                     34                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::4                     15                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::5                      5                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::64                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::65                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::66                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::67                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::68                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::69                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::70                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::71                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::72                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::73                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::74                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::75                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::76                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::77                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::78                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::79                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::80                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::81                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::82                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::83                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::84                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::85                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::86                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::87                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::88                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::89                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::90                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::91                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::92                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::93                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::94                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::95                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::96                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::97                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::98                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::99                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::100                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::101                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::102                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::103                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::104                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::105                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::106                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::107                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::108                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::109                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::110                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::111                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::112                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::113                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::114                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::115                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::116                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::117                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::118                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::119                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::120                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::121                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::122                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::123                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::124                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::125                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::126                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::127                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls1.bytesReadSys                 777344                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls1.avgRdBWSys             146343644.48847246                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls1.avgWrBWSys               0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls1.totGap                   5310439000                       # Total gap between requests (Tick)
system.mem_ctrls1.avgGap                    437217.11                       # Average gap between requests ((Tick/Count))
system.mem_ctrls1.requestorReadBytes::ruby.dir_cntrl1       777344                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadRate::ruby.dir_cntrl1 146343644.488472461700                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadAccesses::ruby.dir_cntrl1        12146                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadTotalLat::ruby.dir_cntrl1    462244504                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadAvgLat::ruby.dir_cntrl1     38057.34                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.dram.bytesRead::ruby.dir_cntrl1       777344                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::total        777344                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.numReads::ruby.dir_cntrl1        12146                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::total          12146                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.bwRead::ruby.dir_cntrl1    146343644                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::total        146343644                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::ruby.dir_cntrl1    146343644                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::total       146343644                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.readBursts               12146                       # Number of DRAM read bursts (Count)
system.mem_ctrls1.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::0         1562                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::1         1523                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::2         1542                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::3         1477                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::4         1396                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::5         1539                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::6         1645                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::7         1462                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.totQLat              249786672                       # Total ticks spent queuing (Tick)
system.mem_ctrls1.dram.totBusLat             40470472                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls1.dram.totMemAccLat         462244504                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls1.dram.avgQLat               20565.34                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.avgMemAccLat          38057.34                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.readRowHits               6030                       # Number of row buffer hits during reads (Count)
system.mem_ctrls1.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls1.dram.readRowHitRate           49.65                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls1.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls1.dram.bytesPerActivate::samples         6115                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::mean   127.110384                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::gmean   102.222606                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::stdev   118.333931                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::0-127         3226     52.76%     52.76% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::128-255         2253     36.84%     89.60% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::256-383          392      6.41%     96.01% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::384-511          124      2.03%     98.04% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::512-639           44      0.72%     98.76% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::640-767           21      0.34%     99.10% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::768-895           13      0.21%     99.31% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::896-1023           11      0.18%     99.49% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::1024-1151           31      0.51%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::total         6115                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesRead               777344                       # Total bytes read (Byte)
system.mem_ctrls1.dram.bytesWritten                 0                       # Total bytes written (Byte)
system.mem_ctrls1.dram.avgRdBW             146.343644                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls1.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls1.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls1.dram.busUtil                   0.76                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls1.dram.busUtilRead               0.76                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls1.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls1.dram.pageHitRate              49.65                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls1.dram.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls1.dram.rank0.actEnergy   33459478.852800                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.preEnergy   22583849.512000                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.readEnergy  36860505.897600                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.refreshEnergy 260315486.138403                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.actBackEnergy 1267039793.275196                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.preBackEnergy 57879247.036800                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.totalEnergy 1678138360.712798                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.averagePower   315.928191                       # Core power per rank (mW) (Watt)
system.mem_ctrls1.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::IDLE    334336640                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::REF    238700000                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT   4738734860                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls10.avgPriority_ruby.dir_cntrl10::samples     12051.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls10.priorityMinLatency    0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls10.priorityMaxLatency    0.000000820292                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls10.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls10.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls10.numStayReadState             24743                       # Number of times bus staying in READ state (Count)
system.mem_ctrls10.numStayWriteState                0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls10.readReqs                     12051                       # Number of read requests accepted (Count)
system.mem_ctrls10.writeReqs                        0                       # Number of write requests accepted (Count)
system.mem_ctrls10.readBursts                   12051                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls10.writeBursts                      0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls10.servicedByWrQ                    0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls10.mergedWrBursts                   0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls10.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls10.avgRdQLen                     1.12                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls10.avgWrQLen                     0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls10.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls10.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls10.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::5                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::6               12051                       # Read request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::5                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::6                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.rdQLenPdf::0                 10666                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::1                  1209                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::2                   143                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::3                    28                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::4                     4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::5                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::6                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::7                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::8                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::9                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::10                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::11                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::12                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::13                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::14                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::15                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::16                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::17                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::18                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::19                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::20                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::21                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::22                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::23                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::24                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::25                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::26                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::27                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::28                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::29                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::30                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::31                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::32                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::33                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::34                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::35                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::36                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::37                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::38                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::39                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::40                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::41                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::42                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::43                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::44                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::45                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::46                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::47                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::48                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::49                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::50                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::51                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::52                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::53                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::54                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::55                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::56                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::57                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::58                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::59                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::60                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::61                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::62                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::63                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::0                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::1                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::2                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::3                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::4                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::5                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::6                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::7                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::8                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::9                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::10                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::11                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::12                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::13                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::14                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::15                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::16                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::17                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::18                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::19                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::20                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::21                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::22                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::23                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::24                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::25                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::26                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::27                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::28                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::29                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::30                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::31                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::32                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::33                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::34                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::35                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::36                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::37                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::38                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::39                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::40                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::41                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::42                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::43                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::44                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::45                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::46                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::47                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::48                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::49                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::50                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::51                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::52                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::53                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::54                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::55                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::56                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::57                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::58                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::64                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::65                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::66                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::67                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::68                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::69                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::70                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::71                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::72                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::73                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::74                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::75                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::76                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::77                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::78                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::79                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::80                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::81                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::82                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::83                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::84                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::85                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::86                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::87                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::88                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::89                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::90                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::91                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::92                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::93                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::94                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::95                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::96                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::97                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::98                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::99                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::100                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::101                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::102                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::103                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::104                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::105                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::106                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::107                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::108                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::109                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::110                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::111                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::112                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::113                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::114                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::115                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::116                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::117                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::118                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::119                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::120                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::121                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::122                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::123                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::124                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::125                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::126                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::127                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.bytesReadWrQ                     0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls10.bytesReadSys                771264                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls10.bytesWrittenSys                  0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls10.avgRdBWSys            145199016.93813449                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls10.avgWrBWSys              0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls10.totGap                  5307992500                       # Total gap between requests (Tick)
system.mem_ctrls10.avgGap                   440460.75                       # Average gap between requests ((Tick/Count))
system.mem_ctrls10.requestorReadBytes::ruby.dir_cntrl10       771264                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls10.requestorReadRate::ruby.dir_cntrl10 145199016.938134491444                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls10.requestorReadAccesses::ruby.dir_cntrl10        12051                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls10.requestorReadTotalLat::ruby.dir_cntrl10    435380224                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls10.requestorReadAvgLat::ruby.dir_cntrl10     36128.14                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls10.dram.bytesRead::ruby.dir_cntrl10       771264                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesRead::total       771264                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.numReads::ruby.dir_cntrl10        12051                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.numReads::total         12051                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.bwRead::ruby.dir_cntrl10    145199017                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwRead::total       145199017                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::ruby.dir_cntrl10    145199017                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::total      145199017                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.readBursts              12051                       # Number of DRAM read bursts (Count)
system.mem_ctrls10.dram.writeBursts                 0                       # Number of DRAM write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::0         1562                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::1         1540                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::2         1549                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::3         1447                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::4         1383                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::5         1534                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::6         1614                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::7         1422                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.totQLat             224584132                       # Total ticks spent queuing (Tick)
system.mem_ctrls10.dram.totBusLat            40153932                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls10.dram.totMemAccLat        435380224                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls10.dram.avgQLat              18636.14                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls10.dram.avgBusLat             3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls10.dram.avgMemAccLat         36128.14                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls10.dram.readRowHits              6213                       # Number of row buffer hits during reads (Count)
system.mem_ctrls10.dram.writeRowHits                0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls10.dram.readRowHitRate          51.56                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls10.dram.writeRowHitRate           nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls10.dram.bytesPerActivate::samples         5838                       # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::mean   132.110997                       # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::gmean   105.885170                       # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::stdev   122.878273                       # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::0-127         2867     49.11%     49.11% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::128-255         2344     40.15%     89.26% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::256-383          370      6.34%     95.60% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::384-511          124      2.12%     97.72% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::512-639           56      0.96%     98.68% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::640-767           19      0.33%     99.01% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::768-895           13      0.22%     99.23% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::896-1023           12      0.21%     99.43% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::1024-1151           33      0.57%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::total         5838                       # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesRead              771264                       # Total bytes read (Byte)
system.mem_ctrls10.dram.bytesWritten                0                       # Total bytes written (Byte)
system.mem_ctrls10.dram.avgRdBW            145.199017                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls10.dram.avgWrBW                     0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls10.dram.peakBW               19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls10.dram.busUtil                  0.76                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls10.dram.busUtilRead              0.76                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls10.dram.busUtilWrite             0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls10.dram.pageHitRate             51.56                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls10.dram.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls10.dram.rank0.actEnergy  31938593.450400                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.preEnergy  21560836.214400                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.readEnergy 36572201.265600                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.refreshEnergy 260315486.138403                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.actBackEnergy 1267882084.223995                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.preBackEnergy 57341446.243200                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.totalEnergy 1675610647.536000                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.averagePower   315.452321                       # Core power per rank (mW) (Watt)
system.mem_ctrls10.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::IDLE    331468420                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::REF    238700000                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::ACT   4741603080                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls10.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls11.avgPriority_ruby.dir_cntrl11::samples     11825.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls11.priorityMinLatency    0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls11.priorityMaxLatency    0.000000786972                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls11.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls11.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls11.numStayReadState             24279                       # Number of times bus staying in READ state (Count)
system.mem_ctrls11.numStayWriteState                0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls11.readReqs                     11825                       # Number of read requests accepted (Count)
system.mem_ctrls11.writeReqs                        0                       # Number of write requests accepted (Count)
system.mem_ctrls11.readBursts                   11825                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls11.writeBursts                      0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls11.servicedByWrQ                    0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls11.mergedWrBursts                   0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls11.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls11.avgRdQLen                     1.13                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls11.avgWrQLen                     0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls11.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls11.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls11.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::5                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::6               11825                       # Read request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::5                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::6                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.rdQLenPdf::0                 10399                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::1                  1215                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::2                   161                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::3                    34                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::4                    11                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::5                     4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::6                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::7                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::8                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::9                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::10                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::11                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::12                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::13                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::14                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::15                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::16                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::17                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::18                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::19                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::20                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::21                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::22                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::23                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::24                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::25                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::26                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::27                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::28                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::29                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::30                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::31                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::32                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::33                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::34                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::35                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::36                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::37                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::38                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::39                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::40                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::41                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::42                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::43                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::44                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::45                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::46                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::47                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::48                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::49                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::50                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::51                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::52                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::53                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::54                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::55                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::56                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::57                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::58                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::59                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::60                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::61                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::62                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::63                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::0                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::1                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::2                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::3                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::4                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::5                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::6                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::7                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::8                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::9                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::10                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::11                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::12                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::13                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::14                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::15                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::16                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::17                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::18                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::19                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::20                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::21                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::22                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::23                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::24                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::25                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::26                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::27                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::28                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::29                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::30                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::31                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::32                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::33                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::34                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::35                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::36                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::37                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::38                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::39                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::40                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::41                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::42                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::43                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::44                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::45                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::46                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::47                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::48                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::49                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::50                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::51                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::52                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::53                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::54                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::55                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::56                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::57                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::58                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::64                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::65                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::66                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::67                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::68                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::69                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::70                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::71                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::72                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::73                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::74                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::75                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::76                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::77                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::78                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::79                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::80                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::81                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::82                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::83                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::84                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::85                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::86                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::87                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::88                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::89                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::90                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::91                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::92                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::93                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::94                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::95                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::96                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::97                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::98                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::99                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::100                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::101                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::102                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::103                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::104                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::105                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::106                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::107                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::108                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::109                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::110                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::111                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::112                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::113                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::114                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::115                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::116                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::117                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::118                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::119                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::120                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::121                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::122                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::123                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::124                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::125                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::126                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::127                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.bytesReadWrQ                     0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls11.bytesReadSys                756800                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls11.bytesWrittenSys                  0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls11.avgRdBWSys            142476008.23943576                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls11.avgWrBWSys              0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls11.totGap                  5308409000                       # Total gap between requests (Tick)
system.mem_ctrls11.avgGap                   448914.08                       # Average gap between requests ((Tick/Count))
system.mem_ctrls11.requestorReadBytes::ruby.dir_cntrl11       756800                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls11.requestorReadRate::ruby.dir_cntrl11 142476008.239435762167                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls11.requestorReadAccesses::ruby.dir_cntrl11        11825                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls11.requestorReadTotalLat::ruby.dir_cntrl11    440664388                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls11.requestorReadAvgLat::ruby.dir_cntrl11     37265.49                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls11.dram.bytesRead::ruby.dir_cntrl11       756800                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesRead::total       756800                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.numReads::ruby.dir_cntrl11        11825                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.numReads::total         11825                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.bwRead::ruby.dir_cntrl11    142476008                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwRead::total       142476008                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::ruby.dir_cntrl11    142476008                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::total      142476008                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.readBursts              11825                       # Number of DRAM read bursts (Count)
system.mem_ctrls11.dram.writeBursts                 0                       # Number of DRAM write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::0         1587                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::1         1519                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::2         1515                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::3         1416                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::4         1292                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::5         1488                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::6         1586                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::7         1422                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.totQLat             233821488                       # Total ticks spent queuing (Tick)
system.mem_ctrls11.dram.totBusLat            39400900                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls11.dram.totMemAccLat        440664388                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls11.dram.avgQLat              19773.49                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls11.dram.avgBusLat             3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls11.dram.avgMemAccLat         37265.49                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls11.dram.readRowHits              6015                       # Number of row buffer hits during reads (Count)
system.mem_ctrls11.dram.writeRowHits                0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls11.dram.readRowHitRate          50.87                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls11.dram.writeRowHitRate           nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls11.dram.bytesPerActivate::samples         5810                       # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::mean   130.258176                       # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::gmean   104.494573                       # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::stdev   121.696442                       # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::0-127         2942     50.64%     50.64% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::128-255         2262     38.93%     89.57% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::256-383          366      6.30%     95.87% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::384-511          116      2.00%     97.87% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::512-639           42      0.72%     98.59% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::640-767           22      0.38%     98.97% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::768-895           18      0.31%     99.28% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::896-1023            9      0.15%     99.43% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::1024-1151           33      0.57%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::total         5810                       # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesRead              756800                       # Total bytes read (Byte)
system.mem_ctrls11.dram.bytesWritten                0                       # Total bytes written (Byte)
system.mem_ctrls11.dram.avgRdBW            142.476008                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls11.dram.avgWrBW                     0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls11.dram.peakBW               19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls11.dram.busUtil                  0.74                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls11.dram.busUtilRead              0.74                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls11.dram.busUtilWrite             0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls11.dram.pageHitRate             50.87                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls11.dram.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls11.dram.rank0.actEnergy  31785410.748000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.preEnergy  21457426.928000                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.readEnergy 35886339.720000                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.refreshEnergy 260315486.138403                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.actBackEnergy 1262191084.534798                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.preBackEnergy 60975136.185600                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.totalEnergy 1672610884.254800                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.averagePower   314.887582                       # Core power per rank (mW) (Watt)
system.mem_ctrls11.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::IDLE    353531060                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::REF    238700000                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::ACT   4719540440                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls11.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls12.avgPriority_ruby.dir_cntrl12::samples     11786.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls12.priorityMinLatency    0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls12.priorityMaxLatency    0.000000845292                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls12.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls12.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls12.numStayReadState             24202                       # Number of times bus staying in READ state (Count)
system.mem_ctrls12.numStayWriteState                0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls12.readReqs                     11786                       # Number of read requests accepted (Count)
system.mem_ctrls12.writeReqs                        0                       # Number of write requests accepted (Count)
system.mem_ctrls12.readBursts                   11786                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls12.writeBursts                      0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls12.servicedByWrQ                    0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls12.mergedWrBursts                   0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls12.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls12.avgRdQLen                     1.12                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls12.avgWrQLen                     0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls12.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls12.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls12.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::5                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::6               11786                       # Read request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::5                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::6                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.rdQLenPdf::0                 10409                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::1                  1197                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::2                   150                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::3                    23                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::4                     6                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::5                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::6                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::7                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::8                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::9                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::10                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::11                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::12                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::13                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::14                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::15                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::16                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::17                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::18                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::19                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::20                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::21                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::22                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::23                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::24                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::25                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::26                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::27                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::28                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::29                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::30                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::31                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::32                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::33                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::34                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::35                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::36                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::37                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::38                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::39                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::40                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::41                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::42                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::43                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::44                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::45                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::46                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::47                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::48                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::49                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::50                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::51                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::52                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::53                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::54                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::55                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::56                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::57                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::58                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::59                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::60                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::61                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::62                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::63                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::0                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::1                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::2                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::3                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::4                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::5                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::6                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::7                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::8                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::9                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::10                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::11                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::12                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::13                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::14                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::15                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::16                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::17                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::18                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::19                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::20                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::21                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::22                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::23                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::24                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::25                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::26                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::27                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::28                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::29                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::30                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::31                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::32                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::33                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::34                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::35                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::36                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::37                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::38                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::39                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::40                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::41                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::42                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::43                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::44                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::45                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::46                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::47                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::48                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::49                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::50                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::51                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::52                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::53                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::54                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::55                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::56                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::57                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::58                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::64                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::65                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::66                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::67                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::68                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::69                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::70                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::71                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::72                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::73                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::74                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::75                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::76                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::77                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::78                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::79                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::80                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::81                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::82                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::83                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::84                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::85                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::86                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::87                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::88                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::89                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::90                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::91                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::92                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::93                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::94                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::95                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::96                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::97                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::98                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::99                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::100                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::101                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::102                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::103                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::104                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::105                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::106                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::107                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::108                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::109                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::110                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::111                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::112                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::113                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::114                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::115                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::116                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::117                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::118                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::119                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::120                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::121                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::122                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::123                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::124                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::125                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::126                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::127                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.bytesReadWrQ                     0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls12.bytesReadSys                754304                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls12.bytesWrittenSys                  0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls12.avgRdBWSys            142006108.50824440                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls12.avgWrBWSys              0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls12.totGap                  5308842500                       # Total gap between requests (Tick)
system.mem_ctrls12.avgGap                   450436.32                       # Average gap between requests ((Tick/Count))
system.mem_ctrls12.requestorReadBytes::ruby.dir_cntrl12       754304                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls12.requestorReadRate::ruby.dir_cntrl12 142006108.508244395256                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls12.requestorReadAccesses::ruby.dir_cntrl12        11786                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls12.requestorReadTotalLat::ruby.dir_cntrl12    441283204                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls12.requestorReadAvgLat::ruby.dir_cntrl12     37441.30                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls12.dram.bytesRead::ruby.dir_cntrl12       754304                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesRead::total       754304                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.dram.numReads::ruby.dir_cntrl12        11786                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.dram.numReads::total         11786                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.dram.bwRead::ruby.dir_cntrl12    142006109                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwRead::total       142006109                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::ruby.dir_cntrl12    142006109                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::total      142006109                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.readBursts              11786                       # Number of DRAM read bursts (Count)
system.mem_ctrls12.dram.writeBursts                 0                       # Number of DRAM write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::0         1610                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::1         1549                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::2         1540                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::3         1357                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::4         1321                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::5         1455                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::6         1545                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::7         1409                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.totQLat             235122492                       # Total ticks spent queuing (Tick)
system.mem_ctrls12.dram.totBusLat            39270952                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls12.dram.totMemAccLat        441283204                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls12.dram.avgQLat              19949.30                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls12.dram.avgBusLat             3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls12.dram.avgMemAccLat         37441.30                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls12.dram.readRowHits              5967                       # Number of row buffer hits during reads (Count)
system.mem_ctrls12.dram.writeRowHits                0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls12.dram.readRowHitRate          50.63                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls12.dram.writeRowHitRate           nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls12.dram.bytesPerActivate::samples         5819                       # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::mean   129.627771                       # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::gmean   103.543273                       # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::stdev   122.899365                       # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::0-127         2998     51.52%     51.52% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::128-255         2212     38.01%     89.53% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::256-383          336      5.77%     95.31% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::384-511          140      2.41%     97.71% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::512-639           57      0.98%     98.69% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::640-767           18      0.31%     99.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::768-895           15      0.26%     99.26% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::896-1023           10      0.17%     99.43% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::1024-1151           33      0.57%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::total         5819                       # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesRead              754304                       # Total bytes read (Byte)
system.mem_ctrls12.dram.bytesWritten                0                       # Total bytes written (Byte)
system.mem_ctrls12.dram.avgRdBW            142.006109                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls12.dram.avgWrBW                     0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls12.dram.peakBW               19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls12.dram.busUtil                  0.74                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls12.dram.busUtilRead              0.74                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls12.dram.busUtilWrite             0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls12.dram.pageHitRate             50.63                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls12.dram.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls12.dram.rank0.actEnergy  31834648.045200                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.preEnergy  21490665.627200                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.readEnergy 35767983.081600                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.refreshEnergy 260315486.138403                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.actBackEnergy 1266500267.171997                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.preBackEnergy 58223733.187200                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.totalEnergy 1674132783.251599                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.averagePower   315.174096                       # Core power per rank (mW) (Watt)
system.mem_ctrls12.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::IDLE    337096520                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::REF    238700000                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::ACT   4735974980                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls12.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls13.avgPriority_ruby.dir_cntrl13::samples     11763.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls13.priorityMinLatency    0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls13.priorityMaxLatency    0.000000781292                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls13.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls13.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls13.numStayReadState             24170                       # Number of times bus staying in READ state (Count)
system.mem_ctrls13.numStayWriteState                0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls13.readReqs                     11763                       # Number of read requests accepted (Count)
system.mem_ctrls13.writeReqs                        0                       # Number of write requests accepted (Count)
system.mem_ctrls13.readBursts                   11763                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls13.writeBursts                      0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls13.servicedByWrQ                    0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls13.mergedWrBursts                   0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls13.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls13.avgRdQLen                     1.12                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls13.avgWrQLen                     0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls13.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls13.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls13.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::5                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::6               11763                       # Read request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::5                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::6                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.rdQLenPdf::0                 10439                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::1                  1151                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::2                   137                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::3                    27                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::4                     7                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::5                     2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::6                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::7                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::8                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::9                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::10                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::11                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::12                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::13                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::14                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::15                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::16                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::17                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::18                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::19                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::20                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::21                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::22                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::23                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::24                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::25                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::26                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::27                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::28                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::29                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::30                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::31                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::32                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::33                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::34                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::35                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::36                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::37                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::38                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::39                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::40                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::41                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::42                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::43                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::44                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::45                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::46                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::47                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::48                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::49                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::50                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::51                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::52                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::53                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::54                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::55                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::56                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::57                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::58                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::59                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::60                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::61                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::62                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::63                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::0                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::1                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::2                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::3                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::4                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::5                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::6                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::7                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::8                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::9                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::10                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::11                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::12                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::13                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::14                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::15                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::16                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::17                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::18                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::19                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::20                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::21                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::22                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::23                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::24                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::25                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::26                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::27                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::28                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::29                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::30                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::31                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::32                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::33                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::34                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::35                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::36                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::37                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::38                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::39                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::40                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::41                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::42                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::43                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::44                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::45                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::46                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::47                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::48                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::49                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::50                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::51                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::52                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::53                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::54                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::55                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::56                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::57                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::58                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::64                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::65                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::66                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::67                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::68                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::69                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::70                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::71                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::72                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::73                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::74                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::75                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::76                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::77                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::78                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::79                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::80                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::81                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::82                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::83                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::84                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::85                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::86                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::87                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::88                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::89                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::90                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::91                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::92                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::93                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::94                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::95                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::96                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::97                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::98                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::99                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::100                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::101                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::102                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::103                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::104                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::105                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::106                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::107                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::108                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::109                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::110                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::111                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::112                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::113                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::114                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::115                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::116                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::117                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::118                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::119                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::120                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::121                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::122                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::123                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::124                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::125                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::126                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::127                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.bytesReadWrQ                     0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls13.bytesReadSys                752832                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls13.bytesWrittenSys                  0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls13.avgRdBWSys            141728988.15395203                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls13.avgWrBWSys              0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls13.totGap                  5309257000                       # Total gap between requests (Tick)
system.mem_ctrls13.avgGap                   451352.29                       # Average gap between requests ((Tick/Count))
system.mem_ctrls13.requestorReadBytes::ruby.dir_cntrl13       752832                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls13.requestorReadRate::ruby.dir_cntrl13 141728988.153952032328                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls13.requestorReadAccesses::ruby.dir_cntrl13        11763                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls13.requestorReadTotalLat::ruby.dir_cntrl13    434162200                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls13.requestorReadAvgLat::ruby.dir_cntrl13     36909.14                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls13.dram.bytesRead::ruby.dir_cntrl13       752832                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesRead::total       752832                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.dram.numReads::ruby.dir_cntrl13        11763                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.dram.numReads::total         11763                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.dram.bwRead::ruby.dir_cntrl13    141728988                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwRead::total       141728988                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::ruby.dir_cntrl13    141728988                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::total      141728988                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.readBursts              11763                       # Number of DRAM read bursts (Count)
system.mem_ctrls13.dram.writeBursts                 0                       # Number of DRAM write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::0         1578                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::1         1555                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::2         1526                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::3         1372                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::4         1318                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::5         1479                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::6         1534                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::7         1401                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.totQLat             228403804                       # Total ticks spent queuing (Tick)
system.mem_ctrls13.dram.totBusLat            39194316                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls13.dram.totMemAccLat        434162200                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls13.dram.avgQLat              19417.14                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls13.dram.avgBusLat             3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls13.dram.avgMemAccLat         36909.14                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls13.dram.readRowHits              5981                       # Number of row buffer hits during reads (Count)
system.mem_ctrls13.dram.writeRowHits                0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls13.dram.readRowHitRate          50.85                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls13.dram.writeRowHitRate           nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls13.dram.bytesPerActivate::samples         5781                       # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::mean   130.203079                       # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::gmean   104.074574                       # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::stdev   122.697505                       # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::0-127         2954     51.10%     51.10% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::128-255         2232     38.61%     89.71% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::256-383          332      5.74%     95.45% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::384-511          128      2.21%     97.66% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::512-639           50      0.86%     98.53% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::640-767           27      0.47%     99.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::768-895           19      0.33%     99.33% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::896-1023           10      0.17%     99.50% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::1024-1151           29      0.50%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::total         5781                       # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesRead              752832                       # Total bytes read (Byte)
system.mem_ctrls13.dram.bytesWritten                0                       # Total bytes written (Byte)
system.mem_ctrls13.dram.avgRdBW            141.728988                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls13.dram.avgWrBW                     0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls13.dram.peakBW               19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls13.dram.busUtil                  0.74                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls13.dram.busUtilRead              0.74                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls13.dram.busUtilWrite             0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls13.dram.pageHitRate             50.85                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls13.dram.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls13.dram.rank0.actEnergy  31632228.045600                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.preEnergy  21350324.452800                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.readEnergy 35698183.012800                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.refreshEnergy 260315486.138403                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.actBackEnergy 1256200300.807199                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.preBackEnergy 64800237.532800                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.totalEnergy 1669996759.989599                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.averagePower   314.395444                       # Core power per rank (mW) (Watt)
system.mem_ctrls13.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::IDLE    377226800                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::REF    238700000                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::ACT   4695844700                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls13.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls14.avgPriority_ruby.dir_cntrl14::samples     11839.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls14.priorityMinLatency    0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls14.priorityMaxLatency    0.000000841292                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls14.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls14.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls14.numStayReadState             24310                       # Number of times bus staying in READ state (Count)
system.mem_ctrls14.numStayWriteState                0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls14.readReqs                     11839                       # Number of read requests accepted (Count)
system.mem_ctrls14.writeReqs                        0                       # Number of write requests accepted (Count)
system.mem_ctrls14.readBursts                   11839                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls14.writeBursts                      0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls14.servicedByWrQ                    0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls14.mergedWrBursts                   0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls14.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls14.avgRdQLen                     1.13                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls14.avgWrQLen                     0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls14.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls14.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls14.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::5                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::6               11839                       # Read request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::5                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::6                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.rdQLenPdf::0                 10432                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::1                  1214                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::2                   155                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::3                    27                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::4                     9                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::5                     2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::6                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::7                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::8                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::9                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::10                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::11                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::12                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::13                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::14                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::15                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::16                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::17                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::18                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::19                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::20                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::21                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::22                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::23                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::24                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::25                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::26                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::27                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::28                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::29                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::30                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::31                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::32                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::33                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::34                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::35                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::36                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::37                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::38                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::39                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::40                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::41                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::42                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::43                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::44                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::45                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::46                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::47                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::48                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::49                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::50                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::51                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::52                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::53                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::54                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::55                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::56                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::57                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::58                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::59                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::60                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::61                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::62                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::63                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::0                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::1                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::2                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::3                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::4                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::5                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::6                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::7                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::8                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::9                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::10                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::11                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::12                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::13                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::14                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::15                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::16                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::17                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::18                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::19                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::20                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::21                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::22                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::23                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::24                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::25                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::26                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::27                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::28                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::29                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::30                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::31                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::32                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::33                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::34                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::35                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::36                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::37                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::38                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::39                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::40                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::41                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::42                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::43                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::44                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::45                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::46                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::47                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::48                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::49                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::50                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::51                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::52                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::53                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::54                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::55                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::56                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::57                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::58                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::64                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::65                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::66                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::67                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::68                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::69                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::70                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::71                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::72                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::73                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::74                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::75                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::76                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::77                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::78                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::79                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::80                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::81                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::82                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::83                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::84                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::85                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::86                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::87                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::88                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::89                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::90                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::91                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::92                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::93                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::94                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::95                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::96                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::97                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::98                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::99                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::100                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::101                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::102                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::103                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::104                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::105                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::106                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::107                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::108                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::109                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::110                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::111                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::112                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::113                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::114                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::115                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::116                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::117                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::118                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::119                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::120                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::121                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::122                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::123                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::124                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::125                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::126                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::127                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.bytesReadWrQ                     0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls14.bytesReadSys                757696                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls14.bytesWrittenSys                  0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls14.avgRdBWSys            142644690.19422242                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls14.avgWrBWSys              0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls14.totGap                  5306226000                       # Total gap between requests (Tick)
system.mem_ctrls14.avgGap                   448198.83                       # Average gap between requests ((Tick/Count))
system.mem_ctrls14.requestorReadBytes::ruby.dir_cntrl14       757696                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls14.requestorReadRate::ruby.dir_cntrl14 142644690.194222420454                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls14.requestorReadAccesses::ruby.dir_cntrl14        11839                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls14.requestorReadTotalLat::ruby.dir_cntrl14    447073800                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls14.requestorReadAvgLat::ruby.dir_cntrl14     37762.80                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls14.dram.bytesRead::ruby.dir_cntrl14       757696                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesRead::total       757696                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.dram.numReads::ruby.dir_cntrl14        11839                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.dram.numReads::total         11839                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.dram.bwRead::ruby.dir_cntrl14    142644690                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwRead::total       142644690                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::ruby.dir_cntrl14    142644690                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::total      142644690                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.readBursts              11839                       # Number of DRAM read bursts (Count)
system.mem_ctrls14.dram.writeBursts                 0                       # Number of DRAM write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::0         1588                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::1         1530                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::2         1540                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::3         1375                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::4         1313                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::5         1459                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::6         1557                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::7         1477                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.totQLat             239986012                       # Total ticks spent queuing (Tick)
system.mem_ctrls14.dram.totBusLat            39447548                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls14.dram.totMemAccLat        447073800                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls14.dram.avgQLat              20270.80                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls14.dram.avgBusLat             3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls14.dram.avgMemAccLat         37762.80                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls14.dram.readRowHits              6008                       # Number of row buffer hits during reads (Count)
system.mem_ctrls14.dram.writeRowHits                0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls14.dram.readRowHitRate          50.75                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls14.dram.writeRowHitRate           nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls14.dram.bytesPerActivate::samples         5831                       # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::mean   129.942720                       # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::gmean   103.698748                       # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::stdev   124.300930                       # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::0-127         2992     51.31%     51.31% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::128-255         2214     37.97%     89.28% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::256-383          378      6.48%     95.76% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::384-511          114      1.96%     97.72% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::512-639           43      0.74%     98.46% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::640-767           27      0.46%     98.92% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::768-895           17      0.29%     99.21% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::896-1023           14      0.24%     99.45% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::1024-1151           32      0.55%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::total         5831                       # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesRead              757696                       # Total bytes read (Byte)
system.mem_ctrls14.dram.bytesWritten                0                       # Total bytes written (Byte)
system.mem_ctrls14.dram.avgRdBW            142.644690                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls14.dram.avgWrBW                     0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls14.dram.peakBW               19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls14.dram.busUtil                  0.74                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls14.dram.busUtilRead              0.74                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls14.dram.busUtilWrite             0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls14.dram.pageHitRate             50.75                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls14.dram.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls14.dram.rank0.actEnergy  31900297.774800                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.preEnergy  21534983.892800                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.readEnergy 35928826.718400                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.refreshEnergy 260315486.138403                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.actBackEnergy 1253706429.754796                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.preBackEnergy 66392568.345600                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.totalEnergy 1669778592.624801                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.averagePower   314.354372                       # Core power per rank (mW) (Watt)
system.mem_ctrls14.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::IDLE    386885380                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::REF    238700000                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::ACT   4686186120                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls14.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls15.avgPriority_ruby.dir_cntrl15::samples     12262.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls15.priorityMinLatency    0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls15.priorityMaxLatency    0.000000831292                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls15.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls15.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls15.numStayReadState             25157                       # Number of times bus staying in READ state (Count)
system.mem_ctrls15.numStayWriteState                0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls15.readReqs                     12262                       # Number of read requests accepted (Count)
system.mem_ctrls15.writeReqs                        0                       # Number of write requests accepted (Count)
system.mem_ctrls15.readBursts                   12262                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls15.writeBursts                      0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls15.servicedByWrQ                    0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls15.mergedWrBursts                   0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls15.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls15.avgRdQLen                     1.14                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls15.avgWrQLen                     0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls15.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls15.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls15.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::5                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::6               12262                       # Read request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::5                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::6                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.rdQLenPdf::0                 10780                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::1                  1252                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::2                   170                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::3                    42                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::4                    12                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::5                     3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::6                     2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::7                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::8                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::9                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::10                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::11                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::12                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::13                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::14                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::15                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::16                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::17                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::18                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::19                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::20                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::21                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::22                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::23                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::24                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::25                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::26                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::27                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::28                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::29                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::30                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::31                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::32                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::33                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::34                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::35                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::36                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::37                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::38                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::39                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::40                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::41                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::42                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::43                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::44                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::45                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::46                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::47                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::48                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::49                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::50                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::51                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::52                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::53                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::54                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::55                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::56                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::57                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::58                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::59                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::60                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::61                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::62                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::63                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::0                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::1                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::2                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::3                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::4                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::5                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::6                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::7                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::8                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::9                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::10                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::11                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::12                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::13                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::14                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::15                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::16                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::17                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::18                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::19                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::20                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::21                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::22                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::23                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::24                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::25                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::26                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::27                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::28                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::29                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::30                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::31                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::32                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::33                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::34                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::35                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::36                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::37                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::38                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::39                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::40                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::41                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::42                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::43                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::44                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::45                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::46                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::47                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::48                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::49                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::50                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::51                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::52                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::53                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::54                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::55                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::56                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::57                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::58                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::64                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::65                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::66                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::67                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::68                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::69                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::70                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::71                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::72                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::73                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::74                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::75                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::76                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::77                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::78                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::79                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::80                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::81                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::82                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::83                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::84                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::85                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::86                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::87                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::88                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::89                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::90                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::91                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::92                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::93                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::94                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::95                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::96                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::97                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::98                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::99                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::100                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::101                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::102                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::103                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::104                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::105                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::106                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::107                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::108                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::109                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::110                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::111                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::112                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::113                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::114                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::115                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::116                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::117                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::118                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::119                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::120                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::121                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::122                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::123                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::124                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::125                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::126                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::127                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.bytesReadWrQ                     0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls15.bytesReadSys                784768                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls15.bytesWrittenSys                  0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls15.avgRdBWSys            147741294.97099039                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls15.avgWrBWSys              0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls15.totGap                  5305780500                       # Total gap between requests (Tick)
system.mem_ctrls15.avgGap                   432701.07                       # Average gap between requests ((Tick/Count))
system.mem_ctrls15.requestorReadBytes::ruby.dir_cntrl15       784768                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls15.requestorReadRate::ruby.dir_cntrl15 147741294.970990389585                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls15.requestorReadAccesses::ruby.dir_cntrl15        12262                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls15.requestorReadTotalLat::ruby.dir_cntrl15    450230144                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls15.requestorReadAvgLat::ruby.dir_cntrl15     36717.51                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls15.dram.bytesRead::ruby.dir_cntrl15       784768                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesRead::total       784768                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.dram.numReads::ruby.dir_cntrl15        12262                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.dram.numReads::total         12262                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.dram.bwRead::ruby.dir_cntrl15    147741295                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwRead::total       147741295                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::ruby.dir_cntrl15    147741295                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::total      147741295                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.readBursts              12262                       # Number of DRAM read bursts (Count)
system.mem_ctrls15.dram.writeBursts                 0                       # Number of DRAM write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::0         1626                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::1         1546                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::2         1552                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::3         1436                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::4         1384                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::5         1564                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::6         1623                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::7         1531                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.totQLat             235743240                       # Total ticks spent queuing (Tick)
system.mem_ctrls15.dram.totBusLat            40856984                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls15.dram.totMemAccLat        450230144                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls15.dram.avgQLat              19225.51                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls15.dram.avgBusLat             3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls15.dram.avgMemAccLat         36717.51                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls15.dram.readRowHits              6106                       # Number of row buffer hits during reads (Count)
system.mem_ctrls15.dram.writeRowHits                0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls15.dram.readRowHitRate          49.80                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls15.dram.writeRowHitRate           nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls15.dram.bytesPerActivate::samples         6156                       # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::mean   127.480182                       # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::gmean   102.698370                       # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::stdev   119.963732                       # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::0-127         3181     51.67%     51.67% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::128-255         2343     38.06%     89.73% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::256-383          397      6.45%     96.18% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::384-511          108      1.75%     97.94% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::512-639           48      0.78%     98.72% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::640-767           16      0.26%     98.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::768-895           17      0.28%     99.25% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::896-1023            9      0.15%     99.40% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::1024-1151           37      0.60%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::total         6156                       # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesRead              784768                       # Total bytes read (Byte)
system.mem_ctrls15.dram.bytesWritten                0                       # Total bytes written (Byte)
system.mem_ctrls15.dram.avgRdBW            147.741295                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls15.dram.avgWrBW                     0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls15.dram.peakBW               19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls15.dram.busUtil                  0.77                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls15.dram.busUtilRead              0.77                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls15.dram.busUtilWrite             0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls15.dram.pageHitRate             49.80                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls15.dram.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls15.dram.rank0.actEnergy  33678311.284800                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.preEnergy  22735270.252800                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.readEnergy 37212541.027200                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.refreshEnergy 260315486.138403                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.actBackEnergy 1270838832.051597                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.preBackEnergy 55453569.696000                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.totalEnergy 1680234010.450798                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.averagePower   316.322720                       # Core power per rank (mW) (Watt)
system.mem_ctrls15.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::IDLE    319787960                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::REF    238700000                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::ACT   4753283540                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls15.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls2.avgPriority_ruby.dir_cntrl2::samples     12060.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls2.priorityMaxLatency     0.000000840292                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls2.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls2.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls2.numStayReadState              24749                       # Number of times bus staying in READ state (Count)
system.mem_ctrls2.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls2.readReqs                      12060                       # Number of read requests accepted (Count)
system.mem_ctrls2.writeReqs                         0                       # Number of write requests accepted (Count)
system.mem_ctrls2.readBursts                    12060                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls2.writeBursts                       0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls2.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls2.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls2.avgRdQLen                      1.13                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls2.avgWrQLen                      0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::6                12060                       # Read request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.rdQLenPdf::0                  10581                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::1                   1247                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::2                    176                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::3                     41                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::4                     12                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::5                      3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::6                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::0                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::1                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::2                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::3                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::64                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::65                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::66                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::67                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::68                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::69                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::70                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::71                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::72                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::73                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::74                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::75                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::76                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::77                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::78                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::79                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::80                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::81                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::82                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::83                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::84                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::85                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::86                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::87                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::88                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::89                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::90                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::91                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::92                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::93                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::94                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::95                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::96                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::97                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::98                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::99                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::100                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::101                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::102                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::103                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::104                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::105                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::106                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::107                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::108                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::109                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::110                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::111                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::112                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::113                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::114                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::115                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::116                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::117                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::118                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::119                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::120                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::121                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::122                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::123                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::124                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::125                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::126                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::127                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.bytesReadWrQ                      0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls2.bytesReadSys                 771840                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls2.bytesWrittenSys                   0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls2.avgRdBWSys             145307455.33764020                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls2.avgWrBWSys               0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls2.totGap                   5310841500                       # Total gap between requests (Tick)
system.mem_ctrls2.avgGap                    440368.28                       # Average gap between requests ((Tick/Count))
system.mem_ctrls2.requestorReadBytes::ruby.dir_cntrl2       771840                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadRate::ruby.dir_cntrl2 145307455.337640196085                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadAccesses::ruby.dir_cntrl2        12060                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadTotalLat::ruby.dir_cntrl2    457406760                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadAvgLat::ruby.dir_cntrl2     37927.59                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.dram.bytesRead::ruby.dir_cntrl2       771840                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::total        771840                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.numReads::ruby.dir_cntrl2        12060                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::total          12060                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.bwRead::ruby.dir_cntrl2    145307455                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::total        145307455                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::ruby.dir_cntrl2    145307455                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::total       145307455                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.readBursts               12060                       # Number of DRAM read bursts (Count)
system.mem_ctrls2.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::0         1598                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::1         1522                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::2         1482                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::3         1414                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::4         1396                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::5         1557                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::6         1611                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::7         1480                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.totQLat              246453240                       # Total ticks spent queuing (Tick)
system.mem_ctrls2.dram.totBusLat             40183920                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls2.dram.totMemAccLat         457406760                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls2.dram.avgQLat               20435.59                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls2.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls2.dram.avgMemAccLat          37927.59                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls2.dram.readRowHits               5935                       # Number of row buffer hits during reads (Count)
system.mem_ctrls2.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls2.dram.readRowHitRate           49.21                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls2.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls2.dram.bytesPerActivate::samples         6124                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::mean   126.014370                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::gmean   101.874643                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::stdev   116.624291                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::0-127         3196     52.19%     52.19% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::128-255         2359     38.52%     90.71% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::256-383          325      5.31%     96.02% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::384-511          114      1.86%     97.88% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::512-639           54      0.88%     98.76% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::640-767           27      0.44%     99.20% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::768-895           10      0.16%     99.36% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::896-1023           10      0.16%     99.53% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::1024-1151           29      0.47%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::total         6124                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesRead               771840                       # Total bytes read (Byte)
system.mem_ctrls2.dram.bytesWritten                 0                       # Total bytes written (Byte)
system.mem_ctrls2.dram.avgRdBW             145.307455                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls2.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls2.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls2.dram.busUtil                   0.76                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls2.dram.busUtilRead               0.76                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls2.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls2.dram.pageHitRate              49.21                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls2.dram.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls2.dram.rank0.actEnergy   33508716.150000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.preEnergy   22617088.211200                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.readEnergy  36599514.336000                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.refreshEnergy 260315486.138403                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.actBackEnergy 1272530014.307996                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.preBackEnergy 54373753.795200                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.totalEnergy 1679944572.938800                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.averagePower   316.268230                       # Core power per rank (mW) (Watt)
system.mem_ctrls2.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::IDLE    313001700                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::REF    238700000                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::ACT   4760069800                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls2.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls3.avgPriority_ruby.dir_cntrl3::samples     12068.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls3.priorityMaxLatency     0.000000797292                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls3.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls3.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls3.numStayReadState              24762                       # Number of times bus staying in READ state (Count)
system.mem_ctrls3.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls3.readReqs                      12068                       # Number of read requests accepted (Count)
system.mem_ctrls3.writeReqs                         0                       # Number of write requests accepted (Count)
system.mem_ctrls3.readBursts                    12068                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls3.writeBursts                       0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls3.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls3.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls3.avgRdQLen                      1.13                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls3.avgWrQLen                      0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::6                12068                       # Read request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.rdQLenPdf::0                  10635                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::1                   1243                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::2                    155                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::3                     25                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::4                      7                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::5                      3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::6                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::0                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::1                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::2                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::3                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::64                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::65                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::66                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::67                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::68                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::69                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::70                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::71                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::72                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::73                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::74                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::75                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::76                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::77                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::78                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::79                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::80                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::81                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::82                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::83                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::84                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::85                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::86                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::87                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::88                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::89                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::90                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::91                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::92                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::93                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::94                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::95                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::96                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::97                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::98                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::99                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::100                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::101                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::102                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::103                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::104                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::105                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::106                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::107                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::108                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::109                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::110                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::111                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::112                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::113                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::114                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::115                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::116                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::117                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::118                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::119                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::120                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::121                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::122                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::123                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::124                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::125                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::126                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::127                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.bytesReadWrQ                      0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls3.bytesReadSys                 772352                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls3.bytesWrittenSys                   0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls3.avgRdBWSys             145403845.02608970                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls3.avgWrBWSys               0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls3.totGap                   5306189000                       # Total gap between requests (Tick)
system.mem_ctrls3.avgGap                    439690.84                       # Average gap between requests ((Tick/Count))
system.mem_ctrls3.requestorReadBytes::ruby.dir_cntrl3       772352                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadRate::ruby.dir_cntrl3 145403845.026089698076                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadAccesses::ruby.dir_cntrl3        12068                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadTotalLat::ruby.dir_cntrl3    440966376                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadAvgLat::ruby.dir_cntrl3     36540.14                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.dram.bytesRead::ruby.dir_cntrl3       772352                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::total        772352                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.numReads::ruby.dir_cntrl3        12068                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::total          12068                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.bwRead::ruby.dir_cntrl3    145403845                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::total        145403845                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::ruby.dir_cntrl3    145403845                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::total       145403845                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.readBursts               12068                       # Number of DRAM read bursts (Count)
system.mem_ctrls3.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::0         1590                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::1         1537                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::2         1501                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::3         1441                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::4         1396                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::5         1549                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::6         1594                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::7         1460                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.totQLat              229872920                       # Total ticks spent queuing (Tick)
system.mem_ctrls3.dram.totBusLat             40210576                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls3.dram.totMemAccLat         440966376                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls3.dram.avgQLat               19048.14                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls3.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls3.dram.avgMemAccLat          36540.14                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls3.dram.readRowHits               6046                       # Number of row buffer hits during reads (Count)
system.mem_ctrls3.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls3.dram.readRowHitRate           50.10                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls3.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls3.dram.bytesPerActivate::samples         6022                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::mean   128.255065                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::gmean   102.639874                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::stdev   121.734456                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::0-127         3150     52.31%     52.31% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::128-255         2281     37.88%     90.19% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::256-383          329      5.46%     95.65% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::384-511          122      2.03%     97.68% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::512-639           54      0.90%     98.57% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::640-767           28      0.46%     99.04% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::768-895           17      0.28%     99.32% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::896-1023            9      0.15%     99.47% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::1024-1151           32      0.53%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::total         6022                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesRead               772352                       # Total bytes read (Byte)
system.mem_ctrls3.dram.bytesWritten                 0                       # Total bytes written (Byte)
system.mem_ctrls3.dram.avgRdBW             145.403845                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls3.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls3.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls3.dram.busUtil                   0.76                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls3.dram.busUtilRead               0.76                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls3.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls3.dram.pageHitRate              50.10                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls3.dram.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls3.dram.rank0.actEnergy   32945222.637600                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.preEnergy   22240382.953600                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.readEnergy  36623792.620800                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.refreshEnergy 260315486.138403                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.actBackEnergy 1250706886.052399                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.preBackEnergy 68307769.958400                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.totalEnergy 1671139540.361199                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.averagePower   314.610585                       # Core power per rank (mW) (Watt)
system.mem_ctrls3.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::IDLE    398508380                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::REF    238700000                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::ACT   4674563120                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls3.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls4.avgPriority_ruby.dir_cntrl4::samples     12185.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls4.priorityMaxLatency     0.000000761092                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls4.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls4.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls4.numStayReadState              24993                       # Number of times bus staying in READ state (Count)
system.mem_ctrls4.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls4.readReqs                      12185                       # Number of read requests accepted (Count)
system.mem_ctrls4.writeReqs                         0                       # Number of write requests accepted (Count)
system.mem_ctrls4.readBursts                    12185                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls4.writeBursts                       0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls4.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls4.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls4.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls4.avgRdQLen                      1.12                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls4.avgWrQLen                      0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls4.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls4.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls4.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::6                12185                       # Read request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.rdQLenPdf::0                  10731                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::1                   1258                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::2                    163                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::3                     28                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::4                      4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::5                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::6                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::0                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::1                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::2                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::3                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::64                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::65                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::66                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::67                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::68                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::69                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::70                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::71                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::72                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::73                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::74                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::75                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::76                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::77                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::78                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::79                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::80                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::81                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::82                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::83                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::84                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::85                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::86                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::87                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::88                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::89                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::90                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::91                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::92                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::93                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::94                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::95                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::96                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::97                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::98                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::99                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::100                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::101                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::102                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::103                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::104                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::105                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::106                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::107                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::108                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::109                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::110                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::111                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::112                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::113                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::114                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::115                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::116                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::117                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::118                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::119                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::120                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::121                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::122                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::123                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::124                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::125                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::126                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::127                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.bytesReadWrQ                      0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls4.bytesReadSys                 779840                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls4.bytesWrittenSys                   0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls4.avgRdBWSys             146813544.21966383                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls4.avgWrBWSys               0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls4.totGap                   5300631500                       # Total gap between requests (Tick)
system.mem_ctrls4.avgGap                    435012.84                       # Average gap between requests ((Tick/Count))
system.mem_ctrls4.requestorReadBytes::ruby.dir_cntrl4       779840                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadRate::ruby.dir_cntrl4 146813544.219663828611                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadAccesses::ruby.dir_cntrl4        12185                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadTotalLat::ruby.dir_cntrl4    445494148                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadAvgLat::ruby.dir_cntrl4     36560.87                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.dram.bytesRead::ruby.dir_cntrl4       779840                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::total        779840                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.numReads::ruby.dir_cntrl4        12185                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::total          12185                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.bwRead::ruby.dir_cntrl4    146813544                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::total        146813544                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::ruby.dir_cntrl4    146813544                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::total       146813544                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.readBursts               12185                       # Number of DRAM read bursts (Count)
system.mem_ctrls4.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::0         1624                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::1         1567                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::2         1527                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::3         1440                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::4         1368                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::5         1540                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::6         1637                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::7         1482                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.totQLat              232354128                       # Total ticks spent queuing (Tick)
system.mem_ctrls4.dram.totBusLat             40600420                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls4.dram.totMemAccLat         445494148                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls4.dram.avgQLat               19068.87                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls4.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls4.dram.avgMemAccLat          36560.87                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls4.dram.readRowHits               6155                       # Number of row buffer hits during reads (Count)
system.mem_ctrls4.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls4.dram.readRowHitRate           50.51                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls4.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls4.dram.bytesPerActivate::samples         6030                       # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::mean   129.326700                       # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::gmean   104.007887                       # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::stdev   120.831362                       # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::0-127         3047     50.53%     50.53% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::128-255         2366     39.24%     89.77% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::256-383          375      6.22%     95.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::384-511          108      1.79%     97.78% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::512-639           47      0.78%     98.56% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::640-767           32      0.53%     99.09% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::768-895           13      0.22%     99.30% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::896-1023            6      0.10%     99.40% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::1024-1151           36      0.60%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::total         6030                       # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesRead               779840                       # Total bytes read (Byte)
system.mem_ctrls4.dram.bytesWritten                 0                       # Total bytes written (Byte)
system.mem_ctrls4.dram.avgRdBW             146.813544                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls4.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls4.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls4.dram.busUtil                   0.76                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls4.dram.busUtilRead               0.76                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls4.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls4.dram.pageHitRate              50.51                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls4.dram.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls4.dram.rank0.actEnergy   32988989.124000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.preEnergy   22269928.464000                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.readEnergy  36978862.536000                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.refreshEnergy 260315486.138403                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.actBackEnergy 1264321084.193999                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.preBackEnergy 59615136.403200                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.totalEnergy 1676489486.859601                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.averagePower   315.617772                       # Core power per rank (mW) (Watt)
system.mem_ctrls4.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::IDLE    345616640                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::REF    238700000                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::ACT   4727454860                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls4.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls5.avgPriority_ruby.dir_cntrl5::samples     12193.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls5.priorityMaxLatency     0.000000903612                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls5.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls5.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls5.numStayReadState              25035                       # Number of times bus staying in READ state (Count)
system.mem_ctrls5.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls5.readReqs                      12193                       # Number of read requests accepted (Count)
system.mem_ctrls5.writeReqs                         0                       # Number of write requests accepted (Count)
system.mem_ctrls5.readBursts                    12193                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls5.writeBursts                       0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls5.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls5.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls5.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls5.avgRdQLen                      1.13                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls5.avgWrQLen                      0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls5.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls5.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls5.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::6                12193                       # Read request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.rdQLenPdf::0                  10762                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::1                   1246                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::2                    149                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::3                     27                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::4                      7                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::5                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::6                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::0                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::1                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::2                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::3                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::64                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::65                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::66                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::67                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::68                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::69                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::70                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::71                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::72                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::73                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::74                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::75                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::76                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::77                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::78                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::79                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::80                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::81                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::82                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::83                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::84                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::85                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::86                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::87                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::88                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::89                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::90                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::91                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::92                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::93                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::94                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::95                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::96                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::97                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::98                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::99                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::100                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::101                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::102                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::103                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::104                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::105                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::106                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::107                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::108                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::109                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::110                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::111                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::112                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::113                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::114                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::115                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::116                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::117                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::118                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::119                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::120                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::121                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::122                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::123                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::124                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::125                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::126                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::127                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.bytesReadWrQ                      0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls5.bytesReadSys                 780352                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls5.bytesWrittenSys                   0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls5.avgRdBWSys             146909933.90811333                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls5.avgWrBWSys               0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls5.totGap                   5301505000                       # Total gap between requests (Tick)
system.mem_ctrls5.avgGap                    434799.07                       # Average gap between requests ((Tick/Count))
system.mem_ctrls5.requestorReadBytes::ruby.dir_cntrl5       780352                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadRate::ruby.dir_cntrl5 146909933.908113330603                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadAccesses::ruby.dir_cntrl5        12193                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadTotalLat::ruby.dir_cntrl5    451470576                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadAvgLat::ruby.dir_cntrl5     37027.03                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.dram.bytesRead::ruby.dir_cntrl5       780352                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::total        780352                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.numReads::ruby.dir_cntrl5        12193                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::total          12193                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.bwRead::ruby.dir_cntrl5    146909934                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::total        146909934                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::ruby.dir_cntrl5    146909934                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::total       146909934                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.readBursts               12193                       # Number of DRAM read bursts (Count)
system.mem_ctrls5.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::0         1625                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::1         1561                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::2         1513                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::3         1446                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::4         1363                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::5         1572                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::6         1649                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::7         1464                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.totQLat              238190620                       # Total ticks spent queuing (Tick)
system.mem_ctrls5.dram.totBusLat             40627076                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls5.dram.totMemAccLat         451470576                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls5.dram.avgQLat               19535.03                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls5.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls5.dram.avgMemAccLat          37027.03                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls5.dram.readRowHits               6146                       # Number of row buffer hits during reads (Count)
system.mem_ctrls5.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls5.dram.readRowHitRate           50.41                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls5.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls5.dram.bytesPerActivate::samples         6047                       # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::mean   129.047792                       # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::gmean   103.167242                       # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::stdev   122.850789                       # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::0-127         3124     51.66%     51.66% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::128-255         2291     37.89%     89.55% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::256-383          360      5.95%     95.50% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::384-511          132      2.18%     97.68% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::512-639           54      0.89%     98.58% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::640-767           30      0.50%     99.07% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::768-895           11      0.18%     99.26% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::896-1023           10      0.17%     99.42% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::1024-1151           35      0.58%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::total         6047                       # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesRead               780352                       # Total bytes read (Byte)
system.mem_ctrls5.dram.bytesWritten                 0                       # Total bytes written (Byte)
system.mem_ctrls5.dram.avgRdBW             146.909934                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls5.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls5.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls5.dram.busUtil                   0.76                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls5.dram.busUtilRead               0.76                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls5.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls5.dram.pageHitRate              50.41                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls5.dram.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls5.dram.rank0.actEnergy   33081992.907600                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.preEnergy   22332712.673600                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.readEnergy  37003140.820800                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.refreshEnergy 260315486.138403                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.actBackEnergy 1272464862.379198                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.preBackEnergy 54415353.148800                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.totalEnergy 1679613548.068400                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.averagePower   316.205911                       # Core power per rank (mW) (Watt)
system.mem_ctrls5.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::IDLE    313371800                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::REF    238700000                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::ACT   4759699700                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls5.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls6.avgPriority_ruby.dir_cntrl6::samples     12163.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls6.priorityMaxLatency     0.000000779292                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls6.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls6.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls6.numStayReadState              24957                       # Number of times bus staying in READ state (Count)
system.mem_ctrls6.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls6.readReqs                      12163                       # Number of read requests accepted (Count)
system.mem_ctrls6.writeReqs                         0                       # Number of write requests accepted (Count)
system.mem_ctrls6.readBursts                    12163                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls6.writeBursts                       0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls6.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls6.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls6.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls6.avgRdQLen                      1.13                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls6.avgWrQLen                      0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls6.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls6.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls6.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::6                12163                       # Read request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.rdQLenPdf::0                  10727                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::1                   1242                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::2                    157                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::3                     29                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::4                      8                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::5                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::6                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::0                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::1                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::2                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::3                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::64                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::65                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::66                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::67                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::68                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::69                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::70                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::71                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::72                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::73                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::74                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::75                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::76                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::77                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::78                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::79                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::80                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::81                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::82                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::83                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::84                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::85                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::86                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::87                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::88                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::89                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::90                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::91                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::92                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::93                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::94                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::95                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::96                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::97                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::98                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::99                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::100                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::101                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::102                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::103                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::104                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::105                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::106                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::107                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::108                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::109                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::110                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::111                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::112                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::113                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::114                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::115                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::116                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::117                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::118                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::119                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::120                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::121                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::122                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::123                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::124                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::125                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::126                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::127                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.bytesReadWrQ                      0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls6.bytesReadSys                 778432                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls6.bytesWrittenSys                   0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls6.avgRdBWSys             146548472.57642767                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls6.avgWrBWSys               0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls6.totGap                   5305500000                       # Total gap between requests (Tick)
system.mem_ctrls6.avgGap                    436199.95                       # Average gap between requests ((Tick/Count))
system.mem_ctrls6.requestorReadBytes::ruby.dir_cntrl6       778432                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadRate::ruby.dir_cntrl6 146548472.576427668333                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadAccesses::ruby.dir_cntrl6        12163                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadTotalLat::ruby.dir_cntrl6    451398944                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadAvgLat::ruby.dir_cntrl6     37112.47                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.dram.bytesRead::ruby.dir_cntrl6       778432                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::total        778432                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.numReads::ruby.dir_cntrl6        12163                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::total          12163                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.bwRead::ruby.dir_cntrl6    146548473                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::total        146548473                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::ruby.dir_cntrl6    146548473                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::total       146548473                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.readBursts               12163                       # Number of DRAM read bursts (Count)
system.mem_ctrls6.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::0         1628                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::1         1542                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::2         1525                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::3         1436                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::4         1370                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::5         1559                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::6         1646                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::7         1457                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.totQLat              238643748                       # Total ticks spent queuing (Tick)
system.mem_ctrls6.dram.totBusLat             40527116                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls6.dram.totMemAccLat         451398944                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls6.dram.avgQLat               19620.47                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls6.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls6.dram.avgMemAccLat          37112.47                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls6.dram.readRowHits               6212                       # Number of row buffer hits during reads (Count)
system.mem_ctrls6.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls6.dram.readRowHitRate           51.07                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls6.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls6.dram.bytesPerActivate::samples         5951                       # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::mean   130.806923                       # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::gmean   104.298161                       # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::stdev   124.265669                       # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::0-127         3042     51.12%     51.12% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::128-255         2247     37.76%     88.88% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::256-383          400      6.72%     95.60% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::384-511          120      2.02%     97.61% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::512-639           58      0.97%     98.59% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::640-767           24      0.40%     98.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::768-895           14      0.24%     99.23% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::896-1023           11      0.18%     99.41% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::1024-1151           35      0.59%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::total         5951                       # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesRead               778432                       # Total bytes read (Byte)
system.mem_ctrls6.dram.bytesWritten                 0                       # Total bytes written (Byte)
system.mem_ctrls6.dram.avgRdBW             146.548473                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls6.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls6.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls6.dram.busUtil                   0.76                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls6.dram.busUtilRead               0.76                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls6.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls6.dram.pageHitRate              51.07                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls6.dram.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls6.dram.rank0.actEnergy   32556795.070800                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.preEnergy   21978166.548800                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.readEnergy  36912097.252800                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.refreshEnergy 260315486.138403                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.actBackEnergy 1262555168.842798                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.preBackEnergy 60742669.209600                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.totalEnergy 1675060383.063201                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.averagePower   315.348727                       # Core power per rank (mW) (Watt)
system.mem_ctrls6.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::IDLE    352248240                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::REF    238700000                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::ACT   4720823260                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls6.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls7.avgPriority_ruby.dir_cntrl7::samples     12022.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls7.priorityMaxLatency     0.000000822292                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls7.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls7.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls7.numStayReadState              24680                       # Number of times bus staying in READ state (Count)
system.mem_ctrls7.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls7.readReqs                      12022                       # Number of read requests accepted (Count)
system.mem_ctrls7.writeReqs                         0                       # Number of write requests accepted (Count)
system.mem_ctrls7.readBursts                    12022                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls7.writeBursts                       0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls7.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls7.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls7.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls7.avgRdQLen                      1.13                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls7.avgWrQLen                      0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls7.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls7.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls7.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::6                12022                       # Read request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.rdQLenPdf::0                  10572                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::1                   1267                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::2                    145                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::3                     28                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::4                      8                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::5                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::6                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::0                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::1                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::2                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::3                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::64                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::65                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::66                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::67                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::68                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::69                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::70                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::71                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::72                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::73                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::74                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::75                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::76                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::77                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::78                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::79                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::80                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::81                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::82                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::83                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::84                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::85                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::86                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::87                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::88                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::89                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::90                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::91                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::92                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::93                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::94                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::95                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::96                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::97                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::98                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::99                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::100                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::101                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::102                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::103                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::104                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::105                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::106                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::107                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::108                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::109                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::110                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::111                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::112                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::113                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::114                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::115                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::116                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::117                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::118                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::119                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::120                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::121                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::122                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::123                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::124                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::125                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::126                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::127                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.bytesReadWrQ                      0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls7.bytesReadSys                 769408                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls7.bytesWrittenSys                   0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls7.avgRdBWSys             144849604.31750500                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls7.avgWrBWSys               0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls7.totGap                   5302721500                       # Total gap between requests (Tick)
system.mem_ctrls7.avgGap                    441084.80                       # Average gap between requests ((Tick/Count))
system.mem_ctrls7.requestorReadBytes::ruby.dir_cntrl7       769408                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadRate::ruby.dir_cntrl7 144849604.317505002022                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadAccesses::ruby.dir_cntrl7        12022                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadTotalLat::ruby.dir_cntrl7    446694164                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadAvgLat::ruby.dir_cntrl7     37156.39                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.dram.bytesRead::ruby.dir_cntrl7       769408                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::total        769408                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.numReads::ruby.dir_cntrl7        12022                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::total          12022                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.bwRead::ruby.dir_cntrl7    144849604                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::total        144849604                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::ruby.dir_cntrl7    144849604                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::total       144849604                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.readBursts               12022                       # Number of DRAM read bursts (Count)
system.mem_ctrls7.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::0         1617                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::1         1573                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::2         1502                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::3         1387                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::4         1355                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::5         1515                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::6         1625                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::7         1448                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.totQLat              236405340                       # Total ticks spent queuing (Tick)
system.mem_ctrls7.dram.totBusLat             40057304                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls7.dram.totMemAccLat         446694164                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls7.dram.avgQLat               19664.39                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls7.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls7.dram.avgMemAccLat          37156.39                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls7.dram.readRowHits               6013                       # Number of row buffer hits during reads (Count)
system.mem_ctrls7.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls7.dram.readRowHitRate           50.02                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls7.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls7.dram.bytesPerActivate::samples         6009                       # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::mean   128.042603                       # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::gmean   103.072873                       # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::stdev   119.824098                       # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::0-127         3100     51.59%     51.59% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::128-255         2306     38.38%     89.97% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::256-383          368      6.12%     96.09% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::384-511          112      1.86%     97.95% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::512-639           44      0.73%     98.69% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::640-767           21      0.35%     99.03% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::768-895           15      0.25%     99.28% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::896-1023            8      0.13%     99.42% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::1024-1151           35      0.58%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::total         6009                       # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesRead               769408                       # Total bytes read (Byte)
system.mem_ctrls7.dram.bytesWritten                 0                       # Total bytes written (Byte)
system.mem_ctrls7.dram.avgRdBW             144.849604                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls7.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls7.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls7.dram.busUtil                   0.75                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls7.dram.busUtilRead               0.75                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls7.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls7.dram.pageHitRate              50.02                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls7.dram.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls7.dram.rank0.actEnergy   32874102.097200                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.preEnergy   22192371.499200                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.readEnergy  36484192.483200                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.refreshEnergy 260315486.138403                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.actBackEnergy 1263600367.595999                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.preBackEnergy 60075312.259200                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.totalEnergy 1675541832.073202                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.averagePower   315.439366                       # Core power per rank (mW) (Watt)
system.mem_ctrls7.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::IDLE    348188940                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::REF    238700000                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::ACT   4724882560                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls7.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls8.avgPriority_ruby.dir_cntrl8::samples     12013.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls8.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls8.priorityMaxLatency     0.000000792292                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls8.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls8.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls8.numStayReadState              24661                       # Number of times bus staying in READ state (Count)
system.mem_ctrls8.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls8.readReqs                      12013                       # Number of read requests accepted (Count)
system.mem_ctrls8.writeReqs                         0                       # Number of write requests accepted (Count)
system.mem_ctrls8.readBursts                    12013                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls8.writeBursts                       0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls8.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls8.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls8.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls8.avgRdQLen                      1.12                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls8.avgWrQLen                      0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls8.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls8.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls8.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::6                12013                       # Read request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.rdQLenPdf::0                  10623                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::1                   1219                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::2                    135                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::3                     29                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::4                      7                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::5                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::6                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::0                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::1                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::2                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::3                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::64                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::65                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::66                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::67                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::68                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::69                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::70                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::71                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::72                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::73                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::74                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::75                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::76                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::77                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::78                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::79                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::80                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::81                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::82                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::83                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::84                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::85                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::86                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::87                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::88                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::89                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::90                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::91                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::92                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::93                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::94                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::95                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::96                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::97                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::98                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::99                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::100                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::101                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::102                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::103                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::104                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::105                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::106                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::107                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::108                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::109                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::110                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::111                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::112                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::113                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::114                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::115                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::116                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::117                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::118                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::119                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::120                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::121                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::122                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::123                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::124                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::125                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::126                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::127                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.bytesReadWrQ                      0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls8.bytesReadSys                 768832                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls8.bytesWrittenSys                   0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls8.avgRdBWSys             144741165.91799930                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls8.avgWrBWSys               0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls8.totGap                   5308896500                       # Total gap between requests (Tick)
system.mem_ctrls8.avgGap                    441929.28                       # Average gap between requests ((Tick/Count))
system.mem_ctrls8.requestorReadBytes::ruby.dir_cntrl8       768832                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls8.requestorReadRate::ruby.dir_cntrl8 144741165.917999297380                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls8.requestorReadAccesses::ruby.dir_cntrl8        12013                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls8.requestorReadTotalLat::ruby.dir_cntrl8    439740908                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls8.requestorReadAvgLat::ruby.dir_cntrl8     36605.42                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls8.dram.bytesRead::ruby.dir_cntrl8       768832                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesRead::total        768832                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.numReads::ruby.dir_cntrl8        12013                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.numReads::total          12013                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.bwRead::ruby.dir_cntrl8    144741166                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwRead::total        144741166                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::ruby.dir_cntrl8    144741166                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::total       144741166                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.readBursts               12013                       # Number of DRAM read bursts (Count)
system.mem_ctrls8.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::0         1540                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::1         1525                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::2         1563                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::3         1437                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::4         1347                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::5         1549                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::6         1584                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::7         1468                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.totQLat              229609512                       # Total ticks spent queuing (Tick)
system.mem_ctrls8.dram.totBusLat             40027316                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls8.dram.totMemAccLat         439740908                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls8.dram.avgQLat               19113.42                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls8.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls8.dram.avgMemAccLat          36605.42                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls8.dram.readRowHits               6161                       # Number of row buffer hits during reads (Count)
system.mem_ctrls8.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls8.dram.readRowHitRate           51.29                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls8.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls8.dram.bytesPerActivate::samples         5852                       # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::mean   131.379357                       # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::gmean   105.440721                       # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::stdev   122.838854                       # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::0-127         2884     49.28%     49.28% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::128-255         2355     40.24%     89.52% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::256-383          355      6.07%     95.59% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::384-511          123      2.10%     97.69% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::512-639           49      0.84%     98.53% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::640-767           30      0.51%     99.04% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::768-895           10      0.17%     99.21% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::896-1023            9      0.15%     99.37% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::1024-1151           37      0.63%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::total         5852                       # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesRead               768832                       # Total bytes read (Byte)
system.mem_ctrls8.dram.bytesWritten                 0                       # Total bytes written (Byte)
system.mem_ctrls8.dram.avgRdBW             144.741166                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls8.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls8.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls8.dram.busUtil                   0.75                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls8.dram.busUtilRead               0.75                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls8.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls8.dram.pageHitRate              51.29                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls8.dram.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls8.dram.rank0.actEnergy   32015184.801600                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.preEnergy   21612540.857600                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.readEnergy  36456879.412800                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.refreshEnergy 260315486.138403                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.actBackEnergy 1259052933.297599                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.preBackEnergy 62978838.384000                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.totalEnergy 1672431862.891999                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.averagePower   314.853879                       # Core power per rank (mW) (Watt)
system.mem_ctrls8.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::IDLE    365806840                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::REF    238700000                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::ACT   4707264660                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls8.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls9.avgPriority_ruby.dir_cntrl9::samples     11902.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls9.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls9.priorityMaxLatency     0.000000759012                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls9.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls9.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls9.numStayReadState              24431                       # Number of times bus staying in READ state (Count)
system.mem_ctrls9.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls9.readReqs                      11902                       # Number of read requests accepted (Count)
system.mem_ctrls9.writeReqs                         0                       # Number of write requests accepted (Count)
system.mem_ctrls9.readBursts                    11902                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls9.writeBursts                       0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls9.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls9.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls9.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls9.avgRdQLen                      1.12                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls9.avgWrQLen                      0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls9.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls9.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls9.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::6                11902                       # Read request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.rdQLenPdf::0                  10477                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::1                   1254                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::2                    143                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::3                     22                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::4                      5                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::5                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::6                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::0                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::1                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::2                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::3                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::64                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::65                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::66                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::67                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::68                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::69                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::70                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::71                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::72                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::73                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::74                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::75                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::76                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::77                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::78                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::79                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::80                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::81                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::82                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::83                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::84                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::85                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::86                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::87                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::88                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::89                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::90                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::91                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::92                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::93                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::94                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::95                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::96                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::97                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::98                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::99                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::100                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::101                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::102                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::103                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::104                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::105                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::106                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::107                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::108                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::109                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::110                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::111                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::112                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::113                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::114                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::115                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::116                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::117                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::118                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::119                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::120                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::121                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::122                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::123                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::124                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::125                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::126                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::127                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.bytesReadWrQ                      0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls9.bytesReadSys                 761728                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls9.bytesWrittenSys                   0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls9.avgRdBWSys             143403758.99076232                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls9.avgWrBWSys               0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls9.totGap                   5309522000                       # Total gap between requests (Tick)
system.mem_ctrls9.avgGap                    446103.34                       # Average gap between requests ((Tick/Count))
system.mem_ctrls9.requestorReadBytes::ruby.dir_cntrl9       761728                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls9.requestorReadRate::ruby.dir_cntrl9 143403758.990762323141                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls9.requestorReadAccesses::ruby.dir_cntrl9        11902                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls9.requestorReadTotalLat::ruby.dir_cntrl9    436107128                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls9.requestorReadAvgLat::ruby.dir_cntrl9     36641.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls9.dram.bytesRead::ruby.dir_cntrl9       761728                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesRead::total        761728                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.numReads::ruby.dir_cntrl9        11902                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.numReads::total          11902                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.bwRead::ruby.dir_cntrl9    143403759                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwRead::total        143403759                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::ruby.dir_cntrl9    143403759                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::total       143403759                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.readBursts               11902                       # Number of DRAM read bursts (Count)
system.mem_ctrls9.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::0         1561                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::1         1531                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::2         1512                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::3         1396                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::4         1339                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::5         1513                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::6         1599                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::7         1451                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.totQLat              227917344                       # Total ticks spent queuing (Tick)
system.mem_ctrls9.dram.totBusLat             39657464                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls9.dram.totMemAccLat         436107128                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls9.dram.avgQLat               19149.50                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls9.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls9.dram.avgMemAccLat          36641.50                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls9.dram.readRowHits               6127                       # Number of row buffer hits during reads (Count)
system.mem_ctrls9.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls9.dram.readRowHitRate           51.48                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls9.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls9.dram.bytesPerActivate::samples         5775                       # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::mean   131.900952                       # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::gmean   105.889073                       # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::stdev   121.845950                       # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::0-127         2831     49.02%     49.02% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::128-255         2320     40.17%     89.19% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::256-383          356      6.16%     95.36% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::384-511          146      2.53%     97.89% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::512-639           44      0.76%     98.65% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::640-767           23      0.40%     99.05% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::768-895           14      0.24%     99.29% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::896-1023            7      0.12%     99.41% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::1024-1151           34      0.59%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::total         5775                       # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesRead               761728                       # Total bytes read (Byte)
system.mem_ctrls9.dram.bytesWritten                 0                       # Total bytes written (Byte)
system.mem_ctrls9.dram.avgRdBW             143.403759                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls9.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls9.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls9.dram.busUtil                   0.75                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls9.dram.busUtilRead               0.75                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls9.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls9.dram.pageHitRate              51.48                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls9.dram.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls9.dram.rank0.actEnergy   31593932.370000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.preEnergy   21328165.320000                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.readEnergy  36120018.211200                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.refreshEnergy 260315486.138403                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.actBackEnergy 1258028600.194798                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.preBackEnergy 63632872.665600                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.totalEnergy 1671019074.900001                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.averagePower   314.587906                       # Core power per rank (mW) (Watt)
system.mem_ctrls9.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::IDLE    370249860                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::REF    238700000                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::ACT   4702821640                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls9.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.delayHistogram::bucket_size           128                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::max_bucket           1279                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::samples           1724449                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::mean           192.306758                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::gmean          177.610762                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::stdev           75.760200                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram               |      335371     19.45%     19.45% |     1107047     64.20%     83.65% |      238826     13.85%     97.49% |       37289      2.16%     99.66% |        5684      0.33%     99.99% |         200      0.01%    100.00% |          25      0.00%    100.00% |           5      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::total             1724449                       # delay histogram for all message (Unspecified)
system.ruby.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::samples     14408431                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::mean      2.486700                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::gmean     1.856451                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::stdev     2.417766                       (Unspecified)
system.ruby.m_outstandReqHistSeqr        |     6696199     46.47%     46.47% |     5025822     34.88%     81.36% |     1389798      9.65%     91.00% |      544889      3.78%     94.78% |      288633      2.00%     96.79% |      247191      1.72%     98.50% |       90045      0.62%     99.13% |       69199      0.48%     99.61% |       56655      0.39%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_outstandReqHistSeqr::total     14408431                       (Unspecified)
system.ruby.m_latencyHistSeqr::bucket_size          256                       (Unspecified)
system.ruby.m_latencyHistSeqr::max_bucket         2559                       (Unspecified)
system.ruby.m_latencyHistSeqr::samples       14459987                       (Unspecified)
system.ruby.m_latencyHistSeqr::mean         16.063016                       (Unspecified)
system.ruby.m_latencyHistSeqr::gmean         1.166120                       (Unspecified)
system.ruby.m_latencyHistSeqr::stdev       105.944294                       (Unspecified)
system.ruby.m_latencyHistSeqr            |    14144825     97.82%     97.82% |      110168      0.76%     98.58% |       71812      0.50%     99.08% |      112251      0.78%     99.86% |       17180      0.12%     99.97% |        2825      0.02%     99.99% |         887      0.01%    100.00% |          39      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_latencyHistSeqr::total         14459987                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::bucket_size          128                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::max_bucket         1279                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::samples     14129631                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::mean       1.014347                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::gmean      1.007582                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::stdev      1.387147                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr         |    14129522    100.00%    100.00% |          23      0.00%    100.00% |          27      0.00%    100.00% |          33      0.00%    100.00% |           8      0.00%    100.00% |           1      0.00%    100.00% |           9      0.00%    100.00% |           7      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_hitLatencyHistSeqr::total      14129631                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::bucket_size          256                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::max_bucket         2559                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::samples       330356                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::mean    659.708493                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::gmean   604.101357                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::stdev   259.317704                       (Unspecified)
system.ruby.m_missLatencyHistSeqr        |       15280      4.63%      4.63% |      110108     33.33%     37.96% |       71803     21.74%     59.69% |      112235     33.97%     93.66% |       17179      5.20%     98.86% |        2825      0.86%     99.72% |         887      0.27%     99.99% |          39      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_missLatencyHistSeqr::total       330356                       (Unspecified)
system.ruby.delayVCHist.vnet_0::bucket_size          128                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::max_bucket         1279                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::samples        913974                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::mean       211.080273                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::gmean      191.695078                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::stdev       88.506315                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0           |      152447     16.68%     16.68% |      523486     57.28%     73.96% |      194876     21.32%     95.28% |       37249      4.08%     99.35% |        5684      0.62%     99.97% |         200      0.02%    100.00% |          25      0.00%    100.00% |           5      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::total          913974                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_1::bucket_size           64                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::max_bucket          639                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::samples        810475                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::mean       171.135834                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::gmean      162.965377                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::stdev       50.327094                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1           |       17926      2.21%      2.21% |      164998     20.36%     22.57% |      352992     43.55%     66.12% |      230569     28.45%     94.57% |       43478      5.36%     99.94% |         472      0.06%    100.00% |          31      0.00%    100.00% |           9      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::total          810475                       # delay histogram for vnet_1 (Unspecified)
system.ruby.Directory_Controller.Fetch   |       12087      6.28%      6.28% |       12146      6.31%     12.60% |       12060      6.27%     18.87% |       12068      6.27%     25.14% |       12185      6.33%     31.47% |       12193      6.34%     37.81% |       12163      6.32%     44.14% |       12022      6.25%     50.39% |       12013      6.24%     56.63% |       11902      6.19%     62.82% |       12051      6.26%     69.08% |       11825      6.15%     75.23% |       11786      6.13%     81.36% |       11763      6.11%     87.47% |       11839      6.15%     93.63% |       12262      6.37%    100.00% (Unspecified)
system.ruby.Directory_Controller.Fetch::total       192365                       (Unspecified)
system.ruby.Directory_Controller.Memory_Data |       12087      6.28%      6.28% |       12146      6.31%     12.60% |       12060      6.27%     18.87% |       12068      6.27%     25.14% |       12185      6.33%     31.47% |       12193      6.34%     37.81% |       12163      6.32%     44.14% |       12022      6.25%     50.39% |       12013      6.24%     56.63% |       11902      6.19%     62.82% |       12051      6.26%     69.08% |       11825      6.15%     75.23% |       11786      6.13%     81.36% |       11763      6.11%     87.47% |       11839      6.15%     93.63% |       12262      6.37%    100.00% (Unspecified)
system.ruby.Directory_Controller.Memory_Data::total       192365                       (Unspecified)
system.ruby.Directory_Controller.I.Fetch |       12087      6.28%      6.28% |       12146      6.31%     12.60% |       12060      6.27%     18.87% |       12068      6.27%     25.14% |       12185      6.33%     31.47% |       12193      6.34%     37.81% |       12163      6.32%     44.14% |       12022      6.25%     50.39% |       12013      6.24%     56.63% |       11902      6.19%     62.82% |       12051      6.26%     69.08% |       11825      6.15%     75.23% |       11786      6.13%     81.36% |       11763      6.11%     87.47% |       11839      6.15%     93.63% |       12262      6.37%    100.00% (Unspecified)
system.ruby.Directory_Controller.I.Fetch::total       192365                       (Unspecified)
system.ruby.Directory_Controller.IM.Memory_Data |       12087      6.28%      6.28% |       12146      6.31%     12.60% |       12060      6.27%     18.87% |       12068      6.27%     25.14% |       12185      6.33%     31.47% |       12193      6.34%     37.81% |       12163      6.32%     44.14% |       12022      6.25%     50.39% |       12013      6.24%     56.63% |       11902      6.19%     62.82% |       12051      6.26%     69.08% |       11825      6.15%     75.23% |       11786      6.13%     81.36% |       11763      6.11%     87.47% |       11839      6.15%     93.63% |       12262      6.37%    100.00% (Unspecified)
system.ruby.Directory_Controller.IM.Memory_Data::total       192365                       (Unspecified)
system.ruby.L1Cache_Controller.Load      |      454387      6.25%      6.25% |      454631      6.25%     12.50% |      454537      6.25%     18.75% |      454684      6.25%     25.01% |      454424      6.25%     31.26% |      454561      6.25%     37.51% |      454415      6.25%     43.76% |      454563      6.25%     50.01% |      454125      6.25%     56.25% |      454352      6.25%     62.50% |      454551      6.25%     68.75% |      454414      6.25%     75.00% |      454209      6.25%     81.25% |      454477      6.25%     87.50% |      454444      6.25%     93.75% |      454484      6.25%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Load::total      7271258                       (Unspecified)
system.ruby.L1Cache_Controller.Ifetch    |      265193      6.25%      6.25% |      265432      6.26%     12.51% |      265267      6.25%     18.76% |      265314      6.25%     25.01% |      265272      6.25%     31.27% |      265200      6.25%     37.52% |      265083      6.25%     43.77% |      265120      6.25%     50.01% |      264940      6.24%     56.26% |      264958      6.25%     62.50% |      265194      6.25%     68.75% |      265041      6.25%     75.00% |      265023      6.25%     81.25% |      265288      6.25%     87.50% |      265110      6.25%     93.75% |      265134      6.25%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Ifetch::total      4242569                       (Unspecified)
system.ruby.L1Cache_Controller.Store     |      184142      6.25%      6.25% |      184147      6.25%     12.50% |      184152      6.25%     18.75% |      184120      6.25%     25.00% |      184162      6.25%     31.25% |      184156      6.25%     37.50% |      184150      6.25%     43.75% |      184151      6.25%     50.00% |      184124      6.25%     56.25% |      184158      6.25%     62.50% |      184155      6.25%     68.75% |      184140      6.25%     75.00% |      184124      6.25%     81.25% |      184140      6.25%     87.50% |      184134      6.25%     93.75% |      184146      6.25%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Store::total      2946301                       (Unspecified)
system.ruby.L1Cache_Controller.L1_Replacement |       19638      6.25%      6.25% |       19632      6.25%     12.51% |       19626      6.25%     18.76% |       19627      6.25%     25.01% |       19617      6.25%     31.25% |       19638      6.25%     37.51% |       19614      6.25%     43.75% |       19626      6.25%     50.00% |       19639      6.25%     56.26% |       19623      6.25%     62.51% |       19647      6.26%     68.77% |       19621      6.25%     75.01% |       19588      6.24%     81.25% |       19623      6.25%     87.50% |       19611      6.25%     93.75% |       19636      6.25%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.L1_Replacement::total       314006                       (Unspecified)
system.ruby.L1Cache_Controller.Data_Exclusive |       15852      6.25%      6.25% |       15853      6.25%     12.50% |       15851      6.25%     18.75% |       15856      6.25%     25.00% |       15852      6.25%     31.25% |       15864      6.25%     37.50% |       15841      6.24%     43.75% |       15849      6.25%     49.99% |       15863      6.25%     56.25% |       15852      6.25%     62.50% |       15867      6.26%     68.75% |       15853      6.25%     75.00% |       15834      6.24%     81.24% |       15862      6.25%     87.50% |       15854      6.25%     93.75% |       15862      6.25%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Data_Exclusive::total       253665                       (Unspecified)
system.ruby.L1Cache_Controller.Data_all_Acks |        4806      6.27%      6.27% |        4800      6.26%     12.53% |        4796      6.26%     18.78% |        4791      6.25%     25.03% |        4786      6.24%     31.28% |        4795      6.25%     37.53% |        4793      6.25%     43.78% |        4798      6.26%     50.04% |        4797      6.26%     56.30% |        4792      6.25%     62.55% |        4800      6.26%     68.81% |        4789      6.25%     75.05% |        4774      6.23%     81.28% |        4782      6.24%     87.52% |        4778      6.23%     93.75% |        4794      6.25%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Data_all_Acks::total        76671                       (Unspecified)
system.ruby.L1Cache_Controller.Ack_all   |           1      5.00%      5.00% |           1      5.00%     10.00% |           2     10.00%     20.00% |           1      5.00%     25.00% |           1      5.00%     30.00% |           1      5.00%     35.00% |           2     10.00%     45.00% |           2     10.00%     55.00% |           1      5.00%     60.00% |           1      5.00%     65.00% |           1      5.00%     70.00% |           2     10.00%     80.00% |           1      5.00%     85.00% |           1      5.00%     90.00% |           1      5.00%     95.00% |           1      5.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Ack_all::total           20                       (Unspecified)
system.ruby.L1Cache_Controller.WB_Ack    |       17981      6.25%      6.25% |       17982      6.25%     12.50% |       17982      6.25%     18.75% |       17982      6.25%     25.00% |       17979      6.25%     31.24% |       17998      6.25%     37.50% |       17972      6.25%     43.74% |       17980      6.25%     49.99% |       17995      6.25%     56.25% |       17983      6.25%     62.50% |       18005      6.26%     68.75% |       17986      6.25%     75.00% |       17965      6.24%     81.25% |       17992      6.25%     87.50% |       17983      6.25%     93.75% |       17990      6.25%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.WB_Ack::total       287755                       (Unspecified)
system.ruby.L1Cache_Controller.NP.Load   |       15866      6.25%      6.25% |       15866      6.25%     12.50% |       15866      6.25%     18.75% |       15870      6.25%     25.00% |       15865      6.25%     31.25% |       15877      6.25%     37.50% |       15856      6.25%     43.75% |       15866      6.25%     50.00% |       15876      6.25%     56.25% |       15864      6.25%     62.50% |       15880      6.25%     68.75% |       15868      6.25%     75.00% |       15847      6.24%     81.24% |       15874      6.25%     87.50% |       15866      6.25%     93.75% |       15878      6.25%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.Load::total       253885                       (Unspecified)
system.ruby.L1Cache_Controller.NP.Ifetch |        2158      6.30%      6.30% |        2152      6.28%     12.57% |        2145      6.26%     18.83% |        2146      6.26%     25.09% |        2140      6.24%     31.34% |        2142      6.25%     37.59% |        2143      6.25%     43.84% |        2146      6.26%     50.10% |        2146      6.26%     56.36% |        2143      6.25%     62.61% |        2145      6.26%     68.87% |        2136      6.23%     75.10% |        2125      6.20%     81.30% |        2134      6.23%     87.53% |        2131      6.22%     93.74% |        2144      6.26%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.Ifetch::total        34276                       (Unspecified)
system.ruby.L1Cache_Controller.NP.Store  |        2634      6.25%      6.25% |        2635      6.25%     12.49% |        2636      6.25%     18.74% |        2631      6.24%     24.98% |        2633      6.24%     31.22% |        2640      6.26%     37.48% |        2635      6.25%     43.73% |        2635      6.25%     49.98% |        2638      6.25%     56.23% |        2637      6.25%     62.48% |        2642      6.26%     68.75% |        2638      6.25%     75.00% |        2637      6.25%     81.26% |        2636      6.25%     87.51% |        2635      6.25%     93.75% |        2635      6.25%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.Store::total        42177                       (Unspecified)
system.ruby.L1Cache_Controller.S.Load    |         212      5.87%      5.87% |         200      5.54%     11.41% |         136      3.77%     15.18% |         206      5.70%     20.88% |         199      5.51%     26.39% |         199      5.51%     31.90% |         133      3.68%     35.59% |         979     27.11%     62.70% |         200      5.54%     68.24% |         198      5.48%     73.72% |         132      3.66%     77.37% |         135      3.74%     81.11% |         199      5.51%     86.62% |         199      5.51%     92.14% |         200      5.54%     97.67% |          84      2.33%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Load::total         3611                       (Unspecified)
system.ruby.L1Cache_Controller.S.Ifetch  |      263028      6.25%      6.25% |      263274      6.26%     12.51% |      263117      6.25%     18.76% |      263161      6.25%     25.01% |      263126      6.25%     31.27% |      263052      6.25%     37.52% |      262934      6.25%     43.76% |      262969      6.25%     50.01% |      262788      6.24%     56.26% |      262809      6.25%     62.50% |      263043      6.25%     68.75% |      262900      6.25%     75.00% |      262892      6.25%     81.25% |      263148      6.25%     87.50% |      262973      6.25%     93.75% |      262986      6.25%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Ifetch::total      4208200                       (Unspecified)
system.ruby.L1Cache_Controller.S.Store   |           1      5.00%      5.00% |           1      5.00%     10.00% |           2     10.00%     20.00% |           1      5.00%     25.00% |           1      5.00%     30.00% |           1      5.00%     35.00% |           2     10.00%     45.00% |           2     10.00%     55.00% |           1      5.00%     60.00% |           1      5.00%     65.00% |           1      5.00%     70.00% |           2     10.00%     80.00% |           1      5.00%     85.00% |           1      5.00%     90.00% |           1      5.00%     95.00% |           1      5.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Store::total           20                       (Unspecified)
system.ruby.L1Cache_Controller.S.L1_Replacement |        1657      6.31%      6.31% |        1650      6.29%     12.60% |        1644      6.26%     18.86% |        1645      6.27%     25.13% |        1638      6.24%     31.37% |        1640      6.25%     37.61% |        1642      6.25%     43.87% |        1646      6.27%     50.14% |        1644      6.26%     56.40% |        1640      6.25%     62.65% |        1642      6.25%     68.90% |        1635      6.23%     75.13% |        1623      6.18%     81.31% |        1631      6.21%     87.53% |        1628      6.20%     93.73% |        1646      6.27%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.L1_Replacement::total        26251                       (Unspecified)
system.ruby.L1Cache_Controller.E.Load    |      271127      6.37%      6.37% |      271426      6.38%     12.75% |      259301      6.09%     18.84% |      271373      6.38%     25.22% |      271185      6.37%     31.59% |      259307      6.09%     37.68% |      271374      6.38%     44.06% |      258448      6.07%     50.13% |      271147      6.37%     56.50% |      259180      6.09%     62.60% |      259441      6.10%     68.69% |      259365      6.09%     74.79% |      271191      6.37%     81.16% |      271237      6.37%     87.53% |      271308      6.38%     93.91% |      259310      6.09%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.Load::total      4255720                       (Unspecified)
system.ruby.L1Cache_Controller.E.Store   |         384      6.29%      6.29% |         381      6.24%     12.54% |         382      6.26%     18.80% |         382      6.26%     25.06% |         382      6.26%     31.32% |         381      6.24%     37.57% |         380      6.23%     43.80% |         379      6.21%     50.01% |         381      6.24%     56.25% |         380      6.23%     62.48% |         380      6.23%     68.71% |         382      6.26%     74.97% |         381      6.24%     81.22% |         381      6.24%     87.46% |         383      6.28%     93.74% |         382      6.26%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.Store::total         6101                       (Unspecified)
system.ruby.L1Cache_Controller.E.L1_Replacement |       15096      6.25%      6.25% |       15097      6.25%     12.50% |       15095      6.25%     18.75% |       15102      6.25%     25.00% |       15097      6.25%     31.25% |       15110      6.25%     37.50% |       15087      6.24%     43.74% |       15097      6.25%     49.99% |       15107      6.25%     56.25% |       15097      6.25%     62.50% |       15115      6.26%     68.75% |       15097      6.25%     75.00% |       15081      6.24%     81.24% |       15109      6.25%     87.50% |       15098      6.25%     93.75% |       15107      6.25%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.L1_Replacement::total       241592                       (Unspecified)
system.ruby.L1Cache_Controller.M.Load    |      167181      6.06%      6.06% |      167138      6.06%     12.12% |      179233      6.50%     18.62% |      167233      6.06%     24.68% |      167174      6.06%     30.75% |      179177      6.50%     37.24% |      167051      6.06%     43.30% |      179269      6.50%     49.80% |      166900      6.05%     55.85% |      179109      6.49%     62.34% |      179096      6.49%     68.84% |      179045      6.49%     75.33% |      166970      6.05%     81.38% |      167165      6.06%     87.44% |      167068      6.06%     93.50% |      179211      6.50%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Load::total      2758020                       (Unspecified)
system.ruby.L1Cache_Controller.M.Store   |      181121      6.25%      6.25% |      181128      6.25%     12.50% |      181130      6.25%     18.75% |      181105      6.25%     25.00% |      181145      6.25%     31.25% |      181132      6.25%     37.50% |      181131      6.25%     43.75% |      181134      6.25%     50.00% |      181102      6.25%     56.25% |      181139      6.25%     62.50% |      181130      6.25%     68.75% |      181116      6.25%     75.00% |      181104      6.25%     81.25% |      181121      6.25%     87.50% |      181114      6.25%     93.75% |      181127      6.25%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Store::total      2897979                       (Unspecified)
system.ruby.L1Cache_Controller.M.L1_Replacement |        2885      6.25%      6.25% |        2885      6.25%     12.50% |        2887      6.25%     18.75% |        2880      6.24%     24.99% |        2882      6.24%     31.23% |        2888      6.26%     37.49% |        2885      6.25%     43.74% |        2883      6.25%     49.99% |        2888      6.26%     56.24% |        2886      6.25%     62.49% |        2890      6.26%     68.75% |        2889      6.26%     75.01% |        2884      6.25%     81.26% |        2883      6.25%     87.51% |        2885      6.25%     93.75% |        2883      6.25%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.L1_Replacement::total        46163                       (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_Exclusive |       15852      6.25%      6.25% |       15853      6.25%     12.50% |       15851      6.25%     18.75% |       15856      6.25%     25.00% |       15852      6.25%     31.25% |       15864      6.25%     37.50% |       15841      6.24%     43.75% |       15849      6.25%     49.99% |       15863      6.25%     56.25% |       15852      6.25%     62.50% |       15867      6.26%     68.75% |       15853      6.25%     75.00% |       15834      6.24%     81.24% |       15862      6.25%     87.50% |       15854      6.25%     93.75% |       15862      6.25%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total       253665                       (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        2172      6.30%      6.30% |        2165      6.28%     12.57% |        2160      6.26%     18.84% |        2160      6.26%     25.10% |        2153      6.24%     31.34% |        2155      6.25%     37.59% |        2158      6.26%     43.84% |        2163      6.27%     50.11% |        2159      6.26%     56.37% |        2155      6.25%     62.62% |        2158      6.26%     68.88% |        2151      6.24%     75.11% |        2137      6.20%     81.31% |        2146      6.22%     87.53% |        2143      6.21%     93.74% |        2159      6.26%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total        34494                       (Unspecified)
system.ruby.L1Cache_Controller.IM.Data_all_Acks |        2634      6.25%      6.25% |        2635      6.25%     12.49% |        2636      6.25%     18.74% |        2631      6.24%     24.98% |        2633      6.24%     31.22% |        2640      6.26%     37.48% |        2635      6.25%     43.73% |        2635      6.25%     49.98% |        2638      6.25%     56.23% |        2637      6.25%     62.48% |        2642      6.26%     68.75% |        2638      6.25%     75.00% |        2637      6.25%     81.26% |        2636      6.25%     87.51% |        2635      6.25%     93.75% |        2635      6.25%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total        42177                       (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack_all |           1      5.00%      5.00% |           1      5.00%     10.00% |           2     10.00%     20.00% |           1      5.00%     25.00% |           1      5.00%     30.00% |           1      5.00%     35.00% |           2     10.00%     45.00% |           2     10.00%     55.00% |           1      5.00%     60.00% |           1      5.00%     65.00% |           1      5.00%     70.00% |           2     10.00%     80.00% |           1      5.00%     85.00% |           1      5.00%     90.00% |           1      5.00%     95.00% |           1      5.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack_all::total           20                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Load  |           1      4.55%      4.55% |           1      4.55%      9.09% |           1      4.55%     13.64% |           2      9.09%     22.73% |           1      4.55%     27.27% |           1      4.55%     31.82% |           1      4.55%     36.36% |           1      4.55%     40.91% |           2      9.09%     50.00% |           1      4.55%     54.55% |           2      9.09%     63.64% |           1      4.55%     68.18% |           2      9.09%     77.27% |           2      9.09%     86.36% |           2      9.09%     95.45% |           1      4.55%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Load::total           22                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Ifetch |           7      7.53%      7.53% |           6      6.45%     13.98% |           5      5.38%     19.35% |           7      7.53%     26.88% |           6      6.45%     33.33% |           6      6.45%     39.78% |           6      6.45%     46.24% |           5      5.38%     51.61% |           6      6.45%     58.06% |           6      6.45%     64.52% |           6      6.45%     70.97% |           5      5.38%     76.34% |           6      6.45%     82.80% |           6      6.45%     89.25% |           6      6.45%     95.70% |           4      4.30%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Ifetch::total           93                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Store |           2      8.33%      8.33% |           2      8.33%     16.67% |           2      8.33%     25.00% |           1      4.17%     29.17% |           1      4.17%     33.33% |           2      8.33%     41.67% |           2      8.33%     50.00% |           1      4.17%     54.17% |           2      8.33%     62.50% |           1      4.17%     66.67% |           2      8.33%     75.00% |           2      8.33%     83.33% |           1      4.17%     87.50% |           1      4.17%     91.67% |           1      4.17%     95.83% |           1      4.17%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Store::total           24                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.WB_Ack |       17981      6.25%      6.25% |       17982      6.25%     12.50% |       17982      6.25%     18.75% |       17982      6.25%     25.00% |       17979      6.25%     31.24% |       17998      6.25%     37.50% |       17972      6.25%     43.74% |       17980      6.25%     49.99% |       17995      6.25%     56.25% |       17983      6.25%     62.50% |       18005      6.26%     68.75% |       17986      6.25%     75.00% |       17965      6.24%     81.25% |       17992      6.25%     87.50% |       17983      6.25%     93.75% |       17990      6.25%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.WB_Ack::total       287755                       (Unspecified)
system.ruby.L2Cache_Controller.L1_GET_INSTR |        2553      7.45%      7.45% |        2322      6.77%     14.22% |        2380      6.94%     21.17% |        2260      6.59%     27.76% |        2075      6.05%     33.81% |        2011      5.87%     39.68% |        2005      5.85%     45.53% |        2015      5.88%     51.41% |        1853      5.41%     56.82% |        1971      5.75%     62.57% |        1962      5.72%     68.29% |        2027      5.91%     74.20% |        2317      6.76%     80.96% |        2206      6.44%     87.40% |        2170      6.33%     93.73% |        2149      6.27%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_GET_INSTR::total        34276                       (Unspecified)
system.ruby.L2Cache_Controller.L1_GETS   |       16237      6.40%      6.40% |       15833      6.24%     12.63% |       16089      6.34%     18.97% |       15671      6.17%     25.14% |       15595      6.14%     31.28% |       15724      6.19%     37.48% |       15977      6.29%     43.77% |       15885      6.26%     50.03% |       15763      6.21%     56.24% |       16877      6.65%     62.88% |       16301      6.42%     69.30% |       15402      6.07%     75.37% |       15749      6.20%     81.57% |       16254      6.40%     87.98% |       15368      6.05%     94.03% |       15160      5.97%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_GETS::total       253885                       (Unspecified)
system.ruby.L2Cache_Controller.L1_GETX   |        2725      6.46%      6.46% |        2606      6.18%     12.64% |        2777      6.58%     19.22% |        2672      6.34%     25.56% |        2837      6.73%     32.29% |        2640      6.26%     38.54% |        2526      5.99%     44.53% |        2736      6.49%     51.02% |        2656      6.30%     57.32% |        2616      6.20%     63.52% |        2726      6.46%     69.98% |        2459      5.83%     75.81% |        2455      5.82%     81.63% |        2562      6.07%     87.71% |        2512      5.96%     93.66% |        2672      6.34%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_GETX::total        42177                       (Unspecified)
system.ruby.L2Cache_Controller.L1_UPGRADE |          20    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_UPGRADE::total           20                       (Unspecified)
system.ruby.L2Cache_Controller.L1_PUTX   |       18418      6.40%      6.40% |       17927      6.23%     12.63% |       18354      6.38%     19.01% |       17831      6.20%     25.21% |       17920      6.23%     31.43% |       17820      6.19%     37.63% |       17981      6.25%     43.87% |       18112      6.29%     50.17% |       17907      6.22%     56.39% |       18981      6.60%     62.99% |       18499      6.43%     69.42% |       17321      6.02%     75.44% |       17692      6.15%     81.58% |       18304      6.36%     87.95% |       17368      6.04%     93.98% |       17320      6.02%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_PUTX::total       287755                       (Unspecified)
system.ruby.L2Cache_Controller.Mem_Data  |       12305      6.40%      6.40% |       12207      6.35%     12.74% |       12373      6.43%     19.17% |       12049      6.26%     25.44% |       11821      6.15%     31.58% |       11828      6.15%     37.73% |       11995      6.24%     43.97% |       11757      6.11%     50.08% |       12030      6.25%     56.33% |       11997      6.24%     62.57% |       11785      6.13%     68.70% |       11769      6.12%     74.81% |       12323      6.41%     81.22% |       12102      6.29%     87.51% |       12118      6.30%     93.81% |       11905      6.19%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.Mem_Data::total       192364                       (Unspecified)
system.ruby.L2Cache_Controller.Exclusive_Unblock |       18913      6.39%      6.39% |       18421      6.23%     12.62% |       18857      6.37%     18.99% |       18336      6.20%     25.19% |       18432      6.23%     31.42% |       18316      6.19%     37.61% |       18478      6.25%     43.86% |       18621      6.29%     50.15% |       18419      6.23%     56.38% |       19492      6.59%     62.96% |       19011      6.43%     69.39% |       17833      6.03%     75.42% |       18204      6.15%     81.57% |       18816      6.36%     87.93% |       17880      6.04%     93.97% |       17832      6.03%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.Exclusive_Unblock::total       295861                       (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR |        2193      6.96%      6.96% |        2091      6.64%     13.60% |        2119      6.73%     20.33% |        1985      6.30%     26.63% |        1883      5.98%     32.61% |        1812      5.75%     38.37% |        1921      6.10%     44.47% |        1949      6.19%     50.66% |        1806      5.73%     56.39% |        1805      5.73%     62.12% |        1801      5.72%     67.84% |        1867      5.93%     73.77% |        2172      6.90%     80.67% |        2016      6.40%     87.07% |        1992      6.33%     93.39% |        2081      6.61%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR::total        31493                       (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GETS |        8400      6.30%      6.30% |        8404      6.30%     12.60% |        8437      6.32%     18.92% |        8288      6.21%     25.13% |        8194      6.14%     31.27% |        8213      6.16%     37.43% |        8300      6.22%     43.65% |        8096      6.07%     49.72% |        8496      6.37%     56.09% |        8474      6.35%     62.44% |        8256      6.19%     68.63% |        8271      6.20%     74.83% |        8503      6.37%     81.20% |        8390      6.29%     87.49% |        8518      6.38%     93.87% |        8176      6.13%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GETS::total       133416                       (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GETX |        1712      6.24%      6.24% |        1712      6.24%     12.47% |        1817      6.62%     19.09% |        1776      6.47%     25.56% |        1744      6.35%     31.91% |        1803      6.57%     38.47% |        1774      6.46%     44.94% |        1712      6.24%     51.17% |        1728      6.29%     57.46% |        1718      6.26%     63.72% |        1728      6.29%     70.01% |        1633      5.95%     75.96% |        1648      6.00%     81.96% |        1696      6.18%     88.14% |        1608      5.86%     94.00% |        1648      6.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GETX::total        27457                       (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR |         278     11.17%     11.17% |         181      7.27%     18.44% |         261     10.49%     28.93% |         259     10.41%     39.33% |         176      7.07%     46.40% |         167      6.71%     53.11% |          69      2.77%     55.89% |          63      2.53%     58.42% |          47      1.89%     60.31% |         134      5.38%     65.69% |         145      5.83%     71.51% |         160      6.43%     77.94% |         145      5.83%     83.77% |         190      7.63%     91.40% |         162      6.51%     97.91% |          52      2.09%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR::total         2489                       (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GETS |          69     31.36%     31.36% |          18      8.18%     39.55% |           9      4.09%     43.64% |           7      3.18%     46.82% |           0      0.00%     46.82% |          48     21.82%     68.64% |          25     11.36%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |          16      7.27%     87.27% |          28     12.73%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GETS::total          220                       (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GETX |          12    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GETX::total           12                       (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_UPGRADE |          20    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_UPGRADE::total           20                       (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GET_INSTR |          82     27.89%     27.89% |          50     17.01%     44.90% |           0      0.00%     44.90% |          16      5.44%     50.34% |          16      5.44%     55.78% |          32     10.88%     66.67% |          15      5.10%     71.77% |           3      1.02%     72.79% |           0      0.00%     72.79% |          32     10.88%     83.67% |          16      5.44%     89.12% |           0      0.00%     89.12% |           0      0.00%     89.12% |           0      0.00%     89.12% |          16      5.44%     94.56% |          16      5.44%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GET_INSTR::total          294                       (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GETS |        7768      6.46%      6.46% |        7411      6.16%     12.62% |        7643      6.36%     18.98% |        7376      6.13%     25.11% |        7401      6.15%     31.27% |        7463      6.21%     37.47% |        7652      6.36%     43.84% |        7789      6.48%     50.31% |        7267      6.04%     56.36% |        8403      6.99%     63.35% |        8029      6.68%     70.02% |        7103      5.91%     75.93% |        7246      6.03%     81.96% |        7864      6.54%     88.50% |        6850      5.70%     94.19% |        6984      5.81%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GETS::total       120249                       (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GETX |        1001      6.81%      6.81% |         894      6.08%     12.88% |         960      6.53%     19.41% |         896      6.09%     25.50% |        1093      7.43%     32.93% |         837      5.69%     38.63% |         752      5.11%     43.74% |        1024      6.96%     50.70% |         928      6.31%     57.01% |         898      6.11%     63.12% |         998      6.79%     69.90% |         826      5.62%     75.52% |         807      5.49%     81.00% |         866      5.89%     86.89% |         904      6.15%     93.04% |        1024      6.96%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GETX::total        14708                       (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_PUTX |       18418      6.40%      6.40% |       17927      6.23%     12.63% |       18354      6.38%     19.01% |       17831      6.20%     25.21% |       17920      6.23%     31.43% |       17820      6.19%     37.63% |       17981      6.25%     43.87% |       18112      6.29%     50.17% |       17907      6.22%     56.39% |       18981      6.60%     62.99% |       18499      6.43%     69.42% |       17321      6.02%     75.44% |       17692      6.15%     81.58% |       18304      6.36%     87.95% |       17368      6.04%     93.98% |       17320      6.02%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_PUTX::total       287755                       (Unspecified)
system.ruby.L2Cache_Controller.ISS.Mem_Data |        8400      6.30%      6.30% |        8404      6.30%     12.60% |        8437      6.32%     18.92% |        8288      6.21%     25.13% |        8194      6.14%     31.27% |        8213      6.16%     37.43% |        8300      6.22%     43.65% |        8096      6.07%     49.72% |        8496      6.37%     56.09% |        8474      6.35%     62.44% |        8256      6.19%     68.63% |        8271      6.20%     74.83% |        8503      6.37%     81.20% |        8390      6.29%     87.49% |        8518      6.38%     93.87% |        8176      6.13%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.ISS.Mem_Data::total       133416                       (Unspecified)
system.ruby.L2Cache_Controller.IS.Mem_Data |        2193      6.96%      6.96% |        2091      6.64%     13.60% |        2119      6.73%     20.33% |        1985      6.30%     26.64% |        1883      5.98%     32.62% |        1812      5.75%     38.37% |        1921      6.10%     44.47% |        1949      6.19%     50.66% |        1806      5.73%     56.39% |        1805      5.73%     62.13% |        1801      5.72%     67.84% |        1865      5.92%     73.77% |        2172      6.90%     80.66% |        2016      6.40%     87.07% |        1992      6.33%     93.39% |        2081      6.61%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.IS.Mem_Data::total        31491                       (Unspecified)
system.ruby.L2Cache_Controller.IM.Mem_Data |        1712      6.24%      6.24% |        1712      6.24%     12.47% |        1817      6.62%     19.09% |        1776      6.47%     25.56% |        1744      6.35%     31.91% |        1803      6.57%     38.47% |        1774      6.46%     44.94% |        1712      6.24%     51.17% |        1728      6.29%     57.46% |        1718      6.26%     63.72% |        1728      6.29%     70.01% |        1633      5.95%     75.96% |        1648      6.00%     81.96% |        1696      6.18%     88.14% |        1608      5.86%     94.00% |        1648      6.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.IM.Mem_Data::total        27457                       (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock |          32    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock::total           32                       (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock |       18881      6.38%      6.38% |       18421      6.23%     12.61% |       18857      6.37%     18.98% |       18336      6.20%     25.18% |       18432      6.23%     31.41% |       18316      6.19%     37.60% |       18478      6.25%     43.85% |       18621      6.29%     50.14% |       18419      6.23%     56.37% |       19492      6.59%     62.96% |       19011      6.43%     69.39% |       17833      6.03%     75.41% |       18204      6.15%     81.57% |       18816      6.36%     87.93% |       17880      6.04%     93.97% |       17832      6.03%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock::total       295829                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::samples      7271236                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::mean    23.211017                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::gmean     1.249499                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::stdev   126.677264                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr |     7030742     96.69%     96.69% |       95805      1.32%     98.01% |       50404      0.69%     98.70% |       78353      1.08%     99.78% |       13295      0.18%     99.96% |        1963      0.03%     99.99% |         641      0.01%    100.00% |          33      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::total      7271236                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::samples      7017351                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::mean     1.000845                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::gmean     1.000585                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::stdev     0.029099                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |     7011431     99.92%     99.92% |        5911      0.08%    100.00% |           9      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::total      7017351                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::samples       253885                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::mean   637.097501                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::gmean   580.064170                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::stdev   262.862902                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr |       13391      5.27%      5.27% |       95805     37.74%     43.01% |       50404     19.85%     62.86% |       78353     30.86%     93.72% |       13295      5.24%     98.96% |        1963      0.77%     99.73% |         641      0.25%     99.99% |          33      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::total       253885                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::samples      2863508                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::mean    10.602068                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::gmean     1.132677                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::stdev    86.449099                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr |     2825588     98.68%     98.68% |       11486      0.40%     99.08% |        8010      0.28%     99.36% |       15306      0.53%     99.89% |        2579      0.09%     99.98% |         394      0.01%     99.99% |         139      0.00%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::total      2863508                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::samples      2824102                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::mean     1.064141                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::gmean     1.036866                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::stdev     2.734633                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr |     2824034    100.00%    100.00% |          16      0.00%    100.00% |          16      0.00%    100.00% |          11      0.00%    100.00% |           7      0.00%    100.00% |           1      0.00%    100.00% |           9      0.00%    100.00% |           7      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::total      2824102                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::samples        39406                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::mean   694.154799                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::gmean   638.167433                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::stdev   262.246215                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr |        1538      3.90%      3.90% |       11459     29.08%     32.98% |        8002     20.31%     53.29% |       15290     38.80%     92.09% |        2578      6.54%     98.63% |         394      1.00%     99.63% |         139      0.35%     99.98% |           6      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::total        39406                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::samples      4242474                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::mean     7.257107                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::gmean     1.054949                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::stdev    71.243300                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr |     4208524     99.20%     99.20% |        2559      0.06%     99.26% |       12725      0.30%     99.56% |       17058      0.40%     99.96% |        1081      0.03%     99.99% |         428      0.01%    100.00% |          99      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::total      4242474                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::samples      4208200                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::mean     1.000001                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::gmean     1.000001                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::stdev     0.000975                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |     4208196    100.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::total      4208200                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::samples        34274                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::mean   775.511525                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::gmean   750.859445                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::stdev   182.327535                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr |         324      0.95%      0.95% |        2559      7.47%      8.41% |       12725     37.13%     45.54% |       17058     49.77%     95.31% |        1081      3.15%     98.46% |         428      1.25%     99.71% |          99      0.29%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::total        34274                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::samples        82737                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::mean    28.332306                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::gmean     1.255857                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::stdev   150.926138                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr |       79954     96.64%     96.64% |         305      0.37%     97.00% |         671      0.81%     97.82% |        1534      1.85%     99.67% |         225      0.27%     99.94% |          40      0.05%     99.99% |           8      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::total        82737                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::samples        79962                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.195630                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.004760                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     8.699065                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr |       79920     99.95%     99.95% |           1      0.00%     99.95% |           3      0.00%     99.95% |           4      0.01%     99.96% |           3      0.00%     99.96% |           8      0.01%     99.97% |          11      0.01%     99.98% |          11      0.01%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::total        79962                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::samples         2775                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::mean   810.279279                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::gmean   777.113728                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::stdev   210.515367                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr |          26      0.94%      0.94% |         272      9.80%     10.74% |         670     24.14%     34.88% |        1534     55.28%     90.16% |         225      8.11%     98.27% |          40      1.44%     99.71% |           8      0.29%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::total         2775                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::samples           16                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::mean   430.562500                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::gmean   418.805821                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::stdev    89.994792                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           1      6.25%      6.25% |           0      0.00%      6.25% |           1      6.25%     12.50% |           1      6.25%     18.75% |           6     37.50%     56.25% |           5     31.25%     87.50% |           2     12.50%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::total           16                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::samples           16                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::mean   430.562500                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::gmean   418.805821                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::stdev    89.994792                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           1      6.25%      6.25% |           0      0.00%      6.25% |           1      6.25%     12.50% |           1      6.25%     18.75% |           6     37.50%     56.25% |           5     31.25%     87.50% |           2     12.50%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::total           16                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::samples           16                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr |           0      0.00%      0.00% |          16    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::total           16                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::samples           16                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr |           0      0.00%      0.00% |          16    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::total           16                       (Unspecified)
system.ruby.clk_domain.clock                      500                       # Clock period in ticks (Tick)
system.ruby.dir_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl0.requestToDir.m_msg_count        12087                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.requestToDir.m_buf_msgs     0.001138                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.requestToMemory.m_msg_count        12087                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.requestToMemory.m_buf_msgs     0.001138                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.responseFromDir.m_msg_count        12087                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.responseFromDir.m_buf_msgs     0.001207                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.responseFromDir.m_stall_time       366500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl0.responseFromDir.m_avg_stall_time    30.321833                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl0.responseFromMemory.m_msg_count        12087                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.responseFromMemory.m_buf_msgs     0.001478                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl1.requestToDir.m_msg_count        12146                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl1.requestToDir.m_buf_msgs     0.001143                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl1.requestToMemory.m_msg_count        12146                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl1.requestToMemory.m_buf_msgs     0.001143                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl1.responseFromDir.m_msg_count        12146                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl1.responseFromDir.m_buf_msgs     0.001242                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl1.responseFromDir.m_stall_time       523000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl1.responseFromDir.m_avg_stall_time    43.059443                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl1.responseFromMemory.m_msg_count        12146                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl1.responseFromMemory.m_buf_msgs     0.001481                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl10.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl10.requestToDir.m_msg_count        12051                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl10.requestToDir.m_buf_msgs     0.001134                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl10.requestToMemory.m_msg_count        12051                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl10.requestToMemory.m_buf_msgs     0.001134                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl10.responseFromDir.m_msg_count        12051                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl10.responseFromDir.m_buf_msgs     0.001171                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl10.responseFromDir.m_stall_time       195000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl10.responseFromDir.m_avg_stall_time    16.181230                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl10.responseFromMemory.m_msg_count        12051                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl10.responseFromMemory.m_buf_msgs     0.001462                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl11.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl11.requestToDir.m_msg_count        11825                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl11.requestToDir.m_buf_msgs     0.001113                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl11.requestToMemory.m_msg_count        11825                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl11.requestToMemory.m_buf_msgs     0.001113                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl11.responseFromDir.m_msg_count        11825                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl11.responseFromDir.m_buf_msgs     0.001260                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl11.responseFromDir.m_stall_time       780000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl11.responseFromDir.m_avg_stall_time    65.961945                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl11.responseFromMemory.m_msg_count        11825                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl11.responseFromMemory.m_buf_msgs     0.001437                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl12.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl12.requestToDir.m_msg_count        11786                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl12.requestToDir.m_buf_msgs     0.001109                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl12.requestToMemory.m_msg_count        11786                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl12.requestToMemory.m_buf_msgs     0.001109                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl12.responseFromDir.m_msg_count        11786                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl12.responseFromDir.m_buf_msgs     0.001162                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl12.responseFromDir.m_stall_time       280500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl12.responseFromDir.m_avg_stall_time    23.799423                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl12.responseFromMemory.m_msg_count        11786                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl12.responseFromMemory.m_buf_msgs     0.001433                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl13.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl13.requestToDir.m_msg_count        11763                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl13.requestToDir.m_buf_msgs     0.001107                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl13.requestToMemory.m_msg_count        11763                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl13.requestToMemory.m_buf_msgs     0.001107                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl13.responseFromDir.m_msg_count        11763                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl13.responseFromDir.m_buf_msgs     0.001155                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl13.responseFromDir.m_stall_time       255000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl13.responseFromDir.m_avg_stall_time    21.678143                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl13.responseFromMemory.m_msg_count        11763                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl13.responseFromMemory.m_buf_msgs     0.001430                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl14.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl14.requestToDir.m_msg_count        11839                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl14.requestToDir.m_buf_msgs     0.001114                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl14.requestToMemory.m_msg_count        11839                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl14.requestToMemory.m_buf_msgs     0.001114                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl14.responseFromDir.m_msg_count        11839                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl14.responseFromDir.m_buf_msgs     0.001197                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl14.responseFromDir.m_stall_time       438000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl14.responseFromDir.m_avg_stall_time    36.996368                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl14.responseFromMemory.m_msg_count        11839                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl14.responseFromMemory.m_buf_msgs     0.001439                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl15.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl15.requestToDir.m_msg_count        12262                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl15.requestToDir.m_buf_msgs     0.001154                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl15.requestToMemory.m_msg_count        12262                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl15.requestToMemory.m_buf_msgs     0.001154                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl15.responseFromDir.m_msg_count        12262                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl15.responseFromDir.m_buf_msgs     0.001264                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl15.responseFromDir.m_stall_time       584000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl15.responseFromDir.m_avg_stall_time    47.626815                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl15.responseFromMemory.m_msg_count        12262                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl15.responseFromMemory.m_buf_msgs     0.001497                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl2.requestToDir.m_msg_count        12060                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl2.requestToDir.m_buf_msgs     0.001135                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl2.requestToMemory.m_msg_count        12060                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl2.requestToMemory.m_buf_msgs     0.001135                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl2.responseFromDir.m_msg_count        12060                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl2.responseFromDir.m_buf_msgs     0.001257                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl2.responseFromDir.m_stall_time       646000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl2.responseFromDir.m_avg_stall_time    53.565506                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl2.responseFromMemory.m_msg_count        12060                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl2.responseFromMemory.m_buf_msgs     0.001474                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl3.requestToDir.m_msg_count        12068                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl3.requestToDir.m_buf_msgs     0.001136                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl3.requestToMemory.m_msg_count        12068                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl3.requestToMemory.m_buf_msgs     0.001136                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl3.responseFromDir.m_msg_count        12068                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl3.responseFromDir.m_buf_msgs     0.001188                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl3.responseFromDir.m_stall_time       276000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl3.responseFromDir.m_avg_stall_time    22.870401                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl3.responseFromMemory.m_msg_count        12068                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl3.responseFromMemory.m_buf_msgs     0.001470                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl4.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl4.requestToDir.m_msg_count        12185                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl4.requestToDir.m_buf_msgs     0.001147                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl4.requestToMemory.m_msg_count        12185                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl4.requestToMemory.m_buf_msgs     0.001147                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl4.responseFromDir.m_msg_count        12185                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl4.responseFromDir.m_buf_msgs     0.001185                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl4.responseFromDir.m_stall_time       200500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl4.responseFromDir.m_avg_stall_time    16.454657                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl4.responseFromMemory.m_msg_count        12185                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl4.responseFromMemory.m_buf_msgs     0.001481                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl5.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl5.requestToDir.m_msg_count        12193                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl5.requestToDir.m_buf_msgs     0.001148                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl5.requestToMemory.m_msg_count        12193                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl5.requestToMemory.m_buf_msgs     0.001148                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl5.responseFromDir.m_msg_count        12193                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl5.responseFromDir.m_buf_msgs     0.001210                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl5.responseFromDir.m_stall_time       330000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl5.responseFromDir.m_avg_stall_time    27.064709                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl5.responseFromMemory.m_msg_count        12193                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl5.responseFromMemory.m_buf_msgs     0.001483                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl6.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl6.requestToDir.m_msg_count        12163                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl6.requestToDir.m_buf_msgs     0.001145                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl6.requestToMemory.m_msg_count        12163                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl6.requestToMemory.m_buf_msgs     0.001145                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl6.responseFromDir.m_msg_count        12163                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl6.responseFromDir.m_buf_msgs     0.001193                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl6.responseFromDir.m_stall_time       255500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl6.responseFromDir.m_avg_stall_time    21.006331                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl6.responseFromMemory.m_msg_count        12163                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl6.responseFromMemory.m_buf_msgs     0.001478                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl7.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl7.requestToDir.m_msg_count        12022                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl7.requestToDir.m_buf_msgs     0.001132                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl7.requestToMemory.m_msg_count        12022                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl7.requestToMemory.m_buf_msgs     0.001132                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl7.responseFromDir.m_msg_count        12022                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl7.responseFromDir.m_buf_msgs     0.001223                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl7.responseFromDir.m_stall_time       485500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl7.responseFromDir.m_avg_stall_time    40.384295                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl7.responseFromMemory.m_msg_count        12022                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl7.responseFromMemory.m_buf_msgs     0.001467                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl8.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl8.requestToDir.m_msg_count        12013                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl8.requestToDir.m_buf_msgs     0.001131                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl8.requestToMemory.m_msg_count        12013                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl8.requestToMemory.m_buf_msgs     0.001131                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl8.responseFromDir.m_msg_count        12013                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl8.responseFromDir.m_buf_msgs     0.001189                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl8.responseFromDir.m_stall_time       308500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl8.responseFromDir.m_avg_stall_time    25.680513                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl8.responseFromMemory.m_msg_count        12013                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl8.responseFromMemory.m_buf_msgs     0.001458                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl9.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl9.requestToDir.m_msg_count        11902                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl9.requestToDir.m_buf_msgs     0.001120                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl9.requestToMemory.m_msg_count        11902                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl9.requestToMemory.m_buf_msgs     0.001120                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl9.responseFromDir.m_msg_count        11902                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl9.responseFromDir.m_buf_msgs     0.001159                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl9.responseFromDir.m_stall_time       205000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl9.responseFromDir.m_avg_stall_time    17.223996                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl9.responseFromMemory.m_msg_count        11902                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl9.responseFromMemory.m_buf_msgs     0.001443                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.fullyBusyCycles            9656                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::samples        38640                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::mean   179.488794                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::gmean   169.580203                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::stdev    56.073287                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::0-63         1151      2.98%      2.98% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::64-127         6925     17.92%     20.90% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::128-191        14349     37.14%     58.04% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::192-255        12384     32.05%     90.09% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::256-319         3779      9.78%     99.87% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::320-383           51      0.13%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::384-447            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::total        38640                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.L1Dcache.m_demand_hits       620025                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl0.L1Dcache.m_demand_misses        18501                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl0.L1Dcache.m_demand_accesses       638526                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl0.L1Icache.m_demand_hits       263028                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl0.L1Icache.m_demand_misses         2158                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl0.L1Icache.m_demand_accesses       265186                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl0.mandatoryQueue.m_msg_count       903712                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.mandatoryQueue.m_buf_msgs     0.085997                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.mandatoryQueue.m_stall_time      4940500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl0.mandatoryQueue.m_stall_count           10                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl0.mandatoryQueue.m_avg_stall_time     5.466897                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl0.requestFromL1Cache.m_msg_count        38640                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.requestFromL1Cache.m_buf_msgs     0.018095                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.requestFromL1Cache.m_stall_time     57475500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl0.requestFromL1Cache.m_avg_stall_time  1487.461180                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl0.responseToL1Cache.m_msg_count        38640                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.responseToL1Cache.m_buf_msgs     0.003637                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl0.unblockFromL1Cache.m_msg_count        18487                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.unblockFromL1Cache.m_buf_msgs     0.001740                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.fullyBusyCycles            9674                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::samples        38636                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::mean   164.608629                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::gmean   156.253951                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::stdev    49.721618                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::0-63         1116      2.89%      2.89% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::64-127         9173     23.74%     26.63% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::128-191        16907     43.76%     70.39% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::192-255        10085     26.10%     96.49% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::256-319         1342      3.47%     99.97% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::320-383           10      0.03%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::384-447            1      0.00%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::448-511            2      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::total        38636                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.L1Dcache.m_demand_hits       620273                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl1.L1Dcache.m_demand_misses        18502                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl1.L1Dcache.m_demand_accesses       638775                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl1.L1Icache.m_demand_hits       263274                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl1.L1Icache.m_demand_misses         2152                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl1.L1Icache.m_demand_accesses       265426                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl1.mandatoryQueue.m_msg_count       904201                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.mandatoryQueue.m_buf_msgs     0.086061                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.mandatoryQueue.m_stall_time      5035500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl1.mandatoryQueue.m_stall_count            9                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl1.mandatoryQueue.m_avg_stall_time     5.569005                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl1.requestFromL1Cache.m_msg_count        38636                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.requestFromL1Cache.m_buf_msgs     0.018318                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.requestFromL1Cache.m_stall_time     58667500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl1.requestFromL1Cache.m_avg_stall_time  1518.467233                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl1.responseToL1Cache.m_msg_count        38636                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.responseToL1Cache.m_buf_msgs     0.003637                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl1.unblockFromL1Cache.m_msg_count        18489                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.unblockFromL1Cache.m_buf_msgs     0.001740                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.fullyBusyCycles           9647                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::samples        38673                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::mean   150.070954                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::gmean   143.411076                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::stdev    42.622528                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::0-63         1153      2.98%      2.98% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::64-127        12442     32.17%     35.15% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::128-191        18436     47.67%     82.83% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::192-255         6591     17.04%     99.87% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::256-319           48      0.12%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::320-383            3      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::total        38673                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.L1Dcache.m_demand_hits       620179                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl10.L1Dcache.m_demand_misses        18523                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl10.L1Dcache.m_demand_accesses       638702                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl10.L1Icache.m_demand_hits       263043                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl10.L1Icache.m_demand_misses         2145                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl10.L1Icache.m_demand_accesses       265188                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl10.mandatoryQueue.m_msg_count       903890                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.mandatoryQueue.m_buf_msgs     0.086141                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.mandatoryQueue.m_stall_time      5617500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl10.mandatoryQueue.m_stall_count           10                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl10.mandatoryQueue.m_avg_stall_time     6.214805                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl10.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl10.requestFromL1Cache.m_msg_count        38673                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.requestFromL1Cache.m_buf_msgs     0.018326                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.requestFromL1Cache.m_stall_time     58672500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl10.requestFromL1Cache.m_avg_stall_time  1517.143744                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl10.responseToL1Cache.m_msg_count        38673                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.responseToL1Cache.m_buf_msgs     0.003640                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl10.unblockFromL1Cache.m_msg_count        18510                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.unblockFromL1Cache.m_buf_msgs     0.001742                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.fullyBusyCycles           9621                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::samples        38630                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::mean   165.429951                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::gmean   157.061254                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::stdev    49.825091                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::0-63         1081      2.80%      2.80% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::64-127         9055     23.44%     26.24% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::128-191        16809     43.51%     69.75% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::192-255        10241     26.51%     96.26% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::256-319         1434      3.71%     99.97% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::320-383           10      0.03%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::total        38630                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.L1Dcache.m_demand_hits       620043                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl11.L1Dcache.m_demand_misses        18508                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl11.L1Dcache.m_demand_accesses       638551                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl11.L1Icache.m_demand_hits       262900                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl11.L1Icache.m_demand_misses         2136                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl11.L1Icache.m_demand_accesses       265036                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl11.mandatoryQueue.m_msg_count       903587                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.mandatoryQueue.m_buf_msgs     0.085996                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.mandatoryQueue.m_stall_time      4998500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl11.mandatoryQueue.m_stall_count            8                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl11.mandatoryQueue.m_avg_stall_time     5.531841                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl11.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl11.requestFromL1Cache.m_msg_count        38630                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.requestFromL1Cache.m_buf_msgs     0.018565                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.requestFromL1Cache.m_stall_time     59980500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl11.requestFromL1Cache.m_avg_stall_time  1552.692208                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl11.responseToL1Cache.m_msg_count        38630                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.responseToL1Cache.m_buf_msgs     0.003636                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl11.unblockFromL1Cache.m_msg_count        18493                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.unblockFromL1Cache.m_buf_msgs     0.001741                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.fullyBusyCycles           9628                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::samples        38574                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::mean   179.994582                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::gmean   170.090294                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::stdev    56.172567                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::0-63         1099      2.85%      2.85% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::64-127         6894     17.87%     20.72% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::128-191        14227     36.88%     57.60% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::192-255        12377     32.09%     89.69% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::256-319         3939     10.21%     99.90% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::320-383           36      0.09%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::384-447            2      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::total        38574                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.L1Dcache.m_demand_hits       619845                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl12.L1Dcache.m_demand_misses        18485                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl12.L1Dcache.m_demand_accesses       638330                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl12.L1Icache.m_demand_hits       262892                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl12.L1Icache.m_demand_misses         2125                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl12.L1Icache.m_demand_accesses       265017                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl12.mandatoryQueue.m_msg_count       903347                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.mandatoryQueue.m_buf_msgs     0.086048                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.mandatoryQueue.m_stall_time      5393000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl12.mandatoryQueue.m_stall_count            9                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl12.mandatoryQueue.m_avg_stall_time     5.970020                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl12.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl12.requestFromL1Cache.m_msg_count        38575                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.requestFromL1Cache.m_buf_msgs     0.018022                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.requestFromL1Cache.m_stall_time     57151500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl12.requestFromL1Cache.m_avg_stall_time  1481.568373                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl12.responseToL1Cache.m_msg_count        38574                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.responseToL1Cache.m_buf_msgs     0.003631                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl12.unblockFromL1Cache.m_msg_count        18472                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.unblockFromL1Cache.m_buf_msgs     0.001739                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.fullyBusyCycles           9657                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::samples        38637                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::mean   165.044206                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::gmean   156.610253                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::stdev    49.908162                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::0-63         1138      2.95%      2.95% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::64-127         9120     23.60%     26.55% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::128-191        16789     43.45%     70.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::192-255        10227     26.47%     96.47% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::256-319         1353      3.50%     99.97% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::320-383           10      0.03%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::total        38637                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.L1Dcache.m_demand_hits       620103                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl13.L1Dcache.m_demand_misses        18511                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl13.L1Dcache.m_demand_accesses       638614                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl13.L1Icache.m_demand_hits       263148                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl13.L1Icache.m_demand_misses         2134                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl13.L1Icache.m_demand_accesses       265282                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl13.mandatoryQueue.m_msg_count       903896                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.mandatoryQueue.m_buf_msgs     0.086109                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.mandatoryQueue.m_stall_time      5442500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl13.mandatoryQueue.m_stall_count            9                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl13.mandatoryQueue.m_avg_stall_time     6.021157                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl13.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl13.requestFromL1Cache.m_msg_count        38637                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.requestFromL1Cache.m_buf_msgs     0.018100                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.requestFromL1Cache.m_stall_time     57504500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl13.requestFromL1Cache.m_avg_stall_time  1488.327251                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl13.responseToL1Cache.m_msg_count        38637                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.responseToL1Cache.m_buf_msgs     0.003637                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl13.unblockFromL1Cache.m_msg_count        18499                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.unblockFromL1Cache.m_buf_msgs     0.001741                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.fullyBusyCycles           9638                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::samples        38616                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::mean   165.322535                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::gmean   156.942166                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::stdev    49.868487                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::0-63         1083      2.80%      2.80% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::64-127         9066     23.48%     26.28% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::128-191        16813     43.54%     69.82% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::192-255        10220     26.47%     96.29% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::256-319         1419      3.67%     99.96% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::320-383           15      0.04%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::total        38616                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.L1Dcache.m_demand_hits       620073                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl14.L1Dcache.m_demand_misses        18502                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl14.L1Dcache.m_demand_accesses       638575                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl14.L1Icache.m_demand_hits       262973                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl14.L1Icache.m_demand_misses         2131                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl14.L1Icache.m_demand_accesses       265104                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl14.mandatoryQueue.m_msg_count       903679                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.mandatoryQueue.m_buf_msgs     0.086050                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.mandatoryQueue.m_stall_time      5240000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl14.mandatoryQueue.m_stall_count            9                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl14.mandatoryQueue.m_avg_stall_time     5.798519                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl14.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl14.requestFromL1Cache.m_msg_count        38616                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.requestFromL1Cache.m_buf_msgs     0.018474                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.requestFromL1Cache.m_stall_time     59513000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl14.requestFromL1Cache.m_avg_stall_time  1541.148747                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl14.responseToL1Cache.m_msg_count        38616                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.responseToL1Cache.m_buf_msgs     0.003635                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl14.unblockFromL1Cache.m_msg_count        18490                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.unblockFromL1Cache.m_buf_msgs     0.001740                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.fullyBusyCycles           9643                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::samples        38647                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::mean   180.526664                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::gmean   170.692717                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::stdev    56.070317                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::0-63         1080      2.79%      2.79% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::64-127         6808     17.62%     20.41% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::128-191        14295     36.99%     57.40% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::192-255        12456     32.23%     89.63% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::256-319         3962     10.25%     99.88% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::320-383           45      0.12%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::384-447            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::total        38647                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.L1Dcache.m_demand_hits       620114                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl15.L1Dcache.m_demand_misses        18514                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl15.L1Dcache.m_demand_accesses       638628                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl15.L1Icache.m_demand_hits       262986                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl15.L1Icache.m_demand_misses         2144                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl15.L1Icache.m_demand_accesses       265130                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl15.mandatoryQueue.m_msg_count       903758                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.mandatoryQueue.m_buf_msgs     0.085986                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.mandatoryQueue.m_stall_time      4859500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl15.mandatoryQueue.m_stall_count            6                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl15.mandatoryQueue.m_avg_stall_time     5.376993                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl15.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl15.requestFromL1Cache.m_msg_count        38648                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.requestFromL1Cache.m_buf_msgs     0.018769                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.requestFromL1Cache.m_stall_time     61050000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl15.requestFromL1Cache.m_avg_stall_time  1579.641896                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl15.responseToL1Cache.m_msg_count        38647                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.responseToL1Cache.m_buf_msgs     0.003638                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl15.unblockFromL1Cache.m_msg_count        18498                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.unblockFromL1Cache.m_buf_msgs     0.001741                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.fullyBusyCycles            9643                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::samples        38631                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::mean   164.722296                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::gmean   156.333827                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::stdev    49.750594                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::0-63         1143      2.96%      2.96% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::64-127         9173     23.75%     26.70% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::128-191        16851     43.62%     70.32% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::192-255        10106     26.16%     96.48% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::256-319         1350      3.49%     99.98% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::320-383            8      0.02%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::total        38631                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.L1Dcache.m_demand_hits       620182                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl2.L1Dcache.m_demand_misses        18504                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl2.L1Dcache.m_demand_accesses       638686                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl2.L1Icache.m_demand_hits       263117                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl2.L1Icache.m_demand_misses         2145                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl2.L1Icache.m_demand_accesses       265262                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl2.mandatoryQueue.m_msg_count       903948                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.mandatoryQueue.m_buf_msgs     0.086019                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.mandatoryQueue.m_stall_time      4938000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl2.mandatoryQueue.m_stall_count            8                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl2.mandatoryQueue.m_avg_stall_time     5.462704                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl2.requestFromL1Cache.m_msg_count        38631                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.requestFromL1Cache.m_buf_msgs     0.018165                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.requestFromL1Cache.m_stall_time     57855000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl2.requestFromL1Cache.m_avg_stall_time  1497.631436                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl2.responseToL1Cache.m_msg_count        38631                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.responseToL1Cache.m_buf_msgs     0.003636                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl2.unblockFromL1Cache.m_msg_count        18489                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.unblockFromL1Cache.m_buf_msgs     0.001740                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.fullyBusyCycles            9661                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::samples        38630                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::mean   180.070282                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::gmean   170.127903                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::stdev    56.304647                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::0-63         1112      2.88%      2.88% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::64-127         6855     17.75%     20.62% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::128-191        14271     36.94%     57.57% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::192-255        12421     32.15%     89.72% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::256-319         3913     10.13%     99.85% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::320-383           52      0.13%     99.98% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::384-447            6      0.02%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::total        38630                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.L1Dcache.m_demand_hits       620299                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl3.L1Dcache.m_demand_misses        18502                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl3.L1Dcache.m_demand_accesses       638801                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl3.L1Icache.m_demand_hits       263161                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl3.L1Icache.m_demand_misses         2146                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl3.L1Icache.m_demand_accesses       265307                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl3.mandatoryQueue.m_msg_count       904108                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.mandatoryQueue.m_buf_msgs     0.086124                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.mandatoryQueue.m_stall_time      5418500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl3.mandatoryQueue.m_stall_count           10                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl3.mandatoryQueue.m_avg_stall_time     5.993200                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl3.requestFromL1Cache.m_msg_count        38630                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.requestFromL1Cache.m_buf_msgs     0.018385                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.requestFromL1Cache.m_stall_time     59029500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl3.requestFromL1Cache.m_avg_stall_time  1528.074036                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl3.responseToL1Cache.m_msg_count        38630                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.responseToL1Cache.m_buf_msgs     0.003636                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl3.unblockFromL1Cache.m_msg_count        18488                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.unblockFromL1Cache.m_buf_msgs     0.001740                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.fullyBusyCycles            9669                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::samples        38618                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::mean   164.699337                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::gmean   156.363746                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::stdev    49.629320                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::0-63         1117      2.89%      2.89% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::64-127         9141     23.67%     26.56% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::128-191        16866     43.67%     70.24% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::192-255        10175     26.35%     96.58% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::256-319         1305      3.38%     99.96% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::320-383           12      0.03%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::448-511            2      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::total        38618                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.L1Dcache.m_demand_hits       620085                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl4.L1Dcache.m_demand_misses        18499                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl4.L1Dcache.m_demand_accesses       638584                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl4.L1Icache.m_demand_hits       263126                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl4.L1Icache.m_demand_misses         2140                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl4.L1Icache.m_demand_accesses       265266                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl4.mandatoryQueue.m_msg_count       903850                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.mandatoryQueue.m_buf_msgs     0.085988                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.mandatoryQueue.m_stall_time      4824500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl4.mandatoryQueue.m_stall_count            8                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl4.mandatoryQueue.m_avg_stall_time     5.337722                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl4.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl4.requestFromL1Cache.m_msg_count        38618                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.requestFromL1Cache.m_buf_msgs     0.018207                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.requestFromL1Cache.m_stall_time     58096000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl4.requestFromL1Cache.m_avg_stall_time  1504.376198                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl4.responseToL1Cache.m_msg_count        38618                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.responseToL1Cache.m_buf_msgs     0.003635                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl4.unblockFromL1Cache.m_msg_count        18486                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.unblockFromL1Cache.m_buf_msgs     0.001740                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.fullyBusyCycles            9666                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::samples        38658                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::mean   149.773915                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::gmean   143.202497                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::stdev    42.323571                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::0-63         1109      2.87%      2.87% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::64-127        12569     32.51%     35.38% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::128-191        18511     47.88%     83.27% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::192-255         6414     16.59%     99.86% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::256-319           52      0.13%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::320-383            3      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::total        38658                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.L1Dcache.m_demand_hits       620196                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl5.L1Dcache.m_demand_misses        18518                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl5.L1Dcache.m_demand_accesses       638714                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl5.L1Icache.m_demand_hits       263052                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl5.L1Icache.m_demand_misses         2142                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl5.L1Icache.m_demand_accesses       265194                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl5.mandatoryQueue.m_msg_count       903908                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.mandatoryQueue.m_buf_msgs     0.086028                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.mandatoryQueue.m_stall_time      5005500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl5.mandatoryQueue.m_stall_count            9                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl5.mandatoryQueue.m_avg_stall_time     5.537621                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl5.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl5.requestFromL1Cache.m_msg_count        38658                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.requestFromL1Cache.m_buf_msgs     0.018302                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.requestFromL1Cache.m_stall_time     58557500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl5.requestFromL1Cache.m_avg_stall_time  1514.757618                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl5.responseToL1Cache.m_msg_count        38658                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.responseToL1Cache.m_buf_msgs     0.003639                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl5.unblockFromL1Cache.m_msg_count        18505                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.unblockFromL1Cache.m_buf_msgs     0.001742                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.fullyBusyCycles            9644                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::samples        38608                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::mean   149.929781                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::gmean   143.319365                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::stdev    42.453460                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::0-63         1121      2.90%      2.90% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::64-127        12443     32.23%     35.13% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::128-191        18454     47.80%     82.93% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::192-255         6534     16.92%     99.85% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::256-319           50      0.13%     99.98% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::320-383            6      0.02%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::total        38608                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.L1Dcache.m_demand_hits       620069                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl6.L1Dcache.m_demand_misses        18493                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl6.L1Dcache.m_demand_accesses       638562                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl6.L1Icache.m_demand_hits       262934                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl6.L1Icache.m_demand_misses         2143                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl6.L1Icache.m_demand_accesses       265077                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl6.mandatoryQueue.m_msg_count       903639                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.mandatoryQueue.m_buf_msgs     0.086035                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.mandatoryQueue.m_stall_time      5181000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl6.mandatoryQueue.m_stall_count            9                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl6.mandatoryQueue.m_avg_stall_time     5.733484                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl6.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl6.requestFromL1Cache.m_msg_count        38608                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.requestFromL1Cache.m_buf_msgs     0.018173                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.requestFromL1Cache.m_stall_time     57925000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl6.requestFromL1Cache.m_avg_stall_time  1500.336718                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl6.responseToL1Cache.m_msg_count        38608                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.responseToL1Cache.m_buf_msgs     0.003634                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl6.unblockFromL1Cache.m_msg_count        18478                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.unblockFromL1Cache.m_buf_msgs     0.001739                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.fullyBusyCycles            9660                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::samples        38629                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::mean   165.256077                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::gmean   156.862389                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::stdev    49.823486                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::0-63         1125      2.91%      2.91% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::64-127         9046     23.42%     26.33% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::128-191        16821     43.55%     69.87% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::192-255        10261     26.56%     96.44% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::256-319         1359      3.52%     99.96% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::320-383           17      0.04%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::total        38629                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.L1Dcache.m_demand_hits       620209                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl7.L1Dcache.m_demand_misses        18503                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl7.L1Dcache.m_demand_accesses       638712                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl7.L1Icache.m_demand_hits       262969                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl7.L1Icache.m_demand_misses         2146                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl7.L1Icache.m_demand_accesses       265115                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl7.mandatoryQueue.m_msg_count       903827                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.mandatoryQueue.m_buf_msgs     0.086016                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.mandatoryQueue.m_stall_time      4986000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl7.mandatoryQueue.m_stall_count            7                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl7.mandatoryQueue.m_avg_stall_time     5.516542                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl7.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl7.requestFromL1Cache.m_msg_count        38629                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.requestFromL1Cache.m_buf_msgs     0.018374                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.requestFromL1Cache.m_stall_time     58972000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl7.requestFromL1Cache.m_avg_stall_time  1526.625074                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl7.responseToL1Cache.m_msg_count        38629                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.responseToL1Cache.m_buf_msgs     0.003636                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl7.unblockFromL1Cache.m_msg_count        18486                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.unblockFromL1Cache.m_buf_msgs     0.001740                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.fullyBusyCycles            9625                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::samples        38656                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::mean   164.803730                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::gmean   156.412711                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::stdev    49.790973                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::0-63         1116      2.89%      2.89% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::64-127         9207     23.82%     26.70% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::128-191        16834     43.55%     70.25% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::192-255        10123     26.19%     96.44% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::256-319         1371      3.55%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::320-383            5      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::total        38656                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.L1Dcache.m_demand_hits       619730                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl8.L1Dcache.m_demand_misses        18515                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl8.L1Dcache.m_demand_accesses       638245                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl8.L1Icache.m_demand_hits       262788                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl8.L1Icache.m_demand_misses         2146                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl8.L1Icache.m_demand_accesses       264934                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl8.mandatoryQueue.m_msg_count       903179                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.mandatoryQueue.m_buf_msgs     0.085974                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.mandatoryQueue.m_stall_time      5083000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl8.mandatoryQueue.m_stall_count           10                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl8.mandatoryQueue.m_avg_stall_time     5.627899                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl8.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl8.requestFromL1Cache.m_msg_count        38656                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.requestFromL1Cache.m_buf_msgs     0.018250                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.requestFromL1Cache.m_stall_time     58282500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl8.requestFromL1Cache.m_avg_stall_time  1507.721958                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl8.responseToL1Cache.m_msg_count        38656                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.responseToL1Cache.m_buf_msgs     0.003639                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl8.unblockFromL1Cache.m_msg_count        18502                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.unblockFromL1Cache.m_buf_msgs     0.001742                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.fullyBusyCycles            9642                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::samples        38628                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::mean   149.971704                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::gmean   143.269806                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::stdev    42.711263                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::0-63         1182      3.06%      3.06% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::64-127        12387     32.07%     35.13% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::128-191        18386     47.60%     82.72% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::192-255         6604     17.10%     99.82% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::256-319           68      0.18%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::320-383            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::total        38628                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.L1Dcache.m_demand_hits       620006                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl9.L1Dcache.m_demand_misses        18502                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl9.L1Dcache.m_demand_accesses       638508                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl9.L1Icache.m_demand_hits       262809                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl9.L1Icache.m_demand_misses         2143                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl9.L1Icache.m_demand_accesses       264952                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl9.mandatoryQueue.m_msg_count       903460                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.mandatoryQueue.m_buf_msgs     0.085991                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.mandatoryQueue.m_stall_time      5035000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl9.mandatoryQueue.m_stall_count            8                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl9.mandatoryQueue.m_avg_stall_time     5.573019                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl9.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl9.requestFromL1Cache.m_msg_count        38628                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.requestFromL1Cache.m_buf_msgs     0.018412                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.requestFromL1Cache.m_stall_time     59170000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl9.requestFromL1Cache.m_avg_stall_time  1531.790411                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl9.responseToL1Cache.m_msg_count        38628                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.responseToL1Cache.m_buf_msgs     0.003636                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl9.unblockFromL1Cache.m_msg_count        18490                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.unblockFromL1Cache.m_buf_msgs     0.001740                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.delayHistogram::samples        71171                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::mean   227.118700                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::gmean   210.028410                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::stdev    84.954110                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::0-127         6926      9.73%      9.73% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::128-255        41497     58.31%     68.04% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::256-383        19251     27.05%     95.09% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::384-511         2912      4.09%     99.18% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::512-639          558      0.78%     99.96% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::640-767           22      0.03%     99.99% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::768-895            3      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::896-1023            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::1024-1151            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::total        71171                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_msg_count        12305                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_buf_msgs     0.002317                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_stall_time         1500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_avg_stall_time     0.121902                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl0.L1RequestFromL2Cache.m_msg_count           32                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.L1RequestFromL2Cache.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_msg_count        39953                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_buf_msgs     0.003761                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.L2cache.m_demand_hits         9230                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl0.L2cache.m_demand_misses        12305                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl0.L2cache.m_demand_accesses        21535                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl0.responseFromL2Cache.m_msg_count        39953                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.responseFromL2Cache.m_buf_msgs     0.005178                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.responseFromL2Cache.m_stall_time      2925000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl0.responseFromL2Cache.m_avg_stall_time    73.211023                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl0.responseToL2Cache.m_msg_count        12305                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.responseToL2Cache.m_buf_msgs     0.001158                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.unblockToL2Cache.m_msg_count        18913                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.unblockToL2Cache.m_buf_msgs     0.001780                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl1.delayHistogram::samples        69316                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::mean   203.394050                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::gmean   186.711935                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::stdev    81.127805                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::0-127        11568     16.69%     16.69% # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::128-255        43245     62.39%     79.08% # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::256-383        12076     17.42%     96.50% # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::384-511         2121      3.06%     99.56% # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::512-639          301      0.43%     99.99% # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::640-767            5      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::total        69316                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.DirRequestFromL2Cache.m_msg_count        12207                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl1.DirRequestFromL2Cache.m_buf_msgs     0.002298                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl1.L1RequestToL2Cache.m_msg_count        38688                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl1.L1RequestToL2Cache.m_buf_msgs     0.003642                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl1.L2cache.m_demand_hits         8554                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl1.L2cache.m_demand_misses        12207                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl1.L2cache.m_demand_accesses        20761                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl1.responseFromL2Cache.m_msg_count        38688                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl1.responseFromL2Cache.m_buf_msgs     0.004856                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl1.responseFromL2Cache.m_stall_time      2174000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl1.responseFromL2Cache.m_avg_stall_time    56.193135                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl1.responseToL2Cache.m_msg_count        12207                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl1.responseToL2Cache.m_buf_msgs     0.001149                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl1.unblockToL2Cache.m_msg_count        18421                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl1.unblockToL2Cache.m_buf_msgs     0.001734                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl10.delayHistogram::samples        70284                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.delayHistogram::mean   188.814723                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.delayHistogram::gmean   172.917078                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.delayHistogram::stdev    79.322169                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.delayHistogram::0-127        15204     21.63%     21.63% # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.delayHistogram::128-255        44322     63.06%     84.69% # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.delayHistogram::256-383         8511     12.11%     96.80% # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.delayHistogram::384-511         2022      2.88%     99.68% # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.delayHistogram::512-639          212      0.30%     99.98% # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.delayHistogram::640-767            9      0.01%     99.99% # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.delayHistogram::768-895            4      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.delayHistogram::total        70284                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.DirRequestFromL2Cache.m_msg_count        11785                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl10.DirRequestFromL2Cache.m_buf_msgs     0.002219                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl10.DirRequestFromL2Cache.m_stall_time         3000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl10.DirRequestFromL2Cache.m_avg_stall_time     0.254561                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl10.L1RequestToL2Cache.m_msg_count        39488                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl10.L1RequestToL2Cache.m_buf_msgs     0.003717                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl10.L2cache.m_demand_hits         9204                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl10.L2cache.m_demand_misses        11785                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl10.L2cache.m_demand_accesses        20989                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl10.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl10.responseFromL2Cache.m_msg_count        39488                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl10.responseFromL2Cache.m_buf_msgs     0.004981                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl10.responseFromL2Cache.m_stall_time      2110500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl10.responseFromL2Cache.m_avg_stall_time    53.446617                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl10.responseToL2Cache.m_msg_count        11785                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl10.responseToL2Cache.m_buf_msgs     0.001109                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl10.unblockToL2Cache.m_msg_count        19011                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl10.unblockToL2Cache.m_buf_msgs     0.001790                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl11.delayHistogram::samples        66811                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl11.delayHistogram::mean   210.219260                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl11.delayHistogram::gmean   194.199610                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl11.delayHistogram::stdev    81.142765                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl11.delayHistogram::0-127         8593     12.86%     12.86% # delay_histogram (Unspecified)
system.ruby.l2_cntrl11.delayHistogram::128-255        42328     63.35%     76.22% # delay_histogram (Unspecified)
system.ruby.l2_cntrl11.delayHistogram::256-383        13256     19.84%     96.06% # delay_histogram (Unspecified)
system.ruby.l2_cntrl11.delayHistogram::384-511         2270      3.40%     99.46% # delay_histogram (Unspecified)
system.ruby.l2_cntrl11.delayHistogram::512-639          349      0.52%     99.98% # delay_histogram (Unspecified)
system.ruby.l2_cntrl11.delayHistogram::640-767           13      0.02%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl11.delayHistogram::768-895            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl11.delayHistogram::total        66811                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl11.DirRequestFromL2Cache.m_msg_count        11771                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl11.DirRequestFromL2Cache.m_buf_msgs     0.002216                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl11.L1RequestToL2Cache.m_msg_count        37209                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl11.L1RequestToL2Cache.m_buf_msgs     0.003503                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl11.L2cache.m_demand_hits         8117                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl11.L2cache.m_demand_misses        11771                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl11.L2cache.m_demand_accesses        19888                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl11.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl11.responseFromL2Cache.m_msg_count        37207                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl11.responseFromL2Cache.m_buf_msgs     0.004672                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl11.responseFromL2Cache.m_stall_time      2154000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl11.responseFromL2Cache.m_avg_stall_time    57.892332                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl11.responseToL2Cache.m_msg_count        11769                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl11.responseToL2Cache.m_buf_msgs     0.001108                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl11.unblockToL2Cache.m_msg_count        17833                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl11.unblockToL2Cache.m_buf_msgs     0.001679                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl12.delayHistogram::samples        68740                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl12.delayHistogram::mean   227.602211                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl12.delayHistogram::gmean   210.820589                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl12.delayHistogram::stdev    83.974181                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl12.delayHistogram::0-127         6512      9.47%      9.47% # delay_histogram (Unspecified)
system.ruby.l2_cntrl12.delayHistogram::128-255        39869     58.00%     67.47% # delay_histogram (Unspecified)
system.ruby.l2_cntrl12.delayHistogram::256-383        19174     27.89%     95.37% # delay_histogram (Unspecified)
system.ruby.l2_cntrl12.delayHistogram::384-511         2651      3.86%     99.22% # delay_histogram (Unspecified)
system.ruby.l2_cntrl12.delayHistogram::512-639          502      0.73%     99.95% # delay_histogram (Unspecified)
system.ruby.l2_cntrl12.delayHistogram::640-767           29      0.04%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl12.delayHistogram::768-895            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl12.delayHistogram::896-1023            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl12.delayHistogram::total        68740                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl12.DirRequestFromL2Cache.m_msg_count        12323                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl12.DirRequestFromL2Cache.m_buf_msgs     0.002320                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl12.L1RequestToL2Cache.m_msg_count        38213                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl12.L1RequestToL2Cache.m_buf_msgs     0.003597                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl12.L2cache.m_demand_hits         8198                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl12.L2cache.m_demand_misses        12323                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl12.L2cache.m_demand_accesses        20521                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl12.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl12.responseFromL2Cache.m_msg_count        38213                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl12.responseFromL2Cache.m_buf_msgs     0.004732                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl12.responseFromL2Cache.m_stall_time      1930500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl12.responseFromL2Cache.m_avg_stall_time    50.519457                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl12.responseToL2Cache.m_msg_count        12323                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl12.responseToL2Cache.m_buf_msgs     0.001160                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl12.unblockToL2Cache.m_msg_count        18204                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl12.unblockToL2Cache.m_buf_msgs     0.001714                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl13.delayHistogram::samples        70244                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl13.delayHistogram::mean   202.854635                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl13.delayHistogram::gmean   186.447769                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl13.delayHistogram::stdev    80.113497                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl13.delayHistogram::0-127        11689     16.64%     16.64% # delay_histogram (Unspecified)
system.ruby.l2_cntrl13.delayHistogram::128-255        44150     62.85%     79.49% # delay_histogram (Unspecified)
system.ruby.l2_cntrl13.delayHistogram::256-383        12101     17.23%     96.72% # delay_histogram (Unspecified)
system.ruby.l2_cntrl13.delayHistogram::384-511         2014      2.87%     99.59% # delay_histogram (Unspecified)
system.ruby.l2_cntrl13.delayHistogram::512-639          281      0.40%     99.99% # delay_histogram (Unspecified)
system.ruby.l2_cntrl13.delayHistogram::640-767            6      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl13.delayHistogram::768-895            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl13.delayHistogram::896-1023            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl13.delayHistogram::total        70244                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl13.DirRequestFromL2Cache.m_msg_count        12102                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl13.DirRequestFromL2Cache.m_buf_msgs     0.002279                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl13.DirRequestFromL2Cache.m_stall_time         4000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl13.DirRequestFromL2Cache.m_avg_stall_time     0.330524                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl13.L1RequestToL2Cache.m_msg_count        39326                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl13.L1RequestToL2Cache.m_buf_msgs     0.003702                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl13.L2cache.m_demand_hits         8920                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl13.L2cache.m_demand_misses        12102                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl13.L2cache.m_demand_accesses        21022                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl13.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl13.responseFromL2Cache.m_msg_count        39326                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl13.responseFromL2Cache.m_buf_msgs     0.004967                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl13.responseFromL2Cache.m_stall_time      2259500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl13.responseFromL2Cache.m_avg_stall_time    57.455627                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl13.responseToL2Cache.m_msg_count        12102                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl13.responseToL2Cache.m_buf_msgs     0.001139                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl13.unblockToL2Cache.m_msg_count        18816                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl13.unblockToL2Cache.m_buf_msgs     0.001771                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl14.delayHistogram::samples        67416                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl14.delayHistogram::mean   203.559066                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl14.delayHistogram::gmean   187.099574                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl14.delayHistogram::stdev    80.475148                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl14.delayHistogram::0-127        11016     16.34%     16.34% # delay_histogram (Unspecified)
system.ruby.l2_cntrl14.delayHistogram::128-255        42406     62.90%     79.24% # delay_histogram (Unspecified)
system.ruby.l2_cntrl14.delayHistogram::256-383        11689     17.34%     96.58% # delay_histogram (Unspecified)
system.ruby.l2_cntrl14.delayHistogram::384-511         2001      2.97%     99.55% # delay_histogram (Unspecified)
system.ruby.l2_cntrl14.delayHistogram::512-639          292      0.43%     99.98% # delay_histogram (Unspecified)
system.ruby.l2_cntrl14.delayHistogram::640-767           12      0.02%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl14.delayHistogram::total        67416                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl14.DirRequestFromL2Cache.m_msg_count        12118                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl14.DirRequestFromL2Cache.m_buf_msgs     0.002281                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl14.L1RequestToL2Cache.m_msg_count        37418                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl14.L1RequestToL2Cache.m_buf_msgs     0.003522                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl14.L2cache.m_demand_hits         7932                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl14.L2cache.m_demand_misses        12118                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl14.L2cache.m_demand_accesses        20050                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl14.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl14.responseFromL2Cache.m_msg_count        37418                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl14.responseFromL2Cache.m_buf_msgs     0.004619                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl14.responseFromL2Cache.m_stall_time      1859000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl14.responseFromL2Cache.m_avg_stall_time    49.681971                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl14.responseToL2Cache.m_msg_count        12118                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl14.responseToL2Cache.m_buf_msgs     0.001141                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl14.unblockToL2Cache.m_msg_count        17880                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl14.unblockToL2Cache.m_buf_msgs     0.001683                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl15.delayHistogram::samples        67038                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl15.delayHistogram::mean   227.365703                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl15.delayHistogram::gmean   210.420268                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl15.delayHistogram::stdev    84.598794                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl15.delayHistogram::0-127         6421      9.58%      9.58% # delay_histogram (Unspecified)
system.ruby.l2_cntrl15.delayHistogram::128-255        39065     58.27%     67.85% # delay_histogram (Unspecified)
system.ruby.l2_cntrl15.delayHistogram::256-383        18323     27.33%     95.18% # delay_histogram (Unspecified)
system.ruby.l2_cntrl15.delayHistogram::384-511         2667      3.98%     99.16% # delay_histogram (Unspecified)
system.ruby.l2_cntrl15.delayHistogram::512-639          544      0.81%     99.97% # delay_histogram (Unspecified)
system.ruby.l2_cntrl15.delayHistogram::640-767           17      0.03%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl15.delayHistogram::768-895            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl15.delayHistogram::total        67038                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl15.DirRequestFromL2Cache.m_msg_count        11905                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl15.DirRequestFromL2Cache.m_buf_msgs     0.002241                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl15.L1RequestToL2Cache.m_msg_count        37301                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl15.L1RequestToL2Cache.m_buf_msgs     0.003511                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl15.L2cache.m_demand_hits         8076                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl15.L2cache.m_demand_misses        11905                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl15.L2cache.m_demand_accesses        19981                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl15.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl15.responseFromL2Cache.m_msg_count        37301                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl15.responseFromL2Cache.m_buf_msgs     0.004621                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl15.responseFromL2Cache.m_stall_time      1857500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl15.responseFromL2Cache.m_avg_stall_time    49.797593                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl15.responseToL2Cache.m_msg_count        11905                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl15.responseToL2Cache.m_buf_msgs     0.001121                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl15.unblockToL2Cache.m_msg_count        17832                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl15.unblockToL2Cache.m_buf_msgs     0.001679                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl2.delayHistogram::samples        70830                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.delayHistogram::mean   203.736934                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.delayHistogram::gmean   187.005586                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.delayHistogram::stdev    81.247575                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.delayHistogram::0-127        11814     16.68%     16.68% # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.delayHistogram::128-255        44110     62.28%     78.96% # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.delayHistogram::256-383        12374     17.47%     96.43% # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.delayHistogram::384-511         2233      3.15%     99.58% # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.delayHistogram::512-639          290      0.41%     99.99% # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.delayHistogram::640-767            7      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.delayHistogram::768-895            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.delayHistogram::total        70830                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.DirRequestFromL2Cache.m_msg_count        12373                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl2.DirRequestFromL2Cache.m_buf_msgs     0.002333                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl2.DirRequestFromL2Cache.m_stall_time        19000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl2.DirRequestFromL2Cache.m_avg_stall_time     1.535602                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl2.L1RequestToL2Cache.m_msg_count        39600                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl2.L1RequestToL2Cache.m_buf_msgs     0.003728                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl2.L2cache.m_demand_hits         8873                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl2.L2cache.m_demand_misses        12373                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl2.L2cache.m_demand_accesses        21246                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl2.responseFromL2Cache.m_msg_count        39600                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl2.responseFromL2Cache.m_buf_msgs     0.005089                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl2.responseFromL2Cache.m_stall_time      2797500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl2.responseFromL2Cache.m_avg_stall_time    70.643939                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl2.responseToL2Cache.m_msg_count        12373                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl2.responseToL2Cache.m_buf_msgs     0.001165                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl2.unblockToL2Cache.m_msg_count        18857                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl2.unblockToL2Cache.m_buf_msgs     0.001775                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl3.delayHistogram::samples        68819                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.delayHistogram::mean   226.727096                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.delayHistogram::gmean   209.969096                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.delayHistogram::stdev    83.745613                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.delayHistogram::0-127         6579      9.56%      9.56% # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.delayHistogram::128-255        40282     58.53%     68.09% # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.delayHistogram::256-383        18736     27.23%     95.32% # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.delayHistogram::384-511         2662      3.87%     99.19% # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.delayHistogram::512-639          552      0.80%     99.99% # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.delayHistogram::640-767            8      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.delayHistogram::total        68819                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.DirRequestFromL2Cache.m_msg_count        12049                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl3.DirRequestFromL2Cache.m_buf_msgs     0.002269                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl3.DirRequestFromL2Cache.m_stall_time         1500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl3.DirRequestFromL2Cache.m_avg_stall_time     0.124492                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl3.L1RequestToL2Cache.m_msg_count        38434                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl3.L1RequestToL2Cache.m_buf_msgs     0.003618                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl3.L2cache.m_demand_hits         8554                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl3.L2cache.m_demand_misses        12049                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl3.L2cache.m_demand_accesses        20603                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl3.responseFromL2Cache.m_msg_count        38434                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl3.responseFromL2Cache.m_buf_msgs     0.004771                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl3.responseFromL2Cache.m_stall_time      1846500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl3.responseFromL2Cache.m_avg_stall_time    48.043399                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl3.responseToL2Cache.m_msg_count        12049                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl3.responseToL2Cache.m_buf_msgs     0.001134                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl3.unblockToL2Cache.m_msg_count        18336                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl3.unblockToL2Cache.m_buf_msgs     0.001726                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl4.delayHistogram::samples        68680                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl4.delayHistogram::mean   211.193681                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl4.delayHistogram::gmean   194.877349                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl4.delayHistogram::stdev    82.355526                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl4.delayHistogram::0-127         8651     12.60%     12.60% # delay_histogram (Unspecified)
system.ruby.l2_cntrl4.delayHistogram::128-255        43546     63.40%     76.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl4.delayHistogram::256-383        13508     19.67%     95.67% # delay_histogram (Unspecified)
system.ruby.l2_cntrl4.delayHistogram::384-511         2582      3.76%     99.43% # delay_histogram (Unspecified)
system.ruby.l2_cntrl4.delayHistogram::512-639          373      0.54%     99.97% # delay_histogram (Unspecified)
system.ruby.l2_cntrl4.delayHistogram::640-767           17      0.02%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl4.delayHistogram::768-895            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl4.delayHistogram::896-1023            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl4.delayHistogram::total        68680                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl4.DirRequestFromL2Cache.m_msg_count        11821                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl4.DirRequestFromL2Cache.m_buf_msgs     0.002225                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl4.L1RequestToL2Cache.m_msg_count        38427                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl4.L1RequestToL2Cache.m_buf_msgs     0.003617                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl4.L2cache.m_demand_hits         8686                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl4.L2cache.m_demand_misses        11821                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl4.L2cache.m_demand_accesses        20507                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl4.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl4.responseFromL2Cache.m_msg_count        38427                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl4.responseFromL2Cache.m_buf_msgs     0.004857                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl4.responseFromL2Cache.m_stall_time      2240500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl4.responseFromL2Cache.m_avg_stall_time    58.305358                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl4.responseToL2Cache.m_msg_count        11821                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl4.responseToL2Cache.m_buf_msgs     0.001113                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl4.unblockToL2Cache.m_msg_count        18432                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl4.unblockToL2Cache.m_buf_msgs     0.001735                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl5.delayHistogram::samples        68339                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl5.delayHistogram::mean   189.525542                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl5.delayHistogram::gmean   173.639779                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl5.delayHistogram::stdev    79.351989                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl5.delayHistogram::0-127        14463     21.16%     21.16% # delay_histogram (Unspecified)
system.ruby.l2_cntrl5.delayHistogram::128-255        43207     63.22%     84.39% # delay_histogram (Unspecified)
system.ruby.l2_cntrl5.delayHistogram::256-383         8403     12.30%     96.68% # delay_histogram (Unspecified)
system.ruby.l2_cntrl5.delayHistogram::384-511         2057      3.01%     99.69% # delay_histogram (Unspecified)
system.ruby.l2_cntrl5.delayHistogram::512-639          200      0.29%     99.99% # delay_histogram (Unspecified)
system.ruby.l2_cntrl5.delayHistogram::640-767            8      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl5.delayHistogram::1024-1151            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl5.delayHistogram::total        68339                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl5.DirRequestFromL2Cache.m_msg_count        11828                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl5.DirRequestFromL2Cache.m_buf_msgs     0.002227                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl5.DirRequestFromL2Cache.m_stall_time         1500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl5.DirRequestFromL2Cache.m_avg_stall_time     0.126818                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl5.L1RequestToL2Cache.m_msg_count        38195                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl5.L1RequestToL2Cache.m_buf_msgs     0.003595                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl5.L2cache.m_demand_hits         8547                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl5.L2cache.m_demand_misses        11828                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl5.L2cache.m_demand_accesses        20375                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl5.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl5.responseFromL2Cache.m_msg_count        38195                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl5.responseFromL2Cache.m_buf_msgs     0.004806                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl5.responseFromL2Cache.m_stall_time      2160000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl5.responseFromL2Cache.m_avg_stall_time    56.551905                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl5.responseToL2Cache.m_msg_count        11828                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl5.responseToL2Cache.m_buf_msgs     0.001113                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl5.unblockToL2Cache.m_msg_count        18316                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl5.unblockToL2Cache.m_buf_msgs     0.001724                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl6.delayHistogram::samples        68962                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl6.delayHistogram::mean   188.688510                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl6.delayHistogram::gmean   173.023090                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl6.delayHistogram::stdev    78.443380                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl6.delayHistogram::0-127        14669     21.27%     21.27% # delay_histogram (Unspecified)
system.ruby.l2_cntrl6.delayHistogram::128-255        43735     63.42%     84.69% # delay_histogram (Unspecified)
system.ruby.l2_cntrl6.delayHistogram::256-383         8416     12.20%     96.89% # delay_histogram (Unspecified)
system.ruby.l2_cntrl6.delayHistogram::384-511         1923      2.79%     99.68% # delay_histogram (Unspecified)
system.ruby.l2_cntrl6.delayHistogram::512-639          215      0.31%     99.99% # delay_histogram (Unspecified)
system.ruby.l2_cntrl6.delayHistogram::640-767            4      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl6.delayHistogram::total        68962                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl6.DirRequestFromL2Cache.m_msg_count        11995                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl6.DirRequestFromL2Cache.m_buf_msgs     0.002258                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl6.L1RequestToL2Cache.m_msg_count        38489                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl6.L1RequestToL2Cache.m_buf_msgs     0.003623                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl6.L2cache.m_demand_hits         8513                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl6.L2cache.m_demand_misses        11995                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl6.L2cache.m_demand_accesses        20508                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl6.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl6.responseFromL2Cache.m_msg_count        38489                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl6.responseFromL2Cache.m_buf_msgs     0.004839                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl6.responseFromL2Cache.m_stall_time      2203000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl6.responseFromL2Cache.m_avg_stall_time    57.237133                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl6.responseToL2Cache.m_msg_count        11995                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl6.responseToL2Cache.m_buf_msgs     0.001129                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl6.unblockToL2Cache.m_msg_count        18478                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl6.unblockToL2Cache.m_buf_msgs     0.001739                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl7.delayHistogram::samples        69126                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl7.delayHistogram::mean   211.418641                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl7.delayHistogram::gmean   195.032851                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl7.delayHistogram::stdev    82.659637                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl7.delayHistogram::0-127         8708     12.60%     12.60% # delay_histogram (Unspecified)
system.ruby.l2_cntrl7.delayHistogram::128-255        43830     63.41%     76.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl7.delayHistogram::256-383        13595     19.67%     95.67% # delay_histogram (Unspecified)
system.ruby.l2_cntrl7.delayHistogram::384-511         2591      3.75%     99.42% # delay_histogram (Unspecified)
system.ruby.l2_cntrl7.delayHistogram::512-639          379      0.55%     99.97% # delay_histogram (Unspecified)
system.ruby.l2_cntrl7.delayHistogram::640-767           22      0.03%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl7.delayHistogram::768-895            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl7.delayHistogram::total        69126                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl7.DirRequestFromL2Cache.m_msg_count        11757                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl7.DirRequestFromL2Cache.m_buf_msgs     0.002213                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl7.L1RequestToL2Cache.m_msg_count        38748                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl7.L1RequestToL2Cache.m_buf_msgs     0.003647                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl7.L2cache.m_demand_hits         8879                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl7.L2cache.m_demand_misses        11757                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl7.L2cache.m_demand_accesses        20636                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl7.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl7.responseFromL2Cache.m_msg_count        38748                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl7.responseFromL2Cache.m_buf_msgs     0.004973                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl7.responseFromL2Cache.m_stall_time      2602500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl7.responseFromL2Cache.m_avg_stall_time    67.164757                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl7.responseToL2Cache.m_msg_count        11757                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl7.responseToL2Cache.m_buf_msgs     0.001107                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl7.unblockToL2Cache.m_msg_count        18621                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl7.unblockToL2Cache.m_buf_msgs     0.001753                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl8.delayHistogram::samples        68628                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl8.delayHistogram::mean   211.425380                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl8.delayHistogram::gmean   195.095648                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl8.delayHistogram::stdev    82.411406                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl8.delayHistogram::0-127         8716     12.70%     12.70% # delay_histogram (Unspecified)
system.ruby.l2_cntrl8.delayHistogram::128-255        43400     63.24%     75.94% # delay_histogram (Unspecified)
system.ruby.l2_cntrl8.delayHistogram::256-383        13557     19.75%     95.69% # delay_histogram (Unspecified)
system.ruby.l2_cntrl8.delayHistogram::384-511         2556      3.72%     99.42% # delay_histogram (Unspecified)
system.ruby.l2_cntrl8.delayHistogram::512-639          385      0.56%     99.98% # delay_histogram (Unspecified)
system.ruby.l2_cntrl8.delayHistogram::640-767           11      0.02%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl8.delayHistogram::768-895            3      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl8.delayHistogram::total        68628                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl8.DirRequestFromL2Cache.m_msg_count        12030                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl8.DirRequestFromL2Cache.m_buf_msgs     0.002265                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl8.DirRequestFromL2Cache.m_stall_time          500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl8.DirRequestFromL2Cache.m_avg_stall_time     0.041563                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl8.L1RequestToL2Cache.m_msg_count        38179                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl8.L1RequestToL2Cache.m_buf_msgs     0.003594                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl8.L2cache.m_demand_hits         8242                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl8.L2cache.m_demand_misses        12030                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl8.L2cache.m_demand_accesses        20272                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl8.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl8.responseFromL2Cache.m_msg_count        38179                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl8.responseFromL2Cache.m_buf_msgs     0.004817                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl8.responseFromL2Cache.m_stall_time      2374500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl8.responseFromL2Cache.m_avg_stall_time    62.193876                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl8.responseToL2Cache.m_msg_count        12030                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl8.responseToL2Cache.m_buf_msgs     0.001132                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl8.unblockToL2Cache.m_msg_count        18419                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl8.unblockToL2Cache.m_buf_msgs     0.001734                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl9.delayHistogram::samples        71934                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl9.delayHistogram::mean   188.806823                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl9.delayHistogram::gmean   172.944292                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl9.delayHistogram::stdev    79.176219                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl9.delayHistogram::0-127        15612     21.70%     21.70% # delay_histogram (Unspecified)
system.ruby.l2_cntrl9.delayHistogram::128-255        45217     62.86%     84.56% # delay_histogram (Unspecified)
system.ruby.l2_cntrl9.delayHistogram::256-383         8828     12.27%     96.83% # delay_histogram (Unspecified)
system.ruby.l2_cntrl9.delayHistogram::384-511         2012      2.80%     99.63% # delay_histogram (Unspecified)
system.ruby.l2_cntrl9.delayHistogram::512-639          251      0.35%     99.98% # delay_histogram (Unspecified)
system.ruby.l2_cntrl9.delayHistogram::640-767           10      0.01%     99.99% # delay_histogram (Unspecified)
system.ruby.l2_cntrl9.delayHistogram::768-895            4      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl9.delayHistogram::total        71934                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl9.DirRequestFromL2Cache.m_msg_count        11997                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl9.DirRequestFromL2Cache.m_buf_msgs     0.002259                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl9.L1RequestToL2Cache.m_msg_count        40445                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl9.L1RequestToL2Cache.m_buf_msgs     0.003807                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl9.L2cache.m_demand_hits         9467                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl9.L2cache.m_demand_misses        11997                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl9.L2cache.m_demand_accesses        21464                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl9.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl9.responseFromL2Cache.m_msg_count        40445                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl9.responseFromL2Cache.m_buf_msgs     0.005381                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl9.responseFromL2Cache.m_stall_time      3626500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl9.responseFromL2Cache.m_avg_stall_time    89.664977                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl9.responseToL2Cache.m_msg_count        11997                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl9.responseToL2Cache.m_buf_msgs     0.001129                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl9.unblockToL2Cache.m_msg_count        19492                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl9.unblockToL2Cache.m_buf_msgs     0.001835                       # Average number of messages in buffer ((Count/Tick))
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks (Tick)
system.ruby.network.ext_links0.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs10.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs11.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs12.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs13.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs14.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs15.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs16.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs17.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs18.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs19.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs2.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs20.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs21.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs22.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs23.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs24.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs25.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs26.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs27.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs28.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs29.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs3.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs30.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs31.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs32.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs33.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs34.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs35.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs36.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs37.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs38.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs39.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs4.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs40.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs41.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs42.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs43.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs44.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs45.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs46.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs47.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs5.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs6.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs7.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs8.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs9.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers10.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers11.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers12.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers13.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers14.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers15.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers4.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers5.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers6.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers7.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers8.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers9.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED   5311771500                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.ruby.network.average_flit_latency 82719.385292                       (Unspecified)
system.ruby.network.average_flit_network_latency 81711.246138                       (Unspecified)
system.ruby.network.average_flit_queueing_latency  1008.139154                       (Unspecified)
system.ruby.network.average_flit_vnet_latency |105843.715394                       |71835.746181                       |97382.784483                       (Unspecified)
system.ruby.network.average_flit_vqueue_latency | 2144.408771                       |  670.219645                       |         500                       (Unspecified)
system.ruby.network.average_hops             3.033819                       (Unspecified)
system.ruby.network.average_packet_latency 93386.641844                       (Unspecified)
system.ruby.network.average_packet_network_latency 92127.356645                       (Unspecified)
system.ruby.network.average_packet_queueing_latency  1259.285199                       (Unspecified)
system.ruby.network.average_packet_vnet_latency |97321.665733                       |85014.553194                       |97382.784483                       (Unspecified)
system.ruby.network.average_packet_vqueue_latency | 2157.259667                       |  638.481755                       |         500                       (Unspecified)
system.ruby.network.avg_link_utilization     1.986448                       (Unspecified)
system.ruby.network.avg_vc_load          |    0.328252     16.52%     16.52% |    0.146402      7.37%     23.89% |    0.067119      3.38%     27.27% |    0.037364      1.88%     29.15% |    0.717112     36.10%     65.25% |    0.297418     14.97%     80.23% |    0.126765      6.38%     86.61% |    0.082456      4.15%     90.76% |    0.140768      7.09%     97.85% |    0.026933      1.36%     99.20% |    0.008770      0.44%     99.64% |    0.007089      0.36%    100.00% (Unspecified)
system.ruby.network.avg_vc_load::total       1.986448                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n0         4631                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n1         4451                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n10         4108                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n11         4376                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n12         4225                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n13         4227                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n14         4204                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n15         4187                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n2         4428                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n3         4465                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n4         4245                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n5         4377                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n6         4693                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n7         4613                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n8         4178                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n9         4024                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n0         4583                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n1         4521                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n10         4609                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n11         3855                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n12         4168                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n13         4330                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n14         4152                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n15         4212                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n2         4555                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n3         4286                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n4         4385                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n5         4216                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n6         4645                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n7         4712                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n8         3749                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n9         4354                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n0         4139                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n1         4481                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n10         4569                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n11         4258                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n12         4601                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n13         4642                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n14         4108                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n15         4212                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n2         4268                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n3         3739                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n4         4289                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n5         4289                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n6         4229                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n7         4338                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n8         4186                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n9         4620                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n0         4608                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n1         4020                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n10         4478                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n11         4388                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n12         4553                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n13         4721                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n14         4207                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n15         4121                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n2         3839                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n3         4121                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n4         4312                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n5         4187                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n6         4243                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n7         4264                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n8         4433                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n9         4399                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n0         4418                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n1         4323                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n10         4797                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n11         4487                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n12         4452                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n13         4493                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n14         4130                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n15         4339                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n2         4379                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n3         4327                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n4         4200                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n5         3729                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n6         3984                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n7         4525                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n8         4247                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n9         4540                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n0         4353                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n1         4271                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n10         4777                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n11         4543                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n12         4376                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n13         4582                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n14         4309                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n15         4142                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n2         4465                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n3         4218                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n4         3772                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n5         4190                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n6         4489                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n7         4003                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n8         4317                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n9         4431                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n0         4397                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n1         4361                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n10         4288                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n11         4186                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n12         4204                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n13         4462                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n14         4409                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n15         4328                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n2         4339                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n3         4233                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n4         4006                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n5         4441                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n6         4234                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n7         3834                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n8         4637                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n9         4865                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n0         4447                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n1         4212                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n10         4403                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n11         4085                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n12         4370                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n13         4369                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n14         4330                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n15         4425                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n2         4254                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n3         4222                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n4         4479                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n5         3995                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n6         3806                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n7         4178                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n8         4585                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n9         4891                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n0         4406                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n1         4441                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n10         4318                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n11         3653                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n12         4308                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n13         4366                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n14         4142                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n15         4192                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n2         4577                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n3         4470                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n4         4715                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n5         4651                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n6         4270                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n7         4404                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n8         3937                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n9         4643                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n0         4534                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n1         4303                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n10         3833                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n11         4066                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n12         4277                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n13         4391                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n14         4128                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n15         4204                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n2         4559                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n3         4489                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n4         4647                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n5         4656                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n6         4316                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n7         4191                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n8         4437                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n9         4136                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n0         4268                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n1         4358                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n10         4408                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n11         4164                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n12         4141                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n13         3819                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n14         3865                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n15         4361                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n2         4729                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n3         4606                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n4         4450                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n5         4397                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n6         4289                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n7         4478                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n8         4257                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n9         4335                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n0         4441                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n1         4200                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n10         4420                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n11         4163                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n12         3739                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n13         4251                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n14         4344                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n15         3890                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n2         4710                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n3         4641                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n4         4421                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n5         4407                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n6         4435                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n7         4258                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n8         4255                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n9         4416                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n0         4792                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n1         4634                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n10         4373                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n11         4148                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n12         3951                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n13         4546                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n14         4082                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n15         3645                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n2         4301                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n3         4359                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n4         4182                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n5         4438                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n6         4426                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n7         4460                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n8         4291                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n9         4453                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n0         4726                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n1         4720                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n10         4283                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n11         4050                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n12         4406                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n13         4059                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n14         3654                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n15         4077                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n2         4487                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n3         4220                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n4         4414                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n5         4179                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n6         4415                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n7         4441                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n8         4309                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n9         4432                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n0         4323                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n1         3745                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n10         4337                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n11         4303                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n12         4149                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n13         4389                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n14         4572                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n15         4536                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n2         4039                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n3         4477                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n4         4253                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n5         4298                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n6         4366                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n7         4335                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n8         4444                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n9         4622                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n0         3887                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n1         4215                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n10         4549                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n11         4142                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n12         4283                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n13         4258                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n14         4501                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n15         4524                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n2         4588                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n3         3965                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n4         4274                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n5         4254                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n6         4290                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n7         4357                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n8         4349                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n9         4679                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n0         3444                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n1         3400                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n10         2950                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n11         3424                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n12         3238                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n13         3168                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n14         3215                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n15         3271                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n2         3224                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n3         3355                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n4         3083                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n5         3258                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n6         3613                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n7         3552                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n8         3140                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n9         2705                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n0         3303                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n1         3371                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n10         3329                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n11         2866                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n12         3176                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n13         3123                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n14         3211                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n15         3060                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n2         3287                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n3         3153                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n4         3207                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n5         3045                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n6         3482                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n7         3566                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n8         2593                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n9         3062                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n0         2921                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n1         3420                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n10         3379                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n11         3290                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n12         3610                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n13         3586                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n14         3100                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n15         3215                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n2         3131                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n3         2645                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n4         3221                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n5         3231                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n6         3185                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n7         3097                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n8         3149                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n9         3359                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n0         3262                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n1         2740                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n10         3142                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n11         3272                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n12         3374                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n13         3428                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n14         3073                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n15         2968                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n2         2540                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n3         2954                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n4         3050                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n5         3047                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n6         3033                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n7         2934                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n8         3189                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n9         3026                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n0         3086                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n1         3031                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n10         3462                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n11         3416                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n12         3317                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n13         3239                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n14         3068                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n15         3230                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n2         3169                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n3         3136                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n4         3005                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n5         2602                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n6         2815                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n7         3266                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n8         3013                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n9         3144                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n0         3053                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n1         3156                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n10         3468                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n11         3546                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n12         3317                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n13         3406                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n14         3289                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n15         3193                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n2         3189                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n3         3213                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n4         2642                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n5         3072                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n6         3369                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n7         2882                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n8         3212                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n9         3082                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n0         3088                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n1         3035                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n10         2988                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n11         3087                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n12         3016                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n13         3191                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n14         3292                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n15         3214                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n2         3023                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n3         3008                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n4         2748                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n5         3226                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n6         2964                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n7         2535                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n8         3457                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n9         3385                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n0         3074                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n1         3097                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n10         3097                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n11         3009                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n12         3224                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n13         3026                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n14         3211                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n15         3310                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n2         3078                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n3         3090                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n4         3248                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n5         2775                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n6         2531                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n7         2965                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n8         3419                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n9         3409                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n0         3248                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n1         3376                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n10         3089                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n11         2660                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n12         3203                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n13         3287                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n14         3160                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n15         3074                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n2         3398                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n3         3380                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n4         3551                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n5         3531                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n6         3122                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n7         3308                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n8         2863                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n9         3410                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n0         3318                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n1         3140                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n10         2593                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n11         2976                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n12         3180                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n13         3071                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n14         3086                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n15         3076                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n2         3325                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n3         3343                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n4         3461                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n5         3495                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n6         3214                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n7         3075                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n8         3331                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n9         2818                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n0         3097                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n1         3232                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n10         3135                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n11         3158                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n12         3047                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n13         2619                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n14         2852                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n15         3326                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n2         3565                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n3         3497                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n4         3299                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n5         3268                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n6         3034                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n7         3261                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n8         3098                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n9         3124                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n0         3233                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n1         3069                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n10         3143                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n11         3042                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n12         2586                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n13         3044                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n14         3296                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n15         2849                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n2         3507                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n3         3510                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n4         3255                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n5         3262                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n6         3293                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n7         3034                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n8         3155                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n9         3110                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n0         3539                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n1         3490                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n10         3073                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n11         3089                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n12         2831                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n13         3336                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n14         3078                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n15         2650                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n2         3114                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n3         3161                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n4         3134                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n5         3279                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n6         3270                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n7         3260                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n8         3211                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n9         3137                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n0         3449                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n1         3550                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n10         3173                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n11         3102                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n12         3361                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n13         2839                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n14         2670                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n15         3017                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n2         3241                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n3         3028                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n4         3311                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n5         3091                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n6         3297                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n7         3278                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n8         3170                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n9         3193                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n0         3027                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n1         2597                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n10         3034                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n11         3284                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n12         3096                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n13         3164                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n14         3484                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n15         3433                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n2         2785                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n3         3288                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n4         3105                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n5         3104                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n6         3140                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n7         3160                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n8         3291                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n9         3200                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n0         2803                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n1         3139                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n10         3403                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n11         3179                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n12         3321                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n13         3212                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n14         3649                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n15         3666                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n2         3428                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n3         2918                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n4         3119                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n5         3200                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n6         3241                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n7         3213                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n8         3395                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n9         3461                       (Unspecified)
system.ruby.network.ext_in_link_utilization      4192272                       (Unspecified)
system.ruby.network.ext_out_link_utilization      4192266                       (Unspecified)
system.ruby.network.flit_network_latency |105328256500                       |208415254500                       | 28811768000                       (Unspecified)
system.ruby.network.flit_queueing_latency |  2133965500                       |  1944491500                       |   147930500                       (Unspecified)
system.ruby.network.flits_injected       |      995131     23.74%     23.74% |     2901280     69.21%     92.94% |      295862      7.06%    100.00% (Unspecified)
system.ruby.network.flits_injected::total      4192273                       (Unspecified)
system.ruby.network.flits_received       |      995130     23.74%     23.74% |     2901275     69.21%     92.94% |      295861      7.06%    100.00% (Unspecified)
system.ruby.network.flits_received::total      4192266                       (Unspecified)
system.ruby.network.int_link_utilization     12718580                       (Unspecified)
system.ruby.network.packet_network_latency | 78877069000                       | 68902170000                       | 28811768000                       (Unspecified)
system.ruby.network.packet_queueing_latency |  1748411500                       |   517473500                       |   147930500                       (Unspecified)
system.ruby.network.packets_injected     |      810479     42.28%     42.28% |      810476     42.28%     84.56% |      295862     15.44%    100.00% (Unspecified)
system.ruby.network.packets_injected::total      1916817                       (Unspecified)
system.ruby.network.packets_received     |      810478     42.28%     42.28% |      810475     42.28%     84.56% |      295861     15.44%    100.00% (Unspecified)
system.ruby.network.packets_received::total      1916814                       (Unspecified)
system.ruby.network.routers00.Var_1                 0                       (Unspecified)
system.ruby.network.routers00.Var_2                 0                       (Unspecified)
system.ruby.network.routers00.Var_3                 0                       (Unspecified)
system.ruby.network.routers00.all_counts            0                       (Unspecified)
system.ruby.network.routers00.buffer_reads       749246                       (Unspecified)
system.ruby.network.routers00.buffer_writes       749246                       (Unspecified)
system.ruby.network.routers00.crossbar_activity       749246                       (Unspecified)
system.ruby.network.routers00.detour_counts        53434                       (Unspecified)
system.ruby.network.routers00.regular_var            0                       (Unspecified)
system.ruby.network.routers00.risk_counts            0                       (Unspecified)
system.ruby.network.routers00.sw_input_arbiter_activity       754826                       (Unspecified)
system.ruby.network.routers00.sw_output_arbiter_activity       749246                       (Unspecified)
system.ruby.network.routers01.Var_1                 0                       (Unspecified)
system.ruby.network.routers01.Var_2                 0                       (Unspecified)
system.ruby.network.routers01.Var_3                 0                       (Unspecified)
system.ruby.network.routers01.all_counts            0                       (Unspecified)
system.ruby.network.routers01.buffer_reads      1078652                       (Unspecified)
system.ruby.network.routers01.buffer_writes      1078652                       (Unspecified)
system.ruby.network.routers01.crossbar_activity      1078652                       (Unspecified)
system.ruby.network.routers01.detour_counts        53558                       (Unspecified)
system.ruby.network.routers01.regular_var            0                       (Unspecified)
system.ruby.network.routers01.risk_counts            0                       (Unspecified)
system.ruby.network.routers01.sw_input_arbiter_activity      1091310                       (Unspecified)
system.ruby.network.routers01.sw_output_arbiter_activity      1078652                       (Unspecified)
system.ruby.network.routers02.Var_1                 0                       (Unspecified)
system.ruby.network.routers02.Var_2                 0                       (Unspecified)
system.ruby.network.routers02.Var_3                 0                       (Unspecified)
system.ruby.network.routers02.all_counts            0                       (Unspecified)
system.ruby.network.routers02.buffer_reads      1081385                       (Unspecified)
system.ruby.network.routers02.buffer_writes      1081385                       (Unspecified)
system.ruby.network.routers02.crossbar_activity      1081385                       (Unspecified)
system.ruby.network.routers02.detour_counts        53464                       (Unspecified)
system.ruby.network.routers02.regular_var            0                       (Unspecified)
system.ruby.network.routers02.risk_counts            0                       (Unspecified)
system.ruby.network.routers02.sw_input_arbiter_activity      1093906                       (Unspecified)
system.ruby.network.routers02.sw_output_arbiter_activity      1081385                       (Unspecified)
system.ruby.network.routers03.Var_1                 0                       (Unspecified)
system.ruby.network.routers03.Var_2                 0                       (Unspecified)
system.ruby.network.routers03.Var_3                 0                       (Unspecified)
system.ruby.network.routers03.all_counts            0                       (Unspecified)
system.ruby.network.routers03.buffer_reads       741845                       (Unspecified)
system.ruby.network.routers03.buffer_writes       741845                       (Unspecified)
system.ruby.network.routers03.crossbar_activity       741845                       (Unspecified)
system.ruby.network.routers03.detour_counts        53564                       (Unspecified)
system.ruby.network.routers03.regular_var            0                       (Unspecified)
system.ruby.network.routers03.risk_counts            0                       (Unspecified)
system.ruby.network.routers03.sw_input_arbiter_activity       747342                       (Unspecified)
system.ruby.network.routers03.sw_output_arbiter_activity       741845                       (Unspecified)
system.ruby.network.routers04.Var_1                 0                       (Unspecified)
system.ruby.network.routers04.Var_2                 0                       (Unspecified)
system.ruby.network.routers04.Var_3                 0                       (Unspecified)
system.ruby.network.routers04.all_counts            0                       (Unspecified)
system.ruby.network.routers04.buffer_reads      1045230                       (Unspecified)
system.ruby.network.routers04.buffer_writes      1045230                       (Unspecified)
system.ruby.network.routers04.crossbar_activity      1045230                       (Unspecified)
system.ruby.network.routers04.detour_counts        53554                       (Unspecified)
system.ruby.network.routers04.regular_var            0                       (Unspecified)
system.ruby.network.routers04.risk_counts            0                       (Unspecified)
system.ruby.network.routers04.sw_input_arbiter_activity      1056443                       (Unspecified)
system.ruby.network.routers04.sw_output_arbiter_activity      1045230                       (Unspecified)
system.ruby.network.routers05.Var_1                 0                       (Unspecified)
system.ruby.network.routers05.Var_2                 0                       (Unspecified)
system.ruby.network.routers05.Var_3                 0                       (Unspecified)
system.ruby.network.routers05.all_counts            0                       (Unspecified)
system.ruby.network.routers05.buffer_reads      1371745                       (Unspecified)
system.ruby.network.routers05.buffer_writes      1371745                       (Unspecified)
system.ruby.network.routers05.crossbar_activity      1371745                       (Unspecified)
system.ruby.network.routers05.detour_counts        53631                       (Unspecified)
system.ruby.network.routers05.regular_var            0                       (Unspecified)
system.ruby.network.routers05.risk_counts            0                       (Unspecified)
system.ruby.network.routers05.sw_input_arbiter_activity      1389388                       (Unspecified)
system.ruby.network.routers05.sw_output_arbiter_activity      1371745                       (Unspecified)
system.ruby.network.routers06.Var_1                 0                       (Unspecified)
system.ruby.network.routers06.Var_2                 0                       (Unspecified)
system.ruby.network.routers06.Var_3                 0                       (Unspecified)
system.ruby.network.routers06.all_counts            0                       (Unspecified)
system.ruby.network.routers06.buffer_reads      1373466                       (Unspecified)
system.ruby.network.routers06.buffer_writes      1373466                       (Unspecified)
system.ruby.network.routers06.crossbar_activity      1373466                       (Unspecified)
system.ruby.network.routers06.detour_counts        53523                       (Unspecified)
system.ruby.network.routers06.regular_var            0                       (Unspecified)
system.ruby.network.routers06.risk_counts            0                       (Unspecified)
system.ruby.network.routers06.sw_input_arbiter_activity      1392209                       (Unspecified)
system.ruby.network.routers06.sw_output_arbiter_activity      1373466                       (Unspecified)
system.ruby.network.routers07.Var_1                 0                       (Unspecified)
system.ruby.network.routers07.Var_2                 0                       (Unspecified)
system.ruby.network.routers07.Var_3                 0                       (Unspecified)
system.ruby.network.routers07.all_counts            0                       (Unspecified)
system.ruby.network.routers07.buffer_reads      1041332                       (Unspecified)
system.ruby.network.routers07.buffer_writes      1041332                       (Unspecified)
system.ruby.network.routers07.crossbar_activity      1041332                       (Unspecified)
system.ruby.network.routers07.detour_counts        53529                       (Unspecified)
system.ruby.network.routers07.regular_var            0                       (Unspecified)
system.ruby.network.routers07.risk_counts            0                       (Unspecified)
system.ruby.network.routers07.sw_input_arbiter_activity      1052805                       (Unspecified)
system.ruby.network.routers07.sw_output_arbiter_activity      1041332                       (Unspecified)
system.ruby.network.routers08.Var_1                 0                       (Unspecified)
system.ruby.network.routers08.Var_2                 0                       (Unspecified)
system.ruby.network.routers08.Var_3                 0                       (Unspecified)
system.ruby.network.routers08.all_counts            0                       (Unspecified)
system.ruby.network.routers08.buffer_reads      1042679                       (Unspecified)
system.ruby.network.routers08.buffer_writes      1042679                       (Unspecified)
system.ruby.network.routers08.crossbar_activity      1042679                       (Unspecified)
system.ruby.network.routers08.detour_counts        53616                       (Unspecified)
system.ruby.network.routers08.regular_var            0                       (Unspecified)
system.ruby.network.routers08.risk_counts            0                       (Unspecified)
system.ruby.network.routers08.sw_input_arbiter_activity      1054271                       (Unspecified)
system.ruby.network.routers08.sw_output_arbiter_activity      1042679                       (Unspecified)
system.ruby.network.routers09.Var_1                 0                       (Unspecified)
system.ruby.network.routers09.Var_2                 0                       (Unspecified)
system.ruby.network.routers09.Var_3                 0                       (Unspecified)
system.ruby.network.routers09.all_counts            0                       (Unspecified)
system.ruby.network.routers09.buffer_reads      1375116                       (Unspecified)
system.ruby.network.routers09.buffer_writes      1375116                       (Unspecified)
system.ruby.network.routers09.crossbar_activity      1375116                       (Unspecified)
system.ruby.network.routers09.detour_counts        53373                       (Unspecified)
system.ruby.network.routers09.regular_var            0                       (Unspecified)
system.ruby.network.routers09.risk_counts            0                       (Unspecified)
system.ruby.network.routers09.sw_input_arbiter_activity      1393377                       (Unspecified)
system.ruby.network.routers09.sw_output_arbiter_activity      1375116                       (Unspecified)
system.ruby.network.routers10.Var_1                 0                       (Unspecified)
system.ruby.network.routers10.Var_2                 0                       (Unspecified)
system.ruby.network.routers10.Var_3                 0                       (Unspecified)
system.ruby.network.routers10.all_counts            0                       (Unspecified)
system.ruby.network.routers10.buffer_reads      1371160                       (Unspecified)
system.ruby.network.routers10.buffer_writes      1371160                       (Unspecified)
system.ruby.network.routers10.crossbar_activity      1371160                       (Unspecified)
system.ruby.network.routers10.detour_counts        53521                       (Unspecified)
system.ruby.network.routers10.regular_var            0                       (Unspecified)
system.ruby.network.routers10.risk_counts            0                       (Unspecified)
system.ruby.network.routers10.sw_input_arbiter_activity      1389172                       (Unspecified)
system.ruby.network.routers10.sw_output_arbiter_activity      1371160                       (Unspecified)
system.ruby.network.routers11.Var_1                 0                       (Unspecified)
system.ruby.network.routers11.Var_2                 0                       (Unspecified)
system.ruby.network.routers11.Var_3                 0                       (Unspecified)
system.ruby.network.routers11.all_counts            0                       (Unspecified)
system.ruby.network.routers11.buffer_reads      1033433                       (Unspecified)
system.ruby.network.routers11.buffer_writes      1033433                       (Unspecified)
system.ruby.network.routers11.crossbar_activity      1033433                       (Unspecified)
system.ruby.network.routers11.detour_counts        53678                       (Unspecified)
system.ruby.network.routers11.regular_var            0                       (Unspecified)
system.ruby.network.routers11.risk_counts            0                       (Unspecified)
system.ruby.network.routers11.sw_input_arbiter_activity      1044919                       (Unspecified)
system.ruby.network.routers11.sw_output_arbiter_activity      1033433                       (Unspecified)
system.ruby.network.routers12.Var_1                 0                       (Unspecified)
system.ruby.network.routers12.Var_2                 0                       (Unspecified)
system.ruby.network.routers12.Var_3                 0                       (Unspecified)
system.ruby.network.routers12.all_counts            0                       (Unspecified)
system.ruby.network.routers12.buffer_reads       738376                       (Unspecified)
system.ruby.network.routers12.buffer_writes       738376                       (Unspecified)
system.ruby.network.routers12.crossbar_activity       738376                       (Unspecified)
system.ruby.network.routers12.detour_counts        53528                       (Unspecified)
system.ruby.network.routers12.regular_var            0                       (Unspecified)
system.ruby.network.routers12.risk_counts            0                       (Unspecified)
system.ruby.network.routers12.sw_input_arbiter_activity       744040                       (Unspecified)
system.ruby.network.routers12.sw_output_arbiter_activity       738376                       (Unspecified)
system.ruby.network.routers13.Var_1                 0                       (Unspecified)
system.ruby.network.routers13.Var_2                 0                       (Unspecified)
system.ruby.network.routers13.Var_3                 0                       (Unspecified)
system.ruby.network.routers13.all_counts            0                       (Unspecified)
system.ruby.network.routers13.buffer_reads      1068420                       (Unspecified)
system.ruby.network.routers13.buffer_writes      1068420                       (Unspecified)
system.ruby.network.routers13.crossbar_activity      1068420                       (Unspecified)
system.ruby.network.routers13.detour_counts        53502                       (Unspecified)
system.ruby.network.routers13.regular_var            0                       (Unspecified)
system.ruby.network.routers13.risk_counts            0                       (Unspecified)
system.ruby.network.routers13.sw_input_arbiter_activity      1080471                       (Unspecified)
system.ruby.network.routers13.sw_output_arbiter_activity      1068420                       (Unspecified)
system.ruby.network.routers14.Var_1                 0                       (Unspecified)
system.ruby.network.routers14.Var_2                 0                       (Unspecified)
system.ruby.network.routers14.Var_3                 0                       (Unspecified)
system.ruby.network.routers14.all_counts            0                       (Unspecified)
system.ruby.network.routers14.buffer_reads      1063754                       (Unspecified)
system.ruby.network.routers14.buffer_writes      1063754                       (Unspecified)
system.ruby.network.routers14.crossbar_activity      1063754                       (Unspecified)
system.ruby.network.routers14.detour_counts        53651                       (Unspecified)
system.ruby.network.routers14.regular_var            0                       (Unspecified)
system.ruby.network.routers14.risk_counts            0                       (Unspecified)
system.ruby.network.routers14.sw_input_arbiter_activity      1075629                       (Unspecified)
system.ruby.network.routers14.sw_output_arbiter_activity      1063754                       (Unspecified)
system.ruby.network.routers15.Var_1                 0                       (Unspecified)
system.ruby.network.routers15.Var_2                 0                       (Unspecified)
system.ruby.network.routers15.Var_3                 0                       (Unspecified)
system.ruby.network.routers15.all_counts            0                       (Unspecified)
system.ruby.network.routers15.buffer_reads       735007                       (Unspecified)
system.ruby.network.routers15.buffer_writes       735007                       (Unspecified)
system.ruby.network.routers15.crossbar_activity       735007                       (Unspecified)
system.ruby.network.routers15.detour_counts        53699                       (Unspecified)
system.ruby.network.routers15.regular_var            0                       (Unspecified)
system.ruby.network.routers15.risk_counts            0                       (Unspecified)
system.ruby.network.routers15.sw_input_arbiter_activity       740369                       (Unspecified)
system.ruby.network.routers15.sw_output_arbiter_activity       735007                       (Unspecified)

---------- End Simulation Statistics   ----------
