set ::env(PROJECT_NAME) M32632
set ::env(DESIGN_TOP) M32632 
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/OpenCores_designs/processors/m32632/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/OpenCores_designs/processors/m32632/rtl/M32632.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) processor
