Classic Timing Analyzer report for zhsj
Wed May 29 21:56:44 2019
Quartus II Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                ;
+------------------------------+-------+---------------+------------------------------------------------+------------+------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From       ; To         ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+------------+------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 2.199 ns                                       ; x          ; state.s1   ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 6.978 ns                                       ; state.s101 ; z          ; clk        ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 8.478 ns                                       ; x          ; z          ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.085 ns                                      ; x          ; state.s101 ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; state.s10  ; state.s1   ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;            ;            ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+------------+------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP1S10F484C5       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                          ;
+-------+------------------------------------------------+-----------+------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From      ; To         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------+------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; state.s10 ; state.s1   ; clk        ; clk      ; None                        ; None                      ; 0.618 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; state.s10 ; state.s101 ; clk        ; clk      ; None                        ; None                      ; 0.615 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; state.s1  ; state.s10  ; clk        ; clk      ; None                        ; None                      ; 0.606 ns                ;
+-------+------------------------------------------------+-----------+------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------+
; tsu                                                              ;
+-------+--------------+------------+------+------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To         ; To Clock ;
+-------+--------------+------------+------+------------+----------+
; N/A   ; None         ; 2.199 ns   ; x    ; state.s1   ; clk      ;
; N/A   ; None         ; 2.196 ns   ; x    ; state.s10  ; clk      ;
; N/A   ; None         ; 2.195 ns   ; x    ; state.s101 ; clk      ;
+-------+--------------+------------+------+------------+----------+


+------------------------------------------------------------------+
; tco                                                              ;
+-------+--------------+------------+------------+----+------------+
; Slack ; Required tco ; Actual tco ; From       ; To ; From Clock ;
+-------+--------------+------------+------------+----+------------+
; N/A   ; None         ; 6.978 ns   ; state.s101 ; z  ; clk        ;
+-------+--------------+------------+------------+----+------------+


+---------------------------------------------------------+
; tpd                                                     ;
+-------+-------------------+-----------------+------+----+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To ;
+-------+-------------------+-----------------+------+----+
; N/A   ; None              ; 8.478 ns        ; x    ; z  ;
+-------+-------------------+-----------------+------+----+


+------------------------------------------------------------------------+
; th                                                                     ;
+---------------+-------------+-----------+------+------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To         ; To Clock ;
+---------------+-------------+-----------+------+------------+----------+
; N/A           ; None        ; -2.085 ns ; x    ; state.s101 ; clk      ;
; N/A           ; None        ; -2.086 ns ; x    ; state.s10  ; clk      ;
; N/A           ; None        ; -2.089 ns ; x    ; state.s1   ; clk      ;
+---------------+-------------+-----------+------+------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Wed May 29 21:56:44 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off zhsj -c zhsj --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 422.12 MHz between source register "state.s10" and destination register "state.s1"
    Info: fmax restricted to clock pin edge rate 2.369 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.618 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y30_N6; Fanout = 2; REG Node = 'state.s10'
            Info: 2: + IC(0.395 ns) + CELL(0.223 ns) = 0.618 ns; Loc. = LC_X2_Y30_N4; Fanout = 1; REG Node = 'state.s1'
            Info: Total cell delay = 0.223 ns ( 36.08 % )
            Info: Total interconnect delay = 0.395 ns ( 63.92 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.934 ns
                Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M20; Fanout = 3; CLK Node = 'clk'
                Info: 2: + IC(1.564 ns) + CELL(0.542 ns) = 2.934 ns; Loc. = LC_X2_Y30_N4; Fanout = 1; REG Node = 'state.s1'
                Info: Total cell delay = 1.370 ns ( 46.69 % )
                Info: Total interconnect delay = 1.564 ns ( 53.31 % )
            Info: - Longest clock path from clock "clk" to source register is 2.934 ns
                Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M20; Fanout = 3; CLK Node = 'clk'
                Info: 2: + IC(1.564 ns) + CELL(0.542 ns) = 2.934 ns; Loc. = LC_X2_Y30_N6; Fanout = 2; REG Node = 'state.s10'
                Info: Total cell delay = 1.370 ns ( 46.69 % )
                Info: Total interconnect delay = 1.564 ns ( 53.31 % )
        Info: + Micro clock to output delay of source is 0.156 ns
        Info: + Micro setup delay of destination is 0.010 ns
Info: tsu for register "state.s1" (data pin = "x", clock pin = "clk") is 2.199 ns
    Info: + Longest pin to register delay is 5.123 ns
        Info: 1: + IC(0.000 ns) + CELL(1.087 ns) = 1.087 ns; Loc. = PIN_C19; Fanout = 4; PIN Node = 'x'
        Info: 2: + IC(3.717 ns) + CELL(0.319 ns) = 5.123 ns; Loc. = LC_X2_Y30_N4; Fanout = 1; REG Node = 'state.s1'
        Info: Total cell delay = 1.406 ns ( 27.44 % )
        Info: Total interconnect delay = 3.717 ns ( 72.56 % )
    Info: + Micro setup delay of destination is 0.010 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.934 ns
        Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M20; Fanout = 3; CLK Node = 'clk'
        Info: 2: + IC(1.564 ns) + CELL(0.542 ns) = 2.934 ns; Loc. = LC_X2_Y30_N4; Fanout = 1; REG Node = 'state.s1'
        Info: Total cell delay = 1.370 ns ( 46.69 % )
        Info: Total interconnect delay = 1.564 ns ( 53.31 % )
Info: tco from clock "clk" to destination pin "z" through register "state.s101" is 6.978 ns
    Info: + Longest clock path from clock "clk" to source register is 2.934 ns
        Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M20; Fanout = 3; CLK Node = 'clk'
        Info: 2: + IC(1.564 ns) + CELL(0.542 ns) = 2.934 ns; Loc. = LC_X2_Y30_N5; Fanout = 1; REG Node = 'state.s101'
        Info: Total cell delay = 1.370 ns ( 46.69 % )
        Info: Total interconnect delay = 1.564 ns ( 53.31 % )
    Info: + Micro clock to output delay of source is 0.156 ns
    Info: + Longest register to pin delay is 3.888 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y30_N5; Fanout = 1; REG Node = 'state.s101'
        Info: 2: + IC(0.403 ns) + CELL(0.183 ns) = 0.586 ns; Loc. = LC_X2_Y30_N2; Fanout = 1; COMB Node = 'z~0'
        Info: 3: + IC(0.926 ns) + CELL(2.376 ns) = 3.888 ns; Loc. = PIN_D21; Fanout = 0; PIN Node = 'z'
        Info: Total cell delay = 2.559 ns ( 65.82 % )
        Info: Total interconnect delay = 1.329 ns ( 34.18 % )
Info: Longest tpd from source pin "x" to destination pin "z" is 8.478 ns
    Info: 1: + IC(0.000 ns) + CELL(1.087 ns) = 1.087 ns; Loc. = PIN_C19; Fanout = 4; PIN Node = 'x'
    Info: 2: + IC(3.723 ns) + CELL(0.366 ns) = 5.176 ns; Loc. = LC_X2_Y30_N2; Fanout = 1; COMB Node = 'z~0'
    Info: 3: + IC(0.926 ns) + CELL(2.376 ns) = 8.478 ns; Loc. = PIN_D21; Fanout = 0; PIN Node = 'z'
    Info: Total cell delay = 3.829 ns ( 45.16 % )
    Info: Total interconnect delay = 4.649 ns ( 54.84 % )
Info: th for register "state.s101" (data pin = "x", clock pin = "clk") is -2.085 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.934 ns
        Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M20; Fanout = 3; CLK Node = 'clk'
        Info: 2: + IC(1.564 ns) + CELL(0.542 ns) = 2.934 ns; Loc. = LC_X2_Y30_N5; Fanout = 1; REG Node = 'state.s101'
        Info: Total cell delay = 1.370 ns ( 46.69 % )
        Info: Total interconnect delay = 1.564 ns ( 53.31 % )
    Info: + Micro hold delay of destination is 0.100 ns
    Info: - Shortest pin to register delay is 5.119 ns
        Info: 1: + IC(0.000 ns) + CELL(1.087 ns) = 1.087 ns; Loc. = PIN_C19; Fanout = 4; PIN Node = 'x'
        Info: 2: + IC(3.713 ns) + CELL(0.319 ns) = 5.119 ns; Loc. = LC_X2_Y30_N5; Fanout = 1; REG Node = 'state.s101'
        Info: Total cell delay = 1.406 ns ( 27.47 % )
        Info: Total interconnect delay = 3.713 ns ( 72.53 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 214 megabytes
    Info: Processing ended: Wed May 29 21:56:44 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:02


