<dec f='llvm/build/include/llvm/IR/IntrinsicsAMDGPU.h' l='64' type='1209'/>
<doc f='llvm/build/include/llvm/IR/IntrinsicsAMDGPU.h' l='64'>// llvm.amdgcn.ds.gws.barrier</doc>
<use f='llvm/build/include/llvm/IR/IntrinsicImpl.inc' l='36478' u='r' c='_ZN4llvm9Intrinsic25getIntrinsicForGCCBuiltinEPKcNS_9StringRefE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp' l='2462' c='_ZL17gwsIntrinToOpcodej'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp' l='2644' c='_ZN12_GLOBAL__N_118AMDGPUDAGToDAGISel20SelectINTRINSIC_VOIDEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='1286' c='_ZL17gwsIntrinToOpcodej'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='1723' c='_ZNK4llvm25AMDGPUInstructionSelector32selectG_INTRINSIC_W_SIDE_EFFECTSERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='3054' c='_ZNK4llvm22AMDGPURegisterBankInfo16applyMappingImplERKNS_16RegisterBankInfo14OperandsMapperE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='4356' c='_ZNK4llvm22AMDGPURegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1154' c='_ZNK4llvm16SITargetLowering18getTgtMemIntrinsicERNS_18TargetLoweringBase13IntrinsicInfoERKNS_8CallInstERNS_15MachineFunctionEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1171' u='r' c='_ZNK4llvm16SITargetLowering18getTgtMemIntrinsicERNS_18TargetLoweringBase13IntrinsicInfoERKNS_8CallInstERNS_15MachineFunctionEj'/>
