<stg><name>Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble</name>


<trans_list>

<trans id="209" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_spectrum_lo_i, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:2 %descramble_buf_M_real_V_1_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %descramble_buf_M_real_V_1_load

]]></Node>
<StgValue><ssdm name="descramble_buf_M_real_V_1_load_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:3 %descramble_buf_M_imag_V_1_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %descramble_buf_M_imag_V_1_load

]]></Node>
<StgValue><ssdm name="descramble_buf_M_imag_V_1_load_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i9 0, i9 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
:0 %i_2 = load i9 %i

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1 %icmp_ln88 = icmp_eq  i9 %i_2, i9 256

]]></Node>
<StgValue><ssdm name="icmp_ln88"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3 %add_ln88 = add i9 %i_2, i9 1

]]></Node>
<StgValue><ssdm name="add_ln88"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln88 = br i1 %icmp_ln88, void %_ifconv, void %.preheader16.exitStub.exitStub

]]></Node>
<StgValue><ssdm name="br_ln88"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="9">
<![CDATA[
_ifconv:0 %trunc_ln88 = trunc i9 %i_2

]]></Node>
<StgValue><ssdm name="trunc_ln88"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:12 %sub_ln712_4 = sub i8 0, i8 %trunc_ln88

]]></Node>
<StgValue><ssdm name="sub_ln712_4"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="8">
<![CDATA[
_ifconv:13 %zext_ln712 = zext i8 %sub_ln712_4

]]></Node>
<StgValue><ssdm name="zext_ln712"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:14 %descramble_buf_M_imag_V_1_addr = getelementptr i16 %descramble_buf_M_imag_V_1, i64 0, i64 %zext_ln712

]]></Node>
<StgValue><ssdm name="descramble_buf_M_imag_V_1_addr"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:15 %descramble_buf_M_imag_V_1_load_1 = load i8 %descramble_buf_M_imag_V_1_addr

]]></Node>
<StgValue><ssdm name="descramble_buf_M_imag_V_1_load_1"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ifconv:113 %store_ln88 = store i9 %add_ln88, i9 %i

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="8">
<![CDATA[
_ifconv:4 %zext_ln90 = zext i8 %trunc_ln88

]]></Node>
<StgValue><ssdm name="zext_ln90"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:7 %descramble_buf_M_imag_V_addr = getelementptr i16 %descramble_buf_M_imag_V, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="descramble_buf_M_imag_V_addr"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:8 %descramble_buf_M_imag_V_load = load i8 %descramble_buf_M_imag_V_addr

]]></Node>
<StgValue><ssdm name="descramble_buf_M_imag_V_load"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:15 %descramble_buf_M_imag_V_1_load_1 = load i8 %descramble_buf_M_imag_V_1_addr

]]></Node>
<StgValue><ssdm name="descramble_buf_M_imag_V_1_load_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:5 %descramble_buf_M_real_V_addr = getelementptr i16 %descramble_buf_M_real_V, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="descramble_buf_M_real_V_addr"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:6 %descramble_buf_M_real_V_load = load i8 %descramble_buf_M_real_V_addr

]]></Node>
<StgValue><ssdm name="descramble_buf_M_real_V_load"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:8 %descramble_buf_M_imag_V_load = load i8 %descramble_buf_M_imag_V_addr

]]></Node>
<StgValue><ssdm name="descramble_buf_M_imag_V_load"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:15 %descramble_buf_M_imag_V_1_load_1 = load i8 %descramble_buf_M_imag_V_1_addr

]]></Node>
<StgValue><ssdm name="descramble_buf_M_imag_V_1_load_1"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:18 %descramble_buf_M_real_V_1_addr = getelementptr i16 %descramble_buf_M_real_V_1, i64 0, i64 %zext_ln712

]]></Node>
<StgValue><ssdm name="descramble_buf_M_real_V_1_addr"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:19 %descramble_buf_M_real_V_1_load_1 = load i8 %descramble_buf_M_real_V_1_addr

]]></Node>
<StgValue><ssdm name="descramble_buf_M_real_V_1_load_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="47" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="9">
<![CDATA[
_ifconv:1 %zext_ln88 = zext i9 %i_2

]]></Node>
<StgValue><ssdm name="zext_ln88"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:6 %descramble_buf_M_real_V_load = load i8 %descramble_buf_M_real_V_addr

]]></Node>
<StgValue><ssdm name="descramble_buf_M_real_V_load"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:8 %descramble_buf_M_imag_V_load = load i8 %descramble_buf_M_imag_V_addr

]]></Node>
<StgValue><ssdm name="descramble_buf_M_imag_V_load"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:9 %icmp_ln92 = icmp_eq  i9 %i_2, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln92"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:16 %sub_ln712_1 = sub i16 0, i16 %descramble_buf_M_imag_V_1_load_1

]]></Node>
<StgValue><ssdm name="sub_ln712_1"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:19 %descramble_buf_M_real_V_1_load_1 = load i8 %descramble_buf_M_real_V_1_addr

]]></Node>
<StgValue><ssdm name="descramble_buf_M_real_V_1_load_1"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:53 %twid_rom_M_real_V_addr = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 %zext_ln88

]]></Node>
<StgValue><ssdm name="twid_rom_M_real_V_addr"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="15" op_0_bw="8">
<![CDATA[
_ifconv:54 %w_M_real_V = load i8 %twid_rom_M_real_V_addr

]]></Node>
<StgValue><ssdm name="w_M_real_V"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:58 %twid_rom_M_imag_V_addr = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 %zext_ln88

]]></Node>
<StgValue><ssdm name="twid_rom_M_imag_V_addr"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:59 %w_M_imag_V = load i8 %twid_rom_M_imag_V_addr

]]></Node>
<StgValue><ssdm name="w_M_imag_V"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="57" st_id="6" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:6 %descramble_buf_M_real_V_load = load i8 %descramble_buf_M_real_V_addr

]]></Node>
<StgValue><ssdm name="descramble_buf_M_real_V_load"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:17 %sext_ln1245_3 = sext i16 %sub_ln712_1

]]></Node>
<StgValue><ssdm name="sext_ln1245_3"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:19 %descramble_buf_M_real_V_1_load_1 = load i8 %descramble_buf_M_real_V_1_addr

]]></Node>
<StgValue><ssdm name="descramble_buf_M_real_V_1_load_1"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:30 %sext_ln1245_2 = sext i16 %descramble_buf_M_imag_V_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_2"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:31 %ret_V_8 = sub i17 %sext_ln1245_3, i17 %sext_ln1245_2

]]></Node>
<StgValue><ssdm name="ret_V_8"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:32 %ret_V_7 = add i17 %sext_ln1245_3, i17 %sext_ln1245_2

]]></Node>
<StgValue><ssdm name="ret_V_7"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:33 %tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_7, i32 16

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:36 %trunc_ln1201_5 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %ret_V_7, i32 1, i32 16

]]></Node>
<StgValue><ssdm name="trunc_ln1201_5"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:41 %trunc_ln1201_7 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %ret_V_8, i32 1, i32 16

]]></Node>
<StgValue><ssdm name="trunc_ln1201_7"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="15" op_0_bw="8">
<![CDATA[
_ifconv:54 %w_M_real_V = load i8 %twid_rom_M_real_V_addr

]]></Node>
<StgValue><ssdm name="w_M_real_V"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:59 %w_M_imag_V = load i8 %twid_rom_M_imag_V_addr

]]></Node>
<StgValue><ssdm name="w_M_imag_V"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="68" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:20 %sext_ln1245_1 = sext i16 %descramble_buf_M_real_V_1_load_1

]]></Node>
<StgValue><ssdm name="sext_ln1245_1"/></StgValue>
</operation>

<operation id="69" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:21 %sext_ln1245 = sext i16 %descramble_buf_M_real_V_load

]]></Node>
<StgValue><ssdm name="sext_ln1245"/></StgValue>
</operation>

<operation id="70" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:22 %ret_V_9 = sub i17 %sext_ln1245_1, i17 %sext_ln1245

]]></Node>
<StgValue><ssdm name="ret_V_9"/></StgValue>
</operation>

<operation id="71" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:23 %ret_V_6 = add i17 %sext_ln1245_1, i17 %sext_ln1245

]]></Node>
<StgValue><ssdm name="ret_V_6"/></StgValue>
</operation>

<operation id="72" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:24 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_6, i32 16

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="73" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:27 %trunc_ln1201_2 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %ret_V_6, i32 1, i32 16

]]></Node>
<StgValue><ssdm name="trunc_ln1201_2"/></StgValue>
</operation>

<operation id="74" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:34 %sub_ln1201_2 = sub i17 0, i17 %ret_V_7

]]></Node>
<StgValue><ssdm name="sub_ln1201_2"/></StgValue>
</operation>

<operation id="75" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:35 %trunc_ln1201_4 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %sub_ln1201_2, i32 1, i32 16

]]></Node>
<StgValue><ssdm name="trunc_ln1201_4"/></StgValue>
</operation>

<operation id="76" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:39 %r_V_5 = sub i17 0, i17 %ret_V_8

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="77" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:40 %tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %r_V_5, i32 16

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="78" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:42 %sub_ln1201_4 = sub i16 0, i16 %trunc_ln1201_7

]]></Node>
<StgValue><ssdm name="sub_ln1201_4"/></StgValue>
</operation>

<operation id="79" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:43 %trunc_ln1201_8 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %r_V_5, i32 1, i32 16

]]></Node>
<StgValue><ssdm name="trunc_ln1201_8"/></StgValue>
</operation>

<operation id="80" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:44 %g_M_real_V = select i1 %tmp_3, i16 %sub_ln1201_4, i16 %trunc_ln1201_8

]]></Node>
<StgValue><ssdm name="g_M_real_V"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:46 %tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_9, i32 16

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="82" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:49 %trunc_ln1201_3 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %ret_V_9, i32 1, i32 16

]]></Node>
<StgValue><ssdm name="trunc_ln1201_3"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="15" op_0_bw="8">
<![CDATA[
_ifconv:54 %w_M_real_V = load i8 %twid_rom_M_real_V_addr

]]></Node>
<StgValue><ssdm name="w_M_real_V"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:59 %w_M_imag_V = load i8 %twid_rom_M_imag_V_addr

]]></Node>
<StgValue><ssdm name="w_M_imag_V"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="85" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:25 %sub_ln1201 = sub i17 0, i17 %ret_V_6

]]></Node>
<StgValue><ssdm name="sub_ln1201"/></StgValue>
</operation>

<operation id="86" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:26 %trunc_ln1201_1 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %sub_ln1201, i32 1, i32 16

]]></Node>
<StgValue><ssdm name="trunc_ln1201_1"/></StgValue>
</operation>

<operation id="87" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:37 %sub_ln1201_3 = sub i16 0, i16 %trunc_ln1201_4

]]></Node>
<StgValue><ssdm name="sub_ln1201_3"/></StgValue>
</operation>

<operation id="88" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:38 %f_M_imag_V = select i1 %tmp_2, i16 %sub_ln1201_3, i16 %trunc_ln1201_5

]]></Node>
<StgValue><ssdm name="f_M_imag_V"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="31" op_0_bw="16">
<![CDATA[
_ifconv:45 %sext_ln1171 = sext i16 %g_M_real_V

]]></Node>
<StgValue><ssdm name="sext_ln1171"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:47 %sub_ln1201_5 = sub i17 0, i17 %ret_V_9

]]></Node>
<StgValue><ssdm name="sub_ln1201_5"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:48 %trunc_ln1201_s = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %sub_ln1201_5, i32 1, i32 16

]]></Node>
<StgValue><ssdm name="trunc_ln1201_s"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="31" op_0_bw="15">
<![CDATA[
_ifconv:55 %zext_ln1168 = zext i15 %w_M_real_V

]]></Node>
<StgValue><ssdm name="zext_ln1168"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv:57 %r_V_2 = mul i31 %sext_ln1171, i31 %zext_ln1168

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="31" op_0_bw="16">
<![CDATA[
_ifconv:60 %sext_ln1171_2 = sext i16 %w_M_imag_V

]]></Node>
<StgValue><ssdm name="sext_ln1171_2"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv:61 %mul_ln1245 = mul i31 %sext_ln1171_2, i31 %sext_ln1171

]]></Node>
<StgValue><ssdm name="mul_ln1245"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="96" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:28 %sub_ln1201_1 = sub i16 0, i16 %trunc_ln1201_1

]]></Node>
<StgValue><ssdm name="sub_ln1201_1"/></StgValue>
</operation>

<operation id="97" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:29 %f_M_real_V = select i1 %tmp, i16 %sub_ln1201_1, i16 %trunc_ln1201_2

]]></Node>
<StgValue><ssdm name="f_M_real_V"/></StgValue>
</operation>

<operation id="98" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:50 %sub_ln1201_6 = sub i16 0, i16 %trunc_ln1201_s

]]></Node>
<StgValue><ssdm name="sub_ln1201_6"/></StgValue>
</operation>

<operation id="99" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:51 %g_M_imag_V = select i1 %tmp_4, i16 %sub_ln1201_6, i16 %trunc_ln1201_3

]]></Node>
<StgValue><ssdm name="g_M_imag_V"/></StgValue>
</operation>

<operation id="100" st_id="9" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv:57 %r_V_2 = mul i31 %sext_ln1171, i31 %zext_ln1168

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="101" st_id="9" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv:61 %mul_ln1245 = mul i31 %sext_ln1171_2, i31 %sext_ln1171

]]></Node>
<StgValue><ssdm name="mul_ln1245"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="102" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="31" op_0_bw="16">
<![CDATA[
_ifconv:52 %sext_ln1171_1 = sext i16 %g_M_imag_V

]]></Node>
<StgValue><ssdm name="sext_ln1171_1"/></StgValue>
</operation>

<operation id="103" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv:56 %r_V_4 = mul i31 %sext_ln1171_1, i31 %zext_ln1168

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="104" st_id="10" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv:57 %r_V_2 = mul i31 %sext_ln1171, i31 %zext_ln1168

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="105" st_id="10" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv:61 %mul_ln1245 = mul i31 %sext_ln1171_2, i31 %sext_ln1171

]]></Node>
<StgValue><ssdm name="mul_ln1245"/></StgValue>
</operation>

<operation id="106" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv:63 %mul_ln1246 = mul i31 %sext_ln1171_2, i31 %sext_ln1171_1

]]></Node>
<StgValue><ssdm name="mul_ln1246"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="107" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv:56 %r_V_4 = mul i31 %sext_ln1171_1, i31 %zext_ln1168

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="108" st_id="11" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv:57 %r_V_2 = mul i31 %sext_ln1171, i31 %zext_ln1168

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="109" st_id="11" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv:61 %mul_ln1245 = mul i31 %sext_ln1171_2, i31 %sext_ln1171

]]></Node>
<StgValue><ssdm name="mul_ln1245"/></StgValue>
</operation>

<operation id="110" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv:63 %mul_ln1246 = mul i31 %sext_ln1171_2, i31 %sext_ln1171_1

]]></Node>
<StgValue><ssdm name="mul_ln1246"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="111" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv:56 %r_V_4 = mul i31 %sext_ln1171_1, i31 %zext_ln1168

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="112" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv:62 %ret_V_5 = add i31 %mul_ln1245, i31 %r_V_4

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>

<operation id="113" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv:63 %mul_ln1246 = mul i31 %sext_ln1171_2, i31 %sext_ln1171_1

]]></Node>
<StgValue><ssdm name="mul_ln1246"/></StgValue>
</operation>

<operation id="114" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv:64 %ret_V = sub i31 %r_V_2, i31 %mul_ln1246

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="115" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv:62 %ret_V_5 = add i31 %mul_ln1245, i31 %r_V_4

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>

<operation id="116" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv:64 %ret_V = sub i31 %r_V_2, i31 %mul_ln1246

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="117" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="16" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:65 %p_r_V = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %ret_V, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="p_r_V"/></StgValue>
</operation>

<operation id="118" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="16" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:68 %trunc_ln2 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %ret_V_5, i32 15, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="119" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:10 %add_ln712 = add i16 %descramble_buf_M_imag_V_load, i16 %descramble_buf_M_real_V_load

]]></Node>
<StgValue><ssdm name="add_ln712"/></StgValue>
</operation>

<operation id="120" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:11 %sub_ln712 = sub i16 %descramble_buf_M_real_V_load, i16 %descramble_buf_M_imag_V_load

]]></Node>
<StgValue><ssdm name="sub_ln712"/></StgValue>
</operation>

<operation id="121" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:66 %sub_ln712_2 = sub i16 %f_M_real_V, i16 %p_r_V

]]></Node>
<StgValue><ssdm name="sub_ln712_2"/></StgValue>
</operation>

<operation id="122" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:67 %p_r_M_real_V_1 = add i16 %p_r_V, i16 %f_M_real_V

]]></Node>
<StgValue><ssdm name="p_r_M_real_V_1"/></StgValue>
</operation>

<operation id="123" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:69 %sub_ln712_3 = sub i16 %trunc_ln2, i16 %f_M_imag_V

]]></Node>
<StgValue><ssdm name="sub_ln712_3"/></StgValue>
</operation>

<operation id="124" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:70 %p_r_M_imag_V_1 = add i16 %trunc_ln2, i16 %f_M_imag_V

]]></Node>
<StgValue><ssdm name="p_r_M_imag_V_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="125" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:71 %t_V_7 = select i1 %icmp_ln92, i16 %descramble_buf_M_imag_V_1_load_read, i16 %sub_ln712_3

]]></Node>
<StgValue><ssdm name="t_V_7"/></StgValue>
</operation>

<operation id="126" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:72 %t_V_6 = select i1 %icmp_ln92, i16 %descramble_buf_M_real_V_1_load_read, i16 %sub_ln712_2

]]></Node>
<StgValue><ssdm name="t_V_6"/></StgValue>
</operation>

<operation id="127" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:73 %t_V_5 = select i1 %icmp_ln92, i16 %sub_ln712, i16 %p_r_M_imag_V_1

]]></Node>
<StgValue><ssdm name="t_V_5"/></StgValue>
</operation>

<operation id="128" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:74 %t_V_4 = select i1 %icmp_ln92, i16 %add_ln712, i16 %p_r_M_real_V_1

]]></Node>
<StgValue><ssdm name="t_V_4"/></StgValue>
</operation>

<operation id="129" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:75 %sext_ln1201_6 = sext i16 %t_V_7

]]></Node>
<StgValue><ssdm name="sext_ln1201_6"/></StgValue>
</operation>

<operation id="130" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:76 %sext_ln1201_4 = sext i16 %t_V_6

]]></Node>
<StgValue><ssdm name="sext_ln1201_4"/></StgValue>
</operation>

<operation id="131" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:77 %sext_ln1201_2 = sext i16 %t_V_5

]]></Node>
<StgValue><ssdm name="sext_ln1201_2"/></StgValue>
</operation>

<operation id="132" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:78 %sext_ln1201 = sext i16 %t_V_4

]]></Node>
<StgValue><ssdm name="sext_ln1201"/></StgValue>
</operation>

<operation id="133" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:79 %tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %t_V_4, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="134" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:80 %sub_ln1201_7 = sub i17 0, i17 %sext_ln1201

]]></Node>
<StgValue><ssdm name="sub_ln1201_7"/></StgValue>
</operation>

<operation id="135" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:81 %trunc_ln1201_6 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %sub_ln1201_7, i32 1, i32 16

]]></Node>
<StgValue><ssdm name="trunc_ln1201_6"/></StgValue>
</operation>

<operation id="136" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:82 %trunc_ln1201_9 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %t_V_4, i32 1, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln1201_9"/></StgValue>
</operation>

<operation id="137" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:86 %tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %t_V_5, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="138" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:87 %sub_ln1201_9 = sub i17 0, i17 %sext_ln1201_2

]]></Node>
<StgValue><ssdm name="sub_ln1201_9"/></StgValue>
</operation>

<operation id="139" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:88 %trunc_ln1201_10 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %sub_ln1201_9, i32 1, i32 16

]]></Node>
<StgValue><ssdm name="trunc_ln1201_10"/></StgValue>
</operation>

<operation id="140" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:89 %trunc_ln1201_11 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %t_V_5, i32 1, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln1201_11"/></StgValue>
</operation>

<operation id="141" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:95 %tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %t_V_6, i32 15

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="142" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:96 %sub_ln1201_11 = sub i17 0, i17 %sext_ln1201_4

]]></Node>
<StgValue><ssdm name="sub_ln1201_11"/></StgValue>
</operation>

<operation id="143" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:97 %trunc_ln1201_12 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %sub_ln1201_11, i32 1, i32 16

]]></Node>
<StgValue><ssdm name="trunc_ln1201_12"/></StgValue>
</operation>

<operation id="144" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:98 %trunc_ln1201_13 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %t_V_6, i32 1, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln1201_13"/></StgValue>
</operation>

<operation id="145" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:102 %tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %t_V_7, i32 15

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="146" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:103 %sub_ln1201_13 = sub i17 0, i17 %sext_ln1201_6

]]></Node>
<StgValue><ssdm name="sub_ln1201_13"/></StgValue>
</operation>

<operation id="147" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:104 %trunc_ln1201_14 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %sub_ln1201_13, i32 1, i32 16

]]></Node>
<StgValue><ssdm name="trunc_ln1201_14"/></StgValue>
</operation>

<operation id="148" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:105 %trunc_ln1201_15 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %t_V_7, i32 1, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln1201_15"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="149" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="15">
<![CDATA[
_ifconv:83 %sext_ln1201_1 = sext i15 %trunc_ln1201_9

]]></Node>
<StgValue><ssdm name="sext_ln1201_1"/></StgValue>
</operation>

<operation id="150" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:84 %sub_ln1201_8 = sub i16 0, i16 %trunc_ln1201_6

]]></Node>
<StgValue><ssdm name="sub_ln1201_8"/></StgValue>
</operation>

<operation id="151" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:85 %select_ln1201 = select i1 %tmp_5, i16 %sub_ln1201_8, i16 %sext_ln1201_1

]]></Node>
<StgValue><ssdm name="select_ln1201"/></StgValue>
</operation>

<operation id="152" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="15">
<![CDATA[
_ifconv:90 %sext_ln1201_3 = sext i15 %trunc_ln1201_11

]]></Node>
<StgValue><ssdm name="sext_ln1201_3"/></StgValue>
</operation>

<operation id="153" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:91 %sub_ln1201_10 = sub i16 0, i16 %trunc_ln1201_10

]]></Node>
<StgValue><ssdm name="sub_ln1201_10"/></StgValue>
</operation>

<operation id="154" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:92 %select_ln1201_3 = select i1 %tmp_6, i16 %sub_ln1201_10, i16 %sext_ln1201_3

]]></Node>
<StgValue><ssdm name="select_ln1201_3"/></StgValue>
</operation>

<operation id="155" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="15">
<![CDATA[
_ifconv:99 %sext_ln1201_5 = sext i15 %trunc_ln1201_13

]]></Node>
<StgValue><ssdm name="sext_ln1201_5"/></StgValue>
</operation>

<operation id="156" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:100 %sub_ln1201_12 = sub i16 0, i16 %trunc_ln1201_12

]]></Node>
<StgValue><ssdm name="sub_ln1201_12"/></StgValue>
</operation>

<operation id="157" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:101 %select_ln1201_4 = select i1 %tmp_7, i16 %sub_ln1201_12, i16 %sext_ln1201_5

]]></Node>
<StgValue><ssdm name="select_ln1201_4"/></StgValue>
</operation>

<operation id="158" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="15">
<![CDATA[
_ifconv:106 %sext_ln1201_7 = sext i15 %trunc_ln1201_15

]]></Node>
<StgValue><ssdm name="sext_ln1201_7"/></StgValue>
</operation>

<operation id="159" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:107 %sub_ln1201_14 = sub i16 0, i16 %trunc_ln1201_14

]]></Node>
<StgValue><ssdm name="sub_ln1201_14"/></StgValue>
</operation>

<operation id="160" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:108 %select_ln1201_5 = select i1 %tmp_8, i16 %sub_ln1201_14, i16 %sext_ln1201_7

]]></Node>
<StgValue><ssdm name="select_ln1201_5"/></StgValue>
</operation>

<operation id="170" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0">
<![CDATA[
.preheader16.exitStub.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="161" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ifconv:2 %specpipeline_ln90 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln90"/></StgValue>
</operation>

<operation id="162" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ifconv:3 %specloopname_ln90 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln90"/></StgValue>
</operation>

<operation id="163" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:93 %p_0 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %select_ln1201_3, i16 %select_ln1201

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="164" st_id="17" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:94 %write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %real_spectrum_lo_i, i32 %p_0

]]></Node>
<StgValue><ssdm name="write_ln173"/></StgValue>
</operation>

<operation id="165" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:109 %real_spectrum_hi_buf_M_real_V_addr = getelementptr i16 %real_spectrum_hi_buf_M_real_V, i64 0, i64 %zext_ln712

]]></Node>
<StgValue><ssdm name="real_spectrum_hi_buf_M_real_V_addr"/></StgValue>
</operation>

<operation id="166" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
_ifconv:110 %store_ln112 = store i16 %select_ln1201_4, i8 %real_spectrum_hi_buf_M_real_V_addr

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="167" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:111 %real_spectrum_hi_buf_M_imag_V_addr = getelementptr i16 %real_spectrum_hi_buf_M_imag_V, i64 0, i64 %zext_ln712

]]></Node>
<StgValue><ssdm name="real_spectrum_hi_buf_M_imag_V_addr"/></StgValue>
</operation>

<operation id="168" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
_ifconv:112 %store_ln112 = store i16 %select_ln1201_5, i8 %real_spectrum_hi_buf_M_imag_V_addr

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="169" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:114 %br_ln88 = br void

]]></Node>
<StgValue><ssdm name="br_ln88"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
