$date
	Sun Mar 12 17:48:39 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module half_adder_tb $end
$scope module dut $end
$var wire 1 ! A $end
$var wire 1 " B $end
$var wire 1 # carry $end
$var wire 1 $ sum $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#10000
1$
1!
#20000
1"
0!
#30000
0$
1#
1!
#40000
