# TCL File Generated by Component Editor 16.1
# Thu Nov 21 21:19:51 GMT 2019
# DO NOT MODIFY


# 
# TwentyFourToSevenSeg "TwentyFourToSevenSeg" v1.0
#  2019.11.21.21:19:51
# 
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module TwentyFourToSevenSeg
# 
set_module_property DESCRIPTION ""
set_module_property NAME TwentyFourToSevenSeg
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME TwentyFourToSevenSeg
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL TwentyFourToSevenSeg
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file TwentyFourToSevenSeg.sv SYSTEM_VERILOG PATH qsys/TwentyFourToSevenSeg.sv TOP_LEVEL_FILE
add_fileset_file EightBitsToSevenSeg.sv SYSTEM_VERILOG PATH qsys/EightBitsToSevenSeg.sv
add_fileset_file hex_to_7seg.sv SYSTEM_VERILOG PATH qsys/hex_to_7seg.sv


# 
# parameters
# 


# 
# display items
# 


# 
# connection point reset
# 
add_interface reset reset end
set_interface_property reset associatedClock clock_sink
set_interface_property reset synchronousEdges DEASSERT
set_interface_property reset ENABLED true
set_interface_property reset EXPORT_OF ""
set_interface_property reset PORT_NAME_MAP ""
set_interface_property reset CMSIS_SVD_VARIABLES ""
set_interface_property reset SVD_ADDRESS_GROUP ""

add_interface_port reset reset reset Input 1


# 
# connection point InputHexval
# 
add_interface InputHexval conduit end
set_interface_property InputHexval associatedClock ""
set_interface_property InputHexval associatedReset ""
set_interface_property InputHexval ENABLED true
set_interface_property InputHexval EXPORT_OF ""
set_interface_property InputHexval PORT_NAME_MAP ""
set_interface_property InputHexval CMSIS_SVD_VARIABLES ""
set_interface_property InputHexval SVD_ADDRESS_GROUP ""

add_interface_port InputHexval hexval hexval Input 24


# 
# connection point clock_sink
# 
add_interface clock_sink clock end
set_interface_property clock_sink clockRate 0
set_interface_property clock_sink ENABLED true
set_interface_property clock_sink EXPORT_OF ""
set_interface_property clock_sink PORT_NAME_MAP ""
set_interface_property clock_sink CMSIS_SVD_VARIABLES ""
set_interface_property clock_sink SVD_ADDRESS_GROUP ""

add_interface_port clock_sink clock clk Input 1


# 
# connection point digit_0
# 
add_interface digit_0 conduit end
set_interface_property digit_0 associatedClock ""
set_interface_property digit_0 associatedReset ""
set_interface_property digit_0 ENABLED true
set_interface_property digit_0 EXPORT_OF ""
set_interface_property digit_0 PORT_NAME_MAP ""
set_interface_property digit_0 CMSIS_SVD_VARIABLES ""
set_interface_property digit_0 SVD_ADDRESS_GROUP ""

add_interface_port digit_0 digit0 hex0 Output 7


# 
# connection point digit_1
# 
add_interface digit_1 conduit end
set_interface_property digit_1 associatedClock clock_sink
set_interface_property digit_1 associatedReset ""
set_interface_property digit_1 ENABLED true
set_interface_property digit_1 EXPORT_OF ""
set_interface_property digit_1 PORT_NAME_MAP ""
set_interface_property digit_1 CMSIS_SVD_VARIABLES ""
set_interface_property digit_1 SVD_ADDRESS_GROUP ""

add_interface_port digit_1 digit1 hex1 Output 7


# 
# connection point digit_2
# 
add_interface digit_2 conduit end
set_interface_property digit_2 associatedClock clock_sink
set_interface_property digit_2 associatedReset ""
set_interface_property digit_2 ENABLED true
set_interface_property digit_2 EXPORT_OF ""
set_interface_property digit_2 PORT_NAME_MAP ""
set_interface_property digit_2 CMSIS_SVD_VARIABLES ""
set_interface_property digit_2 SVD_ADDRESS_GROUP ""

add_interface_port digit_2 digit2 hex2 Output 7


# 
# connection point digit_3
# 
add_interface digit_3 conduit end
set_interface_property digit_3 associatedClock clock_sink
set_interface_property digit_3 associatedReset ""
set_interface_property digit_3 ENABLED true
set_interface_property digit_3 EXPORT_OF ""
set_interface_property digit_3 PORT_NAME_MAP ""
set_interface_property digit_3 CMSIS_SVD_VARIABLES ""
set_interface_property digit_3 SVD_ADDRESS_GROUP ""

add_interface_port digit_3 digit3 hex3 Output 7


# 
# connection point digit_4
# 
add_interface digit_4 conduit end
set_interface_property digit_4 associatedClock clock_sink
set_interface_property digit_4 associatedReset ""
set_interface_property digit_4 ENABLED true
set_interface_property digit_4 EXPORT_OF ""
set_interface_property digit_4 PORT_NAME_MAP ""
set_interface_property digit_4 CMSIS_SVD_VARIABLES ""
set_interface_property digit_4 SVD_ADDRESS_GROUP ""

add_interface_port digit_4 digit4 hex4 Output 7


# 
# connection point digit_5
# 
add_interface digit_5 conduit end
set_interface_property digit_5 associatedClock clock_sink
set_interface_property digit_5 associatedReset ""
set_interface_property digit_5 ENABLED true
set_interface_property digit_5 EXPORT_OF ""
set_interface_property digit_5 PORT_NAME_MAP ""
set_interface_property digit_5 CMSIS_SVD_VARIABLES ""
set_interface_property digit_5 SVD_ADDRESS_GROUP ""

add_interface_port digit_5 digit5 hex5 Output 7

