{
    "block_comment": "You haven't provided a block of code, just a single \"endmodule\" keyword. \"endmodule\" is used in Verilog to specify the end of a module definition. Please provide a full block of Verilog RTL code so I can help generate a detailed code comment based on the function and implementation details of that block of code."
}