==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cnn/max_pool_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn/max_pool_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn/flat.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn/dense_out.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn/dense_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn/dense_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn/conv_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn/conv_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn/cnn.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:37 . Memory (MB): peak = 185.918 ; gain = 94.398
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:37 . Memory (MB): peak = 185.918 ; gain = 94.398
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:39 . Memory (MB): peak = 185.918 ; gain = 94.398
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'dense_1' into 'cnn' (cnn/cnn.cpp:58) automatically.
INFO: [XFORM 203-602] Inlining function 'dense_2' into 'cnn' (cnn/cnn.cpp:63) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:39 . Memory (MB): peak = 185.918 ; gain = 94.398
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Col_Loop' (cnn/conv_1.cpp:12) in function 'conv_1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Filter1_Loop' (cnn/conv_1.cpp:15) in function 'conv_1' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'W_Row_Loop' (cnn/conv_1.cpp:19) in function 'conv_1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'W_Col_Loop' (cnn/conv_1.cpp:22) in function 'conv_1' completely with a factor of 3.
INFO: [XFORM 203-101] Partitioning array 'conv_1_input' (cnn/cnn.cpp:19) in dimension 2 with a cyclic factor 3.
INFO: [XFORM 203-602] Inlining function 'dense_1' into 'cnn' (cnn/cnn.cpp:58) automatically.
INFO: [XFORM 203-602] Inlining function 'dense_2' into 'cnn' (cnn/cnn.cpp:63) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 185.918 ; gain = 94.398
INFO: [XFORM 203-541] Flattening a loop nest 'Row_Loop' (cnn/conv_1.cpp:9:6) in function 'conv_1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:48 . Memory (MB): peak = 243.977 ; gain = 152.457
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cnn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Row_Loop_Col_Loop'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_1_load_18', cnn/conv_1.cpp:23) on array 'input_1' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 57.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.143 seconds; current allocated memory: 191.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.484 seconds; current allocated memory: 193.799 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.513 seconds; current allocated memory: 194.154 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.085 seconds; current allocated memory: 194.443 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 194.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.106 seconds; current allocated memory: 195.140 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.148 seconds; current allocated memory: 195.351 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.093 seconds; current allocated memory: 195.662 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.139 seconds; current allocated memory: 195.782 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.072 seconds; current allocated memory: 195.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'soft_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.088 seconds; current allocated memory: 196.116 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.078 seconds; current allocated memory: 196.271 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.089 seconds; current allocated memory: 196.399 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.073 seconds; current allocated memory: 196.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.135 seconds; current allocated memory: 196.957 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.514 seconds; current allocated memory: 197.933 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cnn_fadd_32ns_32ns_32_4_full_dsp_1' to 'cnn_fadd_32ns_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fmul_32ns_32ns_32_2_max_dsp_1' to 'cnn_fmul_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fcmp_32ns_32ns_1_2_1' to 'cnn_fcmp_32ns_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_urem_5ns_3ns_3_9_1' to 'cnn_urem_5ns_3ns_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_6ns_5ns_5ns_10_1_1' to 'cnn_mac_muladd_6nfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32nbkb': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32ncud': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_6nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_urem_5ns_3ns_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1'.
INFO: [HLS 200-111]  Elapsed time: 0.556 seconds; current allocated memory: 201.229 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_1'.
INFO: [HLS 200-111]  Elapsed time: 1.985 seconds; current allocated memory: 202.731 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights' to 'conv_2_conv_2_weig8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2'.
INFO: [HLS 200-111]  Elapsed time: 0.357 seconds; current allocated memory: 203.514 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2'.
INFO: [HLS 200-111]  Elapsed time: 0.385 seconds; current allocated memory: 204.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'flat'.
INFO: [HLS 200-111]  Elapsed time: 0.311 seconds; current allocated memory: 204.511 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'soft_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cnn_fdiv_32ns_32ns_32_8_1' to 'cnn_fdiv_32ns_32nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fexp_32ns_32ns_32_5_full_dsp_1' to 'cnn_fexp_32ns_32nibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fdiv_32ns_32nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fexp_32ns_32nibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'soft_max'.
INFO: [HLS 200-111]  Elapsed time: 0.252 seconds; current allocated memory: 205.005 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_out_dense_out_weights' to 'dense_out_dense_ojbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_out_dense_out_bias' to 'dense_out_dense_okbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_out_dense_array' to 'dense_out_dense_albW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_out'.
INFO: [HLS 200-111]  Elapsed time: 0.226 seconds; current allocated memory: 205.436 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/cnn_input' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/prediction' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cnn' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CRTL_BUS.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn/cnn_input_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn/cnn_input_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111]  Elapsed time: 0.374 seconds; current allocated memory: 207.066 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'cnn_urem_5ns_3ns_eOg_div'
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weig8j_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_bias_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_out_dense_ojbC_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_out_dense_okbM_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'dense_out_dense_albW_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_1_out_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_1_out_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_2_out_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_2_out_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_1_weights_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_1_bias_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_dense_1_out_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_2_weights_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_2_bias_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_dense_2_out_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_1_input_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_1_input_1_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:01:02 . Memory (MB): peak = 305.520 ; gain = 214.000
INFO: [VHDL 208-304] Generating VHDL RTL for cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for cnn.
INFO: [HLS 200-112] Total elapsed time: 62.049 seconds; peak allocated memory: 207.066 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cnn/max_pool_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn/max_pool_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn/flat.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn/dense_out.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn/dense_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn/dense_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn/conv_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn/conv_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn/cnn.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:38 . Memory (MB): peak = 186.465 ; gain = 94.992
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:38 . Memory (MB): peak = 186.465 ; gain = 94.992
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:39 . Memory (MB): peak = 186.465 ; gain = 94.992
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'dense_1' into 'cnn' (cnn/cnn.cpp:58) automatically.
INFO: [XFORM 203-602] Inlining function 'dense_2' into 'cnn' (cnn/cnn.cpp:63) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:39 . Memory (MB): peak = 186.465 ; gain = 94.992
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Col_Loop' (cnn/conv_1.cpp:12) in function 'conv_1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Filter1_Loop' (cnn/conv_1.cpp:15) in function 'conv_1' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'W_Row_Loop' (cnn/conv_1.cpp:19) in function 'conv_1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'W_Col_Loop' (cnn/conv_1.cpp:22) in function 'conv_1' completely with a factor of 3.
INFO: [XFORM 203-101] Partitioning array 'conv_1_input' (cnn/cnn.cpp:19) in dimension 1 with a cyclic factor 3.
INFO: [XFORM 203-101] Partitioning array 'conv_1_input' (cnn/cnn.cpp:19) in dimension 2 with a cyclic factor 3.
INFO: [XFORM 203-602] Inlining function 'dense_1' into 'cnn' (cnn/cnn.cpp:58) automatically.
INFO: [XFORM 203-602] Inlining function 'dense_2' into 'cnn' (cnn/cnn.cpp:63) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:40 . Memory (MB): peak = 186.465 ; gain = 94.992
INFO: [XFORM 203-541] Flattening a loop nest 'Row_Loop' (cnn/conv_1.cpp:9:6) in function 'conv_1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:52 . Memory (MB): peak = 255.254 ; gain = 163.781
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cnn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Row_Loop_Col_Loop'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_1_1_load_18', cnn/conv_1.cpp:23) on array 'input_1_1' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_1_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 56.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 55.362 seconds; current allocated memory: 202.509 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.151 seconds; current allocated memory: 207.689 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.316 seconds; current allocated memory: 208.044 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.133 seconds; current allocated memory: 208.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.165 seconds; current allocated memory: 208.624 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.131 seconds; current allocated memory: 209.030 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.161 seconds; current allocated memory: 209.240 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.116 seconds; current allocated memory: 209.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.145 seconds; current allocated memory: 209.672 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.106 seconds; current allocated memory: 209.835 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'soft_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.116 seconds; current allocated memory: 210.022 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.106 seconds; current allocated memory: 210.177 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.126 seconds; current allocated memory: 210.289 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.121 seconds; current allocated memory: 210.464 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 210.935 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.309 seconds; current allocated memory: 212.103 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cnn_fadd_32ns_32ns_32_4_full_dsp_1' to 'cnn_fadd_32ns_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fmul_32ns_32ns_32_2_max_dsp_1' to 'cnn_fmul_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fcmp_32ns_32ns_1_2_1' to 'cnn_fcmp_32ns_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_urem_5ns_3ns_3_9_1' to 'cnn_urem_5ns_3ns_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_6ns_5ns_5ns_10_1_1' to 'cnn_mac_muladd_6nfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32nbkb': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32ndEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32ncud': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_6nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_urem_5ns_3ns_eOg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1'.
INFO: [HLS 200-111]  Elapsed time: 0.982 seconds; current allocated memory: 218.050 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_1'.
INFO: [HLS 200-111]  Elapsed time: 4.856 seconds; current allocated memory: 220.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights' to 'conv_2_conv_2_weig8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2'.
INFO: [HLS 200-111]  Elapsed time: 0.458 seconds; current allocated memory: 221.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2'.
INFO: [HLS 200-111]  Elapsed time: 0.426 seconds; current allocated memory: 221.986 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'flat'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 222.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'soft_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cnn_fdiv_32ns_32ns_32_8_1' to 'cnn_fdiv_32ns_32nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fexp_32ns_32ns_32_5_full_dsp_1' to 'cnn_fexp_32ns_32nibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fdiv_32ns_32nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fexp_32ns_32nibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'soft_max'.
INFO: [HLS 200-111]  Elapsed time: 0.327 seconds; current allocated memory: 222.817 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_out_dense_out_weights' to 'dense_out_dense_ojbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_out_dense_out_bias' to 'dense_out_dense_okbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_out_dense_array' to 'dense_out_dense_albW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_out'.
INFO: [HLS 200-111]  Elapsed time: 0.327 seconds; current allocated memory: 223.248 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/cnn_input' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/prediction' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cnn' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CRTL_BUS.
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_0_0' to 'cnn_conv_1_input_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_0_1' to 'cnn_conv_1_input_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_0_2' to 'cnn_conv_1_input_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_1_0' to 'cnn_conv_1_input_pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_1_1' to 'cnn_conv_1_input_qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_1_2' to 'cnn_conv_1_input_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_2_0' to 'cnn_conv_1_input_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_2_1' to 'cnn_conv_1_input_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_2_2' to 'cnn_conv_1_input_udo' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn/cnn_input_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn/cnn_input_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111]  Elapsed time: 0.616 seconds; current allocated memory: 225.229 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'cnn_urem_5ns_3ns_eOg_div'
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weig8j_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_bias_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_out_dense_ojbC_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_out_dense_okbM_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'dense_out_dense_albW_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_1_out_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_1_out_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_2_out_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_2_out_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_1_weights_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_1_bias_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_dense_1_out_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_2_weights_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_2_bias_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_dense_2_out_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_1_input_mb6_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_1_input_ncg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_1_input_qcK_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:28 ; elapsed = 00:01:16 . Memory (MB): peak = 341.996 ; gain = 250.523
INFO: [VHDL 208-304] Generating VHDL RTL for cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for cnn.
INFO: [HLS 200-112] Total elapsed time: 75.73 seconds; peak allocated memory: 225.229 MB.
