#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Sep 16 15:34:30 2024
# Process ID: 19184
# Current directory: C:/Users/ahmet/Desktop/Digital-System-Design-with-VHDL/sram/sram/sram.runs/synth_1
# Command line: vivado.exe -log sram_test.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source sram_test.tcl
# Log file: C:/Users/ahmet/Desktop/Digital-System-Design-with-VHDL/sram/sram/sram.runs/synth_1/sram_test.vds
# Journal file: C:/Users/ahmet/Desktop/Digital-System-Design-with-VHDL/sram/sram/sram.runs/synth_1\vivado.jou
# Running On: DESKTOP-VTDBCS3, OS: Windows, CPU Frequency: 1190 MHz, CPU Physical cores: 4, Host memory: 8345 MB
#-----------------------------------------------------------
source sram_test.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 446.242 ; gain = 149.816
Command: read_checkpoint -auto_incremental -incremental C:/Users/ahmet/Desktop/Digital-System-Design-with-VHDL/sram/sram/sram.srcs/utils_1/imports/synth_1/sram_test.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/ahmet/Desktop/Digital-System-Design-with-VHDL/sram/sram/sram.srcs/utils_1/imports/synth_1/sram_test.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top sram_test -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5660
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1253.801 ; gain = 407.430
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'sram_test' [C:/Users/ahmet/Desktop/Digital-System-Design-with-VHDL/sram/sram/sram.srcs/sources_1/new/sram_test.vhd:19]
INFO: [Synth 8-638] synthesizing module 'sram_ctrl' [C:/Users/ahmet/Desktop/Digital-System-Design-with-VHDL/sram/sram/sram.srcs/sources_1/new/sram_ctrl.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'sram_ctrl' (0#1) [C:/Users/ahmet/Desktop/Digital-System-Design-with-VHDL/sram/sram/sram.srcs/sources_1/new/sram_ctrl.vhd:21]
INFO: [Synth 8-638] synthesizing module 'debounce_fsmd_arch' [C:/Users/ahmet/Desktop/Digital-System-Design-with-VHDL/sram/sram/sram.srcs/sources_1/new/debounce.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'debounce_fsmd_arch' (0#1) [C:/Users/ahmet/Desktop/Digital-System-Design-with-VHDL/sram/sram/sram.srcs/sources_1/new/debounce.vhd:82]
INFO: [Synth 8-638] synthesizing module 'disp_hex_mux' [C:/Users/ahmet/Desktop/Digital-System-Design-with-VHDL/sram/sram/sram.srcs/sources_1/new/disp_hex_mux.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'disp_hex_mux' (0#1) [C:/Users/ahmet/Desktop/Digital-System-Design-with-VHDL/sram/sram/sram.srcs/sources_1/new/disp_hex_mux.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'sram_test' (0#1) [C:/Users/ahmet/Desktop/Digital-System-Design-with-VHDL/sram/sram/sram.srcs/sources_1/new/sram_test.vhd:19]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1344.816 ; gain = 498.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1344.816 ; gain = 498.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1344.816 ; gain = 498.445
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1344.816 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ahmet/Desktop/Digital-System-Design-with-VHDL/sram/sram/sram.srcs/constrs_1/new/basys3.xdc]
WARNING: [Vivado 12-584] No ports matched 'dp'. [C:/Users/ahmet/Desktop/Digital-System-Design-with-VHDL/sram/sram/sram.srcs/constrs_1/new/basys3.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ahmet/Desktop/Digital-System-Design-with-VHDL/sram/sram/sram.srcs/constrs_1/new/basys3.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/ahmet/Desktop/Digital-System-Design-with-VHDL/sram/sram/sram.srcs/constrs_1/new/basys3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ahmet/Desktop/Digital-System-Design-with-VHDL/sram/sram/sram.srcs/constrs_1/new/basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sram_test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sram_test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1450.180 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1450.180 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 1450.180 ; gain = 603.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 1450.180 ; gain = 603.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 1450.180 ; gain = 603.809
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'sram_ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'debounce_fsmd_arch'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'sram_test'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                            00001 |                              000
                     wr1 |                            00010 |                              011
                     wr2 |                            00100 |                              100
                     rd1 |                            01000 |                              001
                     rd2 |                            10000 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'sram_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               00
                   wait1 |                               01 |                               11
                     one |                               10 |                               10
                   wait0 |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'debounce_fsmd_arch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               test_init |                              000 |                              000
                 rd_clk1 |                              001 |                              001
                 rd_clk2 |                              010 |                              010
                 rd_clk3 |                              011 |                              011
                 wr_clk1 |                              100 |                              101
                 wr_clk2 |                              101 |                              110
                 wr_clk3 |                              110 |                              111
                  wr_err |                              111 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'sram_test'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 1450.180 ; gain = 603.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   21 Bit       Adders := 3     
	   2 Input   18 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 3     
	               18 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input   21 Bit        Muxes := 12    
	   4 Input   21 Bit        Muxes := 3     
	   2 Input   18 Bit        Muxes := 2     
	   8 Input   18 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 1     
	   8 Input   16 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 2     
	   5 Input    3 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 5     
	   3 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 9     
	   5 Input    1 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 7     
	   4 Input    1 Bit        Muxes := 7     
	   8 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design sram_test has port ce_a_n driven by constant 0
WARNING: [Synth 8-3917] design sram_test has port ub_a_n driven by constant 0
WARNING: [Synth 8-3917] design sram_test has port lb_a_n driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:31 . Memory (MB): peak = 1450.180 ; gain = 603.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:38 . Memory (MB): peak = 1450.180 ; gain = 603.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:39 . Memory (MB): peak = 1450.180 ; gain = 603.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:40 . Memory (MB): peak = 1450.180 ; gain = 603.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:45 . Memory (MB): peak = 1450.180 ; gain = 603.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:45 . Memory (MB): peak = 1450.180 ; gain = 603.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:45 . Memory (MB): peak = 1450.180 ; gain = 603.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:45 . Memory (MB): peak = 1450.180 ; gain = 603.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:46 . Memory (MB): peak = 1450.180 ; gain = 603.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:46 . Memory (MB): peak = 1450.180 ; gain = 603.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    31|
|3     |LUT1   |    62|
|4     |LUT2   |    32|
|5     |LUT3   |    21|
|6     |LUT4   |    44|
|7     |LUT5   |    89|
|8     |LUT6   |    90|
|9     |FDCE   |   152|
|10    |FDPE   |     4|
|11    |FDRE   |    18|
|12    |IBUF   |    13|
|13    |IOBUF  |    16|
|14    |OBUF   |    43|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:46 . Memory (MB): peak = 1450.180 ; gain = 603.809
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:43 . Memory (MB): peak = 1450.180 ; gain = 498.445
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:46 . Memory (MB): peak = 1450.180 ; gain = 603.809
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1450.180 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 47 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1450.180 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances

Synth Design complete, checksum: 42be6aa5
INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 5 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:01:08 . Memory (MB): peak = 1450.180 ; gain = 980.094
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/ahmet/Desktop/Digital-System-Design-with-VHDL/sram/sram/sram.runs/synth_1/sram_test.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file sram_test_utilization_synth.rpt -pb sram_test_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Sep 16 15:36:07 2024...
