==796== Cachegrind, a cache and branch-prediction profiler
==796== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==796== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==796== Command: ./mser .
==796== 
--796-- warning: L3 cache found, using its data for the LL simulation.
--796-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--796-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.062500
==796== 
==796== I   refs:      3,434,253,570
==796== I1  misses:           10,307
==796== LLi misses:            1,825
==796== I1  miss rate:          0.00%
==796== LLi miss rate:          0.00%
==796== 
==796== D   refs:      1,308,839,721  (891,688,009 rd   + 417,151,712 wr)
==796== D1  misses:       22,807,906  ( 19,024,795 rd   +   3,783,111 wr)
==796== LLd misses:        8,500,016  (  6,450,090 rd   +   2,049,926 wr)
==796== D1  miss rate:           1.7% (        2.1%     +         0.9%  )
==796== LLd miss rate:           0.6% (        0.7%     +         0.5%  )
==796== 
==796== LL refs:          22,818,213  ( 19,035,102 rd   +   3,783,111 wr)
==796== LL misses:         8,501,841  (  6,451,915 rd   +   2,049,926 wr)
==796== LL miss rate:            0.2% (        0.1%     +         0.5%  )
