{
  "module_name": "rn5t618.h",
  "hash_id": "3f92bc74670cb8fa15360485bcea2eb171492d02012ef26373c2967a0cc9c345",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/mfd/rn5t618.h",
  "human_readable_source": " \n \n\n#ifndef __LINUX_MFD_RN5T618_H\n#define __LINUX_MFD_RN5T618_H\n\n#include <linux/regmap.h>\n\n#define RN5T618_LSIVER\t\t\t0x00\n#define RN5T618_OTPVER\t\t\t0x01\n#define RN5T618_IODAC\t\t\t0x02\n#define RN5T618_VINDAC\t\t\t0x03\n#define RN5T618_OUT32KEN\t\t0x05\n#define RN5T618_CPUCNT\t\t\t0x06\n#define RN5T618_PSWR\t\t\t0x07\n#define RN5T618_PONHIS\t\t\t0x09\n#define RN5T618_POFFHIS\t\t\t0x0a\n#define RN5T618_WATCHDOG\t\t0x0b\n#define RN5T618_WATCHDOGCNT\t\t0x0c\n#define RN5T618_PWRFUNC\t\t\t0x0d\n#define RN5T618_SLPCNT\t\t\t0x0e\n#define RN5T618_REPCNT\t\t\t0x0f\n#define RN5T618_PWRONTIMSET\t\t0x10\n#define RN5T618_NOETIMSETCNT\t\t0x11\n#define RN5T618_PWRIREN\t\t\t0x12\n#define RN5T618_PWRIRQ\t\t\t0x13\n#define RN5T618_PWRMON\t\t\t0x14\n#define RN5T618_PWRIRSEL\t\t0x15\n#define RN5T618_DC1_SLOT\t\t0x16\n#define RN5T618_DC2_SLOT\t\t0x17\n#define RN5T618_DC3_SLOT\t\t0x18\n#define RN5T618_DC4_SLOT\t\t0x19\n#define RN5T618_LDO1_SLOT\t\t0x1b\n#define RN5T618_LDO2_SLOT\t\t0x1c\n#define RN5T618_LDO3_SLOT\t\t0x1d\n#define RN5T618_LDO4_SLOT\t\t0x1e\n#define RN5T618_LDO5_SLOT\t\t0x1f\n#define RN5T618_PSO0_SLOT\t\t0x25\n#define RN5T618_PSO1_SLOT\t\t0x26\n#define RN5T618_PSO2_SLOT\t\t0x27\n#define RN5T618_PSO3_SLOT\t\t0x28\n#define RN5T618_LDORTC1_SLOT\t\t0x2a\n#define RN5T618_DC1CTL\t\t\t0x2c\n#define RN5T618_DC1CTL2\t\t\t0x2d\n#define RN5T618_DC2CTL\t\t\t0x2e\n#define RN5T618_DC2CTL2\t\t\t0x2f\n#define RN5T618_DC3CTL\t\t\t0x30\n#define RN5T618_DC3CTL2\t\t\t0x31\n#define RN5T618_DC4CTL\t\t\t0x32\n#define RN5T618_DC4CTL2\t\t\t0x33\n#define RN5T618_DC5CTL\t\t\t0x34\n#define RN5T618_DC5CTL2\t\t\t0x35\n#define RN5T618_DC1DAC\t\t\t0x36\n#define RN5T618_DC2DAC\t\t\t0x37\n#define RN5T618_DC3DAC\t\t\t0x38\n#define RN5T618_DC4DAC\t\t\t0x39\n#define RN5T618_DC5DAC\t\t\t0x3a\n#define RN5T618_DC1DAC_SLP\t\t0x3b\n#define RN5T618_DC2DAC_SLP\t\t0x3c\n#define RN5T618_DC3DAC_SLP\t\t0x3d\n#define RN5T618_DC4DAC_SLP\t\t0x3e\n#define RN5T618_DCIREN\t\t\t0x40\n#define RN5T618_DCIRQ\t\t\t0x41\n#define RN5T618_DCIRMON\t\t\t0x42\n#define RN5T618_LDOEN1\t\t\t0x44\n#define RN5T618_LDOEN2\t\t\t0x45\n#define RN5T618_LDODIS\t\t\t0x46\n#define RN5T618_LDO1DAC\t\t\t0x4c\n#define RN5T618_LDO2DAC\t\t\t0x4d\n#define RN5T618_LDO3DAC\t\t\t0x4e\n#define RN5T618_LDO4DAC\t\t\t0x4f\n#define RN5T618_LDO5DAC\t\t\t0x50\n#define RN5T618_LDO6DAC\t\t\t0x51\n#define RN5T618_LDO7DAC\t\t\t0x52\n#define RN5T618_LDO8DAC\t\t\t0x53\n#define RN5T618_LDO9DAC\t\t\t0x54\n#define RN5T618_LDO10DAC\t\t0x55\n#define RN5T618_LDORTCDAC\t\t0x56\n#define RN5T618_LDORTC2DAC\t\t0x57\n#define RN5T618_LDO1DAC_SLP\t\t0x58\n#define RN5T618_LDO2DAC_SLP\t\t0x59\n#define RN5T618_LDO3DAC_SLP\t\t0x5a\n#define RN5T618_LDO4DAC_SLP\t\t0x5b\n#define RN5T618_LDO5DAC_SLP\t\t0x5c\n#define RN5T618_ADCCNT1\t\t\t0x64\n#define RN5T618_ADCCNT2\t\t\t0x65\n#define RN5T618_ADCCNT3\t\t\t0x66\n#define RN5T618_ILIMDATAH\t\t0x68\n#define RN5T618_ILIMDATAL\t\t0x69\n#define RN5T618_VBATDATAH\t\t0x6a\n#define RN5T618_VBATDATAL\t\t0x6b\n#define RN5T618_VADPDATAH\t\t0x6c\n#define RN5T618_VADPDATAL\t\t0x6d\n#define RN5T618_VUSBDATAH\t\t0x6e\n#define RN5T618_VUSBDATAL\t\t0x6f\n#define RN5T618_VSYSDATAH\t\t0x70\n#define RN5T618_VSYSDATAL\t\t0x71\n#define RN5T618_VTHMDATAH\t\t0x72\n#define RN5T618_VTHMDATAL\t\t0x73\n#define RN5T618_AIN1DATAH\t\t0x74\n#define RN5T618_AIN1DATAL\t\t0x75\n#define RN5T618_AIN0DATAH\t\t0x76\n#define RN5T618_AIN0DATAL\t\t0x77\n#define RN5T618_ILIMTHL\t\t\t0x78\n#define RN5T618_ILIMTHH\t\t\t0x79\n#define RN5T618_VBATTHL\t\t\t0x7a\n#define RN5T618_VBATTHH\t\t\t0x7b\n#define RN5T618_VADPTHL\t\t\t0x7c\n#define RN5T618_VADPTHH\t\t\t0x7d\n#define RN5T618_VUSBTHL\t\t\t0x7e\n#define RN5T618_VUSBTHH\t\t\t0x7f\n#define RN5T618_VSYSTHL\t\t\t0x80\n#define RN5T618_VSYSTHH\t\t\t0x81\n#define RN5T618_VTHMTHL\t\t\t0x82\n#define RN5T618_VTHMTHH\t\t\t0x83\n#define RN5T618_AIN1THL\t\t\t0x84\n#define RN5T618_AIN1THH\t\t\t0x85\n#define RN5T618_AIN0THL\t\t\t0x86\n#define RN5T618_AIN0THH\t\t\t0x87\n#define RN5T618_EN_ADCIR1\t\t0x88\n#define RN5T618_EN_ADCIR2\t\t0x89\n#define RN5T618_EN_ADCIR3\t\t0x8a\n#define RN5T618_IR_ADC1\t\t\t0x8c\n#define RN5T618_IR_ADC2\t\t\t0x8d\n#define RN5T618_IR_ADC3\t\t\t0x8e\n#define RN5T618_IOSEL\t\t\t0x90\n#define RN5T618_IOOUT\t\t\t0x91\n#define RN5T618_GPEDGE1\t\t\t0x92\n#define RN5T618_GPEDGE2\t\t\t0x93\n#define RN5T618_EN_GPIR\t\t\t0x94\n#define RN5T618_IR_GPR\t\t\t0x95\n#define RN5T618_IR_GPF\t\t\t0x96\n#define RN5T618_MON_IOIN\t\t0x97\n#define RN5T618_GPLED_FUNC\t\t0x98\n#define RN5T618_INTPOL\t\t\t0x9c\n#define RN5T618_INTEN\t\t\t0x9d\n#define RN5T618_INTMON\t\t\t0x9e\n\n#define RN5T618_RTC_SECONDS     0xA0\n#define RN5T618_RTC_MDAY        0xA4\n#define RN5T618_RTC_MONTH       0xA5\n#define RN5T618_RTC_YEAR        0xA6\n#define RN5T618_RTC_ADJUST      0xA7\n#define RN5T618_RTC_ALARM_Y_SEC 0xA8\n#define RN5T618_RTC_DAL_MONTH   0xAC\n#define RN5T618_RTC_CTRL1       0xAE\n#define RN5T618_RTC_CTRL2       0xAF\n\n#define RN5T618_PREVINDAC\t\t0xb0\n#define RN5T618_BATDAC\t\t\t0xb1\n#define RN5T618_CHGCTL1\t\t\t0xb3\n#define RN5T618_CHGCTL2\t\t\t0xb4\n#define RN5T618_VSYSSET\t\t\t0xb5\n#define RN5T618_REGISET1\t\t0xb6\n#define RN5T618_REGISET2\t\t0xb7\n#define RN5T618_CHGISET\t\t\t0xb8\n#define RN5T618_TIMSET\t\t\t0xb9\n#define RN5T618_BATSET1\t\t\t0xba\n#define RN5T618_BATSET2\t\t\t0xbb\n#define RN5T618_DIESET\t\t\t0xbc\n#define RN5T618_CHGSTATE\t\t0xbd\n#define RN5T618_CHGCTRL_IRFMASK\t\t0xbe\n#define RN5T618_CHGSTAT_IRFMASK1\t0xbf\n#define RN5T618_CHGSTAT_IRFMASK2\t0xc0\n#define RN5T618_CHGERR_IRFMASK\t\t0xc1\n#define RN5T618_CHGCTRL_IRR\t\t0xc2\n#define RN5T618_CHGSTAT_IRR1\t\t0xc3\n#define RN5T618_CHGSTAT_IRR2\t\t0xc4\n#define RN5T618_CHGERR_IRR\t\t0xc5\n#define RN5T618_CHGCTRL_MONI\t\t0xc6\n#define RN5T618_CHGSTAT_MONI1\t\t0xc7\n#define RN5T618_CHGSTAT_MONI2\t\t0xc8\n#define RN5T618_CHGERR_MONI\t\t0xc9\n#define RN5T618_CHGCTRL_DETMOD1\t\t0xca\n#define RN5T618_CHGCTRL_DETMOD2\t\t0xcb\n#define RN5T618_CHGSTAT_DETMOD1\t\t0xcc\n#define RN5T618_CHGSTAT_DETMOD2\t\t0xcd\n#define RN5T618_CHGSTAT_DETMOD3\t\t0xce\n#define RN5T618_CHGERR_DETMOD1\t\t0xcf\n#define RN5T618_CHGERR_DETMOD2\t\t0xd0\n#define RN5T618_CHGOSCCTL\t\t0xd4\n#define RN5T618_CHGOSCSCORESET1\t\t0xd5\n#define RN5T618_CHGOSCSCORESET2\t\t0xd6\n#define RN5T618_CHGOSCSCORESET3\t\t0xd7\n#define RN5T618_CHGOSCFREQSET1\t\t0xd8\n#define RN5T618_CHGOSCFREQSET2\t\t0xd9\n#define RN5T618_GCHGDET\t\t\t0xda\n#define RN5T618_CONTROL\t\t\t0xe0\n#define RN5T618_SOC\t\t\t0xe1\n#define RN5T618_RE_CAP_H\t\t0xe2\n#define RN5T618_RE_CAP_L\t\t0xe3\n#define RN5T618_FA_CAP_H\t\t0xe4\n#define RN5T618_FA_CAP_L\t\t0xe5\n#define RN5T618_AGE\t\t\t0xe6\n#define RN5T618_TT_EMPTY_H\t\t0xe7\n#define RN5T618_TT_EMPTY_L\t\t0xe8\n#define RN5T618_TT_FULL_H\t\t0xe9\n#define RN5T618_TT_FULL_L\t\t0xea\n#define RN5T618_VOLTAGE_1\t\t0xeb\n#define RN5T618_VOLTAGE_0\t\t0xec\n#define RN5T618_TEMP_1\t\t\t0xed\n#define RN5T618_TEMP_0\t\t\t0xee\n#define RN5T618_CC_CTRL\t\t\t0xef\n#define RN5T618_CC_COUNT2\t\t0xf0\n#define RN5T618_CC_COUNT1\t\t0xf1\n#define RN5T618_CC_COUNT0\t\t0xf2\n#define RN5T618_CC_SUMREG3\t\t0xf3\n#define RN5T618_CC_SUMREG2\t\t0xf4\n#define RN5T618_CC_SUMREG1\t\t0xf5\n#define RN5T618_CC_SUMREG0\t\t0xf6\n#define RN5T618_CC_OFFREG1\t\t0xf7\n#define RN5T618_CC_OFFREG0\t\t0xf8\n#define RN5T618_CC_GAINREG1\t\t0xf9\n#define RN5T618_CC_GAINREG0\t\t0xfa\n#define RN5T618_CC_AVEREG1\t\t0xfb\n#define RN5T618_CC_AVEREG0\t\t0xfc\n#define RN5T618_MAX_REG\t\t\t0xfc\n\n#define RN5T618_REPCNT_REPWRON\t\tBIT(0)\n#define RN5T618_SLPCNT_SWPWROFF\t\tBIT(0)\n#define RN5T618_WATCHDOG_WDOGEN\t\tBIT(2)\n#define RN5T618_WATCHDOG_WDOGTIM_M\t(BIT(0) | BIT(1))\n#define RN5T618_WATCHDOG_WDOGTIM_S\t0\n#define RN5T618_PWRIRQ_IR_WDOG\t\tBIT(6)\n\n#define RN5T618_POFFHIS_PWRON\t\tBIT(0)\n#define RN5T618_POFFHIS_TSHUT\t\tBIT(1)\n#define RN5T618_POFFHIS_VINDET\t\tBIT(2)\n#define RN5T618_POFFHIS_IODET\t\tBIT(3)\n#define RN5T618_POFFHIS_CPU\t\tBIT(4)\n#define RN5T618_POFFHIS_WDG\t\tBIT(5)\n#define RN5T618_POFFHIS_DCLIM\t\tBIT(6)\n#define RN5T618_POFFHIS_N_OE\t\tBIT(7)\n\nenum {\n\tRN5T618_DCDC1,\n\tRN5T618_DCDC2,\n\tRN5T618_DCDC3,\n\tRN5T618_DCDC4,\n\tRN5T618_DCDC5,\n\tRN5T618_LDO1,\n\tRN5T618_LDO2,\n\tRN5T618_LDO3,\n\tRN5T618_LDO4,\n\tRN5T618_LDO5,\n\tRN5T618_LDO6,\n\tRN5T618_LDO7,\n\tRN5T618_LDO8,\n\tRN5T618_LDO9,\n\tRN5T618_LDO10,\n\tRN5T618_LDORTC1,\n\tRN5T618_LDORTC2,\n\tRN5T618_REG_NUM,\n};\n\nenum {\n\tRN5T567 = 0,\n\tRN5T618,\n\tRC5T619,\n};\n\n \nenum {\n\tRN5T618_IRQ_SYS = 0,\n\tRN5T618_IRQ_DCDC,\n\tRN5T618_IRQ_RTC,\n\tRN5T618_IRQ_ADC,\n\tRN5T618_IRQ_GPIO,\n\tRN5T618_IRQ_CHG,\n\tRN5T618_NR_IRQS,\n};\n\nstruct rn5t618 {\n\tstruct regmap *regmap;\n\tstruct device *dev;\n\tlong variant;\n\n\tint irq;\n\tstruct regmap_irq_chip_data *irq_data;\n};\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}