
^
#Design is defaulting to srcset: %s
437*	planAhead2
	sources_12default:defaultZ12-437
a
&Design is defaulting to constrset: %s
434*	planAhead2
	constrs_12default:defaultZ12-434
^
-Analyzing %s Unisim elements for replacement
17*netlist2
7042default:defaultZ29-17
a
2Unisim Transformation completed in %s CPU seconds
28*netlist2
02default:defaultZ29-28
o
Netlist was created with %s %s291*project2
Vivado2default:default2
2013.32default:defaultZ1-479
­
Loading clock regions from %s
13*device2v
b/home/applications/Xilinx/Vivado/2013.3/data/parts/xilinx/kintex7/kintex7/xc7k325t/ClockRegion.xml2default:defaultZ21-13
®
Loading clock buffers from %s
11*device2w
c/home/applications/Xilinx/Vivado/2013.3/data/parts/xilinx/kintex7/kintex7/xc7k325t/ClockBuffers.xml2default:defaultZ21-11
ª
&Loading clock placement rules from %s
318*place2j
V/home/applications/Xilinx/Vivado/2013.3/data/parts/xilinx/kintex7/ClockPlacerRules.xml2default:defaultZ30-318
¨
)Loading package pin functions from %s...
17*device2f
R/home/applications/Xilinx/Vivado/2013.3/data/parts/xilinx/kintex7/PinFunctions.xml2default:defaultZ21-17
ª
Loading package from %s
16*device2y
e/home/applications/Xilinx/Vivado/2013.3/data/parts/xilinx/kintex7/kintex7/xc7k325t/ffg900/Package.xml2default:defaultZ21-16

Loading io standards from %s
15*device2g
S/home/applications/Xilinx/Vivado/2013.3/data/./parts/xilinx/kintex7/IOStandards.xml2default:defaultZ21-15
©
+Loading device configuration modes from %s
14*device2e
Q/home/applications/Xilinx/Vivado/2013.3/data/parts/xilinx/kintex7/ConfigModes.xml2default:defaultZ21-14
^
1Inserted %s IBUFs to IO ports without IO buffers.100*opt2
02default:defaultZ31-140
^
1Inserted %s OBUFs to IO ports without IO buffers.101*opt2
02default:defaultZ31-141
C
Pushed %s inverter(s).
98*opt2
02default:defaultZ31-138
_
 Attempting to get a license: %s
78*common2&
Internal_bitstream2default:defaultZ17-78
]
Failed to get a license: %s
295*common2&
Internal_bitstream2default:defaultZ17-301
–
ZCould not find module '%s'. The XDC file %s will not be read for any cell of this module.
1082*designutils2.
axi_datamover_1024MM_32STR2default:default2é
Ô/home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/axi_jtag_debugger_IPI_example/vivado_prj/project_X/project_X.srcs/sources_1/bd/jtag_dbg_block/ip/jtag_dbg_block_jtag_axi_debugger_ip_0_0/work/jtag_axi_debugger_ip/jtag_axi_debugger_ip.srcs/sources_1/ip/axi_datamover_1024MM_32STR/axi_datamover_1024MM_32STR.xdc2default:defaultZ20-1280
“
ZCould not find module '%s'. The XDC file %s will not be read for any cell of this module.
1082*designutils2-
axi_datamover_128MM_32STR2default:default2ç
Ò/home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/axi_jtag_debugger_IPI_example/vivado_prj/project_X/project_X.srcs/sources_1/bd/jtag_dbg_block/ip/jtag_dbg_block_jtag_axi_debugger_ip_0_0/work/jtag_axi_debugger_ip/jtag_axi_debugger_ip.srcs/sources_1/ip/axi_datamover_128MM_32STR/axi_datamover_128MM_32STR.xdc2default:defaultZ20-1280
“
ZCould not find module '%s'. The XDC file %s will not be read for any cell of this module.
1082*designutils2-
axi_datamover_256MM_32STR2default:default2ç
Ò/home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/axi_jtag_debugger_IPI_example/vivado_prj/project_X/project_X.srcs/sources_1/bd/jtag_dbg_block/ip/jtag_dbg_block_jtag_axi_debugger_ip_0_0/work/jtag_axi_debugger_ip/jtag_axi_debugger_ip.srcs/sources_1/ip/axi_datamover_256MM_32STR/axi_datamover_256MM_32STR.xdc2default:defaultZ20-1280

$Parsing XDC File [%s] for cell '%s'
848*designutils2å
Ð/home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/axi_jtag_debugger_IPI_example/vivado_prj/project_X/project_X.srcs/sources_1/bd/jtag_dbg_block/ip/jtag_dbg_block_jtag_axi_debugger_ip_0_0/work/jtag_axi_debugger_ip/jtag_axi_debugger_ip.srcs/sources_1/ip/axi_datamover_32MM_32STR/axi_datamover_32MM_32STR.xdc2default:default2a
Mjtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U02default:defaultZ20-848
–
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2å
Ð/home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/axi_jtag_debugger_IPI_example/vivado_prj/project_X/project_X.srcs/sources_1/bd/jtag_dbg_block/ip/jtag_dbg_block_jtag_axi_debugger_ip_0_0/work/jtag_axi_debugger_ip/jtag_axi_debugger_ip.srcs/sources_1/ip/axi_datamover_32MM_32STR/axi_datamover_32MM_32STR.xdc2default:default2a
Mjtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U02default:defaultZ20-847
…
$Parsing XDC File [%s] for cell '%s'
848*designutils2ç
Ò/home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/axi_jtag_debugger_IPI_example/vivado_prj/project_X/project_X.srcs/sources_1/bd/jtag_dbg_block/ip/jtag_dbg_block_jtag_axi_debugger_ip_0_0/work/jtag_axi_debugger_ip/jtag_axi_debugger_ip.srcs/sources_1/ip/axi_datamover_512MM_32STR/axi_datamover_512MM_32STR.xdc2default:default2W
Cjtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U02default:defaultZ20-848
Ž
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2ç
Ò/home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/axi_jtag_debugger_IPI_example/vivado_prj/project_X/project_X.srcs/sources_1/bd/jtag_dbg_block/ip/jtag_dbg_block_jtag_axi_debugger_ip_0_0/work/jtag_axi_debugger_ip/jtag_axi_debugger_ip.srcs/sources_1/ip/axi_datamover_512MM_32STR/axi_datamover_512MM_32STR.xdc2default:default2W
Cjtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U02default:defaultZ20-847

ZCould not find module '%s'. The XDC file %s will not be read for any cell of this module.
1082*designutils2,
axi_datamover_64MM_32STR2default:default2å
Ð/home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/axi_jtag_debugger_IPI_example/vivado_prj/project_X/project_X.srcs/sources_1/bd/jtag_dbg_block/ip/jtag_dbg_block_jtag_axi_debugger_ip_0_0/work/jtag_axi_debugger_ip/jtag_axi_debugger_ip.srcs/sources_1/ip/axi_datamover_64MM_32STR/axi_datamover_64MM_32STR.xdc2default:defaultZ20-1280
—
$Parsing XDC File [%s] for cell '%s'
848*designutils2Õ
À/home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/axi_jtag_debugger_IPI_example/vivado_prj/project_X/project_X.srcs/sources_1/bd/jtag_dbg_block/ip/jtag_dbg_block_jtag_axi_debugger_ip_0_0/work/jtag_axi_debugger_ip/jtag_axi_debugger_ip.srcs/sources_1/ip/vio_axi_jtag_dbg/vio_axi_jtag_dbg.xdc2default:default2{
gjtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/u_jtag_axi_debugger_stream_data_if/U_vio_axi_jtag_dbg/inst2default:defaultZ20-848
 
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2Õ
À/home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/axi_jtag_debugger_IPI_example/vivado_prj/project_X/project_X.srcs/sources_1/bd/jtag_dbg_block/ip/jtag_dbg_block_jtag_axi_debugger_ip_0_0/work/jtag_axi_debugger_ip/jtag_axi_debugger_ip.srcs/sources_1/ip/vio_axi_jtag_dbg/vio_axi_jtag_dbg.xdc2default:default2{
gjtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/u_jtag_axi_debugger_stream_data_if/U_vio_axi_jtag_dbg/inst2default:defaultZ20-847
Þ
$Parsing XDC File [%s] for cell '%s'
848*designutils2û
æ/home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/axi_jtag_debugger_IPI_example/vivado_prj/project_X/project_X.srcs/sources_1/bd/jtag_dbg_block/ip/jtag_dbg_block_jtag_axi_debugger_ip_0_0/work/jtag_axi_debugger_ip/jtag_axi_debugger_ip.srcs/sources_1/ip/jtag_axi_debug_fifo_x64/jtag_axi_debug_fifo_x64/jtag_axi_debug_fifo_x64.xdc2default:default2›
†jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/u_jtag_axi_debugger_stream_data_if/u_s2mm_data_gen_axi4_lite/u_jtag_axi_debug_fifo_x64/U02default:defaultZ20-848
¡
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2›
†jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/u_jtag_axi_debugger_stream_data_if/u_s2mm_data_gen_axi4_lite/u_jtag_axi_debug_fifo_x64/U02default:default2)
[get_ports s_aresetn]2default:default2›
†jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/u_jtag_axi_debugger_stream_data_if/u_s2mm_data_gen_axi4_lite/u_jtag_axi_debug_fifo_x64/U02default:default2ý
æ/home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/axi_jtag_debugger_IPI_example/vivado_prj/project_X/project_X.srcs/sources_1/bd/jtag_dbg_block/ip/jtag_dbg_block_jtag_axi_debugger_ip_0_0/work/jtag_axi_debugger_ip/jtag_axi_debugger_ip.srcs/sources_1/ip/jtag_axi_debug_fifo_x64/jtag_axi_debug_fifo_x64/jtag_axi_debug_fifo_x64.xdc2default:default2
532default:default8@Z12-1399
ç
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2û
æ/home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/axi_jtag_debugger_IPI_example/vivado_prj/project_X/project_X.srcs/sources_1/bd/jtag_dbg_block/ip/jtag_dbg_block_jtag_axi_debugger_ip_0_0/work/jtag_axi_debugger_ip/jtag_axi_debugger_ip.srcs/sources_1/ip/jtag_axi_debug_fifo_x64/jtag_axi_debug_fifo_x64/jtag_axi_debug_fifo_x64.xdc2default:default2›
†jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/u_jtag_axi_debugger_stream_data_if/u_s2mm_data_gen_axi4_lite/u_jtag_axi_debug_fifo_x64/U02default:defaultZ20-847
â
$Parsing XDC File [%s] for cell '%s'
848*designutils2û
æ/home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/axi_jtag_debugger_IPI_example/vivado_prj/project_X/project_X.srcs/sources_1/bd/jtag_dbg_block/ip/jtag_dbg_block_jtag_axi_debugger_ip_0_0/work/jtag_axi_debugger_ip/jtag_axi_debugger_ip.srcs/sources_1/ip/jtag_axi_debug_fifo_x64/jtag_axi_debug_fifo_x64/jtag_axi_debug_fifo_x64.xdc2default:default2Ÿ
Šjtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/u_jtag_axi_debugger_stream_data_if/u_mm2s_data_consume_axi4_lite/u_jtag_axi_debug_fifo_x64/U02default:defaultZ20-848
©
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2Ÿ
Šjtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/u_jtag_axi_debugger_stream_data_if/u_mm2s_data_consume_axi4_lite/u_jtag_axi_debug_fifo_x64/U02default:default2)
[get_ports s_aresetn]2default:default2Ÿ
Šjtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/u_jtag_axi_debugger_stream_data_if/u_mm2s_data_consume_axi4_lite/u_jtag_axi_debug_fifo_x64/U02default:default2ý
æ/home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/axi_jtag_debugger_IPI_example/vivado_prj/project_X/project_X.srcs/sources_1/bd/jtag_dbg_block/ip/jtag_dbg_block_jtag_axi_debugger_ip_0_0/work/jtag_axi_debugger_ip/jtag_axi_debugger_ip.srcs/sources_1/ip/jtag_axi_debug_fifo_x64/jtag_axi_debug_fifo_x64/jtag_axi_debug_fifo_x64.xdc2default:default2
532default:default8@Z12-1399
ë
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2û
æ/home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/axi_jtag_debugger_IPI_example/vivado_prj/project_X/project_X.srcs/sources_1/bd/jtag_dbg_block/ip/jtag_dbg_block_jtag_axi_debugger_ip_0_0/work/jtag_axi_debugger_ip/jtag_axi_debugger_ip.srcs/sources_1/ip/jtag_axi_debug_fifo_x64/jtag_axi_debug_fifo_x64/jtag_axi_debug_fifo_x64.xdc2default:default2Ÿ
Šjtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/u_jtag_axi_debugger_stream_data_if/u_mm2s_data_consume_axi4_lite/u_jtag_axi_debug_fifo_x64/U02default:defaultZ20-847
Ù
$Parsing XDC File [%s] for cell '%s'
848*designutils2û
æ/home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/axi_jtag_debugger_IPI_example/vivado_prj/project_X/project_X.srcs/sources_1/bd/jtag_dbg_block/ip/jtag_dbg_block_jtag_axi_debugger_ip_0_0/work/jtag_axi_debugger_ip/jtag_axi_debugger_ip.srcs/sources_1/ip/jtag_axi_debug_fifo_x64/jtag_axi_debug_fifo_x64/jtag_axi_debug_fifo_x64.xdc2default:default2–
jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/u_jtag_axi_debugger_stream_data_if/u_s2mm_data_gen_axi4/u_jtag_axi_debug_fifo_x64/U02default:defaultZ20-848
—
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2–
jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/u_jtag_axi_debugger_stream_data_if/u_s2mm_data_gen_axi4/u_jtag_axi_debug_fifo_x64/U02default:default2)
[get_ports s_aresetn]2default:default2–
jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/u_jtag_axi_debugger_stream_data_if/u_s2mm_data_gen_axi4/u_jtag_axi_debug_fifo_x64/U02default:default2ý
æ/home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/axi_jtag_debugger_IPI_example/vivado_prj/project_X/project_X.srcs/sources_1/bd/jtag_dbg_block/ip/jtag_dbg_block_jtag_axi_debugger_ip_0_0/work/jtag_axi_debugger_ip/jtag_axi_debugger_ip.srcs/sources_1/ip/jtag_axi_debug_fifo_x64/jtag_axi_debug_fifo_x64/jtag_axi_debug_fifo_x64.xdc2default:default2
532default:default8@Z12-1399
â
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2û
æ/home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/axi_jtag_debugger_IPI_example/vivado_prj/project_X/project_X.srcs/sources_1/bd/jtag_dbg_block/ip/jtag_dbg_block_jtag_axi_debugger_ip_0_0/work/jtag_axi_debugger_ip/jtag_axi_debugger_ip.srcs/sources_1/ip/jtag_axi_debug_fifo_x64/jtag_axi_debug_fifo_x64/jtag_axi_debug_fifo_x64.xdc2default:default2–
jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/u_jtag_axi_debugger_stream_data_if/u_s2mm_data_gen_axi4/u_jtag_axi_debug_fifo_x64/U02default:defaultZ20-847
Ý
$Parsing XDC File [%s] for cell '%s'
848*designutils2û
æ/home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/axi_jtag_debugger_IPI_example/vivado_prj/project_X/project_X.srcs/sources_1/bd/jtag_dbg_block/ip/jtag_dbg_block_jtag_axi_debugger_ip_0_0/work/jtag_axi_debugger_ip/jtag_axi_debugger_ip.srcs/sources_1/ip/jtag_axi_debug_fifo_x64/jtag_axi_debug_fifo_x64/jtag_axi_debug_fifo_x64.xdc2default:default2š
…jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/u_jtag_axi_debugger_stream_data_if/u_mm2s_data_consume_axi4/u_jtag_axi_debug_fifo_x64/U02default:defaultZ20-848
Ÿ
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2š
…jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/u_jtag_axi_debugger_stream_data_if/u_mm2s_data_consume_axi4/u_jtag_axi_debug_fifo_x64/U02default:default2)
[get_ports s_aresetn]2default:default2š
…jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/u_jtag_axi_debugger_stream_data_if/u_mm2s_data_consume_axi4/u_jtag_axi_debug_fifo_x64/U02default:default2ý
æ/home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/axi_jtag_debugger_IPI_example/vivado_prj/project_X/project_X.srcs/sources_1/bd/jtag_dbg_block/ip/jtag_dbg_block_jtag_axi_debugger_ip_0_0/work/jtag_axi_debugger_ip/jtag_axi_debugger_ip.srcs/sources_1/ip/jtag_axi_debug_fifo_x64/jtag_axi_debug_fifo_x64/jtag_axi_debug_fifo_x64.xdc2default:default2
532default:default8@Z12-1399
æ
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2û
æ/home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/axi_jtag_debugger_IPI_example/vivado_prj/project_X/project_X.srcs/sources_1/bd/jtag_dbg_block/ip/jtag_dbg_block_jtag_axi_debugger_ip_0_0/work/jtag_axi_debugger_ip/jtag_axi_debugger_ip.srcs/sources_1/ip/jtag_axi_debug_fifo_x64/jtag_axi_debug_fifo_x64/jtag_axi_debug_fifo_x64.xdc2default:default2š
…jtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/u_jtag_axi_debugger_stream_data_if/u_mm2s_data_consume_axi4/u_jtag_axi_debug_fifo_x64/U02default:defaultZ20-847
¸
$Parsing XDC File [%s] for cell '%s'
848*designutils2¿
ª/home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/axi_jtag_debugger_IPI_example/vivado_prj/project_X/project_X.srcs/sources_1/bd/jtag_dbg_block/ip/jtag_dbg_block_mig_7series_0_0/jtag_dbg_block_mig_7series_0_0/user_design/constraints/jtag_dbg_block_mig_7series_0_0.xdc2default:default22
jtag_dbg_block_i/mig_7series_02default:defaultZ20-848
¸
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2n
Xjtag_dbg_block_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_2	2default:default2Á
ª/home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/axi_jtag_debugger_IPI_example/vivado_prj/project_X/project_X.srcs/sources_1/bd/jtag_dbg_block/ip/jtag_dbg_block_mig_7series_0_0/jtag_dbg_block_mig_7series_0_0/user_design/constraints/jtag_dbg_block_mig_7series_0_0.xdc2default:default2
8172default:default8@Z18-402
¸
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2n
Xjtag_dbg_block_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_3	2default:default2Á
ª/home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/axi_jtag_debugger_IPI_example/vivado_prj/project_X/project_X.srcs/sources_1/bd/jtag_dbg_block/ip/jtag_dbg_block_mig_7series_0_0/jtag_dbg_block_mig_7series_0_0/user_design/constraints/jtag_dbg_block_mig_7series_0_0.xdc2default:default2
8172default:default8@Z18-402
¸
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2n
Xjtag_dbg_block_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_4	2default:default2Á
ª/home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/axi_jtag_debugger_IPI_example/vivado_prj/project_X/project_X.srcs/sources_1/bd/jtag_dbg_block/ip/jtag_dbg_block_mig_7series_0_0/jtag_dbg_block_mig_7series_0_0/user_design/constraints/jtag_dbg_block_mig_7series_0_0.xdc2default:default2
8172default:default8@Z18-402
¸
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2n
Xjtag_dbg_block_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_5	2default:default2Á
ª/home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/axi_jtag_debugger_IPI_example/vivado_prj/project_X/project_X.srcs/sources_1/bd/jtag_dbg_block/ip/jtag_dbg_block_mig_7series_0_0/jtag_dbg_block_mig_7series_0_0/user_design/constraints/jtag_dbg_block_mig_7series_0_0.xdc2default:default2
8172default:default8@Z18-402
¼
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2r
\jtag_dbg_block_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_reg_i_1	2default:default2Á
ª/home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/axi_jtag_debugger_IPI_example/vivado_prj/project_X/project_X.srcs/sources_1/bd/jtag_dbg_block/ip/jtag_dbg_block_mig_7series_0_0/jtag_dbg_block_mig_7series_0_0/user_design/constraints/jtag_dbg_block_mig_7series_0_0.xdc2default:default2
8172default:default8@Z18-402
Ç
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2}
gjtag_dbg_block_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_i_1	2default:default2Á
ª/home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/axi_jtag_debugger_IPI_example/vivado_prj/project_X/project_X.srcs/sources_1/bd/jtag_dbg_block/ip/jtag_dbg_block_mig_7series_0_0/jtag_dbg_block_mig_7series_0_0/user_design/constraints/jtag_dbg_block_mig_7series_0_0.xdc2default:default2
8172default:default8@Z18-402
È
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2~
hjtag_dbg_block_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_i_1	2default:default2Á
ª/home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/axi_jtag_debugger_IPI_example/vivado_prj/project_X/project_X.srcs/sources_1/bd/jtag_dbg_block/ip/jtag_dbg_block_mig_7series_0_0/jtag_dbg_block_mig_7series_0_0/user_design/constraints/jtag_dbg_block_mig_7series_0_0.xdc2default:default2
8172default:default8@Z18-402
¯
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2e
Ojtag_dbg_block_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1	2default:default2Á
ª/home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/axi_jtag_debugger_IPI_example/vivado_prj/project_X/project_X.srcs/sources_1/bd/jtag_dbg_block/ip/jtag_dbg_block_mig_7series_0_0/jtag_dbg_block_mig_7series_0_0/user_design/constraints/jtag_dbg_block_mig_7series_0_0.xdc2default:default2
8172default:default8@Z18-402
¯
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2e
Ojtag_dbg_block_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[10]_i_1	2default:default2Á
ª/home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/axi_jtag_debugger_IPI_example/vivado_prj/project_X/project_X.srcs/sources_1/bd/jtag_dbg_block/ip/jtag_dbg_block_mig_7series_0_0/jtag_dbg_block_mig_7series_0_0/user_design/constraints/jtag_dbg_block_mig_7series_0_0.xdc2default:default2
8172default:default8@Z18-402
®
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2d
Njtag_dbg_block_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[9]_i_1	2default:default2Á
ª/home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/axi_jtag_debugger_IPI_example/vivado_prj/project_X/project_X.srcs/sources_1/bd/jtag_dbg_block/ip/jtag_dbg_block_mig_7series_0_0/jtag_dbg_block_mig_7series_0_0/user_design/constraints/jtag_dbg_block_mig_7series_0_0.xdc2default:default2
8172default:default8@Z18-402
®
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2d
Njtag_dbg_block_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[8]_i_1	2default:default2Á
ª/home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/axi_jtag_debugger_IPI_example/vivado_prj/project_X/project_X.srcs/sources_1/bd/jtag_dbg_block/ip/jtag_dbg_block_mig_7series_0_0/jtag_dbg_block_mig_7series_0_0/user_design/constraints/jtag_dbg_block_mig_7series_0_0.xdc2default:default2
8172default:default8@Z18-402
®
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2d
Njtag_dbg_block_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[7]_i_1	2default:default2Á
ª/home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/axi_jtag_debugger_IPI_example/vivado_prj/project_X/project_X.srcs/sources_1/bd/jtag_dbg_block/ip/jtag_dbg_block_mig_7series_0_0/jtag_dbg_block_mig_7series_0_0/user_design/constraints/jtag_dbg_block_mig_7series_0_0.xdc2default:default2
8172default:default8@Z18-402
®
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2d
Njtag_dbg_block_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[6]_i_1	2default:default2Á
ª/home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/axi_jtag_debugger_IPI_example/vivado_prj/project_X/project_X.srcs/sources_1/bd/jtag_dbg_block/ip/jtag_dbg_block_mig_7series_0_0/jtag_dbg_block_mig_7series_0_0/user_design/constraints/jtag_dbg_block_mig_7series_0_0.xdc2default:default2
8172default:default8@Z18-402
®
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2d
Njtag_dbg_block_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[5]_i_1	2default:default2Á
ª/home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/axi_jtag_debugger_IPI_example/vivado_prj/project_X/project_X.srcs/sources_1/bd/jtag_dbg_block/ip/jtag_dbg_block_mig_7series_0_0/jtag_dbg_block_mig_7series_0_0/user_design/constraints/jtag_dbg_block_mig_7series_0_0.xdc2default:default2
8172default:default8@Z18-402
®
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2d
Njtag_dbg_block_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[4]_i_1	2default:default2Á
ª/home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/axi_jtag_debugger_IPI_example/vivado_prj/project_X/project_X.srcs/sources_1/bd/jtag_dbg_block/ip/jtag_dbg_block_mig_7series_0_0/jtag_dbg_block_mig_7series_0_0/user_design/constraints/jtag_dbg_block_mig_7series_0_0.xdc2default:default2
8172default:default8@Z18-402
®
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2d
Njtag_dbg_block_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[3]_i_1	2default:default2Á
ª/home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/axi_jtag_debugger_IPI_example/vivado_prj/project_X/project_X.srcs/sources_1/bd/jtag_dbg_block/ip/jtag_dbg_block_mig_7series_0_0/jtag_dbg_block_mig_7series_0_0/user_design/constraints/jtag_dbg_block_mig_7series_0_0.xdc2default:default2
8172default:default8@Z18-402
®
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2d
Njtag_dbg_block_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[2]_i_1	2default:default2Á
ª/home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/axi_jtag_debugger_IPI_example/vivado_prj/project_X/project_X.srcs/sources_1/bd/jtag_dbg_block/ip/jtag_dbg_block_mig_7series_0_0/jtag_dbg_block_mig_7series_0_0/user_design/constraints/jtag_dbg_block_mig_7series_0_0.xdc2default:default2
8172default:default8@Z18-402
®
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2d
Njtag_dbg_block_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[1]_i_1	2default:default2Á
ª/home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/axi_jtag_debugger_IPI_example/vivado_prj/project_X/project_X.srcs/sources_1/bd/jtag_dbg_block/ip/jtag_dbg_block_mig_7series_0_0/jtag_dbg_block_mig_7series_0_0/user_design/constraints/jtag_dbg_block_mig_7series_0_0.xdc2default:default2
8172default:default8@Z18-402
®
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2d
Njtag_dbg_block_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[0]_i_1	2default:default2Á
ª/home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/axi_jtag_debugger_IPI_example/vivado_prj/project_X/project_X.srcs/sources_1/bd/jtag_dbg_block/ip/jtag_dbg_block_mig_7series_0_0/jtag_dbg_block_mig_7series_0_0/user_design/constraints/jtag_dbg_block_mig_7series_0_0.xdc2default:default2
8172default:default8@Z18-402
Á
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2¿
ª/home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/axi_jtag_debugger_IPI_example/vivado_prj/project_X/project_X.srcs/sources_1/bd/jtag_dbg_block/ip/jtag_dbg_block_mig_7series_0_0/jtag_dbg_block_mig_7series_0_0/user_design/constraints/jtag_dbg_block_mig_7series_0_0.xdc2default:default22
jtag_dbg_block_i/mig_7series_02default:defaultZ20-847
‡
$Parsing XDC File [%s] for cell '%s'
848*designutils2Ž
ù/home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/axi_jtag_debugger_IPI_example/vivado_prj/project_X/project_X.srcs/sources_1/bd/jtag_dbg_block/ip/jtag_dbg_block_mig_7series_0_0/jtag_dbg_block_mig_7series_0_0_board.xdc2default:default22
jtag_dbg_block_i/mig_7series_02default:defaultZ20-848

-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2Ž
ù/home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/axi_jtag_debugger_IPI_example/vivado_prj/project_X/project_X.srcs/sources_1/bd/jtag_dbg_block/ip/jtag_dbg_block_mig_7series_0_0/jtag_dbg_block_mig_7series_0_0_board.xdc2default:default22
jtag_dbg_block_i/mig_7series_02default:defaultZ20-847

$Parsing XDC File [%s] for cell '%s'
848*designutils2
û/home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/axi_jtag_debugger_IPI_example/vivado_prj/project_X/project_X.srcs/sources_1/bd/jtag_dbg_block/ip/jtag_dbg_block_proc_sys_reset_0/jtag_dbg_block_proc_sys_reset_0_board.xdc2default:default26
"jtag_dbg_block_i/proc_sys_reset/U02default:defaultZ20-848
–
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2
û/home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/axi_jtag_debugger_IPI_example/vivado_prj/project_X/project_X.srcs/sources_1/bd/jtag_dbg_block/ip/jtag_dbg_block_proc_sys_reset_0/jtag_dbg_block_proc_sys_reset_0_board.xdc2default:default26
"jtag_dbg_block_i/proc_sys_reset/U02default:defaultZ20-847
‡
$Parsing XDC File [%s] for cell '%s'
848*designutils2Š
õ/home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/axi_jtag_debugger_IPI_example/vivado_prj/project_X/project_X.srcs/sources_1/bd/jtag_dbg_block/ip/jtag_dbg_block_proc_sys_reset_0/jtag_dbg_block_proc_sys_reset_0.xdc2default:default26
"jtag_dbg_block_i/proc_sys_reset/U02default:defaultZ20-848
ç
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead26
"jtag_dbg_block_i/proc_sys_reset/U02default:default2,
[get_ports ext_reset_in]2default:default26
"jtag_dbg_block_i/proc_sys_reset/U02default:default2Œ
õ/home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/axi_jtag_debugger_IPI_example/vivado_prj/project_X/project_X.srcs/sources_1/bd/jtag_dbg_block/ip/jtag_dbg_block_proc_sys_reset_0/jtag_dbg_block_proc_sys_reset_0.xdc2default:default2
552default:default8@Z12-1399

-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2Š
õ/home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/axi_jtag_debugger_IPI_example/vivado_prj/project_X/project_X.srcs/sources_1/bd/jtag_dbg_block/ip/jtag_dbg_block_proc_sys_reset_0/jtag_dbg_block_proc_sys_reset_0.xdc2default:default26
"jtag_dbg_block_i/proc_sys_reset/U02default:defaultZ20-847

ZCould not find module '%s'. The XDC file %s will not be read for any cell of this module.
1082*designutils2.
axi_datamover_1024MM_32STR2default:default2ð
Û/home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/axi_jtag_debugger_IPI_example/vivado_prj/project_X/project_X.srcs/sources_1/bd/jtag_dbg_block/ip/jtag_dbg_block_jtag_axi_debugger_ip_0_0/work/jtag_axi_debugger_ip/jtag_axi_debugger_ip.srcs/sources_1/ip/axi_datamover_1024MM_32STR/axi_datamover_1024MM_32STR_clocks.xdc2default:defaultZ20-1280
š
ZCould not find module '%s'. The XDC file %s will not be read for any cell of this module.
1082*designutils2-
axi_datamover_128MM_32STR2default:default2î
Ù/home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/axi_jtag_debugger_IPI_example/vivado_prj/project_X/project_X.srcs/sources_1/bd/jtag_dbg_block/ip/jtag_dbg_block_jtag_axi_debugger_ip_0_0/work/jtag_axi_debugger_ip/jtag_axi_debugger_ip.srcs/sources_1/ip/axi_datamover_128MM_32STR/axi_datamover_128MM_32STR_clocks.xdc2default:defaultZ20-1280
š
ZCould not find module '%s'. The XDC file %s will not be read for any cell of this module.
1082*designutils2-
axi_datamover_256MM_32STR2default:default2î
Ù/home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/axi_jtag_debugger_IPI_example/vivado_prj/project_X/project_X.srcs/sources_1/bd/jtag_dbg_block/ip/jtag_dbg_block_jtag_axi_debugger_ip_0_0/work/jtag_axi_debugger_ip/jtag_axi_debugger_ip.srcs/sources_1/ip/axi_datamover_256MM_32STR/axi_datamover_256MM_32STR_clocks.xdc2default:defaultZ20-1280
”
$Parsing XDC File [%s] for cell '%s'
848*designutils2ì
×/home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/axi_jtag_debugger_IPI_example/vivado_prj/project_X/project_X.srcs/sources_1/bd/jtag_dbg_block/ip/jtag_dbg_block_jtag_axi_debugger_ip_0_0/work/jtag_axi_debugger_ip/jtag_axi_debugger_ip.srcs/sources_1/ip/axi_datamover_32MM_32STR/axi_datamover_32MM_32STR_clocks.xdc2default:default2a
Mjtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U02default:defaultZ20-848

-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2ì
×/home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/axi_jtag_debugger_IPI_example/vivado_prj/project_X/project_X.srcs/sources_1/bd/jtag_dbg_block/ip/jtag_dbg_block_jtag_axi_debugger_ip_0_0/work/jtag_axi_debugger_ip/jtag_axi_debugger_ip.srcs/sources_1/ip/axi_datamover_32MM_32STR/axi_datamover_32MM_32STR_clocks.xdc2default:default2a
Mjtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/genblk2_0.axi_data_mover_inst/U02default:defaultZ20-847
Œ
$Parsing XDC File [%s] for cell '%s'
848*designutils2î
Ù/home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/axi_jtag_debugger_IPI_example/vivado_prj/project_X/project_X.srcs/sources_1/bd/jtag_dbg_block/ip/jtag_dbg_block_jtag_axi_debugger_ip_0_0/work/jtag_axi_debugger_ip/jtag_axi_debugger_ip.srcs/sources_1/ip/axi_datamover_512MM_32STR/axi_datamover_512MM_32STR_clocks.xdc2default:default2W
Cjtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U02default:defaultZ20-848
•
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2î
Ù/home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/axi_jtag_debugger_IPI_example/vivado_prj/project_X/project_X.srcs/sources_1/bd/jtag_dbg_block/ip/jtag_dbg_block_jtag_axi_debugger_ip_0_0/work/jtag_axi_debugger_ip/jtag_axi_debugger_ip.srcs/sources_1/ip/axi_datamover_512MM_32STR/axi_datamover_512MM_32STR_clocks.xdc2default:default2W
Cjtag_dbg_block_i/jtag_axi_debugger_ip_0/inst/axi_data_mover_inst/U02default:defaultZ20-847
—
ZCould not find module '%s'. The XDC file %s will not be read for any cell of this module.
1082*designutils2,
axi_datamover_64MM_32STR2default:default2ì
×/home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/axi_jtag_debugger_IPI_example/vivado_prj/project_X/project_X.srcs/sources_1/bd/jtag_dbg_block/ip/jtag_dbg_block_jtag_axi_debugger_ip_0_0/work/jtag_axi_debugger_ip/jtag_axi_debugger_ip.srcs/sources_1/ip/axi_datamover_64MM_32STR/axi_datamover_64MM_32STR_clocks.xdc2default:defaultZ20-1280
Ÿ
Parsing XDC File [%s]
179*designutils2è
Ó/home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/axi_jtag_debugger_IPI_example/vivado_prj/project_X/project_X.runs/impl_1/.Xil/Vivado-21647-centosMC/dcp/jtag_dbg_block_wrapper.xdc2default:defaultZ20-179
¨
Finished Parsing XDC File [%s]
178*designutils2è
Ó/home/sanjayr/projects/KC705/JTAG_VIO_AXI_DEBUGGER/Vivado_2013.3_test_common_dir/axi_jtag_debugger_IPI_example/vivado_prj/project_X/project_X.runs/impl_1/.Xil/Vivado-21647-centosMC/dcp/jtag_dbg_block_wrapper.xdc2default:defaultZ20-178
|
MSuccessfully populated the BRAM INIT strings from the following elf files: %s96*memdata2
 2default:defaultZ28-143
œ
!Unisim Transformation Summary:
%s111*project2ß
Ê  A total of 530 instances were transformed.
  IOBUFDS_DCIEN => IOBUFDS_DCIEN (IBUFDS_IBUFDISABLE_INT, IBUFDS_IBUFDISABLE_INT, OBUFTDS_DCIEN, OBUFTDS_DCIEN, INV): 8 instances
  IOBUF_DCIEN => IOBUF_DCIEN (OBUFT_DCIEN, IBUF_IBUFDISABLE): 64 instances
  LUT6_2 => LUT6_2 (LUT6, LUT5): 28 instances
  OBUFDS => OBUFDS_DUAL_BUF (OBUFDS, OBUFDS, INV): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 429 instances
2default:defaultZ1-111
ü
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2!
link_design: 2default:default2
00:00:252default:default2
00:00:262default:default2
1556.0592default:default2
764.4492default:defaultZ17-268


End Record