
---------- Begin Simulation Statistics ----------
final_tick                                35817241250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    394                       # Simulator instruction rate (inst/s)
host_mem_usage                               14808792                       # Number of bytes of host memory used
host_op_rate                                      403                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 81737.36                       # Real time elapsed on the host
host_tick_rate                                 263551                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    32204358                       # Number of instructions simulated
sim_ops                                      32921443                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.021542                       # Number of seconds simulated
sim_ticks                                 21541931250                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.235000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 1571831                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1616528                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                154                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              9802                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1594173                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              11685                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           14337                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             2652                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1689013                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   25828                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         4119                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     9933366                       # Number of instructions committed
system.cpu.committedOps                      10056524                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.416953                       # CPI: cycles per instruction
system.cpu.discardedOps                         35702                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            5059510                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            301213                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          3098580                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        10662800                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.292658                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      144                       # number of quiesce instructions executed
system.cpu.numCycles                         33941846                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       144                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 6580573     65.44%     65.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                   4225      0.04%     65.48% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::MemRead                 318777      3.17%     68.65% # Class of committed instruction
system.cpu.op_class_0::MemWrite               3152949     31.35%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 10056524                       # Class of committed instruction
system.cpu.quiesceCycles                       525244                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        23279046                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1858                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2936557                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  35817241250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  35817241250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  35817241250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  35817241250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              936920                       # Transaction distribution
system.membus.trans_dist::ReadResp             938384                       # Transaction distribution
system.membus.trans_dist::WriteReq             549248                       # Transaction distribution
system.membus.trans_dist::WriteResp            549248                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1163                       # Transaction distribution
system.membus.trans_dist::WriteClean               17                       # Transaction distribution
system.membus.trans_dist::CleanEvict              665                       # Transaction distribution
system.membus.trans_dist::ReadExReq               526                       # Transaction distribution
system.membus.trans_dist::ReadExResp              526                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            175                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1289                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq      1466368                       # Transaction distribution
system.membus.trans_dist::InvalidateReq       1466368                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          368                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          368                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           33                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         8032                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      2938160                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        31568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      2977793                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      2932736                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      2932736                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5910897                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        11200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        11200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port          960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        16064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       190720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        44176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       251920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     93847552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     93847552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                94110672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4422175                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000003                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.001842                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4422160    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      15      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             4422175                       # Request fanout histogram
system.membus.reqLayer6.occupancy          7473758655                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              34.7                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            39944750                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              326500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             8065750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  35817241250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           31771100                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         5716599629                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             26.5                       # Layer utilization (%)
system.membus.respLayer3.occupancy             878750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  35817241250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  35817241250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2.system.acctest.elem_matrix2     16252928                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2_dma      8388608                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::total     24641536                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2.system.acctest.elem_matrix2      9437184                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2_dma     15204352                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::total     24641536                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2.system.acctest.elem_matrix2      4063232                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2_dma       262144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::total      4325376                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2.system.acctest.elem_matrix2      2359296                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2_dma       475136                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::total      2834432                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2.system.acctest.elem_matrix2    754478687                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2_dma    389408354                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::total   1143887041                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2.system.acctest.elem_matrix2    438084399                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2_dma    705802642                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::total   1143887041                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2.system.acctest.elem_matrix2   1192563086                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2_dma   1095210997                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::total   2287774082                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  35817241250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix3.system.acctest.elem_matrix3     16252928                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix3_dma      8388608                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::total     24641536                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3.system.acctest.elem_matrix3      9437184                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3_dma     15204352                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::total     24641536                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix3.system.acctest.elem_matrix3      4063232                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix3_dma       262144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::total      4325376                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3.system.acctest.elem_matrix3      2359296                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3_dma       475136                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::total      2834432                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix3.system.acctest.elem_matrix3    754478687                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix3_dma    389408354                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::total   1143887041                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3.system.acctest.elem_matrix3    438084399                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3_dma    705802642                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::total   1143887041                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3.system.acctest.elem_matrix3   1192563086                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3_dma   1095210997                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::total   2287774082                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  35817241250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1062912                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1062912                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      1885608                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      1885608                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4998                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio         2880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio         4970                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio         2880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio         5040                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio         2880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio         5040                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        31568                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1462272                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1462272                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port      1454080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::total      1454080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port      1474560                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::total      1474560                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port      1474560                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::total      1474560                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      5897040                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7854                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio         3168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio         7810                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio         3168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio         7920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio         3168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio         7920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        44176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     23396352                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     23396352                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port     23265280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::total     23265280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port     23592960                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::total     23592960                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port     23592960                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::total     23592960                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     93891728                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        10065725375                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             46.7                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   7995522659                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         37.1                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   5074344000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         23.6                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  35817241250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  35817241250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  35817241250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  35817241250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  35817241250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  35817241250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  35817241250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  35817241250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  35817241250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  35817241250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  35817241250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       934912                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       934912                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       531456                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       531456                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       731136                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]       727040                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]       737280                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.membus.slave[7]       737280                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      2932736                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     23396352                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]     23265280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]     23592960                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.membus.slave[7]     23592960                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     93847552                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      2291223                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      2291223    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      2291223                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   4742373250                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         22.0                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   5206016000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         24.2                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  35817241250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  35817241250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  35817241250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  35817241250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  35817241250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     16252928                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      8650752                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     24903680                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      9437184                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     14745600                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     24182784                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4063232                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       270336                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4333568                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2359296                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       460800                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2820096                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    754478687                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    401577366                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1156056052                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    438084399                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    684506873                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1122591272                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1192563086                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1086084239                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   2278647324                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  35817241250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  35817241250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  35817241250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  35817241250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  35817241250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  35817241250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  35817241250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  35817241250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1.system.acctest.elem_matrix1     16252928                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1_dma      8585216                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::total     24838144                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1.system.acctest.elem_matrix1      9437184                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1_dma     14680064                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::total     24117248                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1.system.acctest.elem_matrix1      4063232                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1_dma       268288                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::total      4331520                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1.system.acctest.elem_matrix1      2359296                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1_dma       458752                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::total      2818048                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1.system.acctest.elem_matrix1    754478687                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1_dma    398535113                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::total   1153013800                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1.system.acctest.elem_matrix1    438084399                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1_dma    681464620                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::total   1119549019                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1.system.acctest.elem_matrix1   1192563086                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1_dma   1079999733                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::total   2272562819                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  35817241250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  35817241250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  35817241250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  35817241250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  35817241250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  35817241250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  35817241250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  35817241250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  35817241250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  35817241250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  35817241250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        11200                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data          960                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        12160                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        11200                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        11200                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          175                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           15                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          190                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       519916                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        44564                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         564480                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       519916                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       519916                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       519916                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        44564                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        564480                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  35817241250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  35817241250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  35817241250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  35817241250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  35817241250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  35817241250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  35817241250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  35817241250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  35817241250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  35817241250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  35817241250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  35817241250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  35817241250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  35817241250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     14745600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix1_dma     14680064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix2_dma     15204352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix3_dma     15204352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         115200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           59949568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        75520                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      8650752                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix1_dma      8585216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix2_dma      8388608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix3_dma      8388608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        34088704                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       230400                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix1_dma       229376                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix2_dma       237568                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix3_dma       237568                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1800                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              936712                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1180                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       135168                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix1_dma       134144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix2_dma       131072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix3_dma       131072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             532636                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    684506873                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix1_dma    681464620                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix2_dma    705802642                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix3_dma    705802642                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           5347710                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2782924488                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3505721                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    401577366                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix1_dma    398535113                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix2_dma    389408354                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix3_dma    389408354                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1582434908                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3505721                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1086084239                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix1_dma   1079999733                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix2_dma   1095210997                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix3_dma   1095210997                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          5347710                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4365359396                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1180.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    365507.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix1_dma::samples    363473.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix2_dma::samples    368640.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix3_dma::samples    368486.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1799.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000398682750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3488                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3488                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1719887                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             560234                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      936712                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     532636                       # Number of write requests accepted
system.mem_ctrls.readBursts                    936712                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   532636                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    263                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             58523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             58527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             58542                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             58536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             58540                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             58546                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             58551                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             58523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             58520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             58539                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            58523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            58506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            58509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            58530                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            58505                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            58529                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             33293                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             33279                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             33288                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             33292                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             33291                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             33297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             33306                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             33280                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             33276                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             33278                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            33286                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            33287                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            33306                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            33304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            33291                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            33291                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.40                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  30201135055                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 4682245000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             54782921305                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32250.70                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58500.70                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      1280                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   873282                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  495643                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.05                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                936712                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               532636                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1958                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1253                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2689                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    3939                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  824002                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   36553                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   32947                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   32753                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     354                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  13250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  27006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  45674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  41574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  29692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  24481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  32217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  36561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  30703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  22792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  18178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  15104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   6240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   6230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   5841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   5534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   5463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   5076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   5042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   4821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   5112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   4756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   5111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   5375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   4442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   5053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   4522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   4283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   4279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   4760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   4266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   4328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   4894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   2441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   2215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   3279                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       100169                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    938.623007                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   861.173167                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   235.429125                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2517      2.51%      2.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2357      2.35%      4.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1480      1.48%      6.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1699      1.70%      8.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1920      1.92%      9.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1526      1.52%     11.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1404      1.40%     12.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1768      1.77%     14.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        85498     85.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       100169                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3488                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     268.480791                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1269.005929                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          3244     93.00%     93.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279          114      3.27%     96.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            2      0.06%     96.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327           32      0.92%     97.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            8      0.23%     97.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7423           80      2.29%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-9471            2      0.06%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9984-10239            1      0.03%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-11519            5      0.14%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3488                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3488                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     152.707856                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     96.157760                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    191.716135                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            585     16.77%     16.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63           124      3.56%     20.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95          1131     32.43%     52.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127          703     20.15%     72.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159           90      2.58%     75.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191           81      2.32%     77.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223           35      1.00%     78.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255          126      3.61%     82.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287          209      5.99%     88.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319          115      3.30%     91.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351           71      2.04%     93.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383           31      0.89%     94.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415           15      0.43%     95.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447           11      0.32%     95.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479           12      0.34%     95.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511           13      0.37%     96.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            5      0.14%     96.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            4      0.11%     96.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            1      0.03%     96.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            4      0.11%     96.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            2      0.06%     96.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            3      0.09%     96.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          117      3.35%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3488                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               59932736                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   16832                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                34089280                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                59949568                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             34088704                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2782.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1582.46                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2782.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1582.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        34.10                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    21.74                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   12.36                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   21541865000                       # Total gap between requests
system.mem_ctrls.avgGap                      14660.83                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     14741696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix1_dma     14677056                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix2_dma     15204352                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix3_dma     15194496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       115136                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        77056                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      8650752                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix1_dma      8585216                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix2_dma      8388608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix3_dma      8387648                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 684325645.129890561104                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix1_dma 681324985.660234093666                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix2_dma 705802642.462708592415                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix3_dma 705345116.167335271835                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 5344738.995952370577                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3577023.763828045689                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 401577365.539127349854                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix1_dma 398535112.769891500473                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix2_dma 389408354.462184071541                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix3_dma 389363790.212634742260                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       230400                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix1_dma       229376                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix2_dma       237568                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix3_dma       237568                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1800                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1180                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       135168                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix1_dma       134144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix2_dma       131072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix3_dma       131072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  13458775450                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix1_dma  13398891335                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix2_dma  13876917650                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix3_dma  13881514630                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    166822240                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  28744903095                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  80725288500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix1_dma  77290026415                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix2_dma  51299504375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix3_dma 214096777875                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58414.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix1_dma     58414.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix2_dma     58412.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix3_dma     58431.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     92679.02                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  24360087.37                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    597221.89                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix1_dma    576172.07                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix2_dma    391384.16                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix3_dma   1633428.79                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4359145450                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1165290000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  16018410175                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  35817241250                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 288                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           144                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     2280087.673611                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    1907791.519615                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          144    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1375125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      7545625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             144                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     35488908625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    328332625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  35817241250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      5319480                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          5319480                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      5319480                       # number of overall hits
system.cpu.icache.overall_hits::total         5319480                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          175                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            175                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          175                       # number of overall misses
system.cpu.icache.overall_misses::total           175                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      7600625                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      7600625                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      7600625                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      7600625                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      5319655                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      5319655                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      5319655                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      5319655                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000033                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000033                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43432.142857                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43432.142857                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43432.142857                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43432.142857                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          175                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          175                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          175                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          175                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      7325000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7325000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      7325000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7325000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000033                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000033                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000033                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000033                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41857.142857                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41857.142857                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41857.142857                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41857.142857                       # average overall mshr miss latency
system.cpu.icache.replacements                     18                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      5319480                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         5319480                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          175                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           175                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      7600625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      7600625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      5319655                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      5319655                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43432.142857                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43432.142857                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          175                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          175                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      7325000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7325000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41857.142857                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41857.142857                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  35817241250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           305.545836                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              329836                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                18                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          18324.222222                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   305.545836                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.596769                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.596769                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          309                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          307                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.603516                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          10639485                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         10639485                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  35817241250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  35817241250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  35817241250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       511394                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           511394                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       511394                       # number of overall hits
system.cpu.dcache.overall_hits::total          511394                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         2305                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2305                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         2305                       # number of overall misses
system.cpu.dcache.overall_misses::total          2305                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    298871250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    298871250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    298871250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    298871250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       513699                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       513699                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       513699                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       513699                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004487                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004487                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004487                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004487                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 129662.147505                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 129662.147505                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 129662.147505                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 129662.147505                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1163                       # number of writebacks
system.cpu.dcache.writebacks::total              1163                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          490                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          490                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          490                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          490                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1815                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1815                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1815                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1815                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        19800                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        19800                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    228902750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    228902750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    228902750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    228902750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     43732500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     43732500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003533                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003533                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003533                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003533                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 126117.217631                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 126117.217631                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 126117.217631                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 126117.217631                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2208.712121                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2208.712121                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   1810                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       312424                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          312424                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1291                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1291                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    161315500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    161315500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       313715                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       313715                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004115                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004115                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 124953.911696                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 124953.911696                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            2                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1289                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1289                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         2008                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         2008                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    159163500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    159163500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     43732500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     43732500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004109                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004109                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 123478.277735                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 123478.277735                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21779.133466                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21779.133466                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       198970                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         198970                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1014                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1014                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    137555750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    137555750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       199984                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       199984                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005070                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005070                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 135656.558185                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 135656.558185                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          488                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          488                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          526                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          526                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        17792                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        17792                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     69739250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     69739250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002630                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002630                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 132584.125475                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 132584.125475                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data      1466368                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total      1466368                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data  15473889125                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total  15473889125                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10552.527827                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10552.527827                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       417445                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       417445                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data      1048923                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total      1048923                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data  15079514530                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total  15079514530                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 14376.188271                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 14376.188271                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  35817241250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.089459                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               36292                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1827                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.864258                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.089459                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996268                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996268                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          500                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          320                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          127                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.976562                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          13787555                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         13787555                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  35817241250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  35817241250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                35817370000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    394                       # Simulator instruction rate (inst/s)
host_mem_usage                               14808792                       # Number of bytes of host memory used
host_op_rate                                      403                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 81737.46                       # Real time elapsed on the host
host_tick_rate                                 263552                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    32204367                       # Number of instructions simulated
sim_ops                                      32921458                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.021542                       # Number of seconds simulated
sim_ticks                                 21542060000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.234641                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 1571832                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1616535                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                155                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              9804                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1594173                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              11685                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           14337                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             2652                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1689022                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   25830                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         4119                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     9933375                       # Number of instructions committed
system.cpu.committedOps                      10056539                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.416971                       # CPI: cycles per instruction
system.cpu.discardedOps                         35708                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            5059532                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            301213                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          3098580                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        10662958                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.292657                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      144                       # number of quiesce instructions executed
system.cpu.numCycles                         33942052                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       144                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 6580581     65.44%     65.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                   4225      0.04%     65.48% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::MemRead                 318783      3.17%     68.65% # Class of committed instruction
system.cpu.op_class_0::MemWrite               3152949     31.35%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 10056539                       # Class of committed instruction
system.cpu.quiesceCycles                       525244                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        23279094                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1860                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2936561                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  35817370000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  35817370000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  35817370000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  35817370000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              936920                       # Transaction distribution
system.membus.trans_dist::ReadResp             938386                       # Transaction distribution
system.membus.trans_dist::WriteReq             549248                       # Transaction distribution
system.membus.trans_dist::WriteResp            549248                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1164                       # Transaction distribution
system.membus.trans_dist::WriteClean               17                       # Transaction distribution
system.membus.trans_dist::CleanEvict              666                       # Transaction distribution
system.membus.trans_dist::ReadExReq               526                       # Transaction distribution
system.membus.trans_dist::ReadExResp              526                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            176                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1290                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq      1466368                       # Transaction distribution
system.membus.trans_dist::InvalidateReq       1466368                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          371                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          371                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           33                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         8032                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      2938163                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        31568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      2977796                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      2932736                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      2932736                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5910903                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port          960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        16064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       190848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        44176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       252048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     93847552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     93847552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                94110864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4422177                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000003                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.001842                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4422162    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      15      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             4422177                       # Request fanout histogram
system.membus.reqLayer6.occupancy          7473764905                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              34.7                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            39944750                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              329375                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             8065750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  35817370000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           31776850                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         5716599629                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             26.5                       # Layer utilization (%)
system.membus.respLayer3.occupancy             883750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  35817370000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  35817370000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2.system.acctest.elem_matrix2     16252928                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2_dma      8388608                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::total     24641536                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2.system.acctest.elem_matrix2      9437184                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2_dma     15204352                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::total     24641536                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2.system.acctest.elem_matrix2      4063232                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2_dma       262144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::total      4325376                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2.system.acctest.elem_matrix2      2359296                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2_dma       475136                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::total      2834432                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2.system.acctest.elem_matrix2    754474177                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2_dma    389406027                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::total   1143880205                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2.system.acctest.elem_matrix2    438081780                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2_dma    705798424                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::total   1143880205                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2.system.acctest.elem_matrix2   1192555958                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2_dma   1095204451                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::total   2287760409                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  35817370000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix3.system.acctest.elem_matrix3     16252928                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix3_dma      8388608                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::total     24641536                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3.system.acctest.elem_matrix3      9437184                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3_dma     15204352                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::total     24641536                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix3.system.acctest.elem_matrix3      4063232                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix3_dma       262144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::total      4325376                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3.system.acctest.elem_matrix3      2359296                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3_dma       475136                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::total      2834432                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix3.system.acctest.elem_matrix3    754474177                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix3_dma    389406027                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::total   1143880205                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3.system.acctest.elem_matrix3    438081780                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3_dma    705798424                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::total   1143880205                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3.system.acctest.elem_matrix3   1192555958                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3_dma   1095204451                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::total   2287760409                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  35817370000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1062912                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1062912                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      1885608                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      1885608                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4998                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio         2880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio         4970                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio         2880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio         5040                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio         2880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio         5040                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        31568                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1462272                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1462272                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port      1454080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::total      1454080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port      1474560                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::total      1474560                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port      1474560                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::total      1474560                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      5897040                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7854                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio         3168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio         7810                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio         3168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio         7920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio         3168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio         7920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        44176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     23396352                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     23396352                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port     23265280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::total     23265280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port     23592960                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::total     23592960                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port     23592960                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::total     23592960                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     93891728                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        10065725375                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             46.7                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   7995522659                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         37.1                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   5074344000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         23.6                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  35817370000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  35817370000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  35817370000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  35817370000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  35817370000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  35817370000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  35817370000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  35817370000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  35817370000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  35817370000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  35817370000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       934912                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       934912                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       531456                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       531456                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       731136                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]       727040                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]       737280                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.membus.slave[7]       737280                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      2932736                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     23396352                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]     23265280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]     23592960                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.membus.slave[7]     23592960                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     93847552                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      2291223                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      2291223    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      2291223                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   4742373250                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         22.0                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   5206016000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         24.2                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  35817370000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  35817370000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  35817370000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  35817370000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  35817370000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     16252928                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      8650752                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     24903680                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      9437184                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     14745600                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     24182784                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4063232                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       270336                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4333568                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2359296                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       460800                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2820096                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    754474177                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    401574965                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1156049143                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    438081780                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    684502782                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1122584562                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1192555958                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1086077747                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   2278633705                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  35817370000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  35817370000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  35817370000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  35817370000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  35817370000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  35817370000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  35817370000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  35817370000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1.system.acctest.elem_matrix1     16252928                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1_dma      8585216                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::total     24838144                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1.system.acctest.elem_matrix1      9437184                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1_dma     14680064                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::total     24117248                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1.system.acctest.elem_matrix1      4063232                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1_dma       268288                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::total      4331520                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1.system.acctest.elem_matrix1      2359296                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1_dma       458752                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::total      2818048                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1.system.acctest.elem_matrix1    754474177                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1_dma    398532731                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::total   1153006908                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1.system.acctest.elem_matrix1    438081780                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1_dma    681460547                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::total   1119542328                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1.system.acctest.elem_matrix1   1192555958                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1_dma   1079993278                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::total   2272549236                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  35817370000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  35817370000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  35817370000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  35817370000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  35817370000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  35817370000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  35817370000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  35817370000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  35817370000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  35817370000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  35817370000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        11264                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data          960                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        12224                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        11264                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        11264                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          176                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           15                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          191                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       522884                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        44564                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         567448                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       522884                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       522884                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       522884                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        44564                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        567448                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  35817370000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  35817370000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  35817370000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  35817370000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  35817370000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  35817370000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  35817370000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  35817370000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  35817370000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  35817370000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  35817370000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  35817370000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  35817370000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  35817370000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     14745600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix1_dma     14680064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix2_dma     15204352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix3_dma     15204352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         115264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           59949632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        75584                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      8650752                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix1_dma      8585216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix2_dma      8388608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix3_dma      8388608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        34088768                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       230400                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix1_dma       229376                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix2_dma       237568                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix3_dma       237568                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1801                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              936713                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1181                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       135168                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix1_dma       134144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix2_dma       131072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix3_dma       131072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             532637                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    684502782                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix1_dma    681460547                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix2_dma    705798424                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix3_dma    705798424                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           5350649                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2782910827                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3508671                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    401574965                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix1_dma    398532731                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix2_dma    389406027                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix3_dma    389406027                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1582428421                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3508671                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1086077747                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix1_dma   1079993278                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix2_dma   1095204451                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix3_dma   1095204451                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          5350649                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4365339248                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1181.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    365507.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix1_dma::samples    363473.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix2_dma::samples    368640.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix3_dma::samples    368486.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1800.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000398682750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3488                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3488                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1719890                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             560234                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      936713                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     532637                       # Number of write requests accepted
system.mem_ctrls.readBursts                    936713                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   532637                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    263                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             58523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             58527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             58542                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             58536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             58540                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             58546                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             58551                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             58523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             58520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             58539                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            58524                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            58506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            58509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            58530                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            58505                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            58529                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             33293                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             33279                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             33288                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             33292                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             33291                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             33297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             33306                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             33280                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             33276                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             33278                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            33286                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            33287                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            33306                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            33304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            33291                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            33291                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.40                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  30201135055                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 4682250000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             54782947555                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32250.66                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58500.66                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      1280                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   873283                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  495643                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.05                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                936713                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               532637                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1959                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1253                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2689                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    3939                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  824002                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   36553                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   32947                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   32753                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     354                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  13251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  27006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  45674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  41574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  29692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  24481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  32217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  36561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  30703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  22792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  18178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  15104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   6240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   6230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   5841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   5534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   5463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   5076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   5042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   4821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   5112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   4756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   5111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   5375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   4442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   5053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   4522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   4283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   4279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   4760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   4266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   4328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   4894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   2441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   2215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   3279                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       100169                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    938.623007                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   861.173167                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   235.429125                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2517      2.51%      2.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2357      2.35%      4.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1480      1.48%      6.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1699      1.70%      8.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1920      1.92%      9.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1526      1.52%     11.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1404      1.40%     12.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1768      1.77%     14.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        85498     85.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       100169                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3488                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     268.480791                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1269.005929                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          3244     93.00%     93.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279          114      3.27%     96.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            2      0.06%     96.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327           32      0.92%     97.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            8      0.23%     97.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7423           80      2.29%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-9471            2      0.06%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9984-10239            1      0.03%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-11519            5      0.14%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3488                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3488                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     152.707856                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     96.157760                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    191.716135                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            585     16.77%     16.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63           124      3.56%     20.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95          1131     32.43%     52.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127          703     20.15%     72.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159           90      2.58%     75.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191           81      2.32%     77.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223           35      1.00%     78.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255          126      3.61%     82.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287          209      5.99%     88.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319          115      3.30%     91.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351           71      2.04%     93.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383           31      0.89%     94.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415           15      0.43%     95.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447           11      0.32%     95.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479           12      0.34%     95.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511           13      0.37%     96.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            5      0.14%     96.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            4      0.11%     96.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            1      0.03%     96.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            4      0.11%     96.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            2      0.06%     96.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            3      0.09%     96.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          117      3.35%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3488                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               59932800                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   16832                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                34089280                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                59949632                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             34088768                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2782.13                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1582.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2782.91                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1582.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        34.10                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    21.74                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   12.36                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   21542129375                       # Total gap between requests
system.mem_ctrls.avgGap                      14660.99                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     14741696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix1_dma     14677056                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix2_dma     15204352                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix3_dma     15194496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       115200                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        77056                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      8650752                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix1_dma      8585216                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix2_dma      8388608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix3_dma      8387648                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 684321555.134467244148                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix1_dma 681320913.598792314529                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix2_dma 705798424.106144070625                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix3_dma 705340900.545258998871                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 5347677.984371040016                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3577002.385101518128                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 401574965.439702630043                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix1_dma 398532730.853038251400                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix2_dma 389406027.093044996262                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix3_dma 389361463.109841883183                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       230400                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix1_dma       229376                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix2_dma       237568                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix3_dma       237568                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1801                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1181                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       135168                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix1_dma       134144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix2_dma       131072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix3_dma       131072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  13458775450                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix1_dma  13398891335                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix2_dma  13876917650                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix3_dma  13881514630                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    166848490                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  28744903095                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  80725288500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix1_dma  77290026415                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix2_dma  51299504375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix3_dma 214096777875                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58414.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix1_dma     58414.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix2_dma     58412.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix3_dma     58431.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     92642.14                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  24339460.71                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    597221.89                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix1_dma    576172.07                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix2_dma    391384.16                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix3_dma   1633428.79                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4359145450                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1165290000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  16018538925                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  35817370000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 288                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           144                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     2280087.673611                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    1907791.519615                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          144    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1375125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      7545625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             144                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     35489037375                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    328332625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  35817370000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      5319490                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          5319490                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      5319490                       # number of overall hits
system.cpu.icache.overall_hits::total         5319490                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          176                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            176                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          176                       # number of overall misses
system.cpu.icache.overall_misses::total           176                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      7643750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      7643750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      7643750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      7643750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      5319666                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      5319666                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      5319666                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      5319666                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000033                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000033                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43430.397727                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43430.397727                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43430.397727                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43430.397727                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          176                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          176                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          176                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          176                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      7366625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7366625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      7366625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7366625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000033                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000033                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000033                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000033                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41855.823864                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41855.823864                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41855.823864                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41855.823864                       # average overall mshr miss latency
system.cpu.icache.replacements                     19                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      5319490                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         5319490                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          176                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           176                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      7643750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      7643750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      5319666                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      5319666                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43430.397727                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43430.397727                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          176                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          176                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      7366625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7366625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41855.823864                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41855.823864                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  35817370000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           305.545857                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            11691877                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               328                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          35645.966463                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   305.545857                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.596769                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.596769                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          309                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          306                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.603516                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          10639508                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         10639508                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  35817370000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  35817370000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  35817370000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       511399                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           511399                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       511399                       # number of overall hits
system.cpu.dcache.overall_hits::total          511399                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         2306                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2306                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         2306                       # number of overall misses
system.cpu.dcache.overall_misses::total          2306                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    298931250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    298931250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    298931250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    298931250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       513705                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       513705                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       513705                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       513705                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004489                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004489                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004489                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004489                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 129631.938422                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 129631.938422                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 129631.938422                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 129631.938422                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1164                       # number of writebacks
system.cpu.dcache.writebacks::total              1164                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          490                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          490                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          490                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          490                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1816                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1816                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1816                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1816                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        19800                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        19800                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    228961000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    228961000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    228961000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    228961000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     43732500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     43732500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003535                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003535                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003535                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003535                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 126079.845815                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 126079.845815                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 126079.845815                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 126079.845815                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2208.712121                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2208.712121                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   1811                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       312429                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          312429                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1292                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1292                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    161375500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    161375500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       313721                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       313721                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004118                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004118                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 124903.637771                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 124903.637771                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            2                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1290                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1290                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         2008                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         2008                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    159221750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    159221750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     43732500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     43732500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004112                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004112                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 123427.713178                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 123427.713178                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21779.133466                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21779.133466                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       198970                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         198970                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1014                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1014                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    137555750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    137555750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       199984                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       199984                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005070                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005070                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 135656.558185                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 135656.558185                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          488                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          488                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          526                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          526                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        17792                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        17792                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     69739250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     69739250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002630                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002630                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 132584.125475                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 132584.125475                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data      1466368                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total      1466368                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data  15473889125                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total  15473889125                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10552.527827                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10552.527827                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       417445                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       417445                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data      1048923                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total      1048923                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data  15079514530                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total  15079514530                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 14376.188271                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 14376.188271                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  35817370000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.089398                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              515979                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2328                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            221.640464                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.089398                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996268                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996268                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          500                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           46                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          319                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          127                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.976562                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          13787580                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         13787580                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  35817370000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  35817370000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
