--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 609 paths analyzed, 157 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.515ns.
--------------------------------------------------------------------------------
Slack:                  15.485ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ledout8/M_ctr_q_0 (FF)
  Destination:          ledout8/M_pixel_ctr_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.467ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.321 - 0.334)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ledout8/M_ctr_q_0 to ledout8/M_pixel_ctr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y21.DMUX     Tshcko                0.576   M_ctr_q_3
                                                       ledout8/M_ctr_q_0
    SLICE_X7Y22.D2       net (fanout=12)       1.118   M_ctr_q_0
    SLICE_X7Y22.D        Tilo                  0.259   ledout8/M_state_q_1
                                                       ledout8/M_ctr_q[5]_PWR_3_o_equal_19_o<5>1
    SLICE_X9Y22.C1       net (fanout=15)       0.858   ledout8/M_ctr_q[5]_PWR_3_o_equal_19_o
    SLICE_X9Y22.C        Tilo                  0.259   M_pixel_ctr_q_1
                                                       ledout8/Mcount_M_led_ctr_q_val1
    SLICE_X6Y22.B2       net (fanout=3)        1.048   ledout8/Mcount_M_led_ctr_q_val
    SLICE_X6Y22.CLK      Tas                   0.349   M_pixel_ctr_q_3
                                                       ledout8/M_pixel_ctr_q_3_rstpot
                                                       ledout8/M_pixel_ctr_q_3
    -------------------------------------------------  ---------------------------
    Total                                      4.467ns (1.443ns logic, 3.024ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack:                  15.592ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ledout8/M_ctr_q_2 (FF)
  Destination:          ledout8/M_pixel_ctr_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.360ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.321 - 0.334)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ledout8/M_ctr_q_2 to ledout8/M_pixel_ctr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y21.BQ       Tcko                  0.525   M_ctr_q_3
                                                       ledout8/M_ctr_q_2
    SLICE_X7Y22.D1       net (fanout=10)       1.062   M_ctr_q_2
    SLICE_X7Y22.D        Tilo                  0.259   ledout8/M_state_q_1
                                                       ledout8/M_ctr_q[5]_PWR_3_o_equal_19_o<5>1
    SLICE_X9Y22.C1       net (fanout=15)       0.858   ledout8/M_ctr_q[5]_PWR_3_o_equal_19_o
    SLICE_X9Y22.C        Tilo                  0.259   M_pixel_ctr_q_1
                                                       ledout8/Mcount_M_led_ctr_q_val1
    SLICE_X6Y22.B2       net (fanout=3)        1.048   ledout8/Mcount_M_led_ctr_q_val
    SLICE_X6Y22.CLK      Tas                   0.349   M_pixel_ctr_q_3
                                                       ledout8/M_pixel_ctr_q_3_rstpot
                                                       ledout8/M_pixel_ctr_q_3
    -------------------------------------------------  ---------------------------
    Total                                      4.360ns (1.392ns logic, 2.968ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack:                  15.741ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ledout8/M_ctr_q_3 (FF)
  Destination:          ledout8/M_pixel_ctr_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.211ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.321 - 0.334)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ledout8/M_ctr_q_3 to ledout8/M_pixel_ctr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y21.CQ       Tcko                  0.525   M_ctr_q_3
                                                       ledout8/M_ctr_q_3
    SLICE_X7Y22.D3       net (fanout=9)        0.913   M_ctr_q_3
    SLICE_X7Y22.D        Tilo                  0.259   ledout8/M_state_q_1
                                                       ledout8/M_ctr_q[5]_PWR_3_o_equal_19_o<5>1
    SLICE_X9Y22.C1       net (fanout=15)       0.858   ledout8/M_ctr_q[5]_PWR_3_o_equal_19_o
    SLICE_X9Y22.C        Tilo                  0.259   M_pixel_ctr_q_1
                                                       ledout8/Mcount_M_led_ctr_q_val1
    SLICE_X6Y22.B2       net (fanout=3)        1.048   ledout8/Mcount_M_led_ctr_q_val
    SLICE_X6Y22.CLK      Tas                   0.349   M_pixel_ctr_q_3
                                                       ledout8/M_pixel_ctr_q_3_rstpot
                                                       ledout8/M_pixel_ctr_q_3
    -------------------------------------------------  ---------------------------
    Total                                      4.211ns (1.392ns logic, 2.819ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack:                  15.760ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ledout8/M_ctr_q_5 (FF)
  Destination:          ledout8/M_pixel_ctr_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.188ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.321 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ledout8/M_ctr_q_5 to ledout8/M_pixel_ctr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y19.CQ       Tcko                  0.525   M_ctr_q_5
                                                       ledout8/M_ctr_q_5
    SLICE_X7Y22.D6       net (fanout=7)        0.890   M_ctr_q_5
    SLICE_X7Y22.D        Tilo                  0.259   ledout8/M_state_q_1
                                                       ledout8/M_ctr_q[5]_PWR_3_o_equal_19_o<5>1
    SLICE_X9Y22.C1       net (fanout=15)       0.858   ledout8/M_ctr_q[5]_PWR_3_o_equal_19_o
    SLICE_X9Y22.C        Tilo                  0.259   M_pixel_ctr_q_1
                                                       ledout8/Mcount_M_led_ctr_q_val1
    SLICE_X6Y22.B2       net (fanout=3)        1.048   ledout8/Mcount_M_led_ctr_q_val
    SLICE_X6Y22.CLK      Tas                   0.349   M_pixel_ctr_q_3
                                                       ledout8/M_pixel_ctr_q_3_rstpot
                                                       ledout8/M_pixel_ctr_q_3
    -------------------------------------------------  ---------------------------
    Total                                      4.188ns (1.392ns logic, 2.796ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack:                  15.775ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ledout8/M_bit_ctr_q_1 (FF)
  Destination:          ledout8/M_pixel_ctr_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.181ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.185 - 0.194)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ledout8/M_bit_ctr_q_1 to ledout8/M_pixel_ctr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y23.AQ       Tcko                  0.430   M_bit_ctr_q_3
                                                       ledout8/M_bit_ctr_q_1
    SLICE_X9Y21.A1       net (fanout=11)       1.294   M_bit_ctr_q_1
    SLICE_X9Y21.A        Tilo                  0.259   ledout8/N36
                                                       ledout8/_n0177_SW2
    SLICE_X9Y22.C3       net (fanout=1)        0.542   ledout8/N36
    SLICE_X9Y22.C        Tilo                  0.259   M_pixel_ctr_q_1
                                                       ledout8/Mcount_M_led_ctr_q_val1
    SLICE_X6Y22.B2       net (fanout=3)        1.048   ledout8/Mcount_M_led_ctr_q_val
    SLICE_X6Y22.CLK      Tas                   0.349   M_pixel_ctr_q_3
                                                       ledout8/M_pixel_ctr_q_3_rstpot
                                                       ledout8/M_pixel_ctr_q_3
    -------------------------------------------------  ---------------------------
    Total                                      4.181ns (1.297ns logic, 2.884ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack:                  15.794ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ledout8/M_ctr_q_0 (FF)
  Destination:          ledout8/M_ctr_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.171ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ledout8/M_ctr_q_0 to ledout8/M_ctr_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y21.DMUX     Tshcko                0.576   M_ctr_q_3
                                                       ledout8/M_ctr_q_0
    SLICE_X7Y22.D2       net (fanout=12)       1.118   M_ctr_q_0
    SLICE_X7Y22.D        Tilo                  0.259   ledout8/M_state_q_1
                                                       ledout8/M_ctr_q[5]_PWR_3_o_equal_19_o<5>1
    SLICE_X8Y21.D4       net (fanout=15)       1.084   ledout8/M_ctr_q[5]_PWR_3_o_equal_19_o
    SLICE_X8Y21.D        Tilo                  0.254   M_ctr_q_3
                                                       ledout8/Mcount_M_ctr_q_val1
    SLICE_X8Y21.B1       net (fanout=2)        0.541   ledout8/Mcount_M_ctr_q_val
    SLICE_X8Y21.CLK      Tas                   0.339   M_ctr_q_3
                                                       ledout8/M_ctr_q_2_rstpot
                                                       ledout8/M_ctr_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.171ns (1.428ns logic, 2.743ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack:                  15.823ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ledout8/M_ctr_q_1 (FF)
  Destination:          ledout8/M_pixel_ctr_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.129ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.321 - 0.334)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ledout8/M_ctr_q_1 to ledout8/M_pixel_ctr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y21.AQ       Tcko                  0.525   M_ctr_q_3
                                                       ledout8/M_ctr_q_1
    SLICE_X7Y22.D4       net (fanout=11)       0.831   M_ctr_q_1
    SLICE_X7Y22.D        Tilo                  0.259   ledout8/M_state_q_1
                                                       ledout8/M_ctr_q[5]_PWR_3_o_equal_19_o<5>1
    SLICE_X9Y22.C1       net (fanout=15)       0.858   ledout8/M_ctr_q[5]_PWR_3_o_equal_19_o
    SLICE_X9Y22.C        Tilo                  0.259   M_pixel_ctr_q_1
                                                       ledout8/Mcount_M_led_ctr_q_val1
    SLICE_X6Y22.B2       net (fanout=3)        1.048   ledout8/Mcount_M_led_ctr_q_val
    SLICE_X6Y22.CLK      Tas                   0.349   M_pixel_ctr_q_3
                                                       ledout8/M_pixel_ctr_q_3_rstpot
                                                       ledout8/M_pixel_ctr_q_3
    -------------------------------------------------  ---------------------------
    Total                                      4.129ns (1.392ns logic, 2.737ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack:                  15.883ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ledout8/M_ctr_q_4 (FF)
  Destination:          ledout8/M_pixel_ctr_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.065ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.321 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ledout8/M_ctr_q_4 to ledout8/M_pixel_ctr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y19.AQ       Tcko                  0.525   M_ctr_q_5
                                                       ledout8/M_ctr_q_4
    SLICE_X7Y22.D5       net (fanout=8)        0.767   M_ctr_q_4
    SLICE_X7Y22.D        Tilo                  0.259   ledout8/M_state_q_1
                                                       ledout8/M_ctr_q[5]_PWR_3_o_equal_19_o<5>1
    SLICE_X9Y22.C1       net (fanout=15)       0.858   ledout8/M_ctr_q[5]_PWR_3_o_equal_19_o
    SLICE_X9Y22.C        Tilo                  0.259   M_pixel_ctr_q_1
                                                       ledout8/Mcount_M_led_ctr_q_val1
    SLICE_X6Y22.B2       net (fanout=3)        1.048   ledout8/Mcount_M_led_ctr_q_val
    SLICE_X6Y22.CLK      Tas                   0.349   M_pixel_ctr_q_3
                                                       ledout8/M_pixel_ctr_q_3_rstpot
                                                       ledout8/M_pixel_ctr_q_3
    -------------------------------------------------  ---------------------------
    Total                                      4.065ns (1.392ns logic, 2.673ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack:                  15.901ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ledout8/M_ctr_q_2 (FF)
  Destination:          ledout8/M_ctr_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.064ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ledout8/M_ctr_q_2 to ledout8/M_ctr_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y21.BQ       Tcko                  0.525   M_ctr_q_3
                                                       ledout8/M_ctr_q_2
    SLICE_X7Y22.D1       net (fanout=10)       1.062   M_ctr_q_2
    SLICE_X7Y22.D        Tilo                  0.259   ledout8/M_state_q_1
                                                       ledout8/M_ctr_q[5]_PWR_3_o_equal_19_o<5>1
    SLICE_X8Y21.D4       net (fanout=15)       1.084   ledout8/M_ctr_q[5]_PWR_3_o_equal_19_o
    SLICE_X8Y21.D        Tilo                  0.254   M_ctr_q_3
                                                       ledout8/Mcount_M_ctr_q_val1
    SLICE_X8Y21.B1       net (fanout=2)        0.541   ledout8/Mcount_M_ctr_q_val
    SLICE_X8Y21.CLK      Tas                   0.339   M_ctr_q_3
                                                       ledout8/M_ctr_q_2_rstpot
                                                       ledout8/M_ctr_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.064ns (1.377ns logic, 2.687ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack:                  15.940ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ledout8/M_pixel_ctr_q_1 (FF)
  Destination:          ledout8/M_pixel_ctr_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.015ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.321 - 0.331)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ledout8/M_pixel_ctr_q_1 to ledout8/M_pixel_ctr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y22.DQ       Tcko                  0.430   M_pixel_ctr_q_1
                                                       ledout8/M_pixel_ctr_q_1
    SLICE_X9Y21.A3       net (fanout=11)       1.128   M_pixel_ctr_q_1
    SLICE_X9Y21.A        Tilo                  0.259   ledout8/N36
                                                       ledout8/_n0177_SW2
    SLICE_X9Y22.C3       net (fanout=1)        0.542   ledout8/N36
    SLICE_X9Y22.C        Tilo                  0.259   M_pixel_ctr_q_1
                                                       ledout8/Mcount_M_led_ctr_q_val1
    SLICE_X6Y22.B2       net (fanout=3)        1.048   ledout8/Mcount_M_led_ctr_q_val
    SLICE_X6Y22.CLK      Tas                   0.349   M_pixel_ctr_q_3
                                                       ledout8/M_pixel_ctr_q_3_rstpot
                                                       ledout8/M_pixel_ctr_q_3
    -------------------------------------------------  ---------------------------
    Total                                      4.015ns (1.297ns logic, 2.718ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack:                  15.946ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ledout8/M_ctr_q_0 (FF)
  Destination:          ledout8/M_pixel_ctr_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.006ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.321 - 0.334)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ledout8/M_ctr_q_0 to ledout8/M_pixel_ctr_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y21.DMUX     Tshcko                0.576   M_ctr_q_3
                                                       ledout8/M_ctr_q_0
    SLICE_X7Y22.D2       net (fanout=12)       1.118   M_ctr_q_0
    SLICE_X7Y22.D        Tilo                  0.259   ledout8/M_state_q_1
                                                       ledout8/M_ctr_q[5]_PWR_3_o_equal_19_o<5>1
    SLICE_X9Y22.C1       net (fanout=15)       0.858   ledout8/M_ctr_q[5]_PWR_3_o_equal_19_o
    SLICE_X9Y22.C        Tilo                  0.259   M_pixel_ctr_q_1
                                                       ledout8/Mcount_M_led_ctr_q_val1
    SLICE_X6Y22.A4       net (fanout=3)        0.587   ledout8/Mcount_M_led_ctr_q_val
    SLICE_X6Y22.CLK      Tas                   0.349   M_pixel_ctr_q_3
                                                       ledout8/M_pixel_ctr_q_2_rstpot
                                                       ledout8/M_pixel_ctr_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.006ns (1.443ns logic, 2.563ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack:                  16.004ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ledout8/M_bit_ctr_q_4 (FF)
  Destination:          ledout8/M_pixel_ctr_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.952ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.185 - 0.194)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ledout8/M_bit_ctr_q_4 to ledout8/M_pixel_ctr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y23.CQ       Tcko                  0.476   M_bit_ctr_q_4
                                                       ledout8/M_bit_ctr_q_4
    SLICE_X6Y23.D2       net (fanout=11)       0.589   M_bit_ctr_q_4
    SLICE_X6Y23.D        Tilo                  0.235   M_bit_ctr_q_4
                                                       ledout8/_n0177_SW0
    SLICE_X9Y22.C2       net (fanout=4)        0.996   ledout8/N23
    SLICE_X9Y22.C        Tilo                  0.259   M_pixel_ctr_q_1
                                                       ledout8/Mcount_M_led_ctr_q_val1
    SLICE_X6Y22.B2       net (fanout=3)        1.048   ledout8/Mcount_M_led_ctr_q_val
    SLICE_X6Y22.CLK      Tas                   0.349   M_pixel_ctr_q_3
                                                       ledout8/M_pixel_ctr_q_3_rstpot
                                                       ledout8/M_pixel_ctr_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.952ns (1.319ns logic, 2.633ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack:                  16.050ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ledout8/M_ctr_q_3 (FF)
  Destination:          ledout8/M_ctr_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.915ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ledout8/M_ctr_q_3 to ledout8/M_ctr_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y21.CQ       Tcko                  0.525   M_ctr_q_3
                                                       ledout8/M_ctr_q_3
    SLICE_X7Y22.D3       net (fanout=9)        0.913   M_ctr_q_3
    SLICE_X7Y22.D        Tilo                  0.259   ledout8/M_state_q_1
                                                       ledout8/M_ctr_q[5]_PWR_3_o_equal_19_o<5>1
    SLICE_X8Y21.D4       net (fanout=15)       1.084   ledout8/M_ctr_q[5]_PWR_3_o_equal_19_o
    SLICE_X8Y21.D        Tilo                  0.254   M_ctr_q_3
                                                       ledout8/Mcount_M_ctr_q_val1
    SLICE_X8Y21.B1       net (fanout=2)        0.541   ledout8/Mcount_M_ctr_q_val
    SLICE_X8Y21.CLK      Tas                   0.339   M_ctr_q_3
                                                       ledout8/M_ctr_q_2_rstpot
                                                       ledout8/M_ctr_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.915ns (1.377ns logic, 2.538ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack:                  16.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ledout8/M_ctr_q_2 (FF)
  Destination:          ledout8/M_pixel_ctr_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.899ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.321 - 0.334)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ledout8/M_ctr_q_2 to ledout8/M_pixel_ctr_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y21.BQ       Tcko                  0.525   M_ctr_q_3
                                                       ledout8/M_ctr_q_2
    SLICE_X7Y22.D1       net (fanout=10)       1.062   M_ctr_q_2
    SLICE_X7Y22.D        Tilo                  0.259   ledout8/M_state_q_1
                                                       ledout8/M_ctr_q[5]_PWR_3_o_equal_19_o<5>1
    SLICE_X9Y22.C1       net (fanout=15)       0.858   ledout8/M_ctr_q[5]_PWR_3_o_equal_19_o
    SLICE_X9Y22.C        Tilo                  0.259   M_pixel_ctr_q_1
                                                       ledout8/Mcount_M_led_ctr_q_val1
    SLICE_X6Y22.A4       net (fanout=3)        0.587   ledout8/Mcount_M_led_ctr_q_val
    SLICE_X6Y22.CLK      Tas                   0.349   M_pixel_ctr_q_3
                                                       ledout8/M_pixel_ctr_q_2_rstpot
                                                       ledout8/M_pixel_ctr_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.899ns (1.392ns logic, 2.507ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack:                  16.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ledout8/M_ctr_q_5 (FF)
  Destination:          ledout8/M_ctr_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.892ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.188 - 0.203)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ledout8/M_ctr_q_5 to ledout8/M_ctr_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y19.CQ       Tcko                  0.525   M_ctr_q_5
                                                       ledout8/M_ctr_q_5
    SLICE_X7Y22.D6       net (fanout=7)        0.890   M_ctr_q_5
    SLICE_X7Y22.D        Tilo                  0.259   ledout8/M_state_q_1
                                                       ledout8/M_ctr_q[5]_PWR_3_o_equal_19_o<5>1
    SLICE_X8Y21.D4       net (fanout=15)       1.084   ledout8/M_ctr_q[5]_PWR_3_o_equal_19_o
    SLICE_X8Y21.D        Tilo                  0.254   M_ctr_q_3
                                                       ledout8/Mcount_M_ctr_q_val1
    SLICE_X8Y21.B1       net (fanout=2)        0.541   ledout8/Mcount_M_ctr_q_val
    SLICE_X8Y21.CLK      Tas                   0.339   M_ctr_q_3
                                                       ledout8/M_ctr_q_2_rstpot
                                                       ledout8/M_ctr_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.892ns (1.377ns logic, 2.515ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack:                  16.103ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ledout8/M_rst_ctr_q_5 (FF)
  Destination:          ledout8/M_state_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.875ns (Levels of Logic = 2)
  Clock Path Skew:      0.013ns (0.626 - 0.613)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ledout8/M_rst_ctr_q_5 to ledout8/M_state_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y24.CQ      Tcko                  0.430   ledout8/M_rst_ctr_q[6]
                                                       ledout8/M_rst_ctr_q_5
    SLICE_X16Y24.B2      net (fanout=3)        0.912   ledout8/M_rst_ctr_q[5]
    SLICE_X16Y24.B       Tilo                  0.254   ledout8/M_rst_ctr_q[11]
                                                       ledout8/out2
    SLICE_X7Y22.B5       net (fanout=13)       1.234   ledout8/out1
    SLICE_X7Y22.B        Tilo                  0.259   ledout8/M_state_q_1
                                                       ledout8/M_state_q_glue_set
    SLICE_X7Y22.AX       net (fanout=1)        0.672   ledout8/M_state_q_glue_set
    SLICE_X7Y22.CLK      Tdick                 0.114   ledout8/M_state_q_1
                                                       ledout8/M_state_q
    -------------------------------------------------  ---------------------------
    Total                                      3.875ns (1.057ns logic, 2.818ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  16.124ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ledout8/M_pixel_ctr_q_0 (FF)
  Destination:          ledout8/M_pixel_ctr_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.831ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.321 - 0.331)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ledout8/M_pixel_ctr_q_0 to ledout8/M_pixel_ctr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y22.AQ       Tcko                  0.430   M_pixel_ctr_q_1
                                                       ledout8/M_pixel_ctr_q_0
    SLICE_X9Y21.A2       net (fanout=10)       0.944   M_pixel_ctr_q_0
    SLICE_X9Y21.A        Tilo                  0.259   ledout8/N36
                                                       ledout8/_n0177_SW2
    SLICE_X9Y22.C3       net (fanout=1)        0.542   ledout8/N36
    SLICE_X9Y22.C        Tilo                  0.259   M_pixel_ctr_q_1
                                                       ledout8/Mcount_M_led_ctr_q_val1
    SLICE_X6Y22.B2       net (fanout=3)        1.048   ledout8/Mcount_M_led_ctr_q_val
    SLICE_X6Y22.CLK      Tas                   0.349   M_pixel_ctr_q_3
                                                       ledout8/M_pixel_ctr_q_3_rstpot
                                                       ledout8/M_pixel_ctr_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.831ns (1.297ns logic, 2.534ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack:                  16.132ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ledout8/M_ctr_q_1 (FF)
  Destination:          ledout8/M_ctr_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.833ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ledout8/M_ctr_q_1 to ledout8/M_ctr_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y21.AQ       Tcko                  0.525   M_ctr_q_3
                                                       ledout8/M_ctr_q_1
    SLICE_X7Y22.D4       net (fanout=11)       0.831   M_ctr_q_1
    SLICE_X7Y22.D        Tilo                  0.259   ledout8/M_state_q_1
                                                       ledout8/M_ctr_q[5]_PWR_3_o_equal_19_o<5>1
    SLICE_X8Y21.D4       net (fanout=15)       1.084   ledout8/M_ctr_q[5]_PWR_3_o_equal_19_o
    SLICE_X8Y21.D        Tilo                  0.254   M_ctr_q_3
                                                       ledout8/Mcount_M_ctr_q_val1
    SLICE_X8Y21.B1       net (fanout=2)        0.541   ledout8/Mcount_M_ctr_q_val
    SLICE_X8Y21.CLK      Tas                   0.339   M_ctr_q_3
                                                       ledout8/M_ctr_q_2_rstpot
                                                       ledout8/M_ctr_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.833ns (1.377ns logic, 2.456ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack:                  16.145ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ledout8/M_pixel_ctr_q_1 (FF)
  Destination:          ledout8/M_state_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.810ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.321 - 0.331)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ledout8/M_pixel_ctr_q_1 to ledout8/M_state_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y22.DQ       Tcko                  0.430   M_pixel_ctr_q_1
                                                       ledout8/M_pixel_ctr_q_1
    SLICE_X6Y22.D1       net (fanout=11)       1.041   M_pixel_ctr_q_1
    SLICE_X6Y22.D        Tilo                  0.235   M_pixel_ctr_q_3
                                                       ledout8/_n0177_SW1
    SLICE_X7Y22.A1       net (fanout=1)        0.657   ledout8/N34
    SLICE_X7Y22.A        Tilo                  0.259   ledout8/M_state_q_1
                                                       ledout8/_n01531
    SLICE_X7Y22.B6       net (fanout=1)        0.143   ledout8/_n0153
    SLICE_X7Y22.B        Tilo                  0.259   ledout8/M_state_q_1
                                                       ledout8/M_state_q_glue_set
    SLICE_X7Y22.AX       net (fanout=1)        0.672   ledout8/M_state_q_glue_set
    SLICE_X7Y22.CLK      Tdick                 0.114   ledout8/M_state_q_1
                                                       ledout8/M_state_q
    -------------------------------------------------  ---------------------------
    Total                                      3.810ns (1.297ns logic, 2.513ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack:                  16.157ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ledout8/M_ctr_q_0 (FF)
  Destination:          ledout8/M_state_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.795ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.321 - 0.334)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ledout8/M_ctr_q_0 to ledout8/M_state_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y21.DMUX     Tshcko                0.576   M_ctr_q_3
                                                       ledout8/M_ctr_q_0
    SLICE_X7Y22.D2       net (fanout=12)       1.118   M_ctr_q_0
    SLICE_X7Y22.D        Tilo                  0.259   ledout8/M_state_q_1
                                                       ledout8/M_ctr_q[5]_PWR_3_o_equal_19_o<5>1
    SLICE_X7Y22.A3       net (fanout=15)       0.395   ledout8/M_ctr_q[5]_PWR_3_o_equal_19_o
    SLICE_X7Y22.A        Tilo                  0.259   ledout8/M_state_q_1
                                                       ledout8/_n01531
    SLICE_X7Y22.B6       net (fanout=1)        0.143   ledout8/_n0153
    SLICE_X7Y22.B        Tilo                  0.259   ledout8/M_state_q_1
                                                       ledout8/M_state_q_glue_set
    SLICE_X7Y22.AX       net (fanout=1)        0.672   ledout8/M_state_q_glue_set
    SLICE_X7Y22.CLK      Tdick                 0.114   ledout8/M_state_q_1
                                                       ledout8/M_state_q
    -------------------------------------------------  ---------------------------
    Total                                      3.795ns (1.467ns logic, 2.328ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack:                  16.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ledout8/M_state_q_1 (FF)
  Destination:          ledout8/M_pixel_ctr_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.786ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.185 - 0.196)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ledout8/M_state_q_1 to ledout8/M_pixel_ctr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y22.BQ       Tcko                  0.430   ledout8/M_state_q_1
                                                       ledout8/M_state_q_1
    SLICE_X6Y23.D4       net (fanout=1)        0.469   ledout8/M_state_q_1
    SLICE_X6Y23.D        Tilo                  0.235   M_bit_ctr_q_4
                                                       ledout8/_n0177_SW0
    SLICE_X9Y22.C2       net (fanout=4)        0.996   ledout8/N23
    SLICE_X9Y22.C        Tilo                  0.259   M_pixel_ctr_q_1
                                                       ledout8/Mcount_M_led_ctr_q_val1
    SLICE_X6Y22.B2       net (fanout=3)        1.048   ledout8/Mcount_M_led_ctr_q_val
    SLICE_X6Y22.CLK      Tas                   0.349   M_pixel_ctr_q_3
                                                       ledout8/M_pixel_ctr_q_3_rstpot
                                                       ledout8/M_pixel_ctr_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.786ns (1.273ns logic, 2.513ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack:                  16.171ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ledout8/M_rst_ctr_q_0 (FF)
  Destination:          ledout8/M_state_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.808ns (Levels of Logic = 2)
  Clock Path Skew:      0.014ns (0.626 - 0.612)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ledout8/M_rst_ctr_q_0 to ledout8/M_state_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y24.AQ      Tcko                  0.430   ledout8/M_rst_ctr_q[2]
                                                       ledout8/M_rst_ctr_q_0
    SLICE_X16Y24.B3      net (fanout=3)        0.845   ledout8/M_rst_ctr_q[0]
    SLICE_X16Y24.B       Tilo                  0.254   ledout8/M_rst_ctr_q[11]
                                                       ledout8/out2
    SLICE_X7Y22.B5       net (fanout=13)       1.234   ledout8/out1
    SLICE_X7Y22.B        Tilo                  0.259   ledout8/M_state_q_1
                                                       ledout8/M_state_q_glue_set
    SLICE_X7Y22.AX       net (fanout=1)        0.672   ledout8/M_state_q_glue_set
    SLICE_X7Y22.CLK      Tdick                 0.114   ledout8/M_state_q_1
                                                       ledout8/M_state_q
    -------------------------------------------------  ---------------------------
    Total                                      3.808ns (1.057ns logic, 2.751ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack:                  16.179ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ledout8/M_pixel_ctr_q_3 (FF)
  Destination:          ledout8/M_pixel_ctr_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.786ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ledout8/M_pixel_ctr_q_3 to ledout8/M_pixel_ctr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y22.BQ       Tcko                  0.476   M_pixel_ctr_q_3
                                                       ledout8/M_pixel_ctr_q_3
    SLICE_X9Y21.A4       net (fanout=9)        0.853   M_pixel_ctr_q_3
    SLICE_X9Y21.A        Tilo                  0.259   ledout8/N36
                                                       ledout8/_n0177_SW2
    SLICE_X9Y22.C3       net (fanout=1)        0.542   ledout8/N36
    SLICE_X9Y22.C        Tilo                  0.259   M_pixel_ctr_q_1
                                                       ledout8/Mcount_M_led_ctr_q_val1
    SLICE_X6Y22.B2       net (fanout=3)        1.048   ledout8/Mcount_M_led_ctr_q_val
    SLICE_X6Y22.CLK      Tas                   0.349   M_pixel_ctr_q_3
                                                       ledout8/M_pixel_ctr_q_3_rstpot
                                                       ledout8/M_pixel_ctr_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.786ns (1.343ns logic, 2.443ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack:                  16.181ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ledout8/M_ctr_q_4 (FF)
  Destination:          ledout8/M_ctr_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.769ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.188 - 0.203)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ledout8/M_ctr_q_4 to ledout8/M_ctr_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y19.AQ       Tcko                  0.525   M_ctr_q_5
                                                       ledout8/M_ctr_q_4
    SLICE_X7Y22.D5       net (fanout=8)        0.767   M_ctr_q_4
    SLICE_X7Y22.D        Tilo                  0.259   ledout8/M_state_q_1
                                                       ledout8/M_ctr_q[5]_PWR_3_o_equal_19_o<5>1
    SLICE_X8Y21.D4       net (fanout=15)       1.084   ledout8/M_ctr_q[5]_PWR_3_o_equal_19_o
    SLICE_X8Y21.D        Tilo                  0.254   M_ctr_q_3
                                                       ledout8/Mcount_M_ctr_q_val1
    SLICE_X8Y21.B1       net (fanout=2)        0.541   ledout8/Mcount_M_ctr_q_val
    SLICE_X8Y21.CLK      Tas                   0.339   M_ctr_q_3
                                                       ledout8/M_ctr_q_2_rstpot
                                                       ledout8/M_ctr_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.769ns (1.377ns logic, 2.392ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack:                  16.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ledout8/M_ctr_q_0 (FF)
  Destination:          ledout8/M_ctr_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.780ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ledout8/M_ctr_q_0 to ledout8/M_ctr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y21.DMUX     Tshcko                0.576   M_ctr_q_3
                                                       ledout8/M_ctr_q_0
    SLICE_X7Y22.D2       net (fanout=12)       1.118   M_ctr_q_0
    SLICE_X7Y22.D        Tilo                  0.259   ledout8/M_state_q_1
                                                       ledout8/M_ctr_q[5]_PWR_3_o_equal_19_o<5>1
    SLICE_X8Y21.D4       net (fanout=15)       1.084   ledout8/M_ctr_q[5]_PWR_3_o_equal_19_o
    SLICE_X8Y21.D        Tilo                  0.254   M_ctr_q_3
                                                       ledout8/Mcount_M_ctr_q_val1
    SLICE_X8Y21.C6       net (fanout=2)        0.150   ledout8/Mcount_M_ctr_q_val
    SLICE_X8Y21.CLK      Tas                   0.339   M_ctr_q_3
                                                       ledout8/M_ctr_q_3_rstpot
                                                       ledout8/M_ctr_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.780ns (1.428ns logic, 2.352ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack:                  16.189ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ledout8/M_pixel_ctr_q_3 (FF)
  Destination:          ledout8/M_state_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.765ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.185 - 0.196)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ledout8/M_pixel_ctr_q_3 to ledout8/M_state_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y22.BQ       Tcko                  0.476   M_pixel_ctr_q_3
                                                       ledout8/M_pixel_ctr_q_3
    SLICE_X6Y22.D5       net (fanout=9)        0.950   M_pixel_ctr_q_3
    SLICE_X6Y22.D        Tilo                  0.235   M_pixel_ctr_q_3
                                                       ledout8/_n0177_SW1
    SLICE_X7Y22.A1       net (fanout=1)        0.657   ledout8/N34
    SLICE_X7Y22.A        Tilo                  0.259   ledout8/M_state_q_1
                                                       ledout8/_n01531
    SLICE_X7Y22.B6       net (fanout=1)        0.143   ledout8/_n0153
    SLICE_X7Y22.B        Tilo                  0.259   ledout8/M_state_q_1
                                                       ledout8/M_state_q_glue_set
    SLICE_X7Y22.AX       net (fanout=1)        0.672   ledout8/M_state_q_glue_set
    SLICE_X7Y22.CLK      Tdick                 0.114   ledout8/M_state_q_1
                                                       ledout8/M_state_q
    -------------------------------------------------  ---------------------------
    Total                                      3.765ns (1.343ns logic, 2.422ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack:                  16.202ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ledout8/M_ctr_q_3 (FF)
  Destination:          ledout8/M_pixel_ctr_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.750ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.321 - 0.334)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ledout8/M_ctr_q_3 to ledout8/M_pixel_ctr_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y21.CQ       Tcko                  0.525   M_ctr_q_3
                                                       ledout8/M_ctr_q_3
    SLICE_X7Y22.D3       net (fanout=9)        0.913   M_ctr_q_3
    SLICE_X7Y22.D        Tilo                  0.259   ledout8/M_state_q_1
                                                       ledout8/M_ctr_q[5]_PWR_3_o_equal_19_o<5>1
    SLICE_X9Y22.C1       net (fanout=15)       0.858   ledout8/M_ctr_q[5]_PWR_3_o_equal_19_o
    SLICE_X9Y22.C        Tilo                  0.259   M_pixel_ctr_q_1
                                                       ledout8/Mcount_M_led_ctr_q_val1
    SLICE_X6Y22.A4       net (fanout=3)        0.587   ledout8/Mcount_M_led_ctr_q_val
    SLICE_X6Y22.CLK      Tas                   0.349   M_pixel_ctr_q_3
                                                       ledout8/M_pixel_ctr_q_2_rstpot
                                                       ledout8/M_pixel_ctr_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.750ns (1.392ns logic, 2.358ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack:                  16.206ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ledout8/M_rst_ctr_q_10 (FF)
  Destination:          ledout8/M_state_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.771ns (Levels of Logic = 2)
  Clock Path Skew:      0.012ns (0.626 - 0.614)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ledout8/M_rst_ctr_q_10 to ledout8/M_state_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y25.DQ      Tcko                  0.430   ledout8/M_rst_ctr_q[10]
                                                       ledout8/M_rst_ctr_q_10
    SLICE_X15Y24.C2      net (fanout=3)        0.724   ledout8/M_rst_ctr_q[10]
    SLICE_X15Y24.C       Tilo                  0.259   ledout8/M_rst_ctr_q[2]
                                                       ledout8/out1
    SLICE_X7Y22.B4       net (fanout=13)       1.313   ledout8/out
    SLICE_X7Y22.B        Tilo                  0.259   ledout8/M_state_q_1
                                                       ledout8/M_state_q_glue_set
    SLICE_X7Y22.AX       net (fanout=1)        0.672   ledout8/M_state_q_glue_set
    SLICE_X7Y22.CLK      Tdick                 0.114   ledout8/M_state_q_1
                                                       ledout8/M_state_q
    -------------------------------------------------  ---------------------------
    Total                                      3.771ns (1.062ns logic, 2.709ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack:                  16.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ledout8/M_rst_ctr_q_9 (FF)
  Destination:          ledout8/M_state_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.768ns (Levels of Logic = 2)
  Clock Path Skew:      0.012ns (0.626 - 0.614)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ledout8/M_rst_ctr_q_9 to ledout8/M_state_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y25.CQ      Tcko                  0.430   ledout8/M_rst_ctr_q[10]
                                                       ledout8/M_rst_ctr_q_9
    SLICE_X15Y24.C1      net (fanout=3)        0.721   ledout8/M_rst_ctr_q[9]
    SLICE_X15Y24.C       Tilo                  0.259   ledout8/M_rst_ctr_q[2]
                                                       ledout8/out1
    SLICE_X7Y22.B4       net (fanout=13)       1.313   ledout8/out
    SLICE_X7Y22.B        Tilo                  0.259   ledout8/M_state_q_1
                                                       ledout8/M_state_q_glue_set
    SLICE_X7Y22.AX       net (fanout=1)        0.672   ledout8/M_state_q_glue_set
    SLICE_X7Y22.CLK      Tdick                 0.114   ledout8/M_state_q_1
                                                       ledout8/M_state_q
    -------------------------------------------------  ---------------------------
    Total                                      3.768ns (1.062ns logic, 2.706ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack:                  16.221ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ledout8/M_ctr_q_5 (FF)
  Destination:          ledout8/M_pixel_ctr_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.727ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.321 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ledout8/M_ctr_q_5 to ledout8/M_pixel_ctr_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y19.CQ       Tcko                  0.525   M_ctr_q_5
                                                       ledout8/M_ctr_q_5
    SLICE_X7Y22.D6       net (fanout=7)        0.890   M_ctr_q_5
    SLICE_X7Y22.D        Tilo                  0.259   ledout8/M_state_q_1
                                                       ledout8/M_ctr_q[5]_PWR_3_o_equal_19_o<5>1
    SLICE_X9Y22.C1       net (fanout=15)       0.858   ledout8/M_ctr_q[5]_PWR_3_o_equal_19_o
    SLICE_X9Y22.C        Tilo                  0.259   M_pixel_ctr_q_1
                                                       ledout8/Mcount_M_led_ctr_q_val1
    SLICE_X6Y22.A4       net (fanout=3)        0.587   ledout8/Mcount_M_led_ctr_q_val
    SLICE_X6Y22.CLK      Tas                   0.349   M_pixel_ctr_q_3
                                                       ledout8/M_pixel_ctr_q_2_rstpot
                                                       ledout8/M_pixel_ctr_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.727ns (1.392ns logic, 2.335ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_5/CLK
  Logical resource: ledout8/M_ctr_q_4/CK
  Location pin: SLICE_X8Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_5/CLK
  Logical resource: ledout8/M_ctr_q_5/CK
  Location pin: SLICE_X8Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: ledout8/M_ctr_q_1/CK
  Location pin: SLICE_X8Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: ledout8/M_ctr_q_2/CK
  Location pin: SLICE_X8Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: ledout8/M_ctr_q_3/CK
  Location pin: SLICE_X8Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: ledout8/M_ctr_q_0/CK
  Location pin: SLICE_X8Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ledout8/M_rst_ctr_q[11]/CLK
  Logical resource: ledout8/M_rst_ctr_q_11/CK
  Location pin: SLICE_X16Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X6Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X6Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_2/CK
  Location pin: SLICE_X6Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_pixel_ctr_q_3/CLK
  Logical resource: ledout8/M_pixel_ctr_q_2/CK
  Location pin: SLICE_X6Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_pixel_ctr_q_3/CLK
  Logical resource: ledout8/M_pixel_ctr_q_3/CK
  Location pin: SLICE_X6Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_pixel_ctr_q_3/CLK
  Logical resource: ledout8/M_bit_ctr_q_0/CK
  Location pin: SLICE_X6Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_bit_ctr_q_4/CLK
  Logical resource: ledout8/M_bit_ctr_q_4/CK
  Location pin: SLICE_X6Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_reset_cond_out/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X7Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: ledout8/M_state_q_1/CLK
  Logical resource: ledout8/M_state_q/CK
  Location pin: SLICE_X7Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: ledout8/M_state_q_1/CLK
  Logical resource: ledout8/M_state_q_1/CK
  Location pin: SLICE_X7Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_bit_ctr_q_3/CLK
  Logical resource: ledout8/M_bit_ctr_q_1/CK
  Location pin: SLICE_X7Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_bit_ctr_q_3/CLK
  Logical resource: ledout8/M_bit_ctr_q_2/CK
  Location pin: SLICE_X7Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_bit_ctr_q_3/CLK
  Logical resource: ledout8/M_bit_ctr_q_3/CK
  Location pin: SLICE_X7Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_pixel_ctr_q_1/CLK
  Logical resource: ledout8/M_pixel_ctr_q_0/CK
  Location pin: SLICE_X9Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_pixel_ctr_q_1/CLK
  Logical resource: ledout8/M_pixel_ctr_q_1/CK
  Location pin: SLICE_X9Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: ledout8/M_rst_ctr_q[2]/CLK
  Logical resource: ledout8/M_rst_ctr_q_0/CK
  Location pin: SLICE_X15Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: ledout8/M_rst_ctr_q[2]/CLK
  Logical resource: ledout8/M_rst_ctr_q_1/CK
  Location pin: SLICE_X15Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: ledout8/M_rst_ctr_q[2]/CLK
  Logical resource: ledout8/M_rst_ctr_q_2/CK
  Location pin: SLICE_X15Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: ledout8/M_rst_ctr_q[10]/CLK
  Logical resource: ledout8/M_rst_ctr_q_7/CK
  Location pin: SLICE_X15Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: ledout8/M_rst_ctr_q[10]/CLK
  Logical resource: ledout8/M_rst_ctr_q_8/CK
  Location pin: SLICE_X15Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: ledout8/M_rst_ctr_q[10]/CLK
  Logical resource: ledout8/M_rst_ctr_q_9/CK
  Location pin: SLICE_X15Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: ledout8/M_rst_ctr_q[10]/CLK
  Logical resource: ledout8/M_rst_ctr_q_10/CK
  Location pin: SLICE_X15Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.515|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 609 paths, 0 nets, and 273 connections

Design statistics:
   Minimum period:   4.515ns{1}   (Maximum frequency: 221.484MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Dec 02 18:25:34 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4550 MB



