( ( net
( "OUT_XOR2x2" "out_xor2x2" )
( "A" "a" )
( "OUT_NAND3" "out_nand3" )
( "OUT_NOR2x3" "out_nor2x3" )
( "OUT_NOR2x2" "out_nor2x2" )
( "GND!" "0" )
( "B" "b" )
( "OUT_XOR2x1" "out_xor2x1" )
( "OUT_NOR2x1" "out_nor2x1" )
( "OUT_XNOR2x3" "out_xnor2x3" )
( "OUT_NAND2x1" "out_nand2x1" )
( "OUT_XNOR2x2" "out_xnor2x2" )
( "OUT_NAND2x2" "out_nand2x2" )
( "C" "c" )
( "OUT_XOR2x3" "out_xor2x3" )
( "OUT_XNOR2x1" "out_xnor2x1" )
( "OUT_NAND2x3" "out_nand2x3" )
( "VDD!" "vdd!" )
 )
( inst
( "I42" "xi42" )
( "I41" "xi41" )
( "V0" "v0" )
( "V2" "v2" )
( "V1" "v1" )
( "I51" "xi51" )
( "I37" "xi37" )
( "I43" "xi43" )
( "I36" "xi36" )
( "V3" "v3" )
( "I55" "xi55" )
( "I53" "xi53" )
( "I45" "xi45" )
( "I47" "xi47" )
( "I60" "xi60" )
( "I48" "xi48" )
( "I52" "xi52" )
 )
( model
( "XNOR2" "XNOR2" )
( "XOR2" "XOR2" )
( "NAND3" "NAND3" )
( "Logic_Test" "Logic_Test" )
( "NOR2" "NOR2" )
( "NAND2" "NAND2" )
 )
 )
