module bw_io_jp_sstl_dq_bscan(se ,mode_ctl ,bypass_enable ,clock_dr ,in
      ,ps_in ,bsr_so ,ps_select ,out ,bypass ,shift_dr ,bsr_si ,
     update_dr );
output		bsr_so ;
output		out ;
output		bypass ;
input		se ;
input		mode_ctl ;
input		bypass_enable ;
input		clock_dr ;
input		in ;
input		ps_in ;
input		ps_select ;
input		shift_dr ;
input		bsr_si ;
input		update_dr ;
 
wire		 ;
wire		net47 ;
wire		net51 ;
wire		net58 ;
wire		net60 ;
wire		net63 ;
wire		net66 ;
 
 
bw_u1_inv_2x ps_inv (
     .z               (bypass ),
     .a               (net63 ) );
bw_u1_muxi21_2x bs_mux1 (
     .z               (net51 ),
     .d0              (net58 ),
     .d1              (ps_in ),
     .s               (ps_select ) );
bw_u1_muxi21_2x bs_mux2 (
     .z               (net47 ),
     .d0              (in ),
     .d1              (net60 ),
     .s               (net39 ) );
bw_u1_nand2_1x ps_nand2 (
     .z               (net63 ),
     .a               (net58 ),
     .b               (bypass_enable ) );
bw_u1_inv_2x ctl_inv2x (
     .z               (net39 ),
     .a               (net66 ) );
bw_io_jp_bs_baseblk bs_baseblk (
     .upd_q           (net58 ),
     .bsr_si          (bsr_si ),
     .update_dr       (update_dr ),
     .clock_dr        (clock_dr ),
     .shift_dr        (shift_dr ),
     .bsr_so          (bsr_so ),
     .in              (in ) );
bw_u1_inv_5x out_inv5x (
     .z               (out ),
     .a               (net47 ) );
bw_u1_inv_1x bs_inv1x (
     .z               (net60 ),
     .a               (net51 ) );
bw_u1_nor2_1x ctl_nor1x (
     .z               (net66 ),
     .a               (se ),
     .b               (mode_ctl ) );
endmodule

 ;
wire		 ;
wire		net51 ;
wire		net58 ;
wire		net60 ;
wire		net63 ;
wire		net66 ;
 
 
bw_u1_inv_2x ps_inv (
     .z               (bypass ),
     .a               (net63 ) );
bw_u1_muxi21_2x bs_mux1 (
     .z               (net51 ),
     .d0              (net58 ),
     .d1              (ps_in ),
     .s               (ps_select ) );
bw_u1_muxi21_2x bs_mux2 (
     .z               (net47 ),
     .d0              (in ),
     .d1              (net60 ),
     .s               (net39 ) );
bw_u1_nand2_1x ps_nand2 (
     .z               (net63 ),
     .a               (net58 ),
     .b               (bypass_enable ) );
bw_u1_inv_2x ctl_inv2x (
     .z               (net39 ),
     .a               (net66 ) );
bw_io_jp_bs_baseblk bs_baseblk (
     .upd_q           (net58 ),
     .bsr_si          (bsr_si ),
     .update_dr       (update_dr ),
     .clock_dr        (clock_dr ),
     .shift_dr        (shift_dr ),
     .bsr_so          (bsr_so ),
     .in              (in ) );
bw_u1_inv_5x out_inv5x (
     .z               (out ),
     .a               (net47 ) );
bw_u1_inv_1x bs_inv1x (
     .z               (net60 ),
     .a               (net51 ) );
bw_u1_nor2_1x ctl_nor1x (
     .z               (net66 ),
     .a               (se ),
     .b               (mode_ctl ) );
endmodule

 ;
wire		 ;
wire		net58 ;
wire		net60 ;
wire		net63 ;
wire		net66 ;
 
 
bw_u1_inv_2x ps_inv (
     .z               (bypass ),
     .a               (net63 ) );
bw_u1_muxi21_2x bs_mux1 (
     .z               (net51 ),
     .d0              (net58 ),
     .d1              (ps_in ),
     .s               (ps_select ) );
bw_u1_muxi21_2x bs_mux2 (
     .z               (net47 ),
     .d0              (in ),
     .d1              (net60 ),
     .s               (net39 ) );
bw_u1_nand2_1x ps_nand2 (
     .z               (net63 ),
     .a               (net58 ),
     .b               (bypass_enable ) );
bw_u1_inv_2x ctl_inv2x (
     .z               (net39 ),
     .a               (net66 ) );
bw_io_jp_bs_baseblk bs_baseblk (
     .upd_q           (net58 ),
     .bsr_si          (bsr_si ),
     .update_dr       (update_dr ),
     .clock_dr        (clock_dr ),
     .shift_dr        (shift_dr ),
     .bsr_so          (bsr_so ),
     .in              (in ) );
bw_u1_inv_5x out_inv5x (
     .z               (out ),
     .a               (net47 ) );
bw_u1_inv_1x bs_inv1x (
     .z               (net60 ),
     .a               (net51 ) );
bw_u1_nor2_1x ctl_nor1x (
     .z               (net66 ),
     .a               (se ),
     .b               (mode_ctl ) );
endmodule

 ;
wire		 ;
wire		net60 ;
wire		net63 ;
wire		net66 ;
 
 
bw_u1_inv_2x ps_inv (
     .z               (bypass ),
     .a               (net63 ) );
bw_u1_muxi21_2x bs_mux1 (
     .z               (net51 ),
     .d0              (net58 ),
     .d1              (ps_in ),
     .s               (ps_select ) );
bw_u1_muxi21_2x bs_mux2 (
     .z               (net47 ),
     .d0              (in ),
     .d1              (net60 ),
     .s               (net39 ) );
bw_u1_nand2_1x ps_nand2 (
     .z               (net63 ),
     .a               (net58 ),
     .b               (bypass_enable ) );
bw_u1_inv_2x ctl_inv2x (
     .z               (net39 ),
     .a               (net66 ) );
bw_io_jp_bs_baseblk bs_baseblk (
     .upd_q           (net58 ),
     .bsr_si          (bsr_si ),
     .update_dr       (update_dr ),
     .clock_dr        (clock_dr ),
     .shift_dr        (shift_dr ),
     .bsr_so          (bsr_so ),
     .in              (in ) );
bw_u1_inv_5x out_inv5x (
     .z               (out ),
     .a               (net47 ) );
bw_u1_inv_1x bs_inv1x (
     .z               (net60 ),
     .a               (net51 ) );
bw_u1_nor2_1x ctl_nor1x (
     .z               (net66 ),
     .a               (se ),
     .b               (mode_ctl ) );
endmodule

 ;
wire		 ;
wire		net63 ;
wire		net66 ;
 
 
bw_u1_inv_2x ps_inv (
     .z               (bypass ),
     .a               (net63 ) );
bw_u1_muxi21_2x bs_mux1 (
     .z               (net51 ),
     .d0              (net58 ),
     .d1              (ps_in ),
     .s               (ps_select ) );
bw_u1_muxi21_2x bs_mux2 (
     .z               (net47 ),
     .d0              (in ),
     .d1              (net60 ),
     .s               (net39 ) );
bw_u1_nand2_1x ps_nand2 (
     .z               (net63 ),
     .a               (net58 ),
     .b               (bypass_enable ) );
bw_u1_inv_2x ctl_inv2x (
     .z               (net39 ),
     .a               (net66 ) );
bw_io_jp_bs_baseblk bs_baseblk (
     .upd_q           (net58 ),
     .bsr_si          (bsr_si ),
     .update_dr       (update_dr ),
     .clock_dr        (clock_dr ),
     .shift_dr        (shift_dr ),
     .bsr_so          (bsr_so ),
     .in              (in ) );
bw_u1_inv_5x out_inv5x (
     .z               (out ),
     .a               (net47 ) );
bw_u1_inv_1x bs_inv1x (
     .z               (net60 ),
     .a               (net51 ) );
bw_u1_nor2_1x ctl_nor1x (
     .z               (net66 ),
     .a               (se ),
     .b               (mode_ctl ) );
endmodule

 ;
wire		 ;
wire		net66 ;
 
 
bw_u1_inv_2x ps_inv (
     .z               (bypass ),
     .a               (net63 ) );
bw_u1_muxi21_2x bs_mux1 (
     .z               (net51 ),
     .d0              (net58 ),
     .d1              (ps_in ),
     .s               (ps_select ) );
bw_u1_muxi21_2x bs_mux2 (
     .z               (net47 ),
     .d0              (in ),
     .d1              (net60 ),
     .s               (net39 ) );
bw_u1_nand2_1x ps_nand2 (
     .z               (net63 ),
     .a               (net58 ),
     .b               (bypass_enable ) );
bw_u1_inv_2x ctl_inv2x (
     .z               (net39 ),
     .a               (net66 ) );
bw_io_jp_bs_baseblk bs_baseblk (
     .upd_q           (net58 ),
     .bsr_si          (bsr_si ),
     .update_dr       (update_dr ),
     .clock_dr        (clock_dr ),
     .shift_dr        (shift_dr ),
     .bsr_so          (bsr_so ),
     .in              (in ) );
bw_u1_inv_5x out_inv5x (
     .z               (out ),
     .a               (net47 ) );
bw_u1_inv_1x bs_inv1x (
     .z               (net60 ),
     .a               (net51 ) );
bw_u1_nor2_1x ctl_nor1x (
     .z               (net66 ),
     .a               (se ),
     .b               (mode_ctl ) );
endmodule

 ;
wire		 ;
 
 
bw_u1_inv_2x ps_inv (
     .z               (bypass ),
     .a               (net63 ) );
bw_u1_muxi21_2x bs_mux1 (
     .z               (net51 ),
     .d0              (net58 ),
     .d1              (ps_in ),
     .s               (ps_select ) );
bw_u1_muxi21_2x bs_mux2 (
     .z               (net47 ),
     .d0              (in ),
     .d1              (net60 ),
     .s               (net39 ) );
bw_u1_nand2_1x ps_nand2 (
     .z               (net63 ),
     .a               (net58 ),
     .b               (bypass_enable ) );
bw_u1_inv_2x ctl_inv2x (
     .z               (net39 ),
     .a               (net66 ) );
bw_io_jp_bs_baseblk bs_baseblk (
     .upd_q           (net58 ),
     .bsr_si          (bsr_si ),
     .update_dr       (update_dr ),
     .clock_dr        (clock_dr ),
     .shift_dr        (shift_dr ),
     .bsr_so          (bsr_so ),
     .in              (in ) );
bw_u1_inv_5x out_inv5x (
     .z               (out ),
     .a               (net47 ) );
bw_u1_inv_1x bs_inv1x (
     .z               (net60 ),
     .a               (net51 ) );
bw_u1_nor2_1x ctl_nor1x (
     .z               (net66 ),
     .a               (se ),
     .b               (mode_ctl ) );
endmodule

 ;
 
 
bw_u1_inv_2x  (
     .z               (bypass ),
     .a               (net63 ) );
bw_u1_muxi21_2x bs_mux1 (
     .z               (net51 ),
     .d0              (net58 ),
     .d1              (ps_in ),
     .s               (ps_select ) );
bw_u1_muxi21_2x bs_mux2 (
     .z               (net47 ),
     .d0              (in ),
     .d1              (net60 ),
     .s               (net39 ) );
bw_u1_nand2_1x ps_nand2 (
     .z               (net63 ),
     .a               (net58 ),
     .b               (bypass_enable ) );
bw_u1_inv_2x ctl_inv2x (
     .z               (net39 ),
     .a               (net66 ) );
bw_io_jp_bs_baseblk bs_baseblk (
     .upd_q           (net58 ),
     .bsr_si          (bsr_si ),
     .update_dr       (update_dr ),
     .clock_dr        (clock_dr ),
     .shift_dr        (shift_dr ),
     .bsr_so          (bsr_so ),
     .in              (in ) );
bw_u1_inv_5x out_inv5x (
     .z               (out ),
     .a               (net47 ) );
bw_u1_inv_1x bs_inv1x (
     .z               (net60 ),
     .a               (net51 ) );
bw_u1_nor2_1x ctl_nor1x (
     .z               (net66 ),
     .a               (se ),
     .b               (mode_ctl ) );
endmodule

 (
     .z               ( ),
     .a               (net63 ) );
bw_u1_muxi21_2x bs_mux1 (
     .z               (net51 ),
     .d0              (net58 ),
     .d1              (ps_in ),
     .s               (ps_select ) );
bw_u1_muxi21_2x bs_mux2 (
     .z               (net47 ),
     .d0              (in ),
     .d1              (net60 ),
     .s               (net39 ) );
bw_u1_nand2_1x ps_nand2 (
     .z               (net63 ),
     .a               (net58 ),
     .b               (bypass_enable ) );
bw_u1_inv_2x ctl_inv2x (
     .z               (net39 ),
     .a               (net66 ) );
bw_io_jp_bs_baseblk bs_baseblk (
     .upd_q           (net58 ),
     .bsr_si          (bsr_si ),
     .update_dr       (update_dr ),
     .clock_dr        (clock_dr ),
     .shift_dr        (shift_dr ),
     .bsr_so          (bsr_so ),
     .in              (in ) );
bw_u1_inv_5x out_inv5x (
     .z               (out ),
     .a               (net47 ) );
bw_u1_inv_1x bs_inv1x (
     .z               (net60 ),
     .a               (net51 ) );
bw_u1_nor2_1x ctl_nor1x (
     .z               (net66 ),
     .a               (se ),
     .b               (mode_ctl ) );
endmodule

 ),
     .a               ( ) );
bw_u1_muxi21_2x bs_mux1 (
     .z               (net51 ),
     .d0              (net58 ),
     .d1              (ps_in ),
     .s               (ps_select ) );
bw_u1_muxi21_2x bs_mux2 (
     .z               (net47 ),
     .d0              (in ),
     .d1              (net60 ),
     .s               (net39 ) );
bw_u1_nand2_1x ps_nand2 (
     .z               (net63 ),
     .a               (net58 ),
     .b               (bypass_enable ) );
bw_u1_inv_2x ctl_inv2x (
     .z               (net39 ),
     .a               (net66 ) );
bw_io_jp_bs_baseblk bs_baseblk (
     .upd_q           (net58 ),
     .bsr_si          (bsr_si ),
     .update_dr       (update_dr ),
     .clock_dr        (clock_dr ),
     .shift_dr        (shift_dr ),
     .bsr_so          (bsr_so ),
     .in              (in ) );
bw_u1_inv_5x out_inv5x (
     .z               (out ),
     .a               (net47 ) );
bw_u1_inv_1x bs_inv1x (
     .z               (net60 ),
     .a               (net51 ) );
bw_u1_nor2_1x ctl_nor1x (
     .z               (net66 ),
     .a               (se ),
     .b               (mode_ctl ) );
endmodule

 ) );
bw_u1_muxi21_2x  (
     .z               (net51 ),
     .d0              (net58 ),
     .d1              (ps_in ),
     .s               (ps_select ) );
bw_u1_muxi21_2x bs_mux2 (
     .z               (net47 ),
     .d0              (in ),
     .d1              (net60 ),
     .s               (net39 ) );
bw_u1_nand2_1x ps_nand2 (
     .z               (net63 ),
     .a               (net58 ),
     .b               (bypass_enable ) );
bw_u1_inv_2x ctl_inv2x (
     .z               (net39 ),
     .a               (net66 ) );
bw_io_jp_bs_baseblk bs_baseblk (
     .upd_q           (net58 ),
     .bsr_si          (bsr_si ),
     .update_dr       (update_dr ),
     .clock_dr        (clock_dr ),
     .shift_dr        (shift_dr ),
     .bsr_so          (bsr_so ),
     .in              (in ) );
bw_u1_inv_5x out_inv5x (
     .z               (out ),
     .a               (net47 ) );
bw_u1_inv_1x bs_inv1x (
     .z               (net60 ),
     .a               (net51 ) );
bw_u1_nor2_1x ctl_nor1x (
     .z               (net66 ),
     .a               (se ),
     .b               (mode_ctl ) );
endmodule

 (
     .z               ( ),
     .d0              (net58 ),
     .d1              (ps_in ),
     .s               (ps_select ) );
bw_u1_muxi21_2x bs_mux2 (
     .z               (net47 ),
     .d0              (in ),
     .d1              (net60 ),
     .s               (net39 ) );
bw_u1_nand2_1x ps_nand2 (
     .z               (net63 ),
     .a               (net58 ),
     .b               (bypass_enable ) );
bw_u1_inv_2x ctl_inv2x (
     .z               (net39 ),
     .a               (net66 ) );
bw_io_jp_bs_baseblk bs_baseblk (
     .upd_q           (net58 ),
     .bsr_si          (bsr_si ),
     .update_dr       (update_dr ),
     .clock_dr        (clock_dr ),
     .shift_dr        (shift_dr ),
     .bsr_so          (bsr_so ),
     .in              (in ) );
bw_u1_inv_5x out_inv5x (
     .z               (out ),
     .a               (net47 ) );
bw_u1_inv_1x bs_inv1x (
     .z               (net60 ),
     .a               (net51 ) );
bw_u1_nor2_1x ctl_nor1x (
     .z               (net66 ),
     .a               (se ),
     .b               (mode_ctl ) );
endmodule

 ),
     .d0              ( ),
     .d1              (ps_in ),
     .s               (ps_select ) );
bw_u1_muxi21_2x bs_mux2 (
     .z               (net47 ),
     .d0              (in ),
     .d1              (net60 ),
     .s               (net39 ) );
bw_u1_nand2_1x ps_nand2 (
     .z               (net63 ),
     .a               (net58 ),
     .b               (bypass_enable ) );
bw_u1_inv_2x ctl_inv2x (
     .z               (net39 ),
     .a               (net66 ) );
bw_io_jp_bs_baseblk bs_baseblk (
     .upd_q           (net58 ),
     .bsr_si          (bsr_si ),
     .update_dr       (update_dr ),
     .clock_dr        (clock_dr ),
     .shift_dr        (shift_dr ),
     .bsr_so          (bsr_so ),
     .in              (in ) );
bw_u1_inv_5x out_inv5x (
     .z               (out ),
     .a               (net47 ) );
bw_u1_inv_1x bs_inv1x (
     .z               (net60 ),
     .a               (net51 ) );
bw_u1_nor2_1x ctl_nor1x (
     .z               (net66 ),
     .a               (se ),
     .b               (mode_ctl ) );
endmodule

 ),
     .d1              ( ),
     .s               (ps_select ) );
bw_u1_muxi21_2x bs_mux2 (
     .z               (net47 ),
     .d0              (in ),
     .d1              (net60 ),
     .s               (net39 ) );
bw_u1_nand2_1x ps_nand2 (
     .z               (net63 ),
     .a               (net58 ),
     .b               (bypass_enable ) );
bw_u1_inv_2x ctl_inv2x (
     .z               (net39 ),
     .a               (net66 ) );
bw_io_jp_bs_baseblk bs_baseblk (
     .upd_q           (net58 ),
     .bsr_si          (bsr_si ),
     .update_dr       (update_dr ),
     .clock_dr        (clock_dr ),
     .shift_dr        (shift_dr ),
     .bsr_so          (bsr_so ),
     .in              (in ) );
bw_u1_inv_5x out_inv5x (
     .z               (out ),
     .a               (net47 ) );
bw_u1_inv_1x bs_inv1x (
     .z               (net60 ),
     .a               (net51 ) );
bw_u1_nor2_1x ctl_nor1x (
     .z               (net66 ),
     .a               (se ),
     .b               (mode_ctl ) );
endmodule

 ),
     .s               ( ) );
bw_u1_muxi21_2x bs_mux2 (
     .z               (net47 ),
     .d0              (in ),
     .d1              (net60 ),
     .s               (net39 ) );
bw_u1_nand2_1x ps_nand2 (
     .z               (net63 ),
     .a               (net58 ),
     .b               (bypass_enable ) );
bw_u1_inv_2x ctl_inv2x (
     .z               (net39 ),
     .a               (net66 ) );
bw_io_jp_bs_baseblk bs_baseblk (
     .upd_q           (net58 ),
     .bsr_si          (bsr_si ),
     .update_dr       (update_dr ),
     .clock_dr        (clock_dr ),
     .shift_dr        (shift_dr ),
     .bsr_so          (bsr_so ),
     .in              (in ) );
bw_u1_inv_5x out_inv5x (
     .z               (out ),
     .a               (net47 ) );
bw_u1_inv_1x bs_inv1x (
     .z               (net60 ),
     .a               (net51 ) );
bw_u1_nor2_1x ctl_nor1x (
     .z               (net66 ),
     .a               (se ),
     .b               (mode_ctl ) );
endmodule

 ) );
bw_u1_muxi21_2x  (
     .z               (net47 ),
     .d0              (in ),
     .d1              (net60 ),
     .s               (net39 ) );
bw_u1_nand2_1x ps_nand2 (
     .z               (net63 ),
     .a               (net58 ),
     .b               (bypass_enable ) );
bw_u1_inv_2x ctl_inv2x (
     .z               (net39 ),
     .a               (net66 ) );
bw_io_jp_bs_baseblk bs_baseblk (
     .upd_q           (net58 ),
     .bsr_si          (bsr_si ),
     .update_dr       (update_dr ),
     .clock_dr        (clock_dr ),
     .shift_dr        (shift_dr ),
     .bsr_so          (bsr_so ),
     .in              (in ) );
bw_u1_inv_5x out_inv5x (
     .z               (out ),
     .a               (net47 ) );
bw_u1_inv_1x bs_inv1x (
     .z               (net60 ),
     .a               (net51 ) );
bw_u1_nor2_1x ctl_nor1x (
     .z               (net66 ),
     .a               (se ),
     .b               (mode_ctl ) );
endmodule

 (
     .z               ( ),
     .d0              (in ),
     .d1              (net60 ),
     .s               (net39 ) );
bw_u1_nand2_1x ps_nand2 (
     .z               (net63 ),
     .a               (net58 ),
     .b               (bypass_enable ) );
bw_u1_inv_2x ctl_inv2x (
     .z               (net39 ),
     .a               (net66 ) );
bw_io_jp_bs_baseblk bs_baseblk (
     .upd_q           (net58 ),
     .bsr_si          (bsr_si ),
     .update_dr       (update_dr ),
     .clock_dr        (clock_dr ),
     .shift_dr        (shift_dr ),
     .bsr_so          (bsr_so ),
     .in              (in ) );
bw_u1_inv_5x out_inv5x (
     .z               (out ),
     .a               (net47 ) );
bw_u1_inv_1x bs_inv1x (
     .z               (net60 ),
     .a               (net51 ) );
bw_u1_nor2_1x ctl_nor1x (
     .z               (net66 ),
     .a               (se ),
     .b               (mode_ctl ) );
endmodule

 ),
     .d0              ( ),
     .d1              (net60 ),
     .s               (net39 ) );
bw_u1_nand2_1x ps_nand2 (
     .z               (net63 ),
     .a               (net58 ),
     .b               (bypass_enable ) );
bw_u1_inv_2x ctl_inv2x (
     .z               (net39 ),
     .a               (net66 ) );
bw_io_jp_bs_baseblk bs_baseblk (
     .upd_q           (net58 ),
     .bsr_si          (bsr_si ),
     .update_dr       (update_dr ),
     .clock_dr        (clock_dr ),
     .shift_dr        (shift_dr ),
     .bsr_so          (bsr_so ),
     .in              (in ) );
bw_u1_inv_5x out_inv5x (
     .z               (out ),
     .a               (net47 ) );
bw_u1_inv_1x bs_inv1x (
     .z               (net60 ),
     .a               (net51 ) );
bw_u1_nor2_1x ctl_nor1x (
     .z               (net66 ),
     .a               (se ),
     .b               (mode_ctl ) );
endmodule

 ),
     .d1              ( ),
     .s               (net39 ) );
bw_u1_nand2_1x ps_nand2 (
     .z               (net63 ),
     .a               (net58 ),
     .b               (bypass_enable ) );
bw_u1_inv_2x ctl_inv2x (
     .z               (net39 ),
     .a               (net66 ) );
bw_io_jp_bs_baseblk bs_baseblk (
     .upd_q           (net58 ),
     .bsr_si          (bsr_si ),
     .update_dr       (update_dr ),
     .clock_dr        (clock_dr ),
     .shift_dr        (shift_dr ),
     .bsr_so          (bsr_so ),
     .in              (in ) );
bw_u1_inv_5x out_inv5x (
     .z               (out ),
     .a               (net47 ) );
bw_u1_inv_1x bs_inv1x (
     .z               (net60 ),
     .a               (net51 ) );
bw_u1_nor2_1x ctl_nor1x (
     .z               (net66 ),
     .a               (se ),
     .b               (mode_ctl ) );
endmodule

 ),
     .s               ( ) );
bw_u1_nand2_1x ps_nand2 (
     .z               (net63 ),
     .a               (net58 ),
     .b               (bypass_enable ) );
bw_u1_inv_2x ctl_inv2x (
     .z               (net39 ),
     .a               (net66 ) );
bw_io_jp_bs_baseblk bs_baseblk (
     .upd_q           (net58 ),
     .bsr_si          (bsr_si ),
     .update_dr       (update_dr ),
     .clock_dr        (clock_dr ),
     .shift_dr        (shift_dr ),
     .bsr_so          (bsr_so ),
     .in              (in ) );
bw_u1_inv_5x out_inv5x (
     .z               (out ),
     .a               (net47 ) );
bw_u1_inv_1x bs_inv1x (
     .z               (net60 ),
     .a               (net51 ) );
bw_u1_nor2_1x ctl_nor1x (
     .z               (net66 ),
     .a               (se ),
     .b               (mode_ctl ) );
endmodule

 ) );
bw_u1_nand2_1x  (
     .z               (net63 ),
     .a               (net58 ),
     .b               (bypass_enable ) );
bw_u1_inv_2x ctl_inv2x (
     .z               (net39 ),
     .a               (net66 ) );
bw_io_jp_bs_baseblk bs_baseblk (
     .upd_q           (net58 ),
     .bsr_si          (bsr_si ),
     .update_dr       (update_dr ),
     .clock_dr        (clock_dr ),
     .shift_dr        (shift_dr ),
     .bsr_so          (bsr_so ),
     .in              (in ) );
bw_u1_inv_5x out_inv5x (
     .z               (out ),
     .a               (net47 ) );
bw_u1_inv_1x bs_inv1x (
     .z               (net60 ),
     .a               (net51 ) );
bw_u1_nor2_1x ctl_nor1x (
     .z               (net66 ),
     .a               (se ),
     .b               (mode_ctl ) );
endmodule

 (
     .z               ( ),
     .a               (net58 ),
     .b               (bypass_enable ) );
bw_u1_inv_2x ctl_inv2x (
     .z               (net39 ),
     .a               (net66 ) );
bw_io_jp_bs_baseblk bs_baseblk (
     .upd_q           (net58 ),
     .bsr_si          (bsr_si ),
     .update_dr       (update_dr ),
     .clock_dr        (clock_dr ),
     .shift_dr        (shift_dr ),
     .bsr_so          (bsr_so ),
     .in              (in ) );
bw_u1_inv_5x out_inv5x (
     .z               (out ),
     .a               (net47 ) );
bw_u1_inv_1x bs_inv1x (
     .z               (net60 ),
     .a               (net51 ) );
bw_u1_nor2_1x ctl_nor1x (
     .z               (net66 ),
     .a               (se ),
     .b               (mode_ctl ) );
endmodule

 ),
     .a               ( ),
     .b               (bypass_enable ) );
bw_u1_inv_2x ctl_inv2x (
     .z               (net39 ),
     .a               (net66 ) );
bw_io_jp_bs_baseblk bs_baseblk (
     .upd_q           (net58 ),
     .bsr_si          (bsr_si ),
     .update_dr       (update_dr ),
     .clock_dr        (clock_dr ),
     .shift_dr        (shift_dr ),
     .bsr_so          (bsr_so ),
     .in              (in ) );
bw_u1_inv_5x out_inv5x (
     .z               (out ),
     .a               (net47 ) );
bw_u1_inv_1x bs_inv1x (
     .z               (net60 ),
     .a               (net51 ) );
bw_u1_nor2_1x ctl_nor1x (
     .z               (net66 ),
     .a               (se ),
     .b               (mode_ctl ) );
endmodule

 ),
     .b               ( ) );
bw_u1_inv_2x ctl_inv2x (
     .z               (net39 ),
     .a               (net66 ) );
bw_io_jp_bs_baseblk bs_baseblk (
     .upd_q           (net58 ),
     .bsr_si          (bsr_si ),
     .update_dr       (update_dr ),
     .clock_dr        (clock_dr ),
     .shift_dr        (shift_dr ),
     .bsr_so          (bsr_so ),
     .in              (in ) );
bw_u1_inv_5x out_inv5x (
     .z               (out ),
     .a               (net47 ) );
bw_u1_inv_1x bs_inv1x (
     .z               (net60 ),
     .a               (net51 ) );
bw_u1_nor2_1x ctl_nor1x (
     .z               (net66 ),
     .a               (se ),
     .b               (mode_ctl ) );
endmodule

 ) );
bw_u1_inv_2x  (
     .z               (net39 ),
     .a               (net66 ) );
bw_io_jp_bs_baseblk bs_baseblk (
     .upd_q           (net58 ),
     .bsr_si          (bsr_si ),
     .update_dr       (update_dr ),
     .clock_dr        (clock_dr ),
     .shift_dr        (shift_dr ),
     .bsr_so          (bsr_so ),
     .in              (in ) );
bw_u1_inv_5x out_inv5x (
     .z               (out ),
     .a               (net47 ) );
bw_u1_inv_1x bs_inv1x (
     .z               (net60 ),
     .a               (net51 ) );
bw_u1_nor2_1x ctl_nor1x (
     .z               (net66 ),
     .a               (se ),
     .b               (mode_ctl ) );
endmodule

 (
     .z               ( ),
     .a               (net66 ) );
bw_io_jp_bs_baseblk bs_baseblk (
     .upd_q           (net58 ),
     .bsr_si          (bsr_si ),
     .update_dr       (update_dr ),
     .clock_dr        (clock_dr ),
     .shift_dr        (shift_dr ),
     .bsr_so          (bsr_so ),
     .in              (in ) );
bw_u1_inv_5x out_inv5x (
     .z               (out ),
     .a               (net47 ) );
bw_u1_inv_1x bs_inv1x (
     .z               (net60 ),
     .a               (net51 ) );
bw_u1_nor2_1x ctl_nor1x (
     .z               (net66 ),
     .a               (se ),
     .b               (mode_ctl ) );
endmodule

 ),
     .a               ( ) );
bw_io_jp_bs_baseblk bs_baseblk (
     .upd_q           (net58 ),
     .bsr_si          (bsr_si ),
     .update_dr       (update_dr ),
     .clock_dr        (clock_dr ),
     .shift_dr        (shift_dr ),
     .bsr_so          (bsr_so ),
     .in              (in ) );
bw_u1_inv_5x out_inv5x (
     .z               (out ),
     .a               (net47 ) );
bw_u1_inv_1x bs_inv1x (
     .z               (net60 ),
     .a               (net51 ) );
bw_u1_nor2_1x ctl_nor1x (
     .z               (net66 ),
     .a               (se ),
     .b               (mode_ctl ) );
endmodule

 ) );
bw_io_jp_bs_baseblk  (
     .upd_q           (net58 ),
     .bsr_si          (bsr_si ),
     .update_dr       (update_dr ),
     .clock_dr        (clock_dr ),
     .shift_dr        (shift_dr ),
     .bsr_so          (bsr_so ),
     .in              (in ) );
bw_u1_inv_5x out_inv5x (
     .z               (out ),
     .a               (net47 ) );
bw_u1_inv_1x bs_inv1x (
     .z               (net60 ),
     .a               (net51 ) );
bw_u1_nor2_1x ctl_nor1x (
     .z               (net66 ),
     .a               (se ),
     .b               (mode_ctl ) );
endmodule

 (
     .upd_q           ( ),
     .bsr_si          (bsr_si ),
     .update_dr       (update_dr ),
     .clock_dr        (clock_dr ),
     .shift_dr        (shift_dr ),
     .bsr_so          (bsr_so ),
     .in              (in ) );
bw_u1_inv_5x out_inv5x (
     .z               (out ),
     .a               (net47 ) );
bw_u1_inv_1x bs_inv1x (
     .z               (net60 ),
     .a               (net51 ) );
bw_u1_nor2_1x ctl_nor1x (
     .z               (net66 ),
     .a               (se ),
     .b               (mode_ctl ) );
endmodule

 ),
     .bsr_si          ( ),
     .update_dr       (update_dr ),
     .clock_dr        (clock_dr ),
     .shift_dr        (shift_dr ),
     .bsr_so          (bsr_so ),
     .in              (in ) );
bw_u1_inv_5x out_inv5x (
     .z               (out ),
     .a               (net47 ) );
bw_u1_inv_1x bs_inv1x (
     .z               (net60 ),
     .a               (net51 ) );
bw_u1_nor2_1x ctl_nor1x (
     .z               (net66 ),
     .a               (se ),
     .b               (mode_ctl ) );
endmodule

 ),
     .update_dr       ( ),
     .clock_dr        (clock_dr ),
     .shift_dr        (shift_dr ),
     .bsr_so          (bsr_so ),
     .in              (in ) );
bw_u1_inv_5x out_inv5x (
     .z               (out ),
     .a               (net47 ) );
bw_u1_inv_1x bs_inv1x (
     .z               (net60 ),
     .a               (net51 ) );
bw_u1_nor2_1x ctl_nor1x (
     .z               (net66 ),
     .a               (se ),
     .b               (mode_ctl ) );
endmodule

 ),
     .clock_dr        ( ),
     .shift_dr        (shift_dr ),
     .bsr_so          (bsr_so ),
     .in              (in ) );
bw_u1_inv_5x out_inv5x (
     .z               (out ),
     .a               (net47 ) );
bw_u1_inv_1x bs_inv1x (
     .z               (net60 ),
     .a               (net51 ) );
bw_u1_nor2_1x ctl_nor1x (
     .z               (net66 ),
     .a               (se ),
     .b               (mode_ctl ) );
endmodule

 ),
     .shift_dr        ( ),
     .bsr_so          (bsr_so ),
     .in              (in ) );
bw_u1_inv_5x out_inv5x (
     .z               (out ),
     .a               (net47 ) );
bw_u1_inv_1x bs_inv1x (
     .z               (net60 ),
     .a               (net51 ) );
bw_u1_nor2_1x ctl_nor1x (
     .z               (net66 ),
     .a               (se ),
     .b               (mode_ctl ) );
endmodule

 ),
     .bsr_so          ( ),
     .in              (in ) );
bw_u1_inv_5x out_inv5x (
     .z               (out ),
     .a               (net47 ) );
bw_u1_inv_1x bs_inv1x (
     .z               (net60 ),
     .a               (net51 ) );
bw_u1_nor2_1x ctl_nor1x (
     .z               (net66 ),
     .a               (se ),
     .b               (mode_ctl ) );
endmodule

 ),
     .in              ( ) );
bw_u1_inv_5x out_inv5x (
     .z               (out ),
     .a               (net47 ) );
bw_u1_inv_1x bs_inv1x (
     .z               (net60 ),
     .a               (net51 ) );
bw_u1_nor2_1x ctl_nor1x (
     .z               (net66 ),
     .a               (se ),
     .b               (mode_ctl ) );
endmodule

 ) );
bw_u1_inv_5x  (
     .z               (out ),
     .a               (net47 ) );
bw_u1_inv_1x bs_inv1x (
     .z               (net60 ),
     .a               (net51 ) );
bw_u1_nor2_1x ctl_nor1x (
     .z               (net66 ),
     .a               (se ),
     .b               (mode_ctl ) );
endmodule

 (
     .z               ( ),
     .a               (net47 ) );
bw_u1_inv_1x bs_inv1x (
     .z               (net60 ),
     .a               (net51 ) );
bw_u1_nor2_1x ctl_nor1x (
     .z               (net66 ),
     .a               (se ),
     .b               (mode_ctl ) );
endmodule

 ),
     .a               ( ) );
bw_u1_inv_1x bs_inv1x (
     .z               (net60 ),
     .a               (net51 ) );
bw_u1_nor2_1x ctl_nor1x (
     .z               (net66 ),
     .a               (se ),
     .b               (mode_ctl ) );
endmodule

 ) );
bw_u1_inv_1x  (
     .z               (net60 ),
     .a               (net51 ) );
bw_u1_nor2_1x ctl_nor1x (
     .z               (net66 ),
     .a               (se ),
     .b               (mode_ctl ) );
endmodule

 (
     .z               ( ),
     .a               (net51 ) );
bw_u1_nor2_1x ctl_nor1x (
     .z               (net66 ),
     .a               (se ),
     .b               (mode_ctl ) );
endmodule

 ),
     .a               ( ) );
bw_u1_nor2_1x ctl_nor1x (
     .z               (net66 ),
     .a               (se ),
     .b               (mode_ctl ) );
endmodule

 ) );
bw_u1_nor2_1x  (
     .z               (net66 ),
     .a               (se ),
     .b               (mode_ctl ) );
endmodule

 (
     .z               ( ),
     .a               (se ),
     .b               (mode_ctl ) );
endmodule

 ),
     .a               ( ),
     .b               (mode_ctl ) );
endmodule

 ),
     .b               ( ) );
endmodule

 ) );
endmodule

