# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../pipeline_vivado.srcs/sources_1/ip/DMem/sim/DMem.v" \
"../../../../pipeline_vivado.srcs/sources_1/ip/IMem/sim/IMem.v" \
"../../../../pipeline_vivado.srcs/sources_1/new/CPU.v" \
"../../../../pipeline_vivado.srcs/sim_1/new/cpu_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
