{
    "example": "Loop Fusion",
    "overview": [
        "This example will demonstrate how to fuse two loops into one to improve the performance of an OpenCL  C/C++ Kernel."
    ],
    "key_concepts": [ "Kernel Optimization", "Loop Fusion", "Loop Pipelining" ],
    "keywords": [ "#pragma HLS PIPELINE"],
    "board": ["Alpha Data ADM-PCIE-7V3", "Alpha Data ADM-PCIE-KU3","Xilinx KU115"],
    "em_cmd": "./loop_fusion",
    "hw_cmd": "../../utility/nimbix/nimbix-run.py -- ./loop_fusion",
    "contributors" : [
        {
            "group": "Xilinx",
            "url" : "http://www.xilinx.com"
        }
    ],
    "revision" : [
        {
            "date" : "MAY2017",
            "version": "1.0",
            "description": "Initial Xilinx Release"
        }
    ]
}
