{
  "4190775888":
  {
    "nodes":
    [
      {
        "name":"?"
        , "id":4216045712
        , "start":"1.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Start Cycle":"1"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
    ]
  }
  , "4190776992":
  {
    "nodes":
    [
      {
        "name":"+"
        , "id":4204335760
        , "start":"1.00"
        , "end":"1.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"64-bit Integer Add"
            , "Constant Operand":"-1 (0xFFFFFFFFFFFFFFFF)"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/fpga_reg/build/src/fpga_reg.cpp"
              , "line":97
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":4217289888
        , "start":"0.00"
        , "end":"1.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"64-bit Select"
            , "Start Cycle":"0"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/fpga_reg/build/src/fpga_reg.cpp"
              , "line":97
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":4219144624
        , "start":"1.00"
        , "end":"1.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"65-bit Integer Add"
            , "Constant Operand":"-1 (0x1FFFFFFFFFFFFFFFF)"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/fpga_reg/build/src/fpga_reg.cpp"
              , "line":97
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Src"
        , "id":4219550688
        , "start":"1.00"
        , "end":"1.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Source"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/fpga_reg/build/src/fpga_reg.cpp"
              , "line":97
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"<arg0>"
        , "id":4228347552
        , "start":"0.00"
        , "end":"0.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Input Synchronization for '<arg0>'"
            , "Start Cycle":"0"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Src"
        , "id":4230204304
        , "start":"1.00"
        , "end":"1.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Source"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/fpga_reg/build/src/fpga_reg.cpp"
              , "line":97
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"<arg0>"
        , "id":4231928496
        , "start":"0.00"
        , "end":"0.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Input Synchronization for '<arg0>'"
            , "Start Cycle":"0"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"<arg0>"
        , "id":4232925088
        , "start":"1.00"
        , "end":"1.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Input Synchronization for '<arg0>'"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":4248376032
        , "start":"1.00"
        , "end":"1.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"64-bit Integer Compare"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/fpga_reg/build/src/fpga_reg.cpp"
              , "line":97
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":4263526480
        , "start":"0.00"
        , "end":"0.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"64-bit Integer Compare"
            , "Start Cycle":"0"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/fpga_reg/build/src/fpga_reg.cpp"
              , "line":97
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":4204335760
        , "to":4219144624
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":4217289888
        , "to":4204335760
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":4219144624
        , "to":4230204304
        , "details":
        [
          {
            "type":"table"
            , "Width":"65"
          }
        ]
      }
      , {
        "from":4228347552
        , "to":4263526480
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":4231928496
        , "to":4217289888
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":4232925088
        , "to":4248376032
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":4248376032
        , "to":4219550688
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":4263526480
        , "to":4217289888
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
    ]
  }
  , "4190777072":
  {
    "nodes":
    [
      {
        "name":"Cluster 0"
        , "id":4192312608
        , "start":"1.00"
        , "end":"5.00"
        , "details":
        [
          {
            "type":"table"
            , "Cluster Name":"i_sfc_s_c0_in_elseif198_zts10simplemaths_c0_enter2_k0_zts10simplemath1"
            , "Cluster Type":"Stall-Free"
            , "Cluster Start Cycle":"1"
            , "Cluster Latency":"4"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Logic"
            , "id":4199874256
            , "details":
            [
              {
                "type":"table"
                , "Cluster Logic Start Cycle":"1"
                , "Cluster Logic Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Exit"
            , "id":4203995312
            , "details":
            [
              {
                "type":"table"
                , "Start Cycle":"2"
                , "Latency":"3"
                , "Exit FIFO Depth":"32"
                , "Exit FIFO Width":"24"
                , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
              }
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"Loop Orch"
        , "id":4243496496
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Orchestration Logic"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/fpga_reg/build/src/fpga_reg.cpp"
              , "line":92
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":4199874256
        , "to":4203995312
      }
      , {
        "from":4243496496
        , "to":4199874256
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
    ]
  }
  , "4190777152":
  {
    "nodes":
    [
      {
        "name":"Cluster 2"
        , "id":4205188496
        , "start":"8.00"
        , "end":"79.00"
        , "details":
        [
          {
            "type":"table"
            , "Cluster Name":"i_sfc_s_c0_in_lr_ph_zts10simplemaths_c0_enter147_k0_zts10simplemath5"
            , "Cluster Type":"Stall-Free"
            , "Cluster Start Cycle":"8"
            , "Cluster Latency":"71"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Logic"
            , "id":4205203296
            , "details":
            [
              {
                "type":"table"
                , "Cluster Logic Start Cycle":"8"
                , "Cluster Logic Latency":"68"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Exit"
            , "id":4209152672
            , "details":
            [
              {
                "type":"table"
                , "Start Cycle":"76"
                , "Latency":"3"
                , "Exit FIFO Depth":"512"
                , "Exit FIFO Width":"64"
                , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
              }
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"Cluster 1"
        , "id":4204527024
        , "start":"1.00"
        , "end":"5.00"
        , "details":
        [
          {
            "type":"table"
            , "Cluster Name":"i_sfc_s_c1_in_lr_ph_zts10simplemaths_c1_enter1_k0_zts10simplemath1"
            , "Cluster Type":"Stall-Free"
            , "Cluster Start Cycle":"1"
            , "Cluster Latency":"4"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Logic"
            , "id":4204534048
            , "details":
            [
              {
                "type":"table"
                , "Cluster Logic Start Cycle":"1"
                , "Cluster Logic Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Exit"
            , "id":4205036864
            , "details":
            [
              {
                "type":"table"
                , "Start Cycle":"2"
                , "Latency":"3"
                , "Exit FIFO Depth":"32"
                , "Exit FIFO Width":"320"
                , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
              }
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"ST"
        , "id":4209522048
        , "start":"79.00"
        , "end":"81.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Store"
            , "Width":"32 bits"
            , "LSU Style":"Burst-coalesced"
            , "Stall-free":"No"
            , "Global Memory":"Yes"
            , "Start Cycle":"79"
            , "Latency":"2"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/fpga_reg/build/src/fpga_reg.cpp"
              , "line":139
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Loop Orch"
        , "id":4229991424
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Orchestration Logic"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/fpga_reg/build/src/fpga_reg.cpp"
              , "line":97
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"LD"
        , "id":4250045760
        , "start":"5.00"
        , "end":"8.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Load"
            , "Width":"32 bits"
            , "LSU Style":"Prefetching"
            , "Stall-free":"No"
            , "Global Memory":"Yes"
            , "Start Cycle":"5"
            , "Latency":"3"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/fpga_reg/build/src/fpga_reg.cpp"
              , "line":99
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":4205203296
        , "to":4209152672
      }
      , {
        "from":4204534048
        , "to":4205036864
      }
      , {
        "from":4209152672
        , "to":4209522048
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":4205036864
        , "to":4209522048
        , "details":
        [
          {
            "type":"table"
            , "Width":"320"
          }
        ]
      }
      , {
        "from":4229991424
        , "to":4204534048
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":4250045760
        , "to":4205203296
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":4205036864
        , "to":4250045760
        , "details":
        [
          {
            "type":"table"
            , "Width":"320"
          }
        ]
      }
    ]
  }
  , "4190777232":
  {
    "nodes":
    [
      {
        "name":"Feedback"
        , "id":4221876288
        , "start":"0.00"
        , "end":"1.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"1"
            , "Start Cycle":"0"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
    ]
  }
}
