# Asynchronous-FIFO
This repository contains an Asynchronous FIFO (First-In-First-Out) module implemented in Verilog/SystemVerilog. The FIFO allows data transfer between two clock domains operating at different frequencies, ensuring reliable and safe communication without data corruption.
