*******************************************************************

  Device    [devL7Q]

  Author    [liujiao]

  Abstract  [LUT7 PACKING WITH FF]

  Revision History:

********************************************************************************/
gate
device devL7Q : device CLMA
{

    parameter
    (
        config bit CP_INITA[31:0]     = 32'hffff_ffff,
        config bit CP_INITB[31:0]     = 32'hffff_ffff,
        config bit CP_INITC[31:0]     = 32'hffff_ffff,
        config bit CP_INITD[31:0]     = 32'hffff_ffff,        
        config string CP_MODEA     = "LUT5",               // "LUT5" "ROM" "WMUX" "ARITH"
        config string CP_MODEB     = "LUT5",               // "LUT5" "ROM" "WMUX" "ARITH"
        config string CP_MODEC     = "LUT5",               // "LUT5" "ROM" "WMUX" "ARITH"
        config string CP_MODED     = "LUT5",               // "LUT5" "ROM" "WMUX" "ARITH"
        config string CP_GRS_EN       = "TRUE",              // "TRUE" "FALSE"
        config string CP_Y3MUX_SEL   := "FX",                 // "L8"  "FX" "CYX"
        config string CP_Y2MUX_SEL   := "FX",                 // "FFCD" "FX" "CYX"
        config string CP_Y1MUX_SEL   := "MF"  ,               // "L7"   "FX" "CYX"
        config string CP_Q1MUX_SEL   := "YX"  ,               // "Y1"   "FFAB" "M2" 
        config string CP_Y0MUX_SEL   := "FX",                 // "FFAB" "FX" "CYX" 
        config string CP_CEMUX_SEL    = "CE",                 // "CE" "CECI" 
        config string CP_RSMUX_SEL    = "RS",                 // "RS" "RSCI"
        config string CP_CLK_POL    = "FALSE",                  // 1'b0: "CLK"; 1'b1: "Invert CLK" - CLMA Global
        config string CP_LCE_POL    = "FALSE",                  // 1'b0: "CE"; 1'b1: "Invert CE" - CLMA Global
        config string CP_LRS_POL    = "FALSE",                  // 1'b0: "RS"; 1'b1: "Invert RS" - CLMA Global
        config string CP_LCE_EN     = "FALSE",                  // 1'b0: "FALSE"; 1'b1: "TRUE"
        config string CP_LRS_EN     = "FALSE",                  // 1'b0: "FALSE"; 1'b1: "TRUE"            
        config string CP_RS_MODE    = "SYNC",               // "SYNC" "ASYNC"
        config string CP_FF1_RS      = "RESET"               // "RESET" "SET"     
    );
    port
    (
        // These are the ports of FGD.
        input    D0, D1, D2, D3, D4, DD,
        output   Y3, 
                    
        // These are the ports of FGC.
        input    C0, C1, C2, C3, C4, CD,
        output   Y2, 
        
        // These are the ports of FGB.
        input    B0, B1, B2, B3, B4, BD,
        output   Y1, Q1,
        
        // These are the ports of FGA.
        input    A0, A1, A2, A3, A4, AD,
        output   Y0, 
        // These are the ports shared with FGC and FGD.
        output   Y6CD,
        // These are the ports shared with FGA and FGB.
        output   Y6AB,
        // These are the ports of RAM.
        // Here are the ports of RAM write adress( WA[3:0] ), and shared with ROM. 
        input    M1,
        input    M0, M2,

        // Here are the ports of CLMS for controlling.
        input    RS, CE, CLK,
        output   L7OUT,

        // These are the Ports for Global Controlling, such as Global Reset.
        input    RSCI,
        output   RSCO,
        input    CECI,
        output   CECO
    );

}// end of device devL7Q

/*******************************************************************************

  Device    [devL7Q]

  Author    [liujiao]

  Abstract  [The structure netlist of devL7Q is described in the similar fashion 
             as in HDL. In unit instantiation statement, the formal pin may be 
             connected to net which is declared explicitly. 
             
             In Valence, the connection can also be made from formal pin to other 
             pin or port, in which case Valence compiler shall create the net to 
             fulfil the connection. The built-in naming convention is kicked in 
             to name the automatically created net. However, the objects (net, instance)
             of this netlist are going to mapped from schematic. The compiler-generated
             names cause trouble for the mapping. Therefore, all wires are declared
             explicitly in the following description]

  Revision History:

********************************************************************************/
structure netlist of devL7Q
{
    // Wires for input ports
    wire ntD0,ntD1,ntD2,ntD3,ntD4,ntDD; 
    wire ntC0,ntC1,ntC2,ntC3,ntC4,ntCD; 
    wire ntB0,ntB1,ntB2,ntB3,ntB4,ntBD; 
    wire ntA0,ntA1,ntA2,ntA3,ntA4,ntAD; 
    wire ntM1;
    wire ntM0, ntM2;
    wire ntRS, ntCE, ntCLK;
    wire ntRSCI;
    wire ntCECI;

    // Wires connecting to output ports
    wire ntY3;
    wire ntY2;
    wire ntY1;
    wire ntY0;
    wire ntY6CD,ntY6AB;
    wire ntRSCO;
    wire ntCECO;

    // Internal wires
    wire ntQ1;
    wire ntRS_P, ntCE_P, ntCLKR;
    wire ntL5D;
    wire ntL5C;
    wire ntL5B;
    wire ntL5A;
    wire ntL7OUT;
    wire ntQD1;
    
    //
    // Connection to ports
    //
    ntD0      <= D0;
    ntD1      <= D1;
    ntD2      <= D2;
    ntD3      <= D3;
    ntD4      <= D4; 
    ntDD      <= DD;
 
    ntC0      <= C0;
    ntC1      <= C1;
    ntC2      <= C2;
    ntC3      <= C3;
    ntC4      <= C4;
    ntCD      <= CD;
 
    ntB0      <= B0;
    ntB1      <= B1; 
    ntB2      <= B2;
    ntB3      <= B3;
    ntB4      <= B4;
    ntBD      <= BD;
 
    ntA0      <= A0;
    ntA1      <= A1;
    ntA2      <= A2;
    ntA3      <= A3;
    ntA4      <= A4;
    ntAD      <= AD;
 
    ntM1      <= M1;
    ntM0      <= M0;
    ntM2      <= M2;

    ntRS      <= RS;
    ntCE      <= CE;
    ntCLK     <= CLK;
    ntRSCI    <= RSCI;
    ntCECI    <= CECI;

    Y3        <= ntY3;
    Y2        <= ntY2;
    Y1        <= ntY1;
    Q1        <= ntQ1;
    Y0        <= ntY0;
    Y6CD      <= ntY6CD;
    Y6AB      <= ntY6AB;    
    L7OUT     <= ntL7OUT;
    RSCO     <= ntRSCO;
    CECO     <= ntCECO;
    
    //
    // Instances. FGD section
    //

    device LUT5C FYD 
        parameter map
        (
            CP_INIT => CP_INITD,
            CP_MODE => CP_MODED
        )
        port map 
        (
            A0  => ntD0,
            A1  => ntD1,
            A2  => ntD2,
            A3  => ntD3,
            A4  => ntD4,
            AD  => ntDD,
            L5  => ntL5D 
        );

    device YMUX Y3MUX
        parameter map
        (
            CP_OUT_SEL  => CP_Y3MUX_SEL
        )
        port map
        (
            FX  => ntL5D,
            Y   => ntY3
        );   
    //
    // Instances. FGC section
    //

    device LUT5 FYC 
        parameter map
        (
            CP_INIT => CP_INITC,
            CP_MODE => CP_MODEC
        )
        port map 
        (
            A0  => ntC0,
            A1  => ntC1,
            A2  => ntC2,
            A3  => ntC3,
            A4  => ntC4,
            AD  => ntCD,
            L5  => ntL5C 
        );  

    device YMUX Y2MUX
        parameter map
        (
            CP_OUT_SEL  => CP_Y2MUX_SEL
        )    
        port map
        (
            FX  => ntL5C,
            Y   => ntY2
        );  

    //
    // Instances. Common to FGC and FGD sections
    //
    
    device MUX2 L6CDMUX
        port map
        (
            DI0   => ntL5C,
            DI1   => ntL5D,
            SEL   => ntM1,
            DOUT  => ntY6CD
        );

    //
    // Instances. FGB section
    //

    device LUT5C FYB 
        parameter map
        (
            CP_INIT => CP_INITB,
            CP_MODE => CP_MODEB
        )
        port map 
        (
            A0  => ntB0,
            A1  => ntB1,
            A2  => ntB2,
            A3  => ntB3,
            A4  => ntB4,
            AD  => ntBD,
            L5  => ntL5B 
        );

    device YMUX Y1MUX
        parameter map
        (
            CP_OUT_SEL  => CP_Y1MUX_SEL
        )       
        port map
        (
            MF  => ntL7OUT,
            Y   => ntY1
        );
    
    device QMUX Q1MUX
        parameter map
        (
            CP_OUT_SEL  => CP_Q1MUX_SEL
        )      
        port map
        (
            YX  => ntY1,
            Q   => ntQD1
        );
    
    device FF FF1
        parameter map
        (
            CP_GRS_EN  => CP_GRS_EN,
            CP_RS_MODE => CP_RS_MODE,
            CP_FF_RS   => CP_FF1_RS
        )
        port map
        (
            D  => ntQD1,
            RS => ntRSCO,
            CE => ntCECO,
            CLK => ntCLKR,
            Q   => ntQ1
        );


    //
    // Instances. FGA section
    //

    device LUT5 FYA 
        parameter map
        (
            CP_INIT => CP_INITA,
            CP_MODE => CP_MODEA
        )
        port map 
        (
            A0  => ntA0,
            A1  => ntA1,
            A2  => ntA2,
            A3  => ntA3,
            A4  => ntA4,
            AD  => ntAD,
            L5  => ntL5A 
        );

    device YMUX Y0MUX
        parameter map
        (
            CP_OUT_SEL  => CP_Y0MUX_SEL
        ) 
        port map
        (
            FX => ntL5A,
            Y  => ntY0
        );

    //
    // Instances. Common to FGA and FGB sections
    //
    
    device MUX2 L6ABMUX
        port map
        (
            DI0  => ntL5A,
            DI1  => ntL5B,
            SEL  => ntM0,
            DOUT => ntY6AB
        );

    device MUX2 L7MUX
        port map
        (
            DI0  => ntY6AB,
            DI1  => ntY6CD,
            SEL  => ntM2,
            DOUT => ntL7OUT
        );

    device MUX2_P RSMUX
        parameter map
        (
            SEL  => CP_RSMUX_SEL
        )     
        port map
        (
            DI1  => ntRSCI,
            DI0  => ntRS_P,
            DOUT => ntRSCO
        );

    device MUX2_P CEMUX
        parameter map
        (
            SEL  => CP_CEMUX_SEL
        )     
        port map
        (
            DI1  => ntCECI,
            DI0  => ntCE_P,
            DOUT => ntCECO
        );


    device LRS_POLMUX LRSPOLMUX
        parameter map
        (
            CP_LRS_EN  => CP_LRS_EN,
            CP_LRS_POL => CP_LRS_POL
        )     
        port map
        (
            IN  => ntRS,
            Y   => ntRS_P
        );

    device LCE_POLMUX LCEPOLMUX
        parameter map
        (
            CP_LCE_EN   => CP_LCE_EN,
            CP_LCE_POL  => CP_LCE_POL
        )     
        port map
        (
            IN  => ntCE,
            Y   => ntCE_P
        );

    device CLK_POLMUX CLKPOLMUX
        parameter map
        (
            CP_CLK_POL  => CP_CLK_POL
        )      
        port map
        (
            IN   => ntCLK,
            Y    => ntCLKR
        );

}; // end of structure netlist of devL7Q


