Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Aug 29 20:57:41 2025
| Host         : LENOVO8305 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file dec7seg_timing_summary_routed.rpt -pb dec7seg_timing_summary_routed.pb -rpx dec7seg_timing_summary_routed.rpx -warn_on_violation
| Design       : dec7seg
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   11          inf        0.000                      0                   11           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Binario[3]
                            (input port)
  Destination:            Segmentos[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.191ns  (logic 5.330ns (47.625%)  route 5.861ns (52.375%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  Binario[3] (IN)
                         net (fo=0)                   0.000     0.000    Binario[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  Binario_IBUF[3]_inst/O
                         net (fo=8, routed)           3.770     5.219    Entrada_OBUF[3]
    SLICE_X54Y21         LUT4 (Prop_lut4_I0_O)        0.148     5.367 r  Segmentos_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.091     7.458    Segmentos_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.733    11.191 r  Segmentos_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.191    Segmentos[5]
    W6                                                                r  Segmentos[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Binario[2]
                            (input port)
  Destination:            Segmentos[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.081ns  (logic 5.349ns (48.274%)  route 5.732ns (51.726%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  Binario[2] (IN)
                         net (fo=0)                   0.000     0.000    Binario[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  Binario_IBUF[2]_inst/O
                         net (fo=8, routed)           3.604     5.068    Entrada_OBUF[2]
    SLICE_X54Y15         LUT4 (Prop_lut4_I2_O)        0.150     5.218 r  Segmentos_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.127     7.346    Segmentos_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.735    11.081 r  Segmentos_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.081    Segmentos[0]
    U7                                                                r  Segmentos[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Binario[3]
                            (input port)
  Destination:            Segmentos[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.023ns  (logic 5.083ns (46.116%)  route 5.939ns (53.884%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  Binario[3] (IN)
                         net (fo=0)                   0.000     0.000    Binario[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  Binario_IBUF[3]_inst/O
                         net (fo=8, routed)           3.768     5.217    Entrada_OBUF[3]
    SLICE_X54Y21         LUT4 (Prop_lut4_I0_O)        0.124     5.341 r  Segmentos_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.171     7.512    Segmentos_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511    11.023 r  Segmentos_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.023    Segmentos[6]
    W7                                                                r  Segmentos[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Binario[3]
                            (input port)
  Destination:            Segmentos[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.957ns  (logic 5.108ns (46.614%)  route 5.850ns (53.386%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  Binario[3] (IN)
                         net (fo=0)                   0.000     0.000    Binario[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  Binario_IBUF[3]_inst/O
                         net (fo=8, routed)           3.770     5.219    Entrada_OBUF[3]
    SLICE_X54Y21         LUT4 (Prop_lut4_I0_O)        0.124     5.343 r  Segmentos_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.079     7.422    Segmentos_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535    10.957 r  Segmentos_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.957    Segmentos[4]
    U8                                                                r  Segmentos[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Binario[3]
                            (input port)
  Destination:            Segmentos[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.944ns  (logic 5.336ns (48.759%)  route 5.608ns (51.241%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  Binario[3] (IN)
                         net (fo=0)                   0.000     0.000    Binario[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  Binario_IBUF[3]_inst/O
                         net (fo=8, routed)           3.478     4.927    Entrada_OBUF[3]
    SLICE_X54Y18         LUT4 (Prop_lut4_I0_O)        0.148     5.075 r  Segmentos_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.129     7.204    Segmentos_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.740    10.944 r  Segmentos_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.944    Segmentos[3]
    V8                                                                r  Segmentos[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Binario[2]
                            (input port)
  Destination:            Segmentos[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.779ns  (logic 5.092ns (47.242%)  route 5.687ns (52.758%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  Binario[2] (IN)
                         net (fo=0)                   0.000     0.000    Binario[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  Binario_IBUF[2]_inst/O
                         net (fo=8, routed)           3.604     5.068    Entrada_OBUF[2]
    SLICE_X54Y15         LUT4 (Prop_lut4_I1_O)        0.124     5.192 r  Segmentos_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.082     7.274    Segmentos_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504    10.779 r  Segmentos_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.779    Segmentos[1]
    V5                                                                r  Segmentos[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Binario[3]
                            (input port)
  Destination:            Segmentos[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.511ns  (logic 5.092ns (48.449%)  route 5.418ns (51.551%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  Binario[3] (IN)
                         net (fo=0)                   0.000     0.000    Binario[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  Binario_IBUF[3]_inst/O
                         net (fo=8, routed)           3.478     4.927    Entrada_OBUF[3]
    SLICE_X54Y18         LUT4 (Prop_lut4_I0_O)        0.124     5.051 r  Segmentos_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.940     6.991    Segmentos_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520    10.511 r  Segmentos_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.511    Segmentos[2]
    U5                                                                r  Segmentos[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Binario[1]
                            (input port)
  Destination:            Entrada[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.946ns  (logic 4.991ns (62.813%)  route 2.955ns (37.187%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  Binario[1] (IN)
                         net (fo=0)                   0.000     0.000    Binario[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  Binario_IBUF[1]_inst/O
                         net (fo=8, routed)           2.955     4.416    Entrada_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     7.946 r  Entrada_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.946    Entrada[1]
    E19                                                               r  Entrada[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Binario[2]
                            (input port)
  Destination:            Entrada[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.157ns  (logic 4.965ns (69.370%)  route 2.192ns (30.630%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  Binario[2] (IN)
                         net (fo=0)                   0.000     0.000    Binario[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  Binario_IBUF[2]_inst/O
                         net (fo=8, routed)           2.192     3.656    Entrada_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501     7.157 r  Entrada_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.157    Entrada[2]
    U19                                                               r  Entrada[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Binario[3]
                            (input port)
  Destination:            Entrada[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.152ns  (logic 4.958ns (69.314%)  route 2.195ns (30.686%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  Binario[3] (IN)
                         net (fo=0)                   0.000     0.000    Binario[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  Binario_IBUF[3]_inst/O
                         net (fo=8, routed)           2.195     3.643    Entrada_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509     7.152 r  Entrada_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.152    Entrada[3]
    V19                                                               r  Entrada[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Binario[0]
                            (input port)
  Destination:            Entrada[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.892ns  (logic 1.427ns (75.410%)  route 0.465ns (24.590%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  Binario[0] (IN)
                         net (fo=0)                   0.000     0.000    Binario[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  Binario_IBUF[0]_inst/O
                         net (fo=8, routed)           0.465     0.686    Entrada_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     1.892 r  Entrada_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.892    Entrada[0]
    U16                                                               r  Entrada[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Binario[3]
                            (input port)
  Destination:            Entrada[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.913ns  (logic 1.427ns (74.564%)  route 0.487ns (25.436%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  Binario[3] (IN)
                         net (fo=0)                   0.000     0.000    Binario[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  Binario_IBUF[3]_inst/O
                         net (fo=8, routed)           0.487     0.703    Entrada_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     1.913 r  Entrada_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.913    Entrada[3]
    V19                                                               r  Entrada[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Binario[2]
                            (input port)
  Destination:            Entrada[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.918ns  (logic 1.434ns (74.757%)  route 0.484ns (25.243%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  Binario[2] (IN)
                         net (fo=0)                   0.000     0.000    Binario[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  Binario_IBUF[2]_inst/O
                         net (fo=8, routed)           0.484     0.716    Entrada_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     1.918 r  Entrada_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.918    Entrada[2]
    U19                                                               r  Entrada[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Binario[1]
                            (input port)
  Destination:            Entrada[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.282ns  (logic 1.460ns (63.983%)  route 0.822ns (36.017%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  Binario[1] (IN)
                         net (fo=0)                   0.000     0.000    Binario[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  Binario_IBUF[1]_inst/O
                         net (fo=8, routed)           0.822     1.051    Entrada_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     2.282 r  Entrada_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.282    Entrada[1]
    E19                                                               r  Entrada[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Binario[0]
                            (input port)
  Destination:            Segmentos[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.263ns  (logic 1.472ns (45.094%)  route 1.792ns (54.906%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  Binario[0] (IN)
                         net (fo=0)                   0.000     0.000    Binario[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  Binario_IBUF[0]_inst/O
                         net (fo=8, routed)           1.251     1.472    Entrada_OBUF[0]
    SLICE_X54Y15         LUT4 (Prop_lut4_I2_O)        0.045     1.517 r  Segmentos_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.540     2.058    Segmentos_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.263 r  Segmentos_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.263    Segmentos[1]
    V5                                                                r  Segmentos[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Binario[1]
                            (input port)
  Destination:            Segmentos[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.284ns  (logic 1.495ns (45.532%)  route 1.789ns (54.468%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  Binario[1] (IN)
                         net (fo=0)                   0.000     0.000    Binario[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  Binario_IBUF[1]_inst/O
                         net (fo=8, routed)           1.309     1.538    Entrada_OBUF[1]
    SLICE_X54Y18         LUT4 (Prop_lut4_I1_O)        0.045     1.583 r  Segmentos_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.480     2.063    Segmentos_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.284 r  Segmentos_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.284    Segmentos[2]
    U5                                                                r  Segmentos[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Binario[0]
                            (input port)
  Destination:            Segmentos[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.375ns  (logic 1.565ns (46.378%)  route 1.810ns (53.622%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  Binario[0] (IN)
                         net (fo=0)                   0.000     0.000    Binario[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  Binario_IBUF[0]_inst/O
                         net (fo=8, routed)           1.251     1.472    Entrada_OBUF[0]
    SLICE_X54Y15         LUT4 (Prop_lut4_I1_O)        0.046     1.518 r  Segmentos_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.558     2.077    Segmentos_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         1.298     3.375 r  Segmentos_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.375    Segmentos[0]
    U7                                                                r  Segmentos[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Binario[1]
                            (input port)
  Destination:            Segmentos[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.445ns  (logic 1.578ns (45.802%)  route 1.867ns (54.198%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  Binario[1] (IN)
                         net (fo=0)                   0.000     0.000    Binario[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  Binario_IBUF[1]_inst/O
                         net (fo=8, routed)           1.309     1.538    Entrada_OBUF[1]
    SLICE_X54Y18         LUT4 (Prop_lut4_I3_O)        0.046     1.584 r  Segmentos_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.558     2.142    Segmentos_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.302     3.445 r  Segmentos_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.445    Segmentos[3]
    V8                                                                r  Segmentos[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Binario[1]
                            (input port)
  Destination:            Segmentos[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.480ns  (logic 1.510ns (43.398%)  route 1.970ns (56.602%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  Binario[1] (IN)
                         net (fo=0)                   0.000     0.000    Binario[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  Binario_IBUF[1]_inst/O
                         net (fo=8, routed)           1.433     1.662    Entrada_OBUF[1]
    SLICE_X54Y21         LUT4 (Prop_lut4_I2_O)        0.045     1.707 r  Segmentos_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.537     2.244    Segmentos_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.480 r  Segmentos_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.480    Segmentos[4]
    U8                                                                r  Segmentos[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Binario[1]
                            (input port)
  Destination:            Segmentos[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.510ns  (logic 1.486ns (42.337%)  route 2.024ns (57.663%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  Binario[1] (IN)
                         net (fo=0)                   0.000     0.000    Binario[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  Binario_IBUF[1]_inst/O
                         net (fo=8, routed)           1.407     1.637    Entrada_OBUF[1]
    SLICE_X54Y21         LUT4 (Prop_lut4_I3_O)        0.045     1.682 r  Segmentos_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.617     2.298    Segmentos_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.510 r  Segmentos_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.510    Segmentos[6]
    W7                                                                r  Segmentos[6] (OUT)
  -------------------------------------------------------------------    -------------------





