m255
K3
13
cModel Technology
Z0 dC:\USP\PSI3451_wang\aula_11\base_circ_extend\simulation\modelsim
T_opt
VET8e8a6JV;3ZRmDQc@o?S0
04 24 4 work tb_base_circuit_extended test 1
=1-641c678d78b7-62ba1a02-66-2ba4
o-quiet -auto_acc_if_foreign -work work -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work +acc
n@_opt
OL;O;10.1d;51
Ealu
Z1 w1620607620
Z2 DPx4 ieee 11 numeric_std 0 22 O3PF8EB`?j9=z7KT`fn941
Z3 DPx3 std 6 textio 0 22 5>J:;AW>W0[[dW0I6EN1Q0
Z4 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z5 dC:\USP\PSI3451_wang\aula_11\base_circ_extend\simulation\modelsim
Z6 8C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/alu.vhd
Z7 FC:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/alu.vhd
l0
L24
VYOc:E]7Y7aH@3^V`IDEVS1
Z8 OL;C;10.1d;51
31
Z9 !s108 1656363508.851000
Z10 !s90 -reportprogress|300|-93|-work|work|C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/alu.vhd|
Z11 !s107 C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/alu.vhd|
Z12 o-93 -work work
Z13 tExplicit 1
!s100 33EM0]BLaiQ2NJEhlX]H=2
!i10b 1
Awith_rca
R2
R3
R4
DEx4 work 3 alu 0 22 YOc:E]7Y7aH@3^V`IDEVS1
l68
L41
VW2DRAlVbF>C?B7BhjnXJV2
R8
31
R9
R10
R11
R12
R13
!s100 LCm1nmiGR2bR[j_QVYk;^1
!i10b 1
Ebase_circuit
Z14 w1592517794
Z15 DPx4 work 14 wisdom_package 0 22 _[LZn7HaHJX>_l>B`;m510
Z16 DPx4 ieee 18 std_logic_unsigned 0 22 RYmj;=TK`k=k>D@Cz`zoB3
Z17 DPx4 ieee 15 std_logic_arith 0 22 4`Y?g_lkdn;7UL9IiJck01
R3
R4
R5
Z18 8C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/base_circuit.vhd
Z19 FC:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/base_circuit.vhd
l0
L7
V]cBnSN0En8<e1Qj35_OVV1
R8
31
Z20 !s108 1656363515.519000
Z21 !s90 -reportprogress|300|-93|-work|work|C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/base_circuit.vhd|
Z22 !s107 C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/base_circuit.vhd|
R12
R13
!s100 X8DO4>V9dz43>;GP1fjNK3
!i10b 1
Aarch
R15
R16
R17
R3
R4
DEx4 work 12 base_circuit 0 22 ]cBnSN0En8<e1Qj35_OVV1
l88
L25
V`QM9FW<GRQz10:hH6?=UH2
R8
31
R20
R21
R22
R12
R13
!s100 e9Z>Gj`fI5cRmWHeaY^RS1
!i10b 1
Ebase_circuit_extended
Z23 w1626305526
R15
R2
R3
R4
R5
Z24 8C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/base_circuit_extended.vhd
Z25 FC:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/base_circuit_extended.vhd
l0
L12
VWK1g:E02]>il`kKc`5B>I2
R8
31
Z26 !s108 1656363514.719000
Z27 !s90 -reportprogress|300|-93|-work|work|C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/base_circuit_extended.vhd|
Z28 !s107 C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/base_circuit_extended.vhd|
R12
R13
!s100 `U2H=L?HRXAFRe4^AP[Uj2
!i10b 1
Aarch
R15
R2
R3
R4
DEx4 work 21 base_circuit_extended 0 22 WK1g:E02]>il`kKc`5B>I2
l172
L37
V`[2@<G7T8>WP;D9gZ_Q`11
R8
31
R26
R27
R28
R12
R13
!s100 5DTd6OG84ga:6=OfSQ2GW3
!i10b 1
Ebase_control
Z29 w1655953274
R15
R16
R17
R3
R4
R5
Z30 8C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/base_control.vhd
Z31 FC:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/base_control.vhd
l0
L20
VJV?T1g^9A5Qmm0TaE2DX22
R8
31
Z32 !s108 1656363514.033000
Z33 !s90 -reportprogress|300|-93|-work|work|C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/base_control.vhd|
Z34 !s107 C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/base_control.vhd|
R12
R13
!s100 I:QADZ[DE;^[h^]73M^mz2
!i10b 1
Aarch
R15
R16
R17
R3
R4
DEx4 work 12 base_control 0 22 JV?T1g^9A5Qmm0TaE2DX22
l129
L39
V:InE?@hTcVhRR7kakkk8m1
R8
31
R32
R33
R34
R12
R13
!s100 V@N4`gMKOBM0Q3XCicYlQ3
!i10b 1
Ebase_datapath
Z35 w1655952932
R15
R3
R4
R5
Z36 8C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/base_datapath.vhd
Z37 FC:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/base_datapath.vhd
l0
L5
VoLn421oUUGR_?BHV[295G1
R8
31
Z38 !s108 1656363513.395000
Z39 !s90 -reportprogress|300|-93|-work|work|C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/base_datapath.vhd|
Z40 !s107 C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/base_datapath.vhd|
R12
R13
!s100 nV?i]lU5lUP1JCf@mS;3G2
!i10b 1
Aarch
R15
R3
R4
DEx4 work 13 base_datapath 0 22 oLn421oUUGR_?BHV[295G1
l133
L24
VXWB<`SWlZ1i]gaMY<22Y:1
R8
31
R38
R39
R40
R12
R13
!s100 KVI7NhLk1:=RIOSFlOC@[1
!i10b 1
Ebutton_handler
Z41 w1590874142
R15
R3
R4
R5
Z42 8C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/button_handler.vhd
Z43 FC:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/button_handler.vhd
l0
L25
V`lzMU;@KQ7=31>71JAmVJ0
R8
31
Z44 !s108 1656363512.850000
Z45 !s90 -reportprogress|300|-93|-work|work|C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/button_handler.vhd|
Z46 !s107 C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/button_handler.vhd|
R12
R13
!s100 P`lmb9JG`>Yl44JcQjkmj3
!i10b 1
Aarch
R15
R3
R4
DEx4 work 14 button_handler 0 22 `lzMU;@KQ7=31>71JAmVJ0
l49
L38
V44Ho7GN>ee=<FfKkL4=BA0
R8
31
R44
R45
R46
R12
R13
!s100 oF4V5^Xgg<J[VdhU^`?Vg2
!i10b 1
Eclock_generator
Z47 w1588885600
R3
R4
R5
Z48 8C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/clock_generator.vhd
Z49 FC:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/clock_generator.vhd
l0
L4
VoX5Mh8KXaC?2cSPab2?if1
R8
31
Z50 !s108 1656363517.232000
Z51 !s90 -reportprogress|300|-93|-work|work|C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/clock_generator.vhd|
Z52 !s107 C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/clock_generator.vhd|
R12
R13
!s100 ^PiTE4bZLjdOi^2fic@eO3
!i10b 1
Atest
R3
R4
DEx4 work 15 clock_generator 0 22 oX5Mh8KXaC?2cSPab2?if1
l20
L18
V]oYmBYiUSWQiEmoM3ezXN3
R8
31
R50
R51
R52
R12
R13
!s100 SToQ2c^?6KcNA1jh`6Gi92
!i10b 1
Ecode_gen
R41
R15
R3
R4
R5
Z53 8C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/code_gen.vhd
Z54 FC:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/code_gen.vhd
l0
L17
VOU0MP57mbkfRX0;VGLY`63
R8
31
Z55 !s108 1656363512.261000
Z56 !s90 -reportprogress|300|-93|-work|work|C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/code_gen.vhd|
Z57 !s107 C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/code_gen.vhd|
R12
R13
!s100 9Y^gf6L0V0NYPK018<hF52
!i10b 1
Aarch
R15
R3
R4
DEx4 work 8 code_gen 0 22 OU0MP57mbkfRX0;VGLY`63
l40
L26
VJY[mA^JLTMLbZ8]=iBDYW1
R8
31
R55
R56
R57
R12
R13
!s100 NAAGW8PV>h@hz7C[[24Pn1
!i10b 1
Ecoll_ovf
R41
R15
R3
R4
R5
Z58 8C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/coll_ovf.vhd
Z59 FC:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/coll_ovf.vhd
l0
L5
VX2@Dj8WVIP^WkK3[GYdTP3
R8
31
Z60 !s108 1656363511.727000
Z61 !s90 -reportprogress|300|-93|-work|work|C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/coll_ovf.vhd|
Z62 !s107 C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/coll_ovf.vhd|
R12
R13
!s100 ;PbUN@cgfV0@MJJdi13>g3
!i10b 1
Aarch
R15
R3
R4
DEx4 work 8 coll_ovf 0 22 X2@Dj8WVIP^WkK3[GYdTP3
l27
L16
VgACZFF[l7KebTol3bPW=33
R8
31
R60
R61
R62
R12
R13
!s100 kY_Qf?EFh[chL1fXd?mE33
!i10b 1
Ecounter_trigger
Z63 w1592515342
R2
R3
R4
R5
Z64 8C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/counter_trigger.vhd
Z65 FC:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/counter_trigger.vhd
l0
L18
Vo3Zi5R:i25]c5U9CaHgZ<1
R8
31
Z66 !s108 1656363508.543000
Z67 !s90 -reportprogress|300|-93|-work|work|C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/counter_trigger.vhd|
Z68 !s107 C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/counter_trigger.vhd|
R12
R13
!s100 dANZWli_5VGT96PVZmIGI2
!i10b 1
Aarch
R2
R3
R4
DEx4 work 15 counter_trigger 0 22 o3Zi5R:i25]c5U9CaHgZ<1
l46
L34
V;3:]H>WjDj<Xf]j9nB]NM0
R8
31
R66
R67
R68
R12
R13
!s100 >0QgSfdWb`jhVZHm@=mYP2
!i10b 1
Efsm_guru
Z69 w1649110006
R15
R16
R17
R3
R4
R5
Z70 8C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/fsm_guru.vhd
Z71 FC:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/fsm_guru.vhd
l0
L18
V:T>0Uzc?HMDicMOOH^3o>0
R8
31
Z72 !s108 1656363511.287000
Z73 !s90 -reportprogress|300|-93|-work|work|C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/fsm_guru.vhd|
Z74 !s107 C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/fsm_guru.vhd|
R12
R13
!s100 moz3=;klkk9KnaT^QC=kW2
!i10b 1
Aarch
R15
R16
R17
R3
R4
DEx4 work 8 fsm_guru 0 22 :T>0Uzc?HMDicMOOH^3o>0
l45
L35
V1@jbolSSfcA9f0CXOkH[f2
R8
31
R72
R73
R74
R12
R13
!s100 E80^ZR=oDF16b5JTdRRTc2
!i10b 1
Efsm_init
R41
R15
R16
R17
R3
R4
R5
Z75 8C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/fsm_init.vhd
Z76 FC:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/fsm_init.vhd
l0
L18
VjQOJMOV5M:2I3fd`cni0T3
R8
31
Z77 !s108 1656363510.949000
Z78 !s90 -reportprogress|300|-93|-work|work|C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/fsm_init.vhd|
Z79 !s107 C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/fsm_init.vhd|
R12
R13
!s100 Zhl9Zkb[i`9RNZXjAI2^a2
!i10b 1
Aarch
R15
R16
R17
R3
R4
DEx4 work 8 fsm_init 0 22 jQOJMOV5M:2I3fd`cni0T3
l41
L32
VX<CD[5M7IP1dc[QVM4`;k1
R8
31
R77
R78
R79
R12
R13
!s100 LBSbkJG;i6<Am<nmiV2:X3
!i10b 1
Efsm_main
Z80 w1651960408
R15
R16
R17
R3
R4
R5
Z81 8C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/fsm_main.vhd
Z82 FC:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/fsm_main.vhd
l0
L18
Vl_8nO>_RUa?AR0F?IDlc:1
R8
31
Z83 !s108 1656363510.613000
Z84 !s90 -reportprogress|300|-93|-work|work|C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/fsm_main.vhd|
Z85 !s107 C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/fsm_main.vhd|
R12
R13
!s100 _lO[aCCLC<7;4acgd5W`M1
!i10b 1
Aarch
R15
R16
R17
R3
R4
DEx4 work 8 fsm_main 0 22 l_8nO>_RUa?AR0F?IDlc:1
l50
L40
VM4f^e7Sa_MRjaCYT:zF@l0
R8
31
R83
R84
R85
R12
R13
!s100 LfW;f:k7AcE[=LiT;fo5J1
!i10b 1
Efull_adder_1
R41
R3
R4
R5
Z86 8C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/full_adder.vhd
Z87 FC:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/full_adder.vhd
l0
L4
VJIjSi7]=k^5=UA?dE5EUZ0
R8
31
Z88 !s108 1656363507.968000
Z89 !s90 -reportprogress|300|-93|-work|work|C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/full_adder.vhd|
Z90 !s107 C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/full_adder.vhd|
R12
R13
!s100 62WNf6j:F4MPJW_[Nl^1e0
!i10b 1
Adataflow
R3
R4
DEx4 work 12 full_adder_1 0 22 JIjSi7]=k^5=UA?dE5EUZ0
l19
L15
V7BkOZK2h^1;aB@8`5289>1
R8
31
R88
R89
R90
R12
R13
!s100 PjLQ5L1`D>j3[McCzCGR71
!i10b 1
Egalois_2bits
Z91 w1627434026
R2
R17
R16
R3
R4
R5
Z92 8C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/galois_2bits.vhd
Z93 FC:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/galois_2bits.vhd
l0
L8
Vkdb_C;=:5JK9`9nQC<jzk1
R8
31
Z94 !s108 1656363507.551000
Z95 !s90 -reportprogress|300|-93|-work|work|C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/galois_2bits.vhd|
Z96 !s107 C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/galois_2bits.vhd|
R12
R13
!s100 l4N0V4IA?Paj<C9_diY5>2
!i10b 1
Aarch
R2
R17
R16
R3
R4
DEx4 work 12 galois_2bits 0 22 kdb_C;=:5JK9`9nQC<jzk1
l70
L24
V2R>;0io@`;WW_FgNX1E7Q2
R8
31
R94
R95
R96
R12
R13
!s100 KA][koWAjd;G4j>hP9Wj=2
!i10b 1
Eholder
Z97 w1591913482
R3
R4
R5
Z98 8C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/holder.vhd
Z99 FC:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/holder.vhd
l0
L4
V7kUgdjD7G1FGIhk72ab6=2
R8
31
Z100 !s108 1656363506.894000
Z101 !s90 -reportprogress|300|-93|-work|work|C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/holder.vhd|
Z102 !s107 C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/holder.vhd|
R12
R13
!s100 2j_Rh6_Ck7TnS9JXQVWid1
!i10b 1
Afsm_arch
R3
R4
DEx4 work 6 holder 0 22 7kUgdjD7G1FGIhk72ab6=2
l18
L11
VL2RRgo:m91:TK8FDK<_ne2
R8
31
R100
R101
R102
R12
R13
!s100 mMH_Cz7hI<YnmAWJR>jzY1
!i10b 1
Emem_2port
Z103 w1593650156
R3
R4
R5
Z104 8C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/mem_2port.vhd
Z105 FC:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/mem_2port.vhd
l0
L42
Vg;YY;2O5T@VTJ4oa]k<N_2
R8
31
Z106 !s108 1656363506.443000
Z107 !s90 -reportprogress|300|-93|-work|work|C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/mem_2port.vhd|
Z108 !s107 C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/mem_2port.vhd|
R12
R13
!s100 okBNI3>]L2ziZk^iNDE5b3
!i10b 1
Asyn
R3
R4
DEx4 work 9 mem_2port 0 22 g;YY;2O5T@VTJ4oa]k<N_2
l105
L58
Vl6z50MP:z:RZO2e2mEMk:2
R8
31
R106
R107
R108
R12
R13
!s100 g1z_R<^>fO@FPlA>3GHBd0
!i10b 1
Enum_gen
Z109 w1655953058
R2
R3
R4
R15
R5
Z110 8C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/num_gen.vhd
Z111 FC:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/num_gen.vhd
l0
L7
VmSU12@TDVNSiKS^ToYUFh3
R8
31
Z112 !s108 1656363510.283000
Z113 !s90 -reportprogress|300|-93|-work|work|C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/num_gen.vhd|
Z114 !s107 C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/num_gen.vhd|
R12
R13
!s100 jOlE6AWhSed05aT4EfW=21
!i10b 1
Aarch
R2
R3
R4
R15
DEx4 work 7 num_gen 0 22 mSU12@TDVNSiKS^ToYUFh3
l52
L25
VQFeB_PDj[D43AzT5<H8^31
R8
31
R112
R113
R114
R12
R13
!s100 4NUh;J`QKPCbLQjdH4VTG1
!i10b 1
Eor_2
R41
R3
R4
R5
Z115 8C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/or2.vhd
Z116 FC:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/or2.vhd
l0
L4
V4bU^hL=]CEe^Dd_6:;gMk2
R8
31
Z117 !s108 1656363506.007000
Z118 !s90 -reportprogress|300|-93|-work|work|C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/or2.vhd|
Z119 !s107 C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/or2.vhd|
R12
R13
!s100 d9bKeZ9OF7:U;ICkienmN2
!i10b 1
Adataflow
R3
R4
DEx4 work 4 or_2 0 22 4bU^hL=]CEe^Dd_6:;gMk2
l12
L10
VF[SE[iPDci=?jKz78h9_[3
R8
31
R117
R118
R119
R12
R13
!s100 GHl4^7i4AJYJ`jXCSM2lB3
!i10b 1
Erand_num
Z120 w1627434358
R2
R3
R4
R15
R5
Z121 8C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/rand_num.vhd
Z122 FC:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/rand_num.vhd
l0
L7
VWDkOeH6bbB?z1bzImmEaU2
R8
31
Z123 !s108 1656363509.954000
Z124 !s90 -reportprogress|300|-93|-work|work|C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/rand_num.vhd|
Z125 !s107 C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/rand_num.vhd|
R12
R13
!s100 2HI[GM:b03EYdl:G@ze]@3
!i10b 1
Aarch
R2
R3
R4
R15
DEx4 work 8 rand_num 0 22 WDkOeH6bbB?z1bzImmEaU2
l47
L23
Vj><U=5m@4F=OK18=>Ea;90
R8
31
R123
R124
R125
R12
R13
!s100 1DLF_k=O1D^1mk4e1^:Qm3
!i10b 1
Erc_adder
R41
R3
R4
R5
Z126 8C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/rc_adder.vhd
Z127 FC:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/rc_adder.vhd
l0
L4
Ve^hEzLiAo6XFTcPb[iAK22
R8
31
Z128 !s108 1656363505.438000
Z129 !s90 -reportprogress|300|-93|-work|work|C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/rc_adder.vhd|
Z130 !s107 C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/rc_adder.vhd|
R12
R13
!s100 [0eQnGGAj>zm7JJ7ODDod3
!i10b 1
Astructural
R3
R4
DEx4 work 8 rc_adder 0 22 e^hEzLiAo6XFTcPb[iAK22
l36
L20
VYIR;Z70@<EjREc2^22[l<2
R8
31
R128
R129
R130
R12
R13
!s100 L6T^1n8SbQCXgNT>Fz5>[1
!i10b 1
Ereferee
Z131 w1627435608
R3
R4
R5
Z132 8C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd
Z133 FC:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd
l0
L4
VzFOV=hiBNUiA5<RG>Y_CM0
R8
31
Z134 !s108 1656363504.805000
Z135 !s90 -reportprogress|300|-93|-work|work|C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd|
Z136 !s107 C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/referee.vhd|
R12
R13
!s100 lKURF;R?OG7VWfdKkM1`^1
!i10b 1
Afsm_arch
R3
R4
DEx4 work 7 referee 0 22 zFOV=hiBNUiA5<RG>Y_CM0
l30
L14
VIYPiCPmm8^cUSiB1P7;>50
R8
31
R134
R135
R136
R12
R13
!s100 _2PQ41cgn8Oz1JEBzg[?Z2
!i10b 1
Ereg
R41
R2
R3
R4
R5
Z137 8C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/reg.vhd
Z138 FC:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/reg.vhd
l0
L6
V77JTT^j0fzFm_2_W;nbEd1
R8
31
Z139 !s108 1656363503.489000
Z140 !s90 -reportprogress|300|-93|-work|work|C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/reg.vhd|
Z141 !s107 C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/reg.vhd|
R12
R13
!s100 7J63L[?T0H_[z>3z>P_DC0
!i10b 1
Aarch
R2
R3
R4
DEx4 work 3 reg 0 22 77JTT^j0fzFm_2_W;nbEd1
l26
L22
V[;f8hTS>QIE60[EX]b5f92
R8
31
R139
R140
R141
R12
R13
!s100 ;EF9G^XVi9E7@08hU6P5U3
!i10b 1
Ereg_bank
Z142 w1649110124
R15
R3
R4
R5
Z143 8C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/reg_bank.vhd
Z144 FC:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/reg_bank.vhd
l0
L6
VDW`jA4`]MhJfaTm^`<GlT1
R8
31
Z145 !s108 1656363509.512000
Z146 !s90 -reportprogress|300|-93|-work|work|C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/reg_bank.vhd|
Z147 !s107 C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/reg_bank.vhd|
R12
R13
!s100 a_iKkJdQ7E=FG][ml5Fj?3
!i10b 1
Aarch
R15
R3
R4
DEx4 work 8 reg_bank 0 22 DW`jA4`]MhJfaTm^`<GlT1
l63
L28
VMj[JcjUh7d99T=ogoGGC90
R8
31
R145
R146
R147
R12
R13
!s100 U37BYW_E0ecTNaRgnWjXI0
!i10b 1
Estep_counter
Z148 w1621207226
R15
R2
R3
R4
R5
Z149 8C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/step_counter.vhd
Z150 FC:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/step_counter.vhd
l0
L6
VYi7?0V=0Ri:P]8VZGkl?:0
R8
31
Z151 !s108 1656363509.181000
Z152 !s90 -reportprogress|300|-93|-work|work|C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/step_counter.vhd|
Z153 !s107 C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/step_counter.vhd|
R12
R13
!s100 A_1bh?3l`?=AaI5RSNYT_0
!i10b 1
Aarch
R15
R2
R3
R4
DEx4 work 12 step_counter 0 22 Yi7?0V=0Ri:P]8VZGkl?:0
l37
L25
VhBbhFEU4U@7dI[Q^W2CMI1
R8
31
R151
R152
R153
R12
R13
!s100 <M8i_330X^01MP9D9W98g3
!i10b 1
Estimuli_base_circuit_extended
Z154 w1656363381
R15
R2
R3
R4
R5
Z155 8C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/stimuli_base_circuit_extended.vhd
Z156 FC:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/stimuli_base_circuit_extended.vhd
l0
L6
VDd3OKM>5178z;^=HJcLh91
R8
31
Z157 !s108 1656363516.551000
Z158 !s90 -reportprogress|300|-93|-work|work|C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/stimuli_base_circuit_extended.vhd|
Z159 !s107 C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/stimuli_base_circuit_extended.vhd|
R12
R13
!s100 KoMc21S=Z>lQ^8RRjdfo[0
!i10b 1
Atest
R15
R2
R3
R4
DEx4 work 29 stimuli_base_circuit_extended 0 22 Dd3OKM>5178z;^=HJcLh91
l62
L35
VNf=lLTndXN:45B_oH;dj<0
R8
31
R157
R158
R159
R12
R13
!s100 @nLR<I8`e>ihSI05oOQ[63
!i10b 1
Etb_base_circuit_extended
Z160 w1624334048
R15
R2
R3
R4
R5
Z161 8C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/tb_base_circuit_extended.vhd
Z162 FC:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/tb_base_circuit_extended.vhd
l0
L6
VAzQhTo8LUoLmQK0^U_6N]0
R8
31
Z163 !s108 1656363515.983000
Z164 !s90 -reportprogress|300|-93|-work|work|C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/tb_base_circuit_extended.vhd|
Z165 !s107 C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/tb_base_circuit_extended.vhd|
R12
R13
!s100 GhNUV:Tk<z1h>WHnO[5kH2
!i10b 1
Atest
R15
R2
R3
R4
DEx4 work 24 tb_base_circuit_extended 0 22 AzQhTo8LUoLmQK0^U_6N]0
l76
L12
V5jNU<TWniJG<gemF0[Y>Z0
R8
31
R163
R164
R165
R12
R13
!s100 Ec:KJ^M5=USgY_mIdT[]50
!i10b 1
Pwisdom_package
R3
R4
w1655957474
R5
8C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/wisdom_package.vhd
FC:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/wisdom_package.vhd
l0
L4
V_[LZn7HaHJX>_l>B`;m510
R8
31
R12
R13
!s100 b?b3Y96?;I=RGZ;6JZQJm2
!i10b 1
!s108 1656363503.264000
!s90 -reportprogress|300|-93|-work|work|C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/wisdom_package.vhd|
!s107 C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/wisdom_package.vhd|
Exor2
Z166 w1590874144
R3
R4
R5
Z167 8C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/xor2.vhd
Z168 FC:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/xor2.vhd
l0
L4
Vl`Se_2jFWBF[cBgGfV>^=2
R8
31
Z169 !s108 1656363502.593000
Z170 !s90 -reportprogress|300|-93|-work|work|C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/xor2.vhd|
Z171 !s107 C:/USP/PSI3451_wang/aula_11/base_circ_extend/VHDL/xor2.vhd|
R12
R13
!s100 :QEYiH:KTCCKZ;V;:Z`ZG0
!i10b 1
Adataflow
R3
R4
DEx4 work 4 xor2 0 22 l`Se_2jFWBF[cBgGfV>^=2
l12
L10
VWA>HnL46_;Sn_h;VeNQ0:2
R8
31
R169
R170
R171
R12
R13
!s100 SKKWL9`T1VlS1`3_7L@_A1
!i10b 1
