Analysis & Synthesis report for tetris
Mon Dec 07 14:22:29 2009
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis DSP Block Usage Summary
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Parameter Settings for User Entity Instance: pll:pll|altpll:altpll_component
 12. Parameter Settings for Inferred Entity Instance: tetris_logic:log|scorer:sc|lpm_mult:Mult0
 13. Parameter Settings for Inferred Entity Instance: tetris_logic:log|scorer:sc|lpm_mult:Mult1
 14. Parameter Settings for Inferred Entity Instance: tetris_logic:log|rand:rand_gen|lpm_mult:Mult0
 15. altpll Parameter Settings by Entity Instance
 16. lpm_mult Parameter Settings by Entity Instance
 17. Port Connectivity Checks: "pll:pll"
 18. Analysis & Synthesis Messages
 19. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Dec 07 14:22:29 2009    ;
; Quartus II Version                 ; 9.0 Build 132 02/25/2009 SJ Full Version ;
; Revision Name                      ; tetris                                   ;
; Top-level Entity Name              ; tetris                                   ;
; Family                             ; Cyclone II                               ;
; Total logic elements               ; 2,984                                    ;
;     Total combinational functions  ; 2,889                                    ;
;     Dedicated logic registers      ; 588                                      ;
; Total registers                    ; 588                                      ;
; Total pins                         ; 56                                       ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 0                                        ;
; Embedded Multiplier 9-bit elements ; 7                                        ;
; Total PLLs                         ; 1                                        ;
+------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                            ;
+----------------------------------------------------------------+--------------------+--------------------+
; Option                                                         ; Setting            ; Default Value      ;
+----------------------------------------------------------------+--------------------+--------------------+
; Device                                                         ; EP2C35F672C6       ;                    ;
; Top-level entity name                                          ; tetris             ; tetris             ;
; Family name                                                    ; Cyclone II         ; Stratix II         ;
; Use Generated Physical Constraints File                        ; Off                ;                    ;
; Use smart compilation                                          ; Off                ; Off                ;
; Restructure Multiplexers                                       ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                            ; Off                ; Off                ;
; Preserve fewer node names                                      ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                      ; Off                ; Off                ;
; Verilog Version                                                ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                   ; VHDL93             ; VHDL93             ;
; State Machine Processing                                       ; Auto               ; Auto               ;
; Safe State Machine                                             ; Off                ; Off                ;
; Extract Verilog State Machines                                 ; On                 ; On                 ;
; Extract VHDL State Machines                                    ; On                 ; On                 ;
; Ignore Verilog initial constructs                              ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                     ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                 ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                        ; On                 ; On                 ;
; Parallel Synthesis                                             ; Off                ; Off                ;
; DSP Block Balancing                                            ; Auto               ; Auto               ;
; NOT Gate Push-Back                                             ; On                 ; On                 ;
; Power-Up Don't Care                                            ; On                 ; On                 ;
; Remove Redundant Logic Cells                                   ; Off                ; Off                ;
; Remove Duplicate Registers                                     ; On                 ; On                 ;
; Ignore CARRY Buffers                                           ; Off                ; Off                ;
; Ignore CASCADE Buffers                                         ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                          ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                      ; Off                ; Off                ;
; Ignore LCELL Buffers                                           ; Off                ; Off                ;
; Ignore SOFT Buffers                                            ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                 ; Off                ; Off                ;
; Optimization Technique                                         ; Balanced           ; Balanced           ;
; Carry Chain Length                                             ; 70                 ; 70                 ;
; Auto Carry Chains                                              ; On                 ; On                 ;
; Auto Open-Drain Pins                                           ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                          ; Off                ; Off                ;
; Auto ROM Replacement                                           ; On                 ; On                 ;
; Auto RAM Replacement                                           ; On                 ; On                 ;
; Auto Shift Register Replacement                                ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                  ; On                 ; On                 ;
; Strict RAM Replacement                                         ; Off                ; Off                ;
; Allow Synchronous Control Signals                              ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                         ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                              ; Off                ; Off                ;
; Auto Resource Sharing                                          ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                             ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                             ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                  ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing            ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives              ; Off                ; Off                ;
; Timing-Driven Synthesis                                        ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report             ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                             ; Off                ; Off                ;
; Synchronization Register Chain Length                          ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                              ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report       ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report      ; 100                ; 100                ;
; Clock MUX Protection                                           ; On                 ; On                 ;
; Auto Gated Clock Conversion                                    ; Off                ; Off                ;
; Block Design Naming                                            ; Auto               ; Auto               ;
; SDC constraint protection                                      ; Off                ; Off                ;
; Synthesis Effort                                               ; Auto               ; Auto               ;
; Allows Asynchronous Clear Usage For Shift Register Replacement ; On                 ; On                 ;
; Analysis & Synthesis Message Level                             ; Medium             ; Medium             ;
+----------------------------------------------------------------+--------------------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                   ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------+
; tetris_vga.v                     ; yes             ; User Verilog HDL File        ; H:/tetris_verilog/tetris_vga.v                                       ;
; tetris.v                         ; yes             ; User Verilog HDL File        ; H:/tetris_verilog/tetris.v                                           ;
; tetris_blocks.v                  ; yes             ; User Verilog HDL File        ; H:/tetris_verilog/tetris_blocks.v                                    ;
; pll.v                            ; yes             ; User Wizard-Generated File   ; H:/tetris_verilog/pll.v                                              ;
; altpll.tdf                       ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/altpll.tdf              ;
; aglobal90.inc                    ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/aglobal90.inc           ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/stratix_pll.inc         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/stratixii_pll.inc       ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/cycloneii_pll.inc       ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/lpm_mult.tdf            ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/lpm_add_sub.inc         ;
; multcore.inc                     ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/multcore.inc            ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/bypassff.inc            ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/altshift.inc            ;
; multcore.tdf                     ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/multcore.tdf            ;
; csa_add.inc                      ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/csa_add.inc             ;
; mpar_add.inc                     ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/mpar_add.inc            ;
; muleabz.inc                      ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/muleabz.inc             ;
; mul_lfrg.inc                     ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/mul_lfrg.inc            ;
; mul_boothc.inc                   ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/mul_boothc.inc          ;
; alt_ded_mult.inc                 ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/alt_ded_mult.inc        ;
; alt_ded_mult_y.inc               ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/alt_ded_mult_y.inc      ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/dffpipe.inc             ;
; mpar_add.tdf                     ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/mpar_add.tdf            ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;
; addcore.inc                      ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/addcore.inc             ;
; look_add.inc                     ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/look_add.inc            ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;
; alt_mercury_add_sub.inc          ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/alt_mercury_add_sub.inc ;
; db/add_sub_07h.tdf               ; yes             ; Auto-Generated Megafunction  ; H:/tetris_verilog/db/add_sub_07h.tdf                                 ;
; db/add_sub_17h.tdf               ; yes             ; Auto-Generated Megafunction  ; H:/tetris_verilog/db/add_sub_17h.tdf                                 ;
; altshift.tdf                     ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/altshift.tdf            ;
; db/mult_8s01.tdf                 ; yes             ; Auto-Generated Megafunction  ; H:/tetris_verilog/db/mult_8s01.tdf                                   ;
; db/mult_r211.tdf                 ; yes             ; Auto-Generated Megafunction  ; H:/tetris_verilog/db/mult_r211.tdf                                   ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 2,984 ;
;                                             ;       ;
; Total combinational functions               ; 2889  ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 1964  ;
;     -- 3 input functions                    ; 714   ;
;     -- <=2 input functions                  ; 211   ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 2715  ;
;     -- arithmetic mode                      ; 174   ;
;                                             ;       ;
; Total registers                             ; 588   ;
;     -- Dedicated logic registers            ; 588   ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 56    ;
; Embedded Multiplier 9-bit elements          ; 7     ;
; Total PLLs                                  ; 1     ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 524   ;
; Total fan-out                               ; 12488 ;
; Average fan-out                             ; 3.53  ;
+---------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                           ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                       ; Library Name ;
+------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |tetris                                              ; 2889 (37)         ; 588 (32)     ; 0           ; 7            ; 1       ; 3         ; 56   ; 0            ; |tetris                                                                                                                                                   ; work         ;
;    |colour_gen:cg|                                   ; 72 (72)           ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris|colour_gen:cg                                                                                                                                     ; work         ;
;    |debounce:db_drp|                                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris|debounce:db_drp                                                                                                                                   ; work         ;
;    |debounce:db_lft|                                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris|debounce:db_lft                                                                                                                                   ; work         ;
;    |debounce:db_rght|                                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris|debounce:db_rght                                                                                                                                  ; work         ;
;    |debounce:db_rt|                                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris|debounce:db_rt                                                                                                                                    ; work         ;
;    |pll:pll|                                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris|pll:pll                                                                                                                                           ; work         ;
;       |altpll:altpll_component|                      ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris|pll:pll|altpll:altpll_component                                                                                                                   ; work         ;
;    |sync_gen:sg|                                     ; 46 (46)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris|sync_gen:sg                                                                                                                                       ; work         ;
;    |tetris_logic:log|                                ; 2676 (18)         ; 463 (9)      ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |tetris|tetris_logic:log                                                                                                                                  ; work         ;
;       |check_move:chk|                               ; 246 (209)         ; 74 (74)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris|tetris_logic:log|check_move:chk                                                                                                                   ; work         ;
;          |JIZLOTS_sel:check|                         ; 37 (36)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris|tetris_logic:log|check_move:chk|JIZLOTS_sel:check                                                                                                 ; work         ;
;             |S_sel:s|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris|tetris_logic:log|check_move:chk|JIZLOTS_sel:check|S_sel:s                                                                                         ; work         ;
;       |grid:grid|                                    ; 2308 (2286)       ; 314 (314)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris|tetris_logic:log|grid:grid                                                                                                                        ; work         ;
;          |JIZLOTS_sel:write|                         ; 22 (22)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris|tetris_logic:log|grid:grid|JIZLOTS_sel:write                                                                                                      ; work         ;
;       |next_block:nb|                                ; 22 (22)           ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris|tetris_logic:log|next_block:nb                                                                                                                    ; work         ;
;       |rand:rand_gen|                                ; 32 (4)            ; 32 (32)      ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |tetris|tetris_logic:log|rand:rand_gen                                                                                                                    ; work         ;
;          |lpm_mult:Mult0|                            ; 28 (0)            ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |tetris|tetris_logic:log|rand:rand_gen|lpm_mult:Mult0                                                                                                     ; work         ;
;             |mult_r211:auto_generated|               ; 28 (28)           ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |tetris|tetris_logic:log|rand:rand_gen|lpm_mult:Mult0|mult_r211:auto_generated                                                                            ; work         ;
;       |scorer:sc|                                    ; 50 (36)           ; 28 (28)      ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |tetris|tetris_logic:log|scorer:sc                                                                                                                        ; work         ;
;          |lpm_mult:Mult0|                            ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris|tetris_logic:log|scorer:sc|lpm_mult:Mult0                                                                                                         ; work         ;
;             |multcore:mult_core|                     ; 14 (6)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris|tetris_logic:log|scorer:sc|lpm_mult:Mult0|multcore:mult_core                                                                                      ; work         ;
;                |mpar_add:padder|                     ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris|tetris_logic:log|scorer:sc|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                      ; work         ;
;                   |lpm_add_sub:adder[0]|             ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris|tetris_logic:log|scorer:sc|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; work         ;
;                      |add_sub_07h:auto_generated|    ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris|tetris_logic:log|scorer:sc|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_07h:auto_generated                      ; work         ;
;                   |mpar_add:sub_par_add|             ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris|tetris_logic:log|scorer:sc|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; work         ;
;                      |lpm_add_sub:adder[0]|          ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris|tetris_logic:log|scorer:sc|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; work         ;
;                         |add_sub_17h:auto_generated| ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris|tetris_logic:log|scorer:sc|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_17h:auto_generated ; work         ;
;          |lpm_mult:Mult1|                            ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |tetris|tetris_logic:log|scorer:sc|lpm_mult:Mult1                                                                                                         ; work         ;
;             |mult_8s01:auto_generated|               ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |tetris|tetris_logic:log|scorer:sc|lpm_mult:Mult1|mult_8s01:auto_generated                                                                                ; work         ;
;    |ticker:down_ctrl|                                ; 58 (58)           ; 38 (38)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tetris|ticker:down_ctrl                                                                                                                                  ; work         ;
+------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 1           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 7           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 4           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-----------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                ;
+------------------------------------------+----------------------------------------+
; Register name                            ; Reason for Removal                     ;
+------------------------------------------+----------------------------------------+
; colour_gen:cg|b[7]                       ; Merged with colour_gen:cg|b[0]         ;
; colour_gen:cg|g[7]                       ; Merged with colour_gen:cg|b[0]         ;
; colour_gen:cg|r[0..1]                    ; Merged with colour_gen:cg|b[0]         ;
; colour_gen:cg|b[1]                       ; Merged with colour_gen:cg|b[0]         ;
; colour_gen:cg|g[0..1]                    ; Merged with colour_gen:cg|b[0]         ;
; colour_gen:cg|b[5]                       ; Merged with colour_gen:cg|b[0]         ;
; colour_gen:cg|g[6,8]                     ; Merged with colour_gen:cg|b[3]         ;
; colour_gen:cg|r[2,6,8]                   ; Merged with colour_gen:cg|b[3]         ;
; colour_gen:cg|b[6]                       ; Merged with colour_gen:cg|b[3]         ;
; colour_gen:cg|g[9]                       ; Merged with colour_gen:cg|b[4]         ;
; colour_gen:cg|r[4]                       ; Merged with colour_gen:cg|b[8]         ;
; colour_gen:cg|g[2,4]                     ; Merged with colour_gen:cg|b[8]         ;
; colour_gen:cg|g[5]                       ; Merged with colour_gen:cg|b[9]         ;
; colour_gen:cg|r[5,9]                     ; Merged with colour_gen:cg|b[9]         ;
; colour_gen:cg|r[7]                       ; Merged with colour_gen:cg|r[3]         ;
; tetris_logic:log|check_move:chk|count[0] ; Merged with tetris_logic:log|count[0]  ;
; tetris_logic:log|check_move:chk|count[1] ; Merged with tetris_logic:log|count[1]  ;
; tetris_logic:log|check_move:chk|count[2] ; Merged with tetris_logic:log|count[2]  ;
; colour_gen:cg|b[0]                       ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 26   ;                                        ;
+------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 588   ;
; Number of registers using Synchronous Clear  ; 359   ;
; Number of registers using Synchronous Load   ; 38    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 369   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |tetris|sync_gen:sg|vcount[9]                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |tetris|tetris_logic:log|scorer:sc|score[15]                    ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |tetris|tetris_logic:log|check_move:chk|col[1]                  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |tetris|colour_gen:cg|ycount[4]                                 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |tetris|colour_gen:cg|addr_row[0]                               ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |tetris|ticker:down_ctrl|count[4]                               ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |tetris|sync_gen:sg|hcount[9]                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |tetris|ticker:down_ctrl|cycles[30]                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |tetris|tetris_logic:log|scorer:sc|lines[3]                     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |tetris|tetris_logic:log|grid:grid|count[2]                     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |tetris|tetris_logic:log|next_block:nb|count[0]                 ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |tetris|tetris_logic:log|grid:grid|n_lines[2]                   ;
; 20:1               ; 14 bits   ; 182 LEs       ; 182 LEs              ; 0 LEs                  ; Yes        ; |tetris|tetris_logic:log|grid:grid|d[6]                         ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |tetris|tetris_logic:log|next_block:nb|type[2]                  ;
; 8:1                ; 14 bits   ; 70 LEs        ; 42 LEs               ; 28 LEs                 ; Yes        ; |tetris|tetris_logic:log|grid:grid|grid[0][1]                   ;
; 8:1                ; 14 bits   ; 70 LEs        ; 56 LEs               ; 14 LEs                 ; Yes        ; |tetris|tetris_logic:log|grid:grid|grid[19][13]                 ;
; 8:1                ; 14 bits   ; 70 LEs        ; 56 LEs               ; 14 LEs                 ; Yes        ; |tetris|tetris_logic:log|grid:grid|grid[18][2]                  ;
; 8:1                ; 14 bits   ; 70 LEs        ; 56 LEs               ; 14 LEs                 ; Yes        ; |tetris|tetris_logic:log|grid:grid|grid[17][12]                 ;
; 8:1                ; 14 bits   ; 70 LEs        ; 56 LEs               ; 14 LEs                 ; Yes        ; |tetris|tetris_logic:log|grid:grid|grid[16][1]                  ;
; 8:1                ; 14 bits   ; 70 LEs        ; 56 LEs               ; 14 LEs                 ; Yes        ; |tetris|tetris_logic:log|grid:grid|grid[15][13]                 ;
; 8:1                ; 14 bits   ; 70 LEs        ; 56 LEs               ; 14 LEs                 ; Yes        ; |tetris|tetris_logic:log|grid:grid|grid[14][7]                  ;
; 8:1                ; 14 bits   ; 70 LEs        ; 56 LEs               ; 14 LEs                 ; Yes        ; |tetris|tetris_logic:log|grid:grid|grid[13][0]                  ;
; 8:1                ; 14 bits   ; 70 LEs        ; 56 LEs               ; 14 LEs                 ; Yes        ; |tetris|tetris_logic:log|grid:grid|grid[12][11]                 ;
; 8:1                ; 14 bits   ; 70 LEs        ; 56 LEs               ; 14 LEs                 ; Yes        ; |tetris|tetris_logic:log|grid:grid|grid[11][10]                 ;
; 8:1                ; 14 bits   ; 70 LEs        ; 56 LEs               ; 14 LEs                 ; Yes        ; |tetris|tetris_logic:log|grid:grid|grid[10][8]                  ;
; 8:1                ; 14 bits   ; 70 LEs        ; 56 LEs               ; 14 LEs                 ; Yes        ; |tetris|tetris_logic:log|grid:grid|grid[9][2]                   ;
; 8:1                ; 14 bits   ; 70 LEs        ; 56 LEs               ; 14 LEs                 ; Yes        ; |tetris|tetris_logic:log|grid:grid|grid[8][4]                   ;
; 8:1                ; 14 bits   ; 70 LEs        ; 56 LEs               ; 14 LEs                 ; Yes        ; |tetris|tetris_logic:log|grid:grid|grid[7][8]                   ;
; 8:1                ; 14 bits   ; 70 LEs        ; 56 LEs               ; 14 LEs                 ; Yes        ; |tetris|tetris_logic:log|grid:grid|grid[6][7]                   ;
; 8:1                ; 14 bits   ; 70 LEs        ; 56 LEs               ; 14 LEs                 ; Yes        ; |tetris|tetris_logic:log|grid:grid|grid[5][5]                   ;
; 8:1                ; 14 bits   ; 70 LEs        ; 56 LEs               ; 14 LEs                 ; Yes        ; |tetris|tetris_logic:log|grid:grid|grid[4][8]                   ;
; 8:1                ; 14 bits   ; 70 LEs        ; 56 LEs               ; 14 LEs                 ; Yes        ; |tetris|tetris_logic:log|grid:grid|grid[3][11]                  ;
; 8:1                ; 14 bits   ; 70 LEs        ; 56 LEs               ; 14 LEs                 ; Yes        ; |tetris|tetris_logic:log|grid:grid|grid[2][13]                  ;
; 8:1                ; 14 bits   ; 70 LEs        ; 56 LEs               ; 14 LEs                 ; Yes        ; |tetris|tetris_logic:log|grid:grid|grid[1][6]                   ;
; 17:1               ; 4 bits    ; 44 LEs        ; 8 LEs                ; 36 LEs                 ; Yes        ; |tetris|colour_gen:cg|b[9]                                      ;
; 17:1               ; 4 bits    ; 44 LEs        ; 40 LEs               ; 4 LEs                  ; Yes        ; |tetris|colour_gen:cg|b[8]                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |tetris|tetris_logic:log|grid:grid|row_overlay[11]              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |tetris|tetris_logic:log|grid:grid|row_overlay[4]               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |tetris|tetris_logic:log|grid:grid|row_overlay[0]               ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; No         ; |tetris|tetris_logic:log|grid:grid|ShiftRight0                  ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |tetris|tetris_logic:log|grid:grid|ShiftRight2                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |tetris|tetris_logic:log|check_move:chk|JIZLOTS_sel:check|Mux10 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; No         ; |tetris|tetris_logic:log|check_move:chk|ShiftRight1             ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |tetris|tetris_logic:log|check_move:chk|ShiftRight1             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |tetris|tetris_logic:log|grid:grid|JIZLOTS_sel:write|Mux10      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |tetris|tetris_logic:log|grid:grid|Mux85                        ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |tetris|tetris_logic:log|grid:grid|row_overlay[8]               ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |tetris|tetris_logic:log|grid:grid|Mux19                        ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; No         ; |tetris|tetris_logic:log|check_move:chk|Mux3                    ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |tetris|tetris_logic:log|check_move:chk|JIZLOTS_sel:check|Mux4  ;
; 20:1               ; 14 bits   ; 182 LEs       ; 182 LEs              ; 0 LEs                  ; No         ; |tetris|tetris_logic:log|grid:grid|Mux64                        ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |tetris|tetris_logic:log|grid:grid|JIZLOTS_sel:write|Mux4       ;
; 20:1               ; 14 bits   ; 182 LEs       ; 182 LEs              ; 0 LEs                  ; No         ; |tetris|tetris_logic:log|grid:grid|Mux92                        ;
; 8:1                ; 14 bits   ; 70 LEs        ; 70 LEs               ; 0 LEs                  ; No         ; |tetris|tetris_logic:log|grid:grid|Mux27                        ;
; 10:1               ; 14 bits   ; 84 LEs        ; 84 LEs               ; 0 LEs                  ; No         ; |tetris|tetris_logic:log|grid:grid|Mux6                         ;
; 10:1               ; 14 bits   ; 84 LEs        ; 84 LEs               ; 0 LEs                  ; No         ; |tetris|tetris_logic:log|grid:grid|Mux34                        ;
; 7:1                ; 14 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |tetris|tetris_logic:log|grid:grid|Mux25                        ;
; 7:1                ; 14 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |tetris|tetris_logic:log|grid:grid|Mux44                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll|altpll:altpll_component ;
+-------------------------------+-------------------+--------------------------+
; Parameter Name                ; Value             ; Type                     ;
+-------------------------------+-------------------+--------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                  ;
; PLL_TYPE                      ; AUTO              ; Untyped                  ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                  ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                  ;
; SCAN_CHAIN                    ; LONG              ; Untyped                  ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                  ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer           ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                  ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                  ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                  ;
; LOCK_HIGH                     ; 1                 ; Untyped                  ;
; LOCK_LOW                      ; 1                 ; Untyped                  ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Signed Integer           ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Signed Integer           ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                  ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                  ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                  ;
; SKIP_VCO                      ; OFF               ; Untyped                  ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                  ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                  ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                  ;
; BANDWIDTH                     ; 0                 ; Untyped                  ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                  ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                  ;
; DOWN_SPREAD                   ; 0                 ; Untyped                  ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                  ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                  ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                  ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                  ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                  ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                  ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                  ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                  ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                  ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                  ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                  ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer           ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                  ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                  ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                  ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                  ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                  ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                  ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                  ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                  ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                  ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer           ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                  ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                  ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                  ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                  ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                  ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                  ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                  ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                  ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                  ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                  ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                  ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                  ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                  ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                  ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                  ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                  ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                  ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                  ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                  ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                  ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                  ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                  ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                  ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                  ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                  ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer           ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                  ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                  ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                  ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                  ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                  ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                  ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                  ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                  ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                  ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                  ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                  ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                  ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                  ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                  ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                  ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                  ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                  ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                  ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                  ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                  ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                  ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                  ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                  ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                  ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                  ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                  ;
; DPA_DIVIDER                   ; 0                 ; Untyped                  ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                  ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                  ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                  ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                  ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                  ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                  ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                  ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                  ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                  ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                  ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                  ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                  ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                  ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                  ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                  ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                  ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                  ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                  ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                  ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                  ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                  ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                  ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                  ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                  ;
; VCO_MIN                       ; 0                 ; Untyped                  ;
; VCO_MAX                       ; 0                 ; Untyped                  ;
; VCO_CENTER                    ; 0                 ; Untyped                  ;
; PFD_MIN                       ; 0                 ; Untyped                  ;
; PFD_MAX                       ; 0                 ; Untyped                  ;
; M_INITIAL                     ; 0                 ; Untyped                  ;
; M                             ; 0                 ; Untyped                  ;
; N                             ; 1                 ; Untyped                  ;
; M2                            ; 1                 ; Untyped                  ;
; N2                            ; 1                 ; Untyped                  ;
; SS                            ; 1                 ; Untyped                  ;
; C0_HIGH                       ; 0                 ; Untyped                  ;
; C1_HIGH                       ; 0                 ; Untyped                  ;
; C2_HIGH                       ; 0                 ; Untyped                  ;
; C3_HIGH                       ; 0                 ; Untyped                  ;
; C4_HIGH                       ; 0                 ; Untyped                  ;
; C5_HIGH                       ; 0                 ; Untyped                  ;
; C6_HIGH                       ; 0                 ; Untyped                  ;
; C7_HIGH                       ; 0                 ; Untyped                  ;
; C8_HIGH                       ; 0                 ; Untyped                  ;
; C9_HIGH                       ; 0                 ; Untyped                  ;
; C0_LOW                        ; 0                 ; Untyped                  ;
; C1_LOW                        ; 0                 ; Untyped                  ;
; C2_LOW                        ; 0                 ; Untyped                  ;
; C3_LOW                        ; 0                 ; Untyped                  ;
; C4_LOW                        ; 0                 ; Untyped                  ;
; C5_LOW                        ; 0                 ; Untyped                  ;
; C6_LOW                        ; 0                 ; Untyped                  ;
; C7_LOW                        ; 0                 ; Untyped                  ;
; C8_LOW                        ; 0                 ; Untyped                  ;
; C9_LOW                        ; 0                 ; Untyped                  ;
; C0_INITIAL                    ; 0                 ; Untyped                  ;
; C1_INITIAL                    ; 0                 ; Untyped                  ;
; C2_INITIAL                    ; 0                 ; Untyped                  ;
; C3_INITIAL                    ; 0                 ; Untyped                  ;
; C4_INITIAL                    ; 0                 ; Untyped                  ;
; C5_INITIAL                    ; 0                 ; Untyped                  ;
; C6_INITIAL                    ; 0                 ; Untyped                  ;
; C7_INITIAL                    ; 0                 ; Untyped                  ;
; C8_INITIAL                    ; 0                 ; Untyped                  ;
; C9_INITIAL                    ; 0                 ; Untyped                  ;
; C0_MODE                       ; BYPASS            ; Untyped                  ;
; C1_MODE                       ; BYPASS            ; Untyped                  ;
; C2_MODE                       ; BYPASS            ; Untyped                  ;
; C3_MODE                       ; BYPASS            ; Untyped                  ;
; C4_MODE                       ; BYPASS            ; Untyped                  ;
; C5_MODE                       ; BYPASS            ; Untyped                  ;
; C6_MODE                       ; BYPASS            ; Untyped                  ;
; C7_MODE                       ; BYPASS            ; Untyped                  ;
; C8_MODE                       ; BYPASS            ; Untyped                  ;
; C9_MODE                       ; BYPASS            ; Untyped                  ;
; C0_PH                         ; 0                 ; Untyped                  ;
; C1_PH                         ; 0                 ; Untyped                  ;
; C2_PH                         ; 0                 ; Untyped                  ;
; C3_PH                         ; 0                 ; Untyped                  ;
; C4_PH                         ; 0                 ; Untyped                  ;
; C5_PH                         ; 0                 ; Untyped                  ;
; C6_PH                         ; 0                 ; Untyped                  ;
; C7_PH                         ; 0                 ; Untyped                  ;
; C8_PH                         ; 0                 ; Untyped                  ;
; C9_PH                         ; 0                 ; Untyped                  ;
; L0_HIGH                       ; 1                 ; Untyped                  ;
; L1_HIGH                       ; 1                 ; Untyped                  ;
; G0_HIGH                       ; 1                 ; Untyped                  ;
; G1_HIGH                       ; 1                 ; Untyped                  ;
; G2_HIGH                       ; 1                 ; Untyped                  ;
; G3_HIGH                       ; 1                 ; Untyped                  ;
; E0_HIGH                       ; 1                 ; Untyped                  ;
; E1_HIGH                       ; 1                 ; Untyped                  ;
; E2_HIGH                       ; 1                 ; Untyped                  ;
; E3_HIGH                       ; 1                 ; Untyped                  ;
; L0_LOW                        ; 1                 ; Untyped                  ;
; L1_LOW                        ; 1                 ; Untyped                  ;
; G0_LOW                        ; 1                 ; Untyped                  ;
; G1_LOW                        ; 1                 ; Untyped                  ;
; G2_LOW                        ; 1                 ; Untyped                  ;
; G3_LOW                        ; 1                 ; Untyped                  ;
; E0_LOW                        ; 1                 ; Untyped                  ;
; E1_LOW                        ; 1                 ; Untyped                  ;
; E2_LOW                        ; 1                 ; Untyped                  ;
; E3_LOW                        ; 1                 ; Untyped                  ;
; L0_INITIAL                    ; 1                 ; Untyped                  ;
; L1_INITIAL                    ; 1                 ; Untyped                  ;
; G0_INITIAL                    ; 1                 ; Untyped                  ;
; G1_INITIAL                    ; 1                 ; Untyped                  ;
; G2_INITIAL                    ; 1                 ; Untyped                  ;
; G3_INITIAL                    ; 1                 ; Untyped                  ;
; E0_INITIAL                    ; 1                 ; Untyped                  ;
; E1_INITIAL                    ; 1                 ; Untyped                  ;
; E2_INITIAL                    ; 1                 ; Untyped                  ;
; E3_INITIAL                    ; 1                 ; Untyped                  ;
; L0_MODE                       ; BYPASS            ; Untyped                  ;
; L1_MODE                       ; BYPASS            ; Untyped                  ;
; G0_MODE                       ; BYPASS            ; Untyped                  ;
; G1_MODE                       ; BYPASS            ; Untyped                  ;
; G2_MODE                       ; BYPASS            ; Untyped                  ;
; G3_MODE                       ; BYPASS            ; Untyped                  ;
; E0_MODE                       ; BYPASS            ; Untyped                  ;
; E1_MODE                       ; BYPASS            ; Untyped                  ;
; E2_MODE                       ; BYPASS            ; Untyped                  ;
; E3_MODE                       ; BYPASS            ; Untyped                  ;
; L0_PH                         ; 0                 ; Untyped                  ;
; L1_PH                         ; 0                 ; Untyped                  ;
; G0_PH                         ; 0                 ; Untyped                  ;
; G1_PH                         ; 0                 ; Untyped                  ;
; G2_PH                         ; 0                 ; Untyped                  ;
; G3_PH                         ; 0                 ; Untyped                  ;
; E0_PH                         ; 0                 ; Untyped                  ;
; E1_PH                         ; 0                 ; Untyped                  ;
; E2_PH                         ; 0                 ; Untyped                  ;
; E3_PH                         ; 0                 ; Untyped                  ;
; M_PH                          ; 0                 ; Untyped                  ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                  ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                  ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                  ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                  ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                  ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                  ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                  ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                  ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                  ;
; CLK0_COUNTER                  ; G0                ; Untyped                  ;
; CLK1_COUNTER                  ; G0                ; Untyped                  ;
; CLK2_COUNTER                  ; G0                ; Untyped                  ;
; CLK3_COUNTER                  ; G0                ; Untyped                  ;
; CLK4_COUNTER                  ; G0                ; Untyped                  ;
; CLK5_COUNTER                  ; G0                ; Untyped                  ;
; CLK6_COUNTER                  ; E0                ; Untyped                  ;
; CLK7_COUNTER                  ; E1                ; Untyped                  ;
; CLK8_COUNTER                  ; E2                ; Untyped                  ;
; CLK9_COUNTER                  ; E3                ; Untyped                  ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                  ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                  ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                  ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                  ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                  ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                  ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                  ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                  ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                  ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                  ;
; M_TIME_DELAY                  ; 0                 ; Untyped                  ;
; N_TIME_DELAY                  ; 0                 ; Untyped                  ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                  ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                  ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                  ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                  ;
; ENABLE0_COUNTER               ; L0                ; Untyped                  ;
; ENABLE1_COUNTER               ; L0                ; Untyped                  ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                  ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                  ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                  ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                  ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                  ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                  ;
; VCO_POST_SCALE                ; 0                 ; Untyped                  ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                  ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                  ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                  ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                  ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                  ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                  ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                  ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                  ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                  ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                  ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                  ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                  ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                  ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                  ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                  ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                  ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                  ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                  ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                  ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                  ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                  ;
; PORT_CLK1                     ; PORT_UNUSED       ; Untyped                  ;
; PORT_CLK2                     ; PORT_UNUSED       ; Untyped                  ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                  ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                  ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                  ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                  ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                  ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                  ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                  ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                  ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                  ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                  ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                  ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                  ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                  ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                  ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                  ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                  ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                  ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                  ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                  ;
; PORT_ARESET                   ; PORT_USED         ; Untyped                  ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                  ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                  ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                  ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                  ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                  ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                  ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                  ;
; PORT_LOCKED                   ; PORT_USED         ; Untyped                  ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                  ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                  ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                  ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                  ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                  ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                  ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                  ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                  ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                  ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                  ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                  ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                  ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                  ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                  ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                  ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                  ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                  ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                  ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                  ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                  ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                  ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                  ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                  ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                  ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                  ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                  ;
; DEVICE_FAMILY                 ; Cyclone II        ; Untyped                  ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                  ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                  ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE           ;
+-------------------------------+-------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tetris_logic:log|scorer:sc|lpm_mult:Mult0 ;
+------------------------------------------------+------------+------------------------------+
; Parameter Name                                 ; Value      ; Type                         ;
+------------------------------------------------+------------+------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE               ;
; LPM_WIDTHA                                     ; 3          ; Untyped                      ;
; LPM_WIDTHB                                     ; 3          ; Untyped                      ;
; LPM_WIDTHP                                     ; 6          ; Untyped                      ;
; LPM_WIDTHR                                     ; 6          ; Untyped                      ;
; LPM_WIDTHS                                     ; 1          ; Untyped                      ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                      ;
; LPM_PIPELINE                                   ; 0          ; Untyped                      ;
; LATENCY                                        ; 0          ; Untyped                      ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                      ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                      ;
; USE_EAB                                        ; OFF        ; Untyped                      ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                      ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                      ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                      ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped                      ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                      ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                      ;
+------------------------------------------------+------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tetris_logic:log|scorer:sc|lpm_mult:Mult1 ;
+------------------------------------------------+------------+------------------------------+
; Parameter Name                                 ; Value      ; Type                         ;
+------------------------------------------------+------------+------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE               ;
; LPM_WIDTHA                                     ; 6          ; Untyped                      ;
; LPM_WIDTHB                                     ; 8          ; Untyped                      ;
; LPM_WIDTHP                                     ; 14         ; Untyped                      ;
; LPM_WIDTHR                                     ; 14         ; Untyped                      ;
; LPM_WIDTHS                                     ; 1          ; Untyped                      ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                      ;
; LPM_PIPELINE                                   ; 0          ; Untyped                      ;
; LATENCY                                        ; 0          ; Untyped                      ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                      ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                      ;
; USE_EAB                                        ; OFF        ; Untyped                      ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                      ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                      ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                      ;
; CBXI_PARAMETER                                 ; mult_8s01  ; Untyped                      ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                      ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                      ;
+------------------------------------------------+------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tetris_logic:log|rand:rand_gen|lpm_mult:Mult0 ;
+------------------------------------------------+------------+----------------------------------+
; Parameter Name                                 ; Value      ; Type                             ;
+------------------------------------------------+------------+----------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                   ;
; LPM_WIDTHA                                     ; 32         ; Untyped                          ;
; LPM_WIDTHB                                     ; 31         ; Untyped                          ;
; LPM_WIDTHP                                     ; 63         ; Untyped                          ;
; LPM_WIDTHR                                     ; 63         ; Untyped                          ;
; LPM_WIDTHS                                     ; 1          ; Untyped                          ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                          ;
; LPM_PIPELINE                                   ; 0          ; Untyped                          ;
; LATENCY                                        ; 0          ; Untyped                          ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                          ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped                          ;
; USE_EAB                                        ; OFF        ; Untyped                          ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                          ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                          ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                          ;
; CBXI_PARAMETER                                 ; mult_r211  ; Untyped                          ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                          ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                          ;
+------------------------------------------------+------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                    ;
+-------------------------------+---------------------------------+
; Name                          ; Value                           ;
+-------------------------------+---------------------------------+
; Number of entity instances    ; 1                               ;
; Entity Instance               ; pll:pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                          ;
;     -- PLL_TYPE               ; AUTO                            ;
;     -- PRIMARY_CLOCK          ; INCLK0                          ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                           ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                               ;
;     -- VCO_MULTIPLY_BY        ; 0                               ;
;     -- VCO_DIVIDE_BY          ; 0                               ;
+-------------------------------+---------------------------------+


+---------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                        ;
+---------------------------------------+-----------------------------------------------+
; Name                                  ; Value                                         ;
+---------------------------------------+-----------------------------------------------+
; Number of entity instances            ; 3                                             ;
; Entity Instance                       ; tetris_logic:log|scorer:sc|lpm_mult:Mult0     ;
;     -- LPM_WIDTHA                     ; 3                                             ;
;     -- LPM_WIDTHB                     ; 3                                             ;
;     -- LPM_WIDTHP                     ; 6                                             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                            ;
;     -- USE_EAB                        ; OFF                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                            ;
; Entity Instance                       ; tetris_logic:log|scorer:sc|lpm_mult:Mult1     ;
;     -- LPM_WIDTHA                     ; 6                                             ;
;     -- LPM_WIDTHB                     ; 8                                             ;
;     -- LPM_WIDTHP                     ; 14                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                            ;
;     -- USE_EAB                        ; OFF                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                            ;
; Entity Instance                       ; tetris_logic:log|rand:rand_gen|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32                                            ;
;     -- LPM_WIDTHB                     ; 31                                            ;
;     -- LPM_WIDTHP                     ; 63                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                            ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                           ;
;     -- USE_EAB                        ; OFF                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                            ;
+---------------------------------------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll:pll"                                                                              ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Mon Dec 07 14:21:55 2009
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off tetris -c tetris
Info: Found 2 design units, including 2 entities, in source file tetris_vga.v
    Info: Found entity 1: sync_gen
    Info: Found entity 2: colour_gen
Info: Found 9 design units, including 9 entities, in source file tetris.v
    Info: Found entity 1: tetris
    Info: Found entity 2: tetris_logic
    Info: Found entity 3: rand
    Info: Found entity 4: grid
    Info: Found entity 5: check_move
    Info: Found entity 6: scorer
    Info: Found entity 7: next_block
    Info: Found entity 8: debounce
    Info: Found entity 9: ticker
Info: Found 8 design units, including 8 entities, in source file tetris_blocks.v
    Info: Found entity 1: JIZLOTS_sel
    Info: Found entity 2: T_sel
    Info: Found entity 3: Z_sel
    Info: Found entity 4: S_sel
    Info: Found entity 5: J_sel
    Info: Found entity 6: L_sel
    Info: Found entity 7: O_sel
    Info: Found entity 8: I_sel
Info: Found 5 design units, including 5 entities, in source file tetris_tb.v
    Info: Found entity 1: grid_tb
    Info: Found entity 2: jizlots_tb
    Info: Found entity 3: check_move_tb
    Info: Found entity 4: sync_gen_tb
    Info: Found entity 5: tetris_tb
Info: Found 1 design units, including 1 entities, in source file pll.v
    Info: Found entity 1: pll
Warning (10236): Verilog HDL Implicit Net warning at tetris.v(97): created implicit net for "drop_db"
Info: Elaborating entity "tetris" for the top level hierarchy
Info: Elaborating entity "pll" for hierarchy "pll:pll"
Info: Elaborating entity "altpll" for hierarchy "pll:pll|altpll:altpll_component"
Info: Elaborated megafunction instantiation "pll:pll|altpll:altpll_component"
Info: Instantiated megafunction "pll:pll|altpll:altpll_component" with the following parameter:
    Info: Parameter "clk0_divide_by" = "2"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "1"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "gate_lock_signal" = "NO"
    Info: Parameter "inclk0_input_frequency" = "20000"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "invalid_lock_multiplier" = "5"
    Info: Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_USED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_USED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_UNUSED"
    Info: Parameter "port_clk2" = "PORT_UNUSED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
    Info: Parameter "valid_lock_multiplier" = "1"
Info: Elaborating entity "debounce" for hierarchy "debounce:db_lft"
Info: Elaborating entity "ticker" for hierarchy "ticker:down_ctrl"
Info: Elaborating entity "tetris_logic" for hierarchy "tetris_logic:log"
Info: Elaborating entity "grid" for hierarchy "tetris_logic:log|grid:grid"
Info: Elaborating entity "JIZLOTS_sel" for hierarchy "tetris_logic:log|grid:grid|JIZLOTS_sel:write"
Info: Elaborating entity "T_sel" for hierarchy "tetris_logic:log|grid:grid|JIZLOTS_sel:write|T_sel:t"
Info: Elaborating entity "Z_sel" for hierarchy "tetris_logic:log|grid:grid|JIZLOTS_sel:write|Z_sel:z"
Info: Elaborating entity "S_sel" for hierarchy "tetris_logic:log|grid:grid|JIZLOTS_sel:write|S_sel:s"
Info: Elaborating entity "J_sel" for hierarchy "tetris_logic:log|grid:grid|JIZLOTS_sel:write|J_sel:j"
Info: Elaborating entity "L_sel" for hierarchy "tetris_logic:log|grid:grid|JIZLOTS_sel:write|L_sel:l"
Info: Elaborating entity "O_sel" for hierarchy "tetris_logic:log|grid:grid|JIZLOTS_sel:write|O_sel:o"
Info: Elaborating entity "I_sel" for hierarchy "tetris_logic:log|grid:grid|JIZLOTS_sel:write|I_sel:i"
Info: Elaborating entity "check_move" for hierarchy "tetris_logic:log|check_move:chk"
Info: Elaborating entity "scorer" for hierarchy "tetris_logic:log|scorer:sc"
Info: Elaborating entity "rand" for hierarchy "tetris_logic:log|rand:rand_gen"
Info: Elaborating entity "next_block" for hierarchy "tetris_logic:log|next_block:nb"
Info: Elaborating entity "sync_gen" for hierarchy "sync_gen:sg"
Info: Elaborating entity "colour_gen" for hierarchy "colour_gen:cg"
Info: Inferred 3 megafunctions from design logic
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "tetris_logic:log|scorer:sc|Mult0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "tetris_logic:log|scorer:sc|Mult1"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "tetris_logic:log|rand:rand_gen|Mult0"
Info: Elaborated megafunction instantiation "tetris_logic:log|scorer:sc|lpm_mult:Mult0"
Info: Instantiated megafunction "tetris_logic:log|scorer:sc|lpm_mult:Mult0" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "3"
    Info: Parameter "LPM_WIDTHB" = "3"
    Info: Parameter "LPM_WIDTHP" = "6"
    Info: Parameter "LPM_WIDTHR" = "6"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
    Info: Parameter "DEDICATED_MULTIPLIER_CIRCUITRY" = "AUTO"
Info: Elaborated megafunction instantiation "tetris_logic:log|scorer:sc|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "tetris_logic:log|scorer:sc|lpm_mult:Mult0"
Info: Elaborated megafunction instantiation "tetris_logic:log|scorer:sc|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "tetris_logic:log|scorer:sc|lpm_mult:Mult0"
Info: Elaborated megafunction instantiation "tetris_logic:log|scorer:sc|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "tetris_logic:log|scorer:sc|lpm_mult:Mult0"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_07h.tdf
    Info: Found entity 1: add_sub_07h
Info: Elaborated megafunction instantiation "tetris_logic:log|scorer:sc|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "tetris_logic:log|scorer:sc|lpm_mult:Mult0"
Info: Elaborated megafunction instantiation "tetris_logic:log|scorer:sc|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "tetris_logic:log|scorer:sc|lpm_mult:Mult0"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_17h.tdf
    Info: Found entity 1: add_sub_17h
Info: Elaborated megafunction instantiation "tetris_logic:log|scorer:sc|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "tetris_logic:log|scorer:sc|lpm_mult:Mult0"
Info: Elaborated megafunction instantiation "tetris_logic:log|scorer:sc|lpm_mult:Mult1"
Info: Instantiated megafunction "tetris_logic:log|scorer:sc|lpm_mult:Mult1" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "6"
    Info: Parameter "LPM_WIDTHB" = "8"
    Info: Parameter "LPM_WIDTHP" = "14"
    Info: Parameter "LPM_WIDTHR" = "14"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
    Info: Parameter "DEDICATED_MULTIPLIER_CIRCUITRY" = "AUTO"
Info: Found 1 design units, including 1 entities, in source file db/mult_8s01.tdf
    Info: Found entity 1: mult_8s01
Info: Elaborated megafunction instantiation "tetris_logic:log|rand:rand_gen|lpm_mult:Mult0"
Info: Instantiated megafunction "tetris_logic:log|rand:rand_gen|lpm_mult:Mult0" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "32"
    Info: Parameter "LPM_WIDTHB" = "31"
    Info: Parameter "LPM_WIDTHP" = "63"
    Info: Parameter "LPM_WIDTHR" = "63"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
    Info: Parameter "DEDICATED_MULTIPLIER_CIRCUITRY" = "AUTO"
Info: Found 1 design units, including 1 entities, in source file db/mult_r211.tdf
    Info: Found entity 1: mult_r211
Warning: Synthesized away the following node(s):
    Warning: Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "tetris_logic:log|rand:rand_gen|lpm_mult:Mult0|mult_r211:auto_generated|mac_mult7"
        Warning (14320): Synthesized away node "tetris_logic:log|rand:rand_gen|lpm_mult:Mult0|mult_r211:auto_generated|mac_out8"
Info: Ignored 84 buffer(s)
    Info: Ignored 84 SOFT buffer(s)
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "r[0]" is stuck at GND
    Warning (13410): Pin "r[1]" is stuck at GND
    Warning (13410): Pin "g[0]" is stuck at GND
    Warning (13410): Pin "g[1]" is stuck at GND
    Warning (13410): Pin "g[7]" is stuck at GND
    Warning (13410): Pin "b[0]" is stuck at GND
    Warning (13410): Pin "b[1]" is stuck at GND
    Warning (13410): Pin "b[5]" is stuck at GND
    Warning (13410): Pin "b[7]" is stuck at GND
Info: Generated suppressed messages file H:/tetris_verilog/tetris.map.smsg
Info: Implemented 3050 device resources after synthesis - the final resource count might be different
    Info: Implemented 6 input pins
    Info: Implemented 50 output pins
    Info: Implemented 2986 logic cells
    Info: Implemented 1 ClockLock PLLs
    Info: Implemented 7 DSP elements
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 194 megabytes
    Info: Processing ended: Mon Dec 07 14:22:29 2009
    Info: Elapsed time: 00:00:34
    Info: Total CPU time (on all processors): 00:00:27


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in H:/tetris_verilog/tetris.map.smsg.


