Error en compilacion.
Error GCC: 
cc1: warning: this target machine does not have delayed branches
lto1: warning: this target machine does not have delayed branches
lto1: warning: this target machine does not have delayed branches

Salida GCC:

Linea de compilacion:
gcc ../benchmarks/treebench.c  -o /home/sergio/Documents/TFG/TFG-optimization/output/Ejecucion28-8-2021_11:59:2/Gen0/Isla0/Cromosoma13/Cromosoma13  -faggressive-loop-optimizations -fbranch-target-load-optimize2 -fcaller-saves -fcompare-elim -fconserve-stack -fcprop-registers -fcx-limited-range -fdce -fdelayed-branch -fdevirtualize-at-ltrans -fearly-inlining -fexpensive-optimizations -ffast-math -ffinite-math-only -ffloat-store -fforward-propagate -ffunction-sections -fgcse-las -fgcse-lm -fgraphite-identity -fhoist-adjacent-loads -fif-conversion -findirect-inlining -finline-functions -finline-small-functions -fipa-cp -fipa-cp-clone -fipa-icf -fipa-profile -fipa-pta -fipa-pure-const -fipa-ra -fipa-reference -fipa-reference-addressable -fipa-stack-alignment -fira-hoist-pressure -fkeep-static-consts -fkeep-static-functions -floop-block -floop-interchange -floop-nest-optimize -floop-strip-mine -flra-remat -flto -fmerge-constants -fmodulo-sched -fmodulo-sched-allow-regmoves -fmove-loop-invariants -fno-fp-int-builtin-inexact -fno-guess-branch-probability -fno-peephole -fno-peephole2 -fno-sched-interblock -fno-signed-zeros -fno-trapping-math -fno-zero-initialized-in-bss -fpartial-inlining -fprofile-correction -fprofile-values -freciprocal-math -free -freorder-blocks-and-partition -freschedule-modulo-scheduled-loops -frounding-math -fsched-critical-path-heuristic -fsched-dep-count-heuristic -fsched-group-heuristic -fsched2-use-superblocks -fselective-scheduling -fshrink-wrap -fsplit-wide-types -fssa-backprop -fstore-merging -ftracer -ftree-bit-ccp -ftree-builtin-call-dce -ftree-copy-prop -ftree-loop-distribute-patterns -ftree-loop-distribution -ftree-loop-if-convert -ftree-loop-im -ftree-loop-linear -ftree-loop-optimize -ftree-loop-vectorize -ftree-phiprop -ftree-scev-cprop -ftree-sink -ftree-slsr -ftree-switch-conversion -ftree-tail-merge -ftree-ter -ftree-vrp -funroll-all-loops -funroll-loops -funsafe-math-optimizations -funswitch-loops -fvect-cost-model -fvpt -fweb -falign-labels=39592 -falign-loops=60527 -fira-algorithm=CB -flto-partition=balanced -freorder-blocks-algorithm=stc 