# Eka v1

*Eka* core is a Single-Cycle-CPU. Of course, this core is not practical for implementation. However, it is a great way of familiarizing oneself with the instruction set and basic architecture for a 5 stage CPU.

The core interface is as shown below
<img alt="Arch-image" src="/images/Eka/core-interface.png">

## Currently supported instructions
 
- [x] LUI
- [x] AUIPC
- [x] JAL
- [x] JALR
- [x] BEQ
- [x] BNE
- [ ] BLT
- [ ] BGE
- [ ] BLTU
- [ ] BGEU
- [x] LB
- [x] LH
- [x] LW
- [x] LBU
- [x] LHU
- [x] SB
- [x] SH
- [x] SW
- [x] ADDI
- [x] SLTI
- [x] SLTIU
- [x] XORI
- [x] ORI
- [x] ANDI
- [x] SLLI
- [x] SRLI
- [x] SRAI
- [x] ADD
- [x] SUB
- [x] SLL
- [x] SLT
- [x] SLTU
- [x] XOR
- [x] SRL
- [x] SRA
- [x] OR
- [x] AND
- [ ] FENCE
- [ ] ECALL
- [ ] EBREAK
