strict digraph "" {
	node [label="\N"];
	"1845:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdee0c84d0>",
		def_var="['INT_SOURCEOut']",
		fillcolor=deepskyblue,
		label="1845:AS
INT_SOURCEOut = { { 32 - 7{ 1'b0 } }, irq_rxc, irq_txc, irq_busy, irq_rxe, irq_rxb, irq_txe, irq_txb };",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['irq_rxc', 'irq_txc', 'irq_busy', 'irq_rxe', 'irq_rxb', 'irq_txe', 'irq_txb']"];
}
