v 20031231 1
L 300 0 700 0 3 0 0 0 -1 -1
L 300 0 300 600 3 0 0 0 -1 -1
A 700 300 300 270 180 3 0 0 0 -1 -1
V 1050 300 50 6 0 0 0 -1 -1 0 0 -1 -1 -1 -1
P 1100 300 1300 300 1 0 1
{
T 1175 150 5 8 0 1 0 0 1
pinnumber=1
T 1175 150 5 8 0 1 0 0 1
pinseq=1
T 1125 350 5 8 0 1 0 0 1
pinlabel=OUT
T 1125 350 5 8 0 1 0 0 1
pintype=out
}
P 300 100 0 100 1 0 1
{
T 0 150 5 8 0 1 0 0 1
pinnumber=2
T 0 150 5 8 0 1 0 0 1
pinseq=2
T 350 100 9 8 0 1 0 0 1
pinlabel=IN0
T 100 75 5 8 0 1 0 2 1
pintype=in
}
P 300 300 0 300 1 0 1
{
T 0 350 5 8 0 1 0 0 1
pinnumber=3
T 0 350 5 8 0 1 0 0 1
pinseq=3
T 350 275 9 8 0 1 0 0 1
pinlabel=IN1
T 100 275 5 8 0 1 0 2 1
pintype=in
}
P 300 500 0 500 1 0 1
{
T 0 550 5 8 0 1 0 0 1
pinnumber=4
T 0 550 5 8 0 1 0 0 1
pinseq=4
T 350 450 9 8 0 1 0 0 1
pinlabel=IN3
T 100 475 5 8 0 1 0 2 1
pintype=in
}
T 550 650 8 10 1 1 180 8 1
refdes=U?
T 550 950 5 8 0 1 0 0 1
device=nand3
T 550 800 5 8 0 1 0 0 1
description=3 INPUT NAND GATE
L 300 600 700 600 3 0 0 0 -1 -1
T 550 1250 9 10 0 0 0 0 1
numslots=0
T 550 1100 9 10 0 0 0 0 1
footprint=unknown
