INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/arthu/Documents/digitale-elektronica/digielek-git/digielek/Demos/counters/counters.srcs/sim_1/imports/ROM-testbank/ROM_tb_bcd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ROM_tb_bcd'
