module sync_ram #(parameter DATA_WIDTH = 8, ADDR_WIDTH = 4) (
    input  clk,
    input we,
    input  re,	 // Write Enable
    input [(ADDR_WIDTH-1):0] addr,
    input  [(DATA_WIDTH-1):0] din, // Data input
    output reg [(DATA_WIDTH-1):0] dout // Data output
    );
    reg [DATA_WIDTH-1:0] memory [0:(1<<ADDR_WIDTH)-1];
   
    always @(posedge clk) begin
        if (we)
            memory[addr] <= din;	
		  if (re)
		      dout <= memory[addr]; // Read operation
        end 

endmodule
