--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1578 paths analyzed, 358 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.978ns.
--------------------------------------------------------------------------------
Slack:                  14.022ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_lightdbg_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.478ns (Levels of Logic = 0)
  Clock Path Skew:      0.535ns (1.278 - 0.743)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_lightdbg_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y19.AQ      Tcko                  0.476   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    OLOGIC_X0Y44.SR      net (fanout=41)       4.980   M_reset_cond_out
    OLOGIC_X0Y44.CLK0    Tosrck                1.022   M_lightdbg_q[6]
                                                       M_lightdbg_q_6
    -------------------------------------------------  ---------------------------
    Total                                      6.478ns (1.498ns logic, 4.980ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack:                  14.502ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          dectr/dctr_gen_0[3].dctr/M_val_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.497ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.777 - 0.743)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to dectr/dctr_gen_0[3].dctr/M_val_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y19.AQ      Tcko                  0.476   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X5Y54.SR       net (fanout=41)       4.553   M_reset_cond_out
    SLICE_X5Y54.CLK      Tsrck                 0.468   M_dectr_digits[15]
                                                       dectr/dctr_gen_0[3].dctr/M_val_q_3
    -------------------------------------------------  ---------------------------
    Total                                      5.497ns (0.944ns logic, 4.553ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack:                  14.509ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          dectr/dctr_gen_0[3].dctr/M_val_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.490ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.777 - 0.743)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to dectr/dctr_gen_0[3].dctr/M_val_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y19.AQ      Tcko                  0.476   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y54.SR       net (fanout=41)       4.553   M_reset_cond_out
    SLICE_X4Y54.CLK      Tsrck                 0.461   M_dectr_digits[12]
                                                       dectr/dctr_gen_0[3].dctr/M_val_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.490ns (0.937ns logic, 4.553ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack:                  14.520ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          dectr/dctr_gen_0[2].dctr/M_val_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.479ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.777 - 0.743)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to dectr/dctr_gen_0[2].dctr/M_val_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y19.AQ      Tcko                  0.476   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y54.SR       net (fanout=41)       4.553   M_reset_cond_out
    SLICE_X4Y54.CLK      Tsrck                 0.450   M_dectr_digits[12]
                                                       dectr/dctr_gen_0[2].dctr/M_val_q_2
    -------------------------------------------------  ---------------------------
    Total                                      5.479ns (0.926ns logic, 4.553ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack:                  14.532ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          dectr/dctr_gen_0[3].dctr/M_val_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.467ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.777 - 0.743)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to dectr/dctr_gen_0[3].dctr/M_val_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y19.AQ      Tcko                  0.476   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X5Y54.SR       net (fanout=41)       4.553   M_reset_cond_out
    SLICE_X5Y54.CLK      Tsrck                 0.438   M_dectr_digits[15]
                                                       dectr/dctr_gen_0[3].dctr/M_val_q_2
    -------------------------------------------------  ---------------------------
    Total                                      5.467ns (0.914ns logic, 4.553ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack:                  14.536ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          dectr/dctr_gen_0[2].dctr/M_val_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.463ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.777 - 0.743)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to dectr/dctr_gen_0[2].dctr/M_val_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y19.AQ      Tcko                  0.476   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y54.SR       net (fanout=41)       4.553   M_reset_cond_out
    SLICE_X4Y54.CLK      Tsrck                 0.434   M_dectr_digits[12]
                                                       dectr/dctr_gen_0[2].dctr/M_val_q_3
    -------------------------------------------------  ---------------------------
    Total                                      5.463ns (0.910ns logic, 4.553ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack:                  14.542ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          dectr/dctr_gen_0[2].dctr/M_val_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.457ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.777 - 0.743)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to dectr/dctr_gen_0[2].dctr/M_val_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y19.AQ      Tcko                  0.476   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y54.SR       net (fanout=41)       4.553   M_reset_cond_out
    SLICE_X4Y54.CLK      Tsrck                 0.428   M_dectr_digits[12]
                                                       dectr/dctr_gen_0[2].dctr/M_val_q_1
    -------------------------------------------------  ---------------------------
    Total                                      5.457ns (0.904ns logic, 4.553ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack:                  14.557ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          dectr/dctr_gen_0[3].dctr/M_val_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.442ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.777 - 0.743)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to dectr/dctr_gen_0[3].dctr/M_val_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y19.AQ      Tcko                  0.476   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X5Y54.SR       net (fanout=41)       4.553   M_reset_cond_out
    SLICE_X5Y54.CLK      Tsrck                 0.413   M_dectr_digits[15]
                                                       dectr/dctr_gen_0[3].dctr/M_val_q_1
    -------------------------------------------------  ---------------------------
    Total                                      5.442ns (0.889ns logic, 4.553ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack:                  14.750ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          dectr/dctr_gen_0[1].dctr/M_val_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.248ns (Levels of Logic = 0)
  Clock Path Skew:      0.033ns (0.776 - 0.743)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to dectr/dctr_gen_0[1].dctr/M_val_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y19.AQ      Tcko                  0.476   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y54.SR       net (fanout=41)       4.339   M_reset_cond_out
    SLICE_X6Y54.CLK      Tsrck                 0.433   M_dectr_digits[8]
                                                       dectr/dctr_gen_0[1].dctr/M_val_q_3
    -------------------------------------------------  ---------------------------
    Total                                      5.248ns (0.909ns logic, 4.339ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack:                  14.754ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          dectr/dctr_gen_0[1].dctr/M_val_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.244ns (Levels of Logic = 0)
  Clock Path Skew:      0.033ns (0.776 - 0.743)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to dectr/dctr_gen_0[1].dctr/M_val_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y19.AQ      Tcko                  0.476   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y54.SR       net (fanout=41)       4.339   M_reset_cond_out
    SLICE_X6Y54.CLK      Tsrck                 0.429   M_dectr_digits[8]
                                                       dectr/dctr_gen_0[1].dctr/M_val_q_1
    -------------------------------------------------  ---------------------------
    Total                                      5.244ns (0.905ns logic, 4.339ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack:                  14.765ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          dectr/dctr_gen_0[1].dctr/M_val_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.233ns (Levels of Logic = 0)
  Clock Path Skew:      0.033ns (0.776 - 0.743)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to dectr/dctr_gen_0[1].dctr/M_val_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y19.AQ      Tcko                  0.476   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y54.SR       net (fanout=41)       4.339   M_reset_cond_out
    SLICE_X6Y54.CLK      Tsrck                 0.418   M_dectr_digits[8]
                                                       dectr/dctr_gen_0[1].dctr/M_val_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.233ns (0.894ns logic, 4.339ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack:                  14.788ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          dectr/dctr_gen_0[1].dctr/M_val_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.210ns (Levels of Logic = 0)
  Clock Path Skew:      0.033ns (0.776 - 0.743)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to dectr/dctr_gen_0[1].dctr/M_val_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y19.AQ      Tcko                  0.476   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y54.SR       net (fanout=41)       4.339   M_reset_cond_out
    SLICE_X6Y54.CLK      Tsrck                 0.395   M_dectr_digits[8]
                                                       dectr/dctr_gen_0[1].dctr/M_val_q_2
    -------------------------------------------------  ---------------------------
    Total                                      5.210ns (0.871ns logic, 4.339ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack:                  14.802ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          dectr/dctr_gen_0[2].dctr/M_val_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.196ns (Levels of Logic = 0)
  Clock Path Skew:      0.033ns (0.776 - 0.743)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to dectr/dctr_gen_0[2].dctr/M_val_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y19.AQ      Tcko                  0.476   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y54.SR       net (fanout=41)       4.339   M_reset_cond_out
    SLICE_X6Y54.CLK      Tsrck                 0.381   M_dectr_digits[8]
                                                       dectr/dctr_gen_0[2].dctr/M_val_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.196ns (0.857ns logic, 4.339ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack:                  15.042ns (requirement - (data path - clock path skew + uncertainty))
  Source:               xcount/M_ctr_q_0 (FF)
  Destination:          dectr/dctr_gen_0[3].dctr/M_val_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.954ns (Levels of Logic = 1)
  Clock Path Skew:      0.031ns (0.777 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: xcount/M_ctr_q_0 to dectr/dctr_gen_0[3].dctr/M_val_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y17.AQ       Tcko                  0.525   M_xcount_count[0]
                                                       xcount/M_ctr_q_0
    SLICE_X6Y48.D2       net (fanout=12)       2.954   M_xcount_count[0]
    SLICE_X6Y48.D        Tilo                  0.235   dectr/M_dctr_ovf[0]
                                                       dectr/dctr_gen_0[0].dctr/ovf1
    SLICE_X5Y54.CE       net (fanout=3)        0.832   dectr/M_dctr_ovf[0]
    SLICE_X5Y54.CLK      Tceck                 0.408   M_dectr_digits[15]
                                                       dectr/dctr_gen_0[3].dctr/M_val_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.954ns (1.168ns logic, 3.786ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack:                  15.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               xcount/M_ctr_q_0 (FF)
  Destination:          dectr/dctr_gen_0[3].dctr/M_val_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.936ns (Levels of Logic = 1)
  Clock Path Skew:      0.031ns (0.777 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: xcount/M_ctr_q_0 to dectr/dctr_gen_0[3].dctr/M_val_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y17.AQ       Tcko                  0.525   M_xcount_count[0]
                                                       xcount/M_ctr_q_0
    SLICE_X6Y48.D2       net (fanout=12)       2.954   M_xcount_count[0]
    SLICE_X6Y48.D        Tilo                  0.235   dectr/M_dctr_ovf[0]
                                                       dectr/dctr_gen_0[0].dctr/ovf1
    SLICE_X5Y54.CE       net (fanout=3)        0.832   dectr/M_dctr_ovf[0]
    SLICE_X5Y54.CLK      Tceck                 0.390   M_dectr_digits[15]
                                                       dectr/dctr_gen_0[3].dctr/M_val_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.936ns (1.150ns logic, 3.786ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack:                  15.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               xcount/M_ctr_q_0 (FF)
  Destination:          dectr/dctr_gen_0[3].dctr/M_val_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.928ns (Levels of Logic = 1)
  Clock Path Skew:      0.031ns (0.777 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: xcount/M_ctr_q_0 to dectr/dctr_gen_0[3].dctr/M_val_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y17.AQ       Tcko                  0.525   M_xcount_count[0]
                                                       xcount/M_ctr_q_0
    SLICE_X6Y48.D2       net (fanout=12)       2.954   M_xcount_count[0]
    SLICE_X6Y48.D        Tilo                  0.235   dectr/M_dctr_ovf[0]
                                                       dectr/dctr_gen_0[0].dctr/ovf1
    SLICE_X5Y54.CE       net (fanout=3)        0.832   dectr/M_dctr_ovf[0]
    SLICE_X5Y54.CLK      Tceck                 0.382   M_dectr_digits[15]
                                                       dectr/dctr_gen_0[3].dctr/M_val_q_3
    -------------------------------------------------  ---------------------------
    Total                                      4.928ns (1.142ns logic, 3.786ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack:                  15.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               xcount/M_ctr_q_0 (FF)
  Destination:          dectr/dctr_gen_0[2].dctr/M_val_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.859ns (Levels of Logic = 1)
  Clock Path Skew:      0.031ns (0.777 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: xcount/M_ctr_q_0 to dectr/dctr_gen_0[2].dctr/M_val_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y17.AQ       Tcko                  0.525   M_xcount_count[0]
                                                       xcount/M_ctr_q_0
    SLICE_X6Y48.D2       net (fanout=12)       2.954   M_xcount_count[0]
    SLICE_X6Y48.D        Tilo                  0.235   dectr/M_dctr_ovf[0]
                                                       dectr/dctr_gen_0[0].dctr/ovf1
    SLICE_X4Y54.CE       net (fanout=3)        0.832   dectr/M_dctr_ovf[0]
    SLICE_X4Y54.CLK      Tceck                 0.313   M_dectr_digits[12]
                                                       dectr/dctr_gen_0[2].dctr/M_val_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.859ns (1.073ns logic, 3.786ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  15.162ns (requirement - (data path - clock path skew + uncertainty))
  Source:               xcount/M_ctr_q_0 (FF)
  Destination:          dectr/dctr_gen_0[2].dctr/M_val_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.834ns (Levels of Logic = 1)
  Clock Path Skew:      0.031ns (0.777 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: xcount/M_ctr_q_0 to dectr/dctr_gen_0[2].dctr/M_val_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y17.AQ       Tcko                  0.525   M_xcount_count[0]
                                                       xcount/M_ctr_q_0
    SLICE_X6Y48.D2       net (fanout=12)       2.954   M_xcount_count[0]
    SLICE_X6Y48.D        Tilo                  0.235   dectr/M_dctr_ovf[0]
                                                       dectr/dctr_gen_0[0].dctr/ovf1
    SLICE_X4Y54.CE       net (fanout=3)        0.832   dectr/M_dctr_ovf[0]
    SLICE_X4Y54.CLK      Tceck                 0.288   M_dectr_digits[12]
                                                       dectr/dctr_gen_0[2].dctr/M_val_q_3
    -------------------------------------------------  ---------------------------
    Total                                      4.834ns (1.048ns logic, 3.786ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack:                  15.164ns (requirement - (data path - clock path skew + uncertainty))
  Source:               xcount/M_ctr_q_0 (FF)
  Destination:          dectr/dctr_gen_0[1].dctr/M_val_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.831ns (Levels of Logic = 1)
  Clock Path Skew:      0.030ns (0.776 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: xcount/M_ctr_q_0 to dectr/dctr_gen_0[1].dctr/M_val_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y17.AQ       Tcko                  0.525   M_xcount_count[0]
                                                       xcount/M_ctr_q_0
    SLICE_X6Y48.D2       net (fanout=12)       2.954   M_xcount_count[0]
    SLICE_X6Y48.D        Tilo                  0.235   dectr/M_dctr_ovf[0]
                                                       dectr/dctr_gen_0[0].dctr/ovf1
    SLICE_X6Y54.CE       net (fanout=3)        0.803   dectr/M_dctr_ovf[0]
    SLICE_X6Y54.CLK      Tceck                 0.314   M_dectr_digits[8]
                                                       dectr/dctr_gen_0[1].dctr/M_val_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.831ns (1.074ns logic, 3.757ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  15.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          dectr/dctr_gen_0[0].dctr/M_val_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.835ns (Levels of Logic = 0)
  Clock Path Skew:      0.043ns (0.786 - 0.743)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to dectr/dctr_gen_0[0].dctr/M_val_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y19.AQ      Tcko                  0.476   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X7Y48.SR       net (fanout=41)       3.921   M_reset_cond_out
    SLICE_X7Y48.CLK      Tsrck                 0.438   M_dectr_digits[2]
                                                       dectr/dctr_gen_0[0].dctr/M_val_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.835ns (0.914ns logic, 3.921ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack:                  15.174ns (requirement - (data path - clock path skew + uncertainty))
  Source:               xcount/M_ctr_q_0 (FF)
  Destination:          dectr/dctr_gen_0[1].dctr/M_val_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.821ns (Levels of Logic = 1)
  Clock Path Skew:      0.030ns (0.776 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: xcount/M_ctr_q_0 to dectr/dctr_gen_0[1].dctr/M_val_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y17.AQ       Tcko                  0.525   M_xcount_count[0]
                                                       xcount/M_ctr_q_0
    SLICE_X6Y48.D2       net (fanout=12)       2.954   M_xcount_count[0]
    SLICE_X6Y48.D        Tilo                  0.235   dectr/M_dctr_ovf[0]
                                                       dectr/dctr_gen_0[0].dctr/ovf1
    SLICE_X6Y54.CE       net (fanout=3)        0.803   dectr/M_dctr_ovf[0]
    SLICE_X6Y54.CLK      Tceck                 0.304   M_dectr_digits[8]
                                                       dectr/dctr_gen_0[1].dctr/M_val_q_3
    -------------------------------------------------  ---------------------------
    Total                                      4.821ns (1.064ns logic, 3.757ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  15.181ns (requirement - (data path - clock path skew + uncertainty))
  Source:               xcount/M_ctr_q_0 (FF)
  Destination:          dectr/dctr_gen_0[3].dctr/M_val_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.815ns (Levels of Logic = 1)
  Clock Path Skew:      0.031ns (0.777 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: xcount/M_ctr_q_0 to dectr/dctr_gen_0[3].dctr/M_val_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y17.AQ       Tcko                  0.525   M_xcount_count[0]
                                                       xcount/M_ctr_q_0
    SLICE_X6Y48.D2       net (fanout=12)       2.954   M_xcount_count[0]
    SLICE_X6Y48.D        Tilo                  0.235   dectr/M_dctr_ovf[0]
                                                       dectr/dctr_gen_0[0].dctr/ovf1
    SLICE_X4Y54.CE       net (fanout=3)        0.832   dectr/M_dctr_ovf[0]
    SLICE_X4Y54.CLK      Tceck                 0.269   M_dectr_digits[12]
                                                       dectr/dctr_gen_0[3].dctr/M_val_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.815ns (1.029ns logic, 3.786ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  15.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               xcount/M_ctr_q_0 (FF)
  Destination:          dectr/dctr_gen_0[2].dctr/M_val_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.808ns (Levels of Logic = 1)
  Clock Path Skew:      0.030ns (0.776 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: xcount/M_ctr_q_0 to dectr/dctr_gen_0[2].dctr/M_val_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y17.AQ       Tcko                  0.525   M_xcount_count[0]
                                                       xcount/M_ctr_q_0
    SLICE_X6Y48.D2       net (fanout=12)       2.954   M_xcount_count[0]
    SLICE_X6Y48.D        Tilo                  0.235   dectr/M_dctr_ovf[0]
                                                       dectr/dctr_gen_0[0].dctr/ovf1
    SLICE_X6Y54.CE       net (fanout=3)        0.803   dectr/M_dctr_ovf[0]
    SLICE_X6Y54.CLK      Tceck                 0.291   M_dectr_digits[8]
                                                       dectr/dctr_gen_0[2].dctr/M_val_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.808ns (1.051ns logic, 3.757ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack:                  15.188ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          dectr/dctr_gen_0[0].dctr/M_val_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.820ns (Levels of Logic = 0)
  Clock Path Skew:      0.043ns (0.786 - 0.743)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to dectr/dctr_gen_0[0].dctr/M_val_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y19.AQ      Tcko                  0.476   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X7Y48.SR       net (fanout=41)       3.921   M_reset_cond_out
    SLICE_X7Y48.CLK      Tsrck                 0.423   M_dectr_digits[2]
                                                       dectr/dctr_gen_0[0].dctr/M_val_q_3
    -------------------------------------------------  ---------------------------
    Total                                      4.820ns (0.899ns logic, 3.921ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack:                  15.189ns (requirement - (data path - clock path skew + uncertainty))
  Source:               xcount/M_ctr_q_0 (FF)
  Destination:          dectr/dctr_gen_0[1].dctr/M_val_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.806ns (Levels of Logic = 1)
  Clock Path Skew:      0.030ns (0.776 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: xcount/M_ctr_q_0 to dectr/dctr_gen_0[1].dctr/M_val_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y17.AQ       Tcko                  0.525   M_xcount_count[0]
                                                       xcount/M_ctr_q_0
    SLICE_X6Y48.D2       net (fanout=12)       2.954   M_xcount_count[0]
    SLICE_X6Y48.D        Tilo                  0.235   dectr/M_dctr_ovf[0]
                                                       dectr/dctr_gen_0[0].dctr/ovf1
    SLICE_X6Y54.CE       net (fanout=3)        0.803   dectr/M_dctr_ovf[0]
    SLICE_X6Y54.CLK      Tceck                 0.289   M_dectr_digits[8]
                                                       dectr/dctr_gen_0[1].dctr/M_val_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.806ns (1.049ns logic, 3.757ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack:                  15.197ns (requirement - (data path - clock path skew + uncertainty))
  Source:               xcount/M_ctr_q_0 (FF)
  Destination:          dectr/dctr_gen_0[2].dctr/M_val_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.799ns (Levels of Logic = 1)
  Clock Path Skew:      0.031ns (0.777 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: xcount/M_ctr_q_0 to dectr/dctr_gen_0[2].dctr/M_val_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y17.AQ       Tcko                  0.525   M_xcount_count[0]
                                                       xcount/M_ctr_q_0
    SLICE_X6Y48.D2       net (fanout=12)       2.954   M_xcount_count[0]
    SLICE_X6Y48.D        Tilo                  0.235   dectr/M_dctr_ovf[0]
                                                       dectr/dctr_gen_0[0].dctr/ovf1
    SLICE_X4Y54.CE       net (fanout=3)        0.832   dectr/M_dctr_ovf[0]
    SLICE_X4Y54.CLK      Tceck                 0.253   M_dectr_digits[12]
                                                       dectr/dctr_gen_0[2].dctr/M_val_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.799ns (1.013ns logic, 3.786ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack:                  15.198ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          dectr/dctr_gen_0[0].dctr/M_val_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.810ns (Levels of Logic = 0)
  Clock Path Skew:      0.043ns (0.786 - 0.743)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to dectr/dctr_gen_0[0].dctr/M_val_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y19.AQ      Tcko                  0.476   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X7Y48.SR       net (fanout=41)       3.921   M_reset_cond_out
    SLICE_X7Y48.CLK      Tsrck                 0.413   M_dectr_digits[2]
                                                       dectr/dctr_gen_0[0].dctr/M_val_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.810ns (0.889ns logic, 3.921ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack:                  15.201ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          dectr/dctr_gen_0[0].dctr/M_val_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.807ns (Levels of Logic = 0)
  Clock Path Skew:      0.043ns (0.786 - 0.743)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to dectr/dctr_gen_0[0].dctr/M_val_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y19.AQ      Tcko                  0.476   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X7Y48.SR       net (fanout=41)       3.921   M_reset_cond_out
    SLICE_X7Y48.CLK      Tsrck                 0.410   M_dectr_digits[2]
                                                       dectr/dctr_gen_0[0].dctr/M_val_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.807ns (0.886ns logic, 3.921ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack:                  15.207ns (requirement - (data path - clock path skew + uncertainty))
  Source:               xcount/M_ctr_q_0 (FF)
  Destination:          dectr/dctr_gen_0[1].dctr/M_val_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.788ns (Levels of Logic = 1)
  Clock Path Skew:      0.030ns (0.776 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: xcount/M_ctr_q_0 to dectr/dctr_gen_0[1].dctr/M_val_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y17.AQ       Tcko                  0.525   M_xcount_count[0]
                                                       xcount/M_ctr_q_0
    SLICE_X6Y48.D2       net (fanout=12)       2.954   M_xcount_count[0]
    SLICE_X6Y48.D        Tilo                  0.235   dectr/M_dctr_ovf[0]
                                                       dectr/dctr_gen_0[0].dctr/ovf1
    SLICE_X6Y54.CE       net (fanout=3)        0.803   dectr/M_dctr_ovf[0]
    SLICE_X6Y54.CLK      Tceck                 0.271   M_dectr_digits[8]
                                                       dectr/dctr_gen_0[1].dctr/M_val_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.788ns (1.031ns logic, 3.757ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack:                  15.483ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_lightdbg_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.957ns (Levels of Logic = 0)
  Clock Path Skew:      0.475ns (1.218 - 0.743)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_lightdbg_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y19.AQ      Tcko                  0.476   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    OLOGIC_X0Y34.SR      net (fanout=41)       3.459   M_reset_cond_out
    OLOGIC_X0Y34.CLK0    Tosrck                1.022   M_lightdbg_q[7]
                                                       M_lightdbg_q_7
    -------------------------------------------------  ---------------------------
    Total                                      4.957ns (1.498ns logic, 3.459ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_lightdbg_q[0]/CLK0
  Logical resource: M_lightdbg_q_0/CK0
  Location pin: OLOGIC_X12Y28.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_lightdbg_q[1]/CLK0
  Logical resource: M_lightdbg_q_1/CK0
  Location pin: OLOGIC_X12Y29.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_lightdbg_q[2]/CLK0
  Logical resource: M_lightdbg_q_2/CK0
  Location pin: OLOGIC_X12Y24.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_lightdbg_q[3]/CLK0
  Logical resource: M_lightdbg_q_3/CK0
  Location pin: OLOGIC_X12Y25.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_lightdbg_q[4]/CLK0
  Logical resource: M_lightdbg_q_4/CK0
  Location pin: OLOGIC_X12Y22.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_lightdbg_q[5]/CLK0
  Logical resource: M_lightdbg_q_5/CK0
  Location pin: OLOGIC_X12Y23.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_lightdbg_q[6]/CLK0
  Logical resource: M_lightdbg_q_6/CK0
  Location pin: OLOGIC_X0Y44.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_lightdbg_q[7]/CLK0
  Logical resource: M_lightdbg_q_7/CK0
  Location pin: OLOGIC_X0Y34.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: xcount/button_cond/M_sync_out/CLK
  Logical resource: xcount/button_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_19/CLK
  Logical resource: slow2clk/M_ctr_q_18/CK
  Location pin: SLICE_X12Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_19/CLK
  Logical resource: slow2clk/M_ctr_q_19/CK
  Location pin: SLICE_X12Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_slow3clk_value/CLK
  Logical resource: slow2clk/M_ctr_q_20/CK
  Location pin: SLICE_X12Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_slow3clk_value/CLK
  Logical resource: slow2clk/M_ctr_q_21/CK
  Location pin: SLICE_X12Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_slow3clk_value/CLK
  Logical resource: slow2clk/M_ctr_q_22/CK
  Location pin: SLICE_X12Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_slow3clk_value/CLK
  Logical resource: slow2clk/M_ctr_q_23/CK
  Location pin: SLICE_X12Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_slow2clk_value/CLK
  Logical resource: slow2clk/M_ctr_q_24/CK
  Location pin: SLICE_X12Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_dectr_digits[12]/CLK
  Logical resource: dectr/dctr_gen_0[2].dctr/M_val_q_3/CK
  Location pin: SLICE_X4Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: M_dectr_digits[12]/SR
  Logical resource: dectr/dctr_gen_0[2].dctr/M_val_q_3/SR
  Location pin: SLICE_X4Y54.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_dectr_digits[12]/CLK
  Logical resource: dectr/dctr_gen_0[2].dctr/M_val_q_1/CK
  Location pin: SLICE_X4Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_dectr_digits[12]/CLK
  Logical resource: dectr/dctr_gen_0[2].dctr/M_val_q_2/CK
  Location pin: SLICE_X4Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_dectr_digits[12]/CLK
  Logical resource: dectr/dctr_gen_0[3].dctr/M_val_q_0/CK
  Location pin: SLICE_X4Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: xcount/button_cond/M_sync_out/CLK
  Logical resource: xcount/button_cond/sync/M_pipe_q_1/CK
  Location pin: SLICE_X8Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_xcount_count[0]/CLK
  Logical resource: xcount/M_ctr_q_0/CK
  Location pin: SLICE_X8Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_6/CLK
  Logical resource: seg/ctr/M_ctr_q_3/CK
  Location pin: SLICE_X12Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_6/CLK
  Logical resource: seg/ctr/M_ctr_q_4/CK
  Location pin: SLICE_X12Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_6/CLK
  Logical resource: seg/ctr/M_ctr_q_5/CK
  Location pin: SLICE_X12Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_6/CLK
  Logical resource: seg/ctr/M_ctr_q_6/CK
  Location pin: SLICE_X12Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.524ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.238ns (Trpw)
  Physical resource: M_dectr_digits[8]/SR
  Logical resource: dectr/dctr_gen_0[1].dctr/M_val_q_3/SR
  Location pin: SLICE_X6Y54.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: xcount/button_cond/M_ctr_q[3]/CLK
  Logical resource: xcount/button_cond/M_ctr_q_1/CK
  Location pin: SLICE_X10Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.978|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1578 paths, 0 nets, and 399 connections

Design statistics:
   Minimum period:   5.978ns{1}   (Maximum frequency: 167.280MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Dec 09 11:51:39 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 223 MB



