TIMING_FIX_SCHEMA: Dict[str, Any] = {
    "type": "object",
    "properties": {
        "summary": {
            "type": "object",
            "properties": {
                "clock_name": {"type": "string"},
                "period_ns": {"type": "number"},
                "wns_ns": {"type": "number"},
                "path_kind": {"type": "string"},
                "signal_group": {"type": "string"},
                "root_cause": {"type": "string"}
            },
            "required": ["clock_name", "period_ns", "wns_ns", "path_kind", "signal_group", "root_cause"],
            "additionalProperties": False
        },
        "fixes": {
            "type": "array",
            "items": {
                "type": "object",
                "properties": {
                    "id": {"type": "string"},
                    "title": {"type": "string"},
                    "rationale": {"type": "string"},
                    "where": {
                        "type": "object",
                        "properties": {
                            "file": {"type": "string"},
                            "anchor_regex": {"type": "string"},
                            "ports_touched": {
                                "type": "array",
                                "items": {"type": "string"}
                            },
                            "signals_new": {
                                "type": "array",
                                "items": {"type": "string"}
                            }
                        },
                        "required": ["file", "anchor_regex"],
                        "additionalProperties": False
                    },
                    "verilog_patch": {
                        "type": "object",
                        "properties": {
                            "kind": {"type": "string", "enum": ["insert_block", "replace_regex", "append_before_endmodule"]},
                            "after_regex": {"type": "string"},
                            "before_regex": {"type": "string"},
                            "block": {"type": "string"}
                        },
                        "required": ["kind", "block"],
                        "additionalProperties": False
                    },
                    "latency_impact_cycles": {"type": "integer"}
                },
                "required": ["id", "title", "rationale", "where", "verilog_patch", "latency_impact_cycles"],
                "additionalProperties": False
            }
        },
        "artifacts": {
            "type": "object",
            "properties": {
                "top_sv": {
                    "type": "object",
                    "properties": {
                        "path": {"type": "string"},
                        "language": {"type": "string"},
                        "encoding": {"type": "string"},
                        "content": {"type": "string"},
                        "ui": {
                            "type": "object",
                            "properties": {
                                "text": {"type": "string"}
                            },
                            "required": ["text"],
                            "additionalProperties": False
                        }
                    },
                    "required": ["path", "language", "encoding", "content", "ui"],
                    "additionalProperties": False
                }
            },
            "required": ["top_sv"],
            "additionalProperties": False
        },
        "risks": {
            "type": "array",
            "items": {"type": "string"}
        },
        "verification": {
            "type": "array",
            "items": {"type": "string"}
        }
    },
    "required": ["summary", "fixes", "artifacts", "risks", "verification"],
    "additionalProperties": False
}