// Seed: 882916795
module module_0 (
    input wand id_0,
    output wire id_1,
    output uwire id_2,
    input wor id_3,
    input uwire id_4,
    input wand id_5,
    input supply1 id_6,
    output tri0 id_7,
    input supply1 id_8,
    output supply1 id_9,
    input supply1 id_10,
    input tri id_11,
    input tri id_12,
    output uwire id_13
);
  assign id_9 = id_4 == id_11;
  logic id_15 = 1;
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    output wand id_0,
    input supply1 id_1,
    input uwire id_2,
    output supply0 id_3,
    input uwire id_4,
    output supply0 id_5,
    output tri id_6,
    input wor id_7,
    output wor id_8,
    input wire id_9,
    input uwire id_10,
    output supply0 id_11,
    output wire id_12,
    output wand id_13,
    input supply0 id_14,
    input tri0 id_15,
    output uwire id_16,
    input supply1 id_17,
    input tri id_18,
    inout supply1 id_19
    , id_25, id_26,
    output uwire id_20,
    input wand id_21,
    input tri0 id_22,
    input tri0 id_23
);
  wire id_27;
  module_0 modCall_1 (
      id_19,
      id_11,
      id_6,
      id_22,
      id_17,
      id_19,
      id_19,
      id_3,
      id_10,
      id_20,
      id_17,
      id_1,
      id_17,
      id_16
  );
  wire id_28;
  ;
endmodule
