// Seed: 1560939526
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  output wire id_4;
  assign module_1._id_59 = 0;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_7;
endmodule
module module_1 #(
    parameter id_36 = 32'd24,
    parameter id_46 = 32'd95,
    parameter id_56 = 32'd82,
    parameter id_59 = 32'd45
) (
    output tri1 id_0,
    output wire id_1,
    output wand id_2,
    input tri id_3,
    input tri id_4,
    input tri id_5[id_46  *  1 'b0 : 1],
    output uwire id_6
    , id_79,
    output tri1 id_7,
    output supply1 id_8,
    output tri0 id_9,
    output wor id_10,
    input wire id_11,
    input wand id_12,
    input tri id_13[id_56 : id_59],
    output tri0 id_14,
    output wire id_15,
    output uwire id_16,
    input wor id_17,
    input wor id_18,
    input tri id_19,
    input uwire id_20,
    input tri0 id_21,
    output wor id_22,
    output tri1 id_23[id_36 : 1],
    output supply1 id_24,
    output uwire id_25
    , id_80,
    output wor id_26,
    input wor id_27,
    input wand id_28,
    output supply1 id_29,
    output wor id_30#(
        .id_81(1),
        .id_82(1 !== 1)
    ),
    input supply1 id_31,
    input tri0 id_32,
    input tri0 id_33,
    input wor id_34,
    output tri0 id_35,
    output tri0 _id_36,
    input wand id_37,
    output tri0 id_38,
    input uwire id_39,
    input tri id_40,
    output wor id_41,
    input supply1 id_42,
    output tri id_43,
    input supply1 id_44,
    input supply0 id_45,
    input wor _id_46,
    input wire id_47,
    input supply0 id_48,
    input wor id_49,
    input tri0 id_50,
    output tri1 id_51[id_36 : 1  |  -1],
    output tri0 id_52,
    output wire id_53,
    input supply0 id_54,
    input tri1 id_55,
    input wand _id_56,
    input supply1 id_57,
    output tri1 id_58,
    input wor _id_59,
    input supply1 id_60,
    output supply0 id_61,
    output tri0 id_62,
    output supply1 id_63,
    input tri0 id_64,
    output tri id_65,
    input tri1 id_66,
    output tri0 id_67,
    output uwire id_68,
    output tri1 id_69,
    output tri0 id_70,
    input wire id_71,
    input wire id_72,
    output wand id_73,
    output tri0 id_74,
    input supply0 id_75,
    input wire id_76,
    input tri1 id_77
);
  wire  id_83;
  logic id_84;
  ;
  module_0 modCall_1 (
      id_83,
      id_83,
      id_80,
      id_84,
      id_84,
      id_83
  );
endmodule
