Command: vcs -sverilog -l vcs.log -ntb_opts uvm-ieee +incdir+../include+../src+../env+../tests+../hdl+../../common+../src+../env+../../../../rtl/wb_conmax \
-override_timescale=1ns/1ps -f ../../../../rtl/wb_conmax/filelist +define+UVM_NO_DEPRECATED \
-debug_all -lca +define+UVM_DISABLE_FILE_LINE ../tests/wb_conmax_env_tb_mod.sv ../hdl/wb_conmax_tb_top.sv \
../hdl/wb_conmax_wrap.sv -debug
                         Chronologic VCS (TM)
            Version P-2019.06 -- Sat Jan 18 15:35:46 2020
               Copyright (c) 1991-2019 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Warning-[LCA_FEATURES_ENABLED] Usage warning
  LCA features enabled by '-lca' argument on the command line.  For more 
  information regarding list of LCA features please refer to Chapter "LCA 
  features" in the VCS Release Notes


Warning-[DEBUG_DEP] Option will be deprecated
  The option '-debug_all' will be deprecated in a future release.  Please use 
  '-debug_acc+all -debug_region+cell+encrypt' instead.

Parsing design file '/global/apps/vcs_2019.06/etc/uvm-ieee/uvm_pkg.sv'
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/uvm_macros.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/macros/uvm_version_defines.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/uvm_macros.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/macros/uvm_global_defines.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/uvm_macros.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/macros/uvm_message_defines.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/uvm_macros.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/macros/uvm_phase_defines.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/uvm_macros.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/macros/uvm_printer_defines.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/uvm_macros.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/macros/uvm_comparer_defines.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/uvm_macros.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/macros/uvm_recorder_defines.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/uvm_macros.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/macros/uvm_resource_defines.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/uvm_macros.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/macros/uvm_packer_defines.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/uvm_macros.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/macros/uvm_copier_defines.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/uvm_macros.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/macros/uvm_object_defines.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/uvm_macros.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/macros/uvm_tlm_defines.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/tlm1/uvm_tlm_imps.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/macros/uvm_tlm_defines.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/uvm_macros.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/macros/uvm_sequence_defines.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/uvm_macros.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/macros/uvm_callback_defines.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/uvm_macros.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/macros/uvm_reg_defines.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/uvm_macros.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/uvm_pkg.sv'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/dpi/uvm_dpi.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/dpi/uvm_hdl.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/dpi/uvm_dpi.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/dpi/uvm_svcmd_dpi.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/dpi/uvm_dpi.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/dpi/uvm_regex.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/dpi/uvm_dpi.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/uvm_pkg.sv'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_base.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_version.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_base.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_object_globals.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_base.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_misc.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_base.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_coreservice.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_base.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_globals.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_base.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_object.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_base.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_factory.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_base.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_registry.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_base.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_pool.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_base.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_queue.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_base.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_spell_chkr.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_base.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_resource_base.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_base.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_resource.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_base.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_resource_specializations.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_base.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_resource_db.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_base.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_resource_db_options.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_base.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_config_db.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_base.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_policy.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_base.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_field_op.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_base.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_copier.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_base.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_printer.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_base.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_comparer.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_base.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_packer.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_base.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_links.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_base.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_tr_database.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_base.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_text_tr_database.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_base.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_tr_stream.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_base.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_text_tr_stream.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_base.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_recorder.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_base.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_event_callback.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_base.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_event.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_base.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_barrier.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_base.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_callback.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/uvm_macros.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_callback.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_base.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_report_message.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_base.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_report_catcher.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_base.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_report_server.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_base.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_report_handler.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_base.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_report_object.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_base.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_transaction.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_base.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_phase.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_base.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_domain.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_base.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_bottomup_phase.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_base.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_topdown_phase.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_base.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_task_phase.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_base.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_common_phases.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_base.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_runtime_phases.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_base.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_run_test_callback.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_base.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_component.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_root.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_component.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_base.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_objection.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_base.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_heartbeat.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_base.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_cmdline_processor.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_base.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_traversal.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_base.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/uvm_pkg.sv'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/dap/uvm_dap.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/dap/uvm_set_get_dap_base.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/dap/uvm_dap.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/dap/uvm_simple_lock_dap.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/dap/uvm_dap.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/dap/uvm_get_to_lock_dap.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/dap/uvm_dap.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/dap/uvm_set_before_get_dap.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/dap/uvm_dap.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/uvm_pkg.sv'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/tlm1/uvm_tlm.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/tlm1/uvm_tlm_ifs.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/tlm1/uvm_tlm.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/tlm1/uvm_sqr_ifs.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/tlm1/uvm_tlm.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/base/uvm_port_base.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/tlm1/uvm_tlm.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/tlm1/uvm_tlm_imps.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/tlm1/uvm_tlm.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/tlm1/uvm_imps.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/tlm1/uvm_tlm.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/tlm1/uvm_ports.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/tlm1/uvm_tlm.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/tlm1/uvm_exports.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/tlm1/uvm_tlm.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/tlm1/uvm_analysis_port.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/tlm1/uvm_tlm.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/tlm1/uvm_tlm_fifo_base.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/tlm1/uvm_tlm.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/tlm1/uvm_tlm_fifos.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/tlm1/uvm_tlm.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/tlm1/uvm_tlm_req_rsp.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/tlm1/uvm_tlm.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/tlm1/uvm_sqr_connections.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/tlm1/uvm_tlm.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/uvm_pkg.sv'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/comps/uvm_comps.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/comps/uvm_pair.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/comps/uvm_comps.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/comps/uvm_policies.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/comps/uvm_comps.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/comps/uvm_in_order_comparator.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/comps/uvm_comps.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/comps/uvm_algorithmic_comparator.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/comps/uvm_comps.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/comps/uvm_subscriber.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/comps/uvm_comps.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/comps/uvm_monitor.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/comps/uvm_comps.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/comps/uvm_driver.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/comps/uvm_comps.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/comps/uvm_push_driver.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/comps/uvm_comps.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/comps/uvm_scoreboard.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/comps/uvm_comps.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/comps/uvm_agent.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/comps/uvm_comps.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/comps/uvm_env.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/comps/uvm_comps.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/comps/uvm_test.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/comps/uvm_comps.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/uvm_pkg.sv'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/seq/uvm_seq.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/seq/uvm_sequence_item.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/seq/uvm_seq.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/seq/uvm_sequencer_base.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/seq/uvm_seq.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/seq/uvm_sequencer_analysis_fifo.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/seq/uvm_seq.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/seq/uvm_sequencer_param_base.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/seq/uvm_seq.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/seq/uvm_sequencer.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/seq/uvm_seq.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/seq/uvm_push_sequencer.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/seq/uvm_seq.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/seq/uvm_sequence_base.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/seq/uvm_seq.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/seq/uvm_sequence.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/seq/uvm_seq.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/seq/uvm_sequence_library.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/seq/uvm_seq.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/uvm_pkg.sv'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/tlm2/uvm_tlm2.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/tlm2/uvm_tlm2_defines.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/tlm2/uvm_tlm2.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/tlm2/uvm_tlm_time.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/tlm2/uvm_tlm2.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/tlm2/uvm_tlm2_generic_payload.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/tlm2/uvm_tlm2.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/tlm2/uvm_tlm2_ifs.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/tlm2/uvm_tlm2.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/tlm2/uvm_tlm2_imps.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/tlm2/uvm_tlm2.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/tlm2/uvm_tlm2_ports.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/tlm2/uvm_tlm2.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/tlm2/uvm_tlm2_exports.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/tlm2/uvm_tlm2.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/tlm2/uvm_tlm2_sockets_base.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/tlm2/uvm_tlm2.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/tlm2/uvm_tlm2_sockets.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/tlm2/uvm_tlm2.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/uvm_pkg.sv'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/reg/uvm_reg_model.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/reg/uvm_reg_item.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/reg/uvm_reg_model.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/reg/uvm_reg_adapter.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/reg/uvm_reg_model.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/reg/uvm_reg_predictor.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/reg/uvm_reg_model.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/reg/uvm_reg_sequence.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/reg/uvm_reg_model.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/reg/uvm_reg_cbs.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/reg/uvm_reg_model.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/reg/uvm_reg_backdoor.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/reg/uvm_reg_model.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/reg/uvm_reg_field.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/reg/uvm_reg_model.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/reg/uvm_vreg_field.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/reg/uvm_reg_model.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/reg/uvm_reg.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/reg/uvm_reg_model.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/reg/uvm_reg_indirect.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/reg/uvm_reg_model.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/reg/uvm_reg_fifo.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/reg/uvm_reg_model.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/reg/uvm_reg_file.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/reg/uvm_reg_model.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/reg/uvm_mem_mam.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/reg/uvm_reg_model.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/reg/uvm_vreg.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/reg/uvm_reg_model.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/reg/uvm_mem.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/reg/uvm_reg_model.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/reg/uvm_reg_map.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/reg/uvm_reg_model.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/reg/uvm_reg_block.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/reg/uvm_reg_model.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/reg/sequences/uvm_reg_hw_reset_seq.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/reg/uvm_reg_model.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/reg/sequences/uvm_reg_bit_bash_seq.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/reg/uvm_reg_model.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/reg/sequences/uvm_mem_walk_seq.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/reg/uvm_reg_model.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/reg/sequences/uvm_mem_access_seq.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/reg/uvm_reg_model.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/reg/sequences/uvm_reg_access_seq.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/reg/uvm_reg_model.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/reg/sequences/uvm_reg_mem_shared_access_seq.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/reg/uvm_reg_model.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/reg/sequences/uvm_reg_mem_built_in_seq.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/reg/uvm_reg_model.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/reg/sequences/uvm_reg_mem_hdl_paths_seq.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/reg/uvm_reg_model.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/reg/snps_uvm_reg_bank.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/reg/uvm_reg_model.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/uvm_pkg.sv'.
Parsing design file '/global/apps/vcs_2019.06/etc/uvm-ieee/vcs/uvm_custom_install_vcs_recorder.sv'
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/vcs/msglog.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/vcs/uvm_custom_install_vcs_recorder.sv'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/vcs/uvm_msglog_report_server.sv'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/vcs/uvm_custom_install_vcs_recorder.sv'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/vcs/uvm_vcs_recorder.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/vcs/uvm_vcs_tr_database.svh'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/vcs/uvm_vcs_tr_stream.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/vcs/uvm_vcs_tr_database.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/vcs/uvm_vcs_recorder.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/vcs/uvm_custom_install_vcs_recorder.sv'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/vcs/uvm_vcs_record_interface.sv'.
Parsing included file '/global/apps/vcs_2019.06/etc/uvm-ieee/macros/uvm_global_defines.svh'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/vcs/uvm_vcs_record_interface.sv'.
Back to file '/global/apps/vcs_2019.06/etc/uvm-ieee/vcs/uvm_custom_install_vcs_recorder.sv'.
Parsing design file '/slowfs/vgcs13/srivats/new_book_examples/IEEE_version/Practical_Applications/soc/rtl/wb_conmax/wb_conmax_top.v'
Parsing included file '../../../../rtl/wb_conmax/wb_conmax_defines.v'.
Back to file '/slowfs/vgcs13/srivats/new_book_examples/IEEE_version/Practical_Applications/soc/rtl/wb_conmax/wb_conmax_top.v'.
Parsing design file '/slowfs/vgcs13/srivats/new_book_examples/IEEE_version/Practical_Applications/soc/rtl/wb_conmax/wb_conmax_defines.v'
Parsing design file '/slowfs/vgcs13/srivats/new_book_examples/IEEE_version/Practical_Applications/soc/rtl/wb_conmax/wb_conmax_arb.v'
Parsing included file '../../../../rtl/wb_conmax/wb_conmax_defines.v'.
Back to file '/slowfs/vgcs13/srivats/new_book_examples/IEEE_version/Practical_Applications/soc/rtl/wb_conmax/wb_conmax_arb.v'.
Parsing design file '/slowfs/vgcs13/srivats/new_book_examples/IEEE_version/Practical_Applications/soc/rtl/wb_conmax/wb_conmax_defines.v'
Parsing design file '/slowfs/vgcs13/srivats/new_book_examples/IEEE_version/Practical_Applications/soc/rtl/wb_conmax/wb_conmax_master_if.v'
Parsing included file '../../../../rtl/wb_conmax/wb_conmax_defines.v'.
Back to file '/slowfs/vgcs13/srivats/new_book_examples/IEEE_version/Practical_Applications/soc/rtl/wb_conmax/wb_conmax_master_if.v'.
Parsing design file '/slowfs/vgcs13/srivats/new_book_examples/IEEE_version/Practical_Applications/soc/rtl/wb_conmax/wb_conmax_msel.v'
Parsing included file '../../../../rtl/wb_conmax/wb_conmax_defines.v'.
Back to file '/slowfs/vgcs13/srivats/new_book_examples/IEEE_version/Practical_Applications/soc/rtl/wb_conmax/wb_conmax_msel.v'.
Parsing design file '/slowfs/vgcs13/srivats/new_book_examples/IEEE_version/Practical_Applications/soc/rtl/wb_conmax/wb_conmax_pri_dec.v'
Parsing included file '../../../../rtl/wb_conmax/wb_conmax_defines.v'.
Back to file '/slowfs/vgcs13/srivats/new_book_examples/IEEE_version/Practical_Applications/soc/rtl/wb_conmax/wb_conmax_pri_dec.v'.
Parsing design file '/slowfs/vgcs13/srivats/new_book_examples/IEEE_version/Practical_Applications/soc/rtl/wb_conmax/wb_conmax_pri_enc.v'
Parsing included file '../../../../rtl/wb_conmax/wb_conmax_defines.v'.
Back to file '/slowfs/vgcs13/srivats/new_book_examples/IEEE_version/Practical_Applications/soc/rtl/wb_conmax/wb_conmax_pri_enc.v'.
Parsing design file '/slowfs/vgcs13/srivats/new_book_examples/IEEE_version/Practical_Applications/soc/rtl/wb_conmax/wb_conmax_rf.v'
Parsing included file '../../../../rtl/wb_conmax/wb_conmax_defines.v'.
Back to file '/slowfs/vgcs13/srivats/new_book_examples/IEEE_version/Practical_Applications/soc/rtl/wb_conmax/wb_conmax_rf.v'.
Parsing design file '/slowfs/vgcs13/srivats/new_book_examples/IEEE_version/Practical_Applications/soc/rtl/wb_conmax/wb_conmax_slave_if.v'
Parsing included file '../../../../rtl/wb_conmax/wb_conmax_defines.v'.
Back to file '/slowfs/vgcs13/srivats/new_book_examples/IEEE_version/Practical_Applications/soc/rtl/wb_conmax/wb_conmax_slave_if.v'.
Parsing design file '../tests/wb_conmax_env_tb_mod.sv'
Parsing included file '../include/mstr_slv_intfs.incl'.
Parsing included file '../../common/wb_master_if.sv'.
Back to file '../include/mstr_slv_intfs.incl'.
Parsing included file '../../common/wb_slave_if.sv'.
Back to file '../include/mstr_slv_intfs.incl'.
Parsing included file '../../common/reset_if.sv'.
Back to file '../include/mstr_slv_intfs.incl'.
Back to file '../tests/wb_conmax_env_tb_mod.sv'.
Parsing included file '../tests/wb_tests.pkg'.
Parsing included file '../include/wb_conmax_env_inc.sv'.
Parsing included file '../../common/reset_trans.sv'.
Back to file '../include/wb_conmax_env_inc.sv'.
Parsing included file '../../common/reset_driver.sv'.
Back to file '../include/wb_conmax_env_inc.sv'.
Parsing included file '../../common/reset_monitor.sv'.
Back to file '../include/wb_conmax_env_inc.sv'.
Parsing included file '../../common/reset_sequencer.sv'.
Back to file '../include/wb_conmax_env_inc.sv'.
Parsing included file '../../common/reset_agent.sv'.
Back to file '../include/wb_conmax_env_inc.sv'.
Parsing included file '../../common/reset_sequence.sv'.
Back to file '../include/wb_conmax_env_inc.sv'.
Parsing included file '../../common/wb_master_mon.sv'.
Back to file '../include/wb_conmax_env_inc.sv'.
Parsing included file '../../common/wb_master_seqr.sv'.
Back to file '../include/wb_conmax_env_inc.sv'.
Parsing included file '../../common/wb_transaction.sv'.
Back to file '../include/wb_conmax_env_inc.sv'.
Parsing included file '../../common/wb_master.sv'.
Parsing included file '../../common/wb_master_if.sv'.
Back to file '../../common/wb_master.sv'.
Back to file '../include/wb_conmax_env_inc.sv'.
Parsing included file '../../common/wb_master_agent.sv'.
Back to file '../include/wb_conmax_env_inc.sv'.
Parsing included file '../../common/wb_transaction.sv'.
Back to file '../include/wb_conmax_env_inc.sv'.
Parsing included file '../../common/wb_slave_mon.sv'.
Back to file '../include/wb_conmax_env_inc.sv'.
Parsing included file '../../common/wb_slave.sv'.
Back to file '../include/wb_conmax_env_inc.sv'.
Parsing included file '../../common/wb_slave_seqr.sv'.
Back to file '../include/wb_conmax_env_inc.sv'.
Parsing included file '../../common/wb_slave_agent.sv'.
Back to file '../include/wb_conmax_env_inc.sv'.
Parsing included file '../src/wb_config.sv'.
Back to file '../include/wb_conmax_env_inc.sv'.
Parsing included file '../src/wb_master_agent_sequence_library.sv'.

Warning-[TMBIN] Too many bits in Based Number
../src/wb_master_agent_sequence_library.sv, 93
  The specified width is '32' bits, actually got '40' bits.
  The offending number is : '0123456678'.


Warning-[TMBIN] Too many bits in Based Number
../src/wb_master_agent_sequence_library.sv, 93
  The specified width is '32' bits, actually got '40' bits.
  The offending number is : '0123456678'.


Warning-[TMBIN] Too many bits in Based Number
../src/wb_master_agent_sequence_library.sv, 115
  The specified width is '32' bits, actually got '40' bits.
  The offending number is : '0123456678'.


Warning-[TMBIN] Too many bits in Based Number
../src/wb_master_agent_sequence_library.sv, 115
  The specified width is '32' bits, actually got '40' bits.
  The offending number is : '0123456678'.

Back to file '../include/wb_conmax_env_inc.sv'.
Parsing included file '../src/wb_conmax_virtual_sequencer.sv'.
Back to file '../include/wb_conmax_env_inc.sv'.
Parsing included file '../src/wb_conmax_virtual_sequence.sv'.
Back to file '../include/wb_conmax_env_inc.sv'.
Parsing included file '../src/wb_master_txn.sv'.
Back to file '../include/wb_conmax_env_inc.sv'.
Parsing included file '../env/wb_conmax_env_ral_block.sv'.

Note-[SV-LCM-PPWI] Package previously wildcard imported
../env/wb_conmax_env_ral_block.sv, 18
wb_tests
  Package 'uvm_pkg' already wildcard imported. 
  Ignoring uvm_pkg::*
  See the SystemVerilog LRM(1800-2005), section 19.2.1.


Warning-[TMBIN] Too many bits in Based Number
../env/wb_conmax_env_ral_block.sv, 132
  The specified width is '2' bits, actually got '8' bits.
  The offending number is : '00'.


Warning-[TMBIN] Too many bits in Based Number
../env/wb_conmax_env_ral_block.sv, 134
  The specified width is '2' bits, actually got '8' bits.
  The offending number is : '00'.


Warning-[TMBIN] Too many bits in Based Number
../env/wb_conmax_env_ral_block.sv, 136
  The specified width is '2' bits, actually got '8' bits.
  The offending number is : '00'.


Warning-[TMBIN] Too many bits in Based Number
../env/wb_conmax_env_ral_block.sv, 138
  The specified width is '2' bits, actually got '8' bits.
  The offending number is : '00'.


Warning-[TMBIN] Too many bits in Based Number
../env/wb_conmax_env_ral_block.sv, 140
  The specified width is '2' bits, actually got '8' bits.
  The offending number is : '00'.


Warning-[TMBIN] Too many bits in Based Number
../env/wb_conmax_env_ral_block.sv, 142
  The specified width is '2' bits, actually got '8' bits.
  The offending number is : '00'.


Warning-[TMBIN] Too many bits in Based Number
../env/wb_conmax_env_ral_block.sv, 144
  The specified width is '2' bits, actually got '8' bits.
  The offending number is : '00'.


Warning-[TMBIN] Too many bits in Based Number
../env/wb_conmax_env_ral_block.sv, 146
  The specified width is '2' bits, actually got '8' bits.
  The offending number is : '00'.

Back to file '../include/wb_conmax_env_inc.sv'.
Parsing included file '../src/wb_conmax_ral_adapter.sv'.
Back to file '../include/wb_conmax_env_inc.sv'.
Parsing included file '../src/wb_conmax_comparator.sv'.
Back to file '../include/wb_conmax_env_inc.sv'.
Parsing included file '../src/wb_conmax_env_cfg.sv'.
Back to file '../include/wb_conmax_env_inc.sv'.
Parsing included file '../src/wb_conmax_scoreboard.sv'.
Parsing included file '../env/wb_conmax_env_defines.svh'.
Back to file '../src/wb_conmax_scoreboard.sv'.
Back to file '../include/wb_conmax_env_inc.sv'.
Parsing included file '../src/wb_conmax_virtual_sequencer.sv'.
Back to file '../include/wb_conmax_env_inc.sv'.
Parsing included file '../src/wb_conmax_virtual_sequence.sv'.
Back to file '../include/wb_conmax_env_inc.sv'.
Parsing included file '../src/wb_conmax_env_cov.sv'.
Back to file '../include/wb_conmax_env_inc.sv'.
Parsing included file '../src/wb_master_agent_n.sv'.
Back to file '../include/wb_conmax_env_inc.sv'.
Parsing included file '../src/mon_2cov.sv'.
Back to file '../include/wb_conmax_env_inc.sv'.
Parsing included file '../env/wb_conmax_env.sv'.
Back to file '../include/wb_conmax_env_inc.sv'.
Back to file '../tests/wb_tests.pkg'.
Parsing included file '../tests/wb_conmax_base_test.sv'.
Back to file '../tests/wb_tests.pkg'.
Parsing included file '../tests/wb_conmax_alter_verbosity.sv'.
Back to file '../tests/wb_tests.pkg'.
Parsing included file '../tests/wb_conmax_env_tb_mod.sv'.
Back to file '../tests/wb_tests.pkg'.
Parsing included file '../tests/wb_conmax_factory_instance_override.sv'.
Back to file '../tests/wb_tests.pkg'.
Parsing included file '../tests/wb_conmax_factory_type_override.sv'.
Back to file '../tests/wb_tests.pkg'.
Parsing included file '../tests/wb_conmax_flat_sequence.sv'.
Back to file '../tests/wb_tests.pkg'.
Parsing included file '../tests/wb_conmax_instance_callback_test.sv'.
Back to file '../tests/wb_tests.pkg'.
Parsing included file '../tests/wb_conmax_parallel_sequence.sv'.
Back to file '../tests/wb_tests.pkg'.
Parsing included file '../tests/wb_conmax_typewide_callback_test.sv'.
Back to file '../tests/wb_tests.pkg'.
Parsing included file '../tests/wb_conmax_commandline_test_1.sv'.
Back to file '../tests/wb_tests.pkg'.
Parsing included file '../tests/wb_conmax_simple_cmdline_proc.sv'.
Back to file '../tests/wb_tests.pkg'.
Parsing included file '../tests/wb_conmax_factory_instance_override_cmdline.sv'.
Back to file '../tests/wb_tests.pkg'.
Parsing included file '../tests/wb_conmax_report_file.sv'.
Back to file '../tests/wb_tests.pkg'.
Parsing included file '../tests/wb_conmax_alter_message.sv'.
Back to file '../tests/wb_tests.pkg'.
Parsing included file '../tests/wb_conmax_alter_verbosity_all_components.sv'.
Back to file '../tests/wb_tests.pkg'.
Parsing included file '../tests/wb_conmax_alter_verbosity_specific_component.sv'.
Back to file '../tests/wb_tests.pkg'.
Back to file '../tests/wb_conmax_env_tb_mod.sv'.
Parsing included file '../include/wb_conmax_env_inc.sv'.
Back to file '../tests/wb_conmax_env_tb_mod.sv'.
Parsing design file '../hdl/wb_conmax_tb_top.sv'
Parsing included file '../env/wb_conmax_env_defines.svh'.
Back to file '../hdl/wb_conmax_tb_top.sv'.
Parsing design file '../hdl/wb_conmax_wrap.sv'
Top Level Modules:
       uvm_custom_install_recording
       wb_conmax_tb_top
TimeScale is 1 ns / 1 ps

Warning-[PCWM-W] Port connection width mismatch
../hdl/wb_conmax_wrap.sv, 47
"wb_conmax_top #(32, 32, 4'hf, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2) dut( .clk_i (clk),  .rst_i (rst),  .m0_data_i (mast_if0.DAT_O),  .m0_data_o (mast_if0.DAT_I),  .m0_addr_i (mast_if0.ADR_O),  .m0_sel_i (mast_if0.SEL_O),  .m0_we_i (mast_if0.WE_O),  .m0_cyc_i (mast_if0.CYC_O),  .m0_stb_i (mast_if0.STB_O),  .m0_ack_o (mast_if0.ACK_I),  .m0_err_o (mast_if0.ERR_I),  .m0_rty_o (mast_if0.RTY_I),  .m1_data_i (mast_if1.DAT_O),  .m1_data_o (mast_if1.DAT_I),  .m1_addr_i (mast_if1.ADR_O),  .m1_sel_i (mast_if1.SEL_O),  .m1_we_i (mast_if1.WE_O),  .m1_cyc_i (mast_if1.CYC_O),  .m1_stb_i (mast_if1.STB_O),  .m1_ack_o (mast_if1.ACK_I),  .m1_err_o (mast_if1.ERR_I),  .m1_rty_o (mast_if1.RTY_I),  .m2_data_i (mast_if2 ... "
  The following 64-bit expression is connected to 32-bit port "m0_data_i" of 
  module "wb_conmax_top", instance "dut".
  Expression: mast_if0.DAT_O
  Instantiated module defined at: 
  "/slowfs/vgcs13/srivats/new_book_examples/IEEE_version/Practical_Applications/soc/rtl/wb_conmax/wb_conmax_top.v",
  61
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../hdl/wb_conmax_wrap.sv, 47
"wb_conmax_top #(32, 32, 4'hf, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2) dut( .clk_i (clk),  .rst_i (rst),  .m0_data_i (mast_if0.DAT_O),  .m0_data_o (mast_if0.DAT_I),  .m0_addr_i (mast_if0.ADR_O),  .m0_sel_i (mast_if0.SEL_O),  .m0_we_i (mast_if0.WE_O),  .m0_cyc_i (mast_if0.CYC_O),  .m0_stb_i (mast_if0.STB_O),  .m0_ack_o (mast_if0.ACK_I),  .m0_err_o (mast_if0.ERR_I),  .m0_rty_o (mast_if0.RTY_I),  .m1_data_i (mast_if1.DAT_O),  .m1_data_o (mast_if1.DAT_I),  .m1_addr_i (mast_if1.ADR_O),  .m1_sel_i (mast_if1.SEL_O),  .m1_we_i (mast_if1.WE_O),  .m1_cyc_i (mast_if1.CYC_O),  .m1_stb_i (mast_if1.STB_O),  .m1_ack_o (mast_if1.ACK_I),  .m1_err_o (mast_if1.ERR_I),  .m1_rty_o (mast_if1.RTY_I),  .m2_data_i (mast_if2 ... "
  The following 64-bit expression is connected to 32-bit port "m0_data_o" of 
  module "wb_conmax_top", instance "dut".
  Expression: mast_if0.DAT_I
  Instantiated module defined at: 
  "/slowfs/vgcs13/srivats/new_book_examples/IEEE_version/Practical_Applications/soc/rtl/wb_conmax/wb_conmax_top.v",
  61
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../hdl/wb_conmax_wrap.sv, 47
"wb_conmax_top #(32, 32, 4'hf, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2) dut( .clk_i (clk),  .rst_i (rst),  .m0_data_i (mast_if0.DAT_O),  .m0_data_o (mast_if0.DAT_I),  .m0_addr_i (mast_if0.ADR_O),  .m0_sel_i (mast_if0.SEL_O),  .m0_we_i (mast_if0.WE_O),  .m0_cyc_i (mast_if0.CYC_O),  .m0_stb_i (mast_if0.STB_O),  .m0_ack_o (mast_if0.ACK_I),  .m0_err_o (mast_if0.ERR_I),  .m0_rty_o (mast_if0.RTY_I),  .m1_data_i (mast_if1.DAT_O),  .m1_data_o (mast_if1.DAT_I),  .m1_addr_i (mast_if1.ADR_O),  .m1_sel_i (mast_if1.SEL_O),  .m1_we_i (mast_if1.WE_O),  .m1_cyc_i (mast_if1.CYC_O),  .m1_stb_i (mast_if1.STB_O),  .m1_ack_o (mast_if1.ACK_I),  .m1_err_o (mast_if1.ERR_I),  .m1_rty_o (mast_if1.RTY_I),  .m2_data_i (mast_if2 ... "
  The following 64-bit expression is connected to 32-bit port "m0_addr_i" of 
  module "wb_conmax_top", instance "dut".
  Expression: mast_if0.ADR_O
  Instantiated module defined at: 
  "/slowfs/vgcs13/srivats/new_book_examples/IEEE_version/Practical_Applications/soc/rtl/wb_conmax/wb_conmax_top.v",
  61
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../hdl/wb_conmax_wrap.sv, 47
"wb_conmax_top #(32, 32, 4'hf, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2) dut( .clk_i (clk),  .rst_i (rst),  .m0_data_i (mast_if0.DAT_O),  .m0_data_o (mast_if0.DAT_I),  .m0_addr_i (mast_if0.ADR_O),  .m0_sel_i (mast_if0.SEL_O),  .m0_we_i (mast_if0.WE_O),  .m0_cyc_i (mast_if0.CYC_O),  .m0_stb_i (mast_if0.STB_O),  .m0_ack_o (mast_if0.ACK_I),  .m0_err_o (mast_if0.ERR_I),  .m0_rty_o (mast_if0.RTY_I),  .m1_data_i (mast_if1.DAT_O),  .m1_data_o (mast_if1.DAT_I),  .m1_addr_i (mast_if1.ADR_O),  .m1_sel_i (mast_if1.SEL_O),  .m1_we_i (mast_if1.WE_O),  .m1_cyc_i (mast_if1.CYC_O),  .m1_stb_i (mast_if1.STB_O),  .m1_ack_o (mast_if1.ACK_I),  .m1_err_o (mast_if1.ERR_I),  .m1_rty_o (mast_if1.RTY_I),  .m2_data_i (mast_if2 ... "
  The following 8-bit expression is connected to 4-bit port "m0_sel_i" of 
  module "wb_conmax_top", instance "dut".
  Expression: mast_if0.SEL_O
  Instantiated module defined at: 
  "/slowfs/vgcs13/srivats/new_book_examples/IEEE_version/Practical_Applications/soc/rtl/wb_conmax/wb_conmax_top.v",
  61
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../hdl/wb_conmax_wrap.sv, 47
"wb_conmax_top #(32, 32, 4'hf, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2) dut( .clk_i (clk),  .rst_i (rst),  .m0_data_i (mast_if0.DAT_O),  .m0_data_o (mast_if0.DAT_I),  .m0_addr_i (mast_if0.ADR_O),  .m0_sel_i (mast_if0.SEL_O),  .m0_we_i (mast_if0.WE_O),  .m0_cyc_i (mast_if0.CYC_O),  .m0_stb_i (mast_if0.STB_O),  .m0_ack_o (mast_if0.ACK_I),  .m0_err_o (mast_if0.ERR_I),  .m0_rty_o (mast_if0.RTY_I),  .m1_data_i (mast_if1.DAT_O),  .m1_data_o (mast_if1.DAT_I),  .m1_addr_i (mast_if1.ADR_O),  .m1_sel_i (mast_if1.SEL_O),  .m1_we_i (mast_if1.WE_O),  .m1_cyc_i (mast_if1.CYC_O),  .m1_stb_i (mast_if1.STB_O),  .m1_ack_o (mast_if1.ACK_I),  .m1_err_o (mast_if1.ERR_I),  .m1_rty_o (mast_if1.RTY_I),  .m2_data_i (mast_if2 ... "
  The following 64-bit expression is connected to 32-bit port "m1_data_i" of 
  module "wb_conmax_top", instance "dut".
  Expression: mast_if1.DAT_O
  Instantiated module defined at: 
  "/slowfs/vgcs13/srivats/new_book_examples/IEEE_version/Practical_Applications/soc/rtl/wb_conmax/wb_conmax_top.v",
  61
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../hdl/wb_conmax_wrap.sv, 47
"wb_conmax_top #(32, 32, 4'hf, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2) dut( .clk_i (clk),  .rst_i (rst),  .m0_data_i (mast_if0.DAT_O),  .m0_data_o (mast_if0.DAT_I),  .m0_addr_i (mast_if0.ADR_O),  .m0_sel_i (mast_if0.SEL_O),  .m0_we_i (mast_if0.WE_O),  .m0_cyc_i (mast_if0.CYC_O),  .m0_stb_i (mast_if0.STB_O),  .m0_ack_o (mast_if0.ACK_I),  .m0_err_o (mast_if0.ERR_I),  .m0_rty_o (mast_if0.RTY_I),  .m1_data_i (mast_if1.DAT_O),  .m1_data_o (mast_if1.DAT_I),  .m1_addr_i (mast_if1.ADR_O),  .m1_sel_i (mast_if1.SEL_O),  .m1_we_i (mast_if1.WE_O),  .m1_cyc_i (mast_if1.CYC_O),  .m1_stb_i (mast_if1.STB_O),  .m1_ack_o (mast_if1.ACK_I),  .m1_err_o (mast_if1.ERR_I),  .m1_rty_o (mast_if1.RTY_I),  .m2_data_i (mast_if2 ... "
  The following 64-bit expression is connected to 32-bit port "m1_data_o" of 
  module "wb_conmax_top", instance "dut".
  Expression: mast_if1.DAT_I
  Instantiated module defined at: 
  "/slowfs/vgcs13/srivats/new_book_examples/IEEE_version/Practical_Applications/soc/rtl/wb_conmax/wb_conmax_top.v",
  61
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../hdl/wb_conmax_wrap.sv, 47
"wb_conmax_top #(32, 32, 4'hf, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2) dut( .clk_i (clk),  .rst_i (rst),  .m0_data_i (mast_if0.DAT_O),  .m0_data_o (mast_if0.DAT_I),  .m0_addr_i (mast_if0.ADR_O),  .m0_sel_i (mast_if0.SEL_O),  .m0_we_i (mast_if0.WE_O),  .m0_cyc_i (mast_if0.CYC_O),  .m0_stb_i (mast_if0.STB_O),  .m0_ack_o (mast_if0.ACK_I),  .m0_err_o (mast_if0.ERR_I),  .m0_rty_o (mast_if0.RTY_I),  .m1_data_i (mast_if1.DAT_O),  .m1_data_o (mast_if1.DAT_I),  .m1_addr_i (mast_if1.ADR_O),  .m1_sel_i (mast_if1.SEL_O),  .m1_we_i (mast_if1.WE_O),  .m1_cyc_i (mast_if1.CYC_O),  .m1_stb_i (mast_if1.STB_O),  .m1_ack_o (mast_if1.ACK_I),  .m1_err_o (mast_if1.ERR_I),  .m1_rty_o (mast_if1.RTY_I),  .m2_data_i (mast_if2 ... "
  The following 64-bit expression is connected to 32-bit port "m1_addr_i" of 
  module "wb_conmax_top", instance "dut".
  Expression: mast_if1.ADR_O
  Instantiated module defined at: 
  "/slowfs/vgcs13/srivats/new_book_examples/IEEE_version/Practical_Applications/soc/rtl/wb_conmax/wb_conmax_top.v",
  61
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../hdl/wb_conmax_wrap.sv, 47
"wb_conmax_top #(32, 32, 4'hf, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2) dut( .clk_i (clk),  .rst_i (rst),  .m0_data_i (mast_if0.DAT_O),  .m0_data_o (mast_if0.DAT_I),  .m0_addr_i (mast_if0.ADR_O),  .m0_sel_i (mast_if0.SEL_O),  .m0_we_i (mast_if0.WE_O),  .m0_cyc_i (mast_if0.CYC_O),  .m0_stb_i (mast_if0.STB_O),  .m0_ack_o (mast_if0.ACK_I),  .m0_err_o (mast_if0.ERR_I),  .m0_rty_o (mast_if0.RTY_I),  .m1_data_i (mast_if1.DAT_O),  .m1_data_o (mast_if1.DAT_I),  .m1_addr_i (mast_if1.ADR_O),  .m1_sel_i (mast_if1.SEL_O),  .m1_we_i (mast_if1.WE_O),  .m1_cyc_i (mast_if1.CYC_O),  .m1_stb_i (mast_if1.STB_O),  .m1_ack_o (mast_if1.ACK_I),  .m1_err_o (mast_if1.ERR_I),  .m1_rty_o (mast_if1.RTY_I),  .m2_data_i (mast_if2 ... "
  The following 8-bit expression is connected to 4-bit port "m1_sel_i" of 
  module "wb_conmax_top", instance "dut".
  Expression: mast_if1.SEL_O
  Instantiated module defined at: 
  "/slowfs/vgcs13/srivats/new_book_examples/IEEE_version/Practical_Applications/soc/rtl/wb_conmax/wb_conmax_top.v",
  61
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../hdl/wb_conmax_wrap.sv, 47
"wb_conmax_top #(32, 32, 4'hf, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2) dut( .clk_i (clk),  .rst_i (rst),  .m0_data_i (mast_if0.DAT_O),  .m0_data_o (mast_if0.DAT_I),  .m0_addr_i (mast_if0.ADR_O),  .m0_sel_i (mast_if0.SEL_O),  .m0_we_i (mast_if0.WE_O),  .m0_cyc_i (mast_if0.CYC_O),  .m0_stb_i (mast_if0.STB_O),  .m0_ack_o (mast_if0.ACK_I),  .m0_err_o (mast_if0.ERR_I),  .m0_rty_o (mast_if0.RTY_I),  .m1_data_i (mast_if1.DAT_O),  .m1_data_o (mast_if1.DAT_I),  .m1_addr_i (mast_if1.ADR_O),  .m1_sel_i (mast_if1.SEL_O),  .m1_we_i (mast_if1.WE_O),  .m1_cyc_i (mast_if1.CYC_O),  .m1_stb_i (mast_if1.STB_O),  .m1_ack_o (mast_if1.ACK_I),  .m1_err_o (mast_if1.ERR_I),  .m1_rty_o (mast_if1.RTY_I),  .m2_data_i (mast_if2 ... "
  The following 64-bit expression is connected to 32-bit port "m2_data_i" of 
  module "wb_conmax_top", instance "dut".
  Expression: mast_if2.DAT_O
  Instantiated module defined at: 
  "/slowfs/vgcs13/srivats/new_book_examples/IEEE_version/Practical_Applications/soc/rtl/wb_conmax/wb_conmax_top.v",
  61
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../hdl/wb_conmax_wrap.sv, 47
"wb_conmax_top #(32, 32, 4'hf, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2) dut( .clk_i (clk),  .rst_i (rst),  .m0_data_i (mast_if0.DAT_O),  .m0_data_o (mast_if0.DAT_I),  .m0_addr_i (mast_if0.ADR_O),  .m0_sel_i (mast_if0.SEL_O),  .m0_we_i (mast_if0.WE_O),  .m0_cyc_i (mast_if0.CYC_O),  .m0_stb_i (mast_if0.STB_O),  .m0_ack_o (mast_if0.ACK_I),  .m0_err_o (mast_if0.ERR_I),  .m0_rty_o (mast_if0.RTY_I),  .m1_data_i (mast_if1.DAT_O),  .m1_data_o (mast_if1.DAT_I),  .m1_addr_i (mast_if1.ADR_O),  .m1_sel_i (mast_if1.SEL_O),  .m1_we_i (mast_if1.WE_O),  .m1_cyc_i (mast_if1.CYC_O),  .m1_stb_i (mast_if1.STB_O),  .m1_ack_o (mast_if1.ACK_I),  .m1_err_o (mast_if1.ERR_I),  .m1_rty_o (mast_if1.RTY_I),  .m2_data_i (mast_if2 ... "
  The following 64-bit expression is connected to 32-bit port "m2_data_o" of 
  module "wb_conmax_top", instance "dut".
  Expression: mast_if2.DAT_I
  Instantiated module defined at: 
  "/slowfs/vgcs13/srivats/new_book_examples/IEEE_version/Practical_Applications/soc/rtl/wb_conmax/wb_conmax_top.v",
  61
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../hdl/wb_conmax_wrap.sv, 47
"wb_conmax_top #(32, 32, 4'hf, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2) dut( .clk_i (clk),  .rst_i (rst),  .m0_data_i (mast_if0.DAT_O),  .m0_data_o (mast_if0.DAT_I),  .m0_addr_i (mast_if0.ADR_O),  .m0_sel_i (mast_if0.SEL_O),  .m0_we_i (mast_if0.WE_O),  .m0_cyc_i (mast_if0.CYC_O),  .m0_stb_i (mast_if0.STB_O),  .m0_ack_o (mast_if0.ACK_I),  .m0_err_o (mast_if0.ERR_I),  .m0_rty_o (mast_if0.RTY_I),  .m1_data_i (mast_if1.DAT_O),  .m1_data_o (mast_if1.DAT_I),  .m1_addr_i (mast_if1.ADR_O),  .m1_sel_i (mast_if1.SEL_O),  .m1_we_i (mast_if1.WE_O),  .m1_cyc_i (mast_if1.CYC_O),  .m1_stb_i (mast_if1.STB_O),  .m1_ack_o (mast_if1.ACK_I),  .m1_err_o (mast_if1.ERR_I),  .m1_rty_o (mast_if1.RTY_I),  .m2_data_i (mast_if2 ... "
  The following 64-bit expression is connected to 32-bit port "m2_addr_i" of 
  module "wb_conmax_top", instance "dut".
  Expression: mast_if2.ADR_O
  Instantiated module defined at: 
  "/slowfs/vgcs13/srivats/new_book_examples/IEEE_version/Practical_Applications/soc/rtl/wb_conmax/wb_conmax_top.v",
  61
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../hdl/wb_conmax_wrap.sv, 47
"wb_conmax_top #(32, 32, 4'hf, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2) dut( .clk_i (clk),  .rst_i (rst),  .m0_data_i (mast_if0.DAT_O),  .m0_data_o (mast_if0.DAT_I),  .m0_addr_i (mast_if0.ADR_O),  .m0_sel_i (mast_if0.SEL_O),  .m0_we_i (mast_if0.WE_O),  .m0_cyc_i (mast_if0.CYC_O),  .m0_stb_i (mast_if0.STB_O),  .m0_ack_o (mast_if0.ACK_I),  .m0_err_o (mast_if0.ERR_I),  .m0_rty_o (mast_if0.RTY_I),  .m1_data_i (mast_if1.DAT_O),  .m1_data_o (mast_if1.DAT_I),  .m1_addr_i (mast_if1.ADR_O),  .m1_sel_i (mast_if1.SEL_O),  .m1_we_i (mast_if1.WE_O),  .m1_cyc_i (mast_if1.CYC_O),  .m1_stb_i (mast_if1.STB_O),  .m1_ack_o (mast_if1.ACK_I),  .m1_err_o (mast_if1.ERR_I),  .m1_rty_o (mast_if1.RTY_I),  .m2_data_i (mast_if2 ... "
  The following 8-bit expression is connected to 4-bit port "m2_sel_i" of 
  module "wb_conmax_top", instance "dut".
  Expression: mast_if2.SEL_O
  Instantiated module defined at: 
  "/slowfs/vgcs13/srivats/new_book_examples/IEEE_version/Practical_Applications/soc/rtl/wb_conmax/wb_conmax_top.v",
  61
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../hdl/wb_conmax_wrap.sv, 47
"wb_conmax_top #(32, 32, 4'hf, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2) dut( .clk_i (clk),  .rst_i (rst),  .m0_data_i (mast_if0.DAT_O),  .m0_data_o (mast_if0.DAT_I),  .m0_addr_i (mast_if0.ADR_O),  .m0_sel_i (mast_if0.SEL_O),  .m0_we_i (mast_if0.WE_O),  .m0_cyc_i (mast_if0.CYC_O),  .m0_stb_i (mast_if0.STB_O),  .m0_ack_o (mast_if0.ACK_I),  .m0_err_o (mast_if0.ERR_I),  .m0_rty_o (mast_if0.RTY_I),  .m1_data_i (mast_if1.DAT_O),  .m1_data_o (mast_if1.DAT_I),  .m1_addr_i (mast_if1.ADR_O),  .m1_sel_i (mast_if1.SEL_O),  .m1_we_i (mast_if1.WE_O),  .m1_cyc_i (mast_if1.CYC_O),  .m1_stb_i (mast_if1.STB_O),  .m1_ack_o (mast_if1.ACK_I),  .m1_err_o (mast_if1.ERR_I),  .m1_rty_o (mast_if1.RTY_I),  .m2_data_i (mast_if2 ... "
  The following 64-bit expression is connected to 32-bit port "m3_data_i" of 
  module "wb_conmax_top", instance "dut".
  Expression: mast_if3.DAT_O
  Instantiated module defined at: 
  "/slowfs/vgcs13/srivats/new_book_examples/IEEE_version/Practical_Applications/soc/rtl/wb_conmax/wb_conmax_top.v",
  61
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../hdl/wb_conmax_wrap.sv, 47
"wb_conmax_top #(32, 32, 4'hf, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2) dut( .clk_i (clk),  .rst_i (rst),  .m0_data_i (mast_if0.DAT_O),  .m0_data_o (mast_if0.DAT_I),  .m0_addr_i (mast_if0.ADR_O),  .m0_sel_i (mast_if0.SEL_O),  .m0_we_i (mast_if0.WE_O),  .m0_cyc_i (mast_if0.CYC_O),  .m0_stb_i (mast_if0.STB_O),  .m0_ack_o (mast_if0.ACK_I),  .m0_err_o (mast_if0.ERR_I),  .m0_rty_o (mast_if0.RTY_I),  .m1_data_i (mast_if1.DAT_O),  .m1_data_o (mast_if1.DAT_I),  .m1_addr_i (mast_if1.ADR_O),  .m1_sel_i (mast_if1.SEL_O),  .m1_we_i (mast_if1.WE_O),  .m1_cyc_i (mast_if1.CYC_O),  .m1_stb_i (mast_if1.STB_O),  .m1_ack_o (mast_if1.ACK_I),  .m1_err_o (mast_if1.ERR_I),  .m1_rty_o (mast_if1.RTY_I),  .m2_data_i (mast_if2 ... "
  The following 64-bit expression is connected to 32-bit port "m3_data_o" of 
  module "wb_conmax_top", instance "dut".
  Expression: mast_if3.DAT_I
  Instantiated module defined at: 
  "/slowfs/vgcs13/srivats/new_book_examples/IEEE_version/Practical_Applications/soc/rtl/wb_conmax/wb_conmax_top.v",
  61
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../hdl/wb_conmax_wrap.sv, 47
"wb_conmax_top #(32, 32, 4'hf, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2) dut( .clk_i (clk),  .rst_i (rst),  .m0_data_i (mast_if0.DAT_O),  .m0_data_o (mast_if0.DAT_I),  .m0_addr_i (mast_if0.ADR_O),  .m0_sel_i (mast_if0.SEL_O),  .m0_we_i (mast_if0.WE_O),  .m0_cyc_i (mast_if0.CYC_O),  .m0_stb_i (mast_if0.STB_O),  .m0_ack_o (mast_if0.ACK_I),  .m0_err_o (mast_if0.ERR_I),  .m0_rty_o (mast_if0.RTY_I),  .m1_data_i (mast_if1.DAT_O),  .m1_data_o (mast_if1.DAT_I),  .m1_addr_i (mast_if1.ADR_O),  .m1_sel_i (mast_if1.SEL_O),  .m1_we_i (mast_if1.WE_O),  .m1_cyc_i (mast_if1.CYC_O),  .m1_stb_i (mast_if1.STB_O),  .m1_ack_o (mast_if1.ACK_I),  .m1_err_o (mast_if1.ERR_I),  .m1_rty_o (mast_if1.RTY_I),  .m2_data_i (mast_if2 ... "
  The following 64-bit expression is connected to 32-bit port "m3_addr_i" of 
  module "wb_conmax_top", instance "dut".
  Expression: mast_if3.ADR_O
  Instantiated module defined at: 
  "/slowfs/vgcs13/srivats/new_book_examples/IEEE_version/Practical_Applications/soc/rtl/wb_conmax/wb_conmax_top.v",
  61
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../hdl/wb_conmax_wrap.sv, 47
"wb_conmax_top #(32, 32, 4'hf, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2) dut( .clk_i (clk),  .rst_i (rst),  .m0_data_i (mast_if0.DAT_O),  .m0_data_o (mast_if0.DAT_I),  .m0_addr_i (mast_if0.ADR_O),  .m0_sel_i (mast_if0.SEL_O),  .m0_we_i (mast_if0.WE_O),  .m0_cyc_i (mast_if0.CYC_O),  .m0_stb_i (mast_if0.STB_O),  .m0_ack_o (mast_if0.ACK_I),  .m0_err_o (mast_if0.ERR_I),  .m0_rty_o (mast_if0.RTY_I),  .m1_data_i (mast_if1.DAT_O),  .m1_data_o (mast_if1.DAT_I),  .m1_addr_i (mast_if1.ADR_O),  .m1_sel_i (mast_if1.SEL_O),  .m1_we_i (mast_if1.WE_O),  .m1_cyc_i (mast_if1.CYC_O),  .m1_stb_i (mast_if1.STB_O),  .m1_ack_o (mast_if1.ACK_I),  .m1_err_o (mast_if1.ERR_I),  .m1_rty_o (mast_if1.RTY_I),  .m2_data_i (mast_if2 ... "
  The following 8-bit expression is connected to 4-bit port "m3_sel_i" of 
  module "wb_conmax_top", instance "dut".
  Expression: mast_if3.SEL_O
  Instantiated module defined at: 
  "/slowfs/vgcs13/srivats/new_book_examples/IEEE_version/Practical_Applications/soc/rtl/wb_conmax/wb_conmax_top.v",
  61
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../hdl/wb_conmax_wrap.sv, 47
"wb_conmax_top #(32, 32, 4'hf, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2) dut( .clk_i (clk),  .rst_i (rst),  .m0_data_i (mast_if0.DAT_O),  .m0_data_o (mast_if0.DAT_I),  .m0_addr_i (mast_if0.ADR_O),  .m0_sel_i (mast_if0.SEL_O),  .m0_we_i (mast_if0.WE_O),  .m0_cyc_i (mast_if0.CYC_O),  .m0_stb_i (mast_if0.STB_O),  .m0_ack_o (mast_if0.ACK_I),  .m0_err_o (mast_if0.ERR_I),  .m0_rty_o (mast_if0.RTY_I),  .m1_data_i (mast_if1.DAT_O),  .m1_data_o (mast_if1.DAT_I),  .m1_addr_i (mast_if1.ADR_O),  .m1_sel_i (mast_if1.SEL_O),  .m1_we_i (mast_if1.WE_O),  .m1_cyc_i (mast_if1.CYC_O),  .m1_stb_i (mast_if1.STB_O),  .m1_ack_o (mast_if1.ACK_I),  .m1_err_o (mast_if1.ERR_I),  .m1_rty_o (mast_if1.RTY_I),  .m2_data_i (mast_if2 ... "
  The following 64-bit expression is connected to 32-bit port "m4_data_i" of 
  module "wb_conmax_top", instance "dut".
  Expression: mast_if4.DAT_O
  Instantiated module defined at: 
  "/slowfs/vgcs13/srivats/new_book_examples/IEEE_version/Practical_Applications/soc/rtl/wb_conmax/wb_conmax_top.v",
  61
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../hdl/wb_conmax_wrap.sv, 47
"wb_conmax_top #(32, 32, 4'hf, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2) dut( .clk_i (clk),  .rst_i (rst),  .m0_data_i (mast_if0.DAT_O),  .m0_data_o (mast_if0.DAT_I),  .m0_addr_i (mast_if0.ADR_O),  .m0_sel_i (mast_if0.SEL_O),  .m0_we_i (mast_if0.WE_O),  .m0_cyc_i (mast_if0.CYC_O),  .m0_stb_i (mast_if0.STB_O),  .m0_ack_o (mast_if0.ACK_I),  .m0_err_o (mast_if0.ERR_I),  .m0_rty_o (mast_if0.RTY_I),  .m1_data_i (mast_if1.DAT_O),  .m1_data_o (mast_if1.DAT_I),  .m1_addr_i (mast_if1.ADR_O),  .m1_sel_i (mast_if1.SEL_O),  .m1_we_i (mast_if1.WE_O),  .m1_cyc_i (mast_if1.CYC_O),  .m1_stb_i (mast_if1.STB_O),  .m1_ack_o (mast_if1.ACK_I),  .m1_err_o (mast_if1.ERR_I),  .m1_rty_o (mast_if1.RTY_I),  .m2_data_i (mast_if2 ... "
  The following 64-bit expression is connected to 32-bit port "m4_data_o" of 
  module "wb_conmax_top", instance "dut".
  Expression: mast_if4.DAT_I
  Instantiated module defined at: 
  "/slowfs/vgcs13/srivats/new_book_examples/IEEE_version/Practical_Applications/soc/rtl/wb_conmax/wb_conmax_top.v",
  61
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../hdl/wb_conmax_wrap.sv, 47
"wb_conmax_top #(32, 32, 4'hf, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2) dut( .clk_i (clk),  .rst_i (rst),  .m0_data_i (mast_if0.DAT_O),  .m0_data_o (mast_if0.DAT_I),  .m0_addr_i (mast_if0.ADR_O),  .m0_sel_i (mast_if0.SEL_O),  .m0_we_i (mast_if0.WE_O),  .m0_cyc_i (mast_if0.CYC_O),  .m0_stb_i (mast_if0.STB_O),  .m0_ack_o (mast_if0.ACK_I),  .m0_err_o (mast_if0.ERR_I),  .m0_rty_o (mast_if0.RTY_I),  .m1_data_i (mast_if1.DAT_O),  .m1_data_o (mast_if1.DAT_I),  .m1_addr_i (mast_if1.ADR_O),  .m1_sel_i (mast_if1.SEL_O),  .m1_we_i (mast_if1.WE_O),  .m1_cyc_i (mast_if1.CYC_O),  .m1_stb_i (mast_if1.STB_O),  .m1_ack_o (mast_if1.ACK_I),  .m1_err_o (mast_if1.ERR_I),  .m1_rty_o (mast_if1.RTY_I),  .m2_data_i (mast_if2 ... "
  The following 64-bit expression is connected to 32-bit port "m4_addr_i" of 
  module "wb_conmax_top", instance "dut".
  Expression: mast_if4.ADR_O
  Instantiated module defined at: 
  "/slowfs/vgcs13/srivats/new_book_examples/IEEE_version/Practical_Applications/soc/rtl/wb_conmax/wb_conmax_top.v",
  61
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../hdl/wb_conmax_wrap.sv, 47
"wb_conmax_top #(32, 32, 4'hf, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2) dut( .clk_i (clk),  .rst_i (rst),  .m0_data_i (mast_if0.DAT_O),  .m0_data_o (mast_if0.DAT_I),  .m0_addr_i (mast_if0.ADR_O),  .m0_sel_i (mast_if0.SEL_O),  .m0_we_i (mast_if0.WE_O),  .m0_cyc_i (mast_if0.CYC_O),  .m0_stb_i (mast_if0.STB_O),  .m0_ack_o (mast_if0.ACK_I),  .m0_err_o (mast_if0.ERR_I),  .m0_rty_o (mast_if0.RTY_I),  .m1_data_i (mast_if1.DAT_O),  .m1_data_o (mast_if1.DAT_I),  .m1_addr_i (mast_if1.ADR_O),  .m1_sel_i (mast_if1.SEL_O),  .m1_we_i (mast_if1.WE_O),  .m1_cyc_i (mast_if1.CYC_O),  .m1_stb_i (mast_if1.STB_O),  .m1_ack_o (mast_if1.ACK_I),  .m1_err_o (mast_if1.ERR_I),  .m1_rty_o (mast_if1.RTY_I),  .m2_data_i (mast_if2 ... "
  The following 8-bit expression is connected to 4-bit port "m4_sel_i" of 
  module "wb_conmax_top", instance "dut".
  Expression: mast_if4.SEL_O
  Instantiated module defined at: 
  "/slowfs/vgcs13/srivats/new_book_examples/IEEE_version/Practical_Applications/soc/rtl/wb_conmax/wb_conmax_top.v",
  61
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../hdl/wb_conmax_wrap.sv, 47
"wb_conmax_top #(32, 32, 4'hf, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2) dut( .clk_i (clk),  .rst_i (rst),  .m0_data_i (mast_if0.DAT_O),  .m0_data_o (mast_if0.DAT_I),  .m0_addr_i (mast_if0.ADR_O),  .m0_sel_i (mast_if0.SEL_O),  .m0_we_i (mast_if0.WE_O),  .m0_cyc_i (mast_if0.CYC_O),  .m0_stb_i (mast_if0.STB_O),  .m0_ack_o (mast_if0.ACK_I),  .m0_err_o (mast_if0.ERR_I),  .m0_rty_o (mast_if0.RTY_I),  .m1_data_i (mast_if1.DAT_O),  .m1_data_o (mast_if1.DAT_I),  .m1_addr_i (mast_if1.ADR_O),  .m1_sel_i (mast_if1.SEL_O),  .m1_we_i (mast_if1.WE_O),  .m1_cyc_i (mast_if1.CYC_O),  .m1_stb_i (mast_if1.STB_O),  .m1_ack_o (mast_if1.ACK_I),  .m1_err_o (mast_if1.ERR_I),  .m1_rty_o (mast_if1.RTY_I),  .m2_data_i (mast_if2 ... "
  The following 64-bit expression is connected to 32-bit port "m5_data_i" of 
  module "wb_conmax_top", instance "dut".
  Expression: mast_if5.DAT_O
  Instantiated module defined at: 
  "/slowfs/vgcs13/srivats/new_book_examples/IEEE_version/Practical_Applications/soc/rtl/wb_conmax/wb_conmax_top.v",
  61
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../hdl/wb_conmax_wrap.sv, 47
"wb_conmax_top #(32, 32, 4'hf, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2) dut( .clk_i (clk),  .rst_i (rst),  .m0_data_i (mast_if0.DAT_O),  .m0_data_o (mast_if0.DAT_I),  .m0_addr_i (mast_if0.ADR_O),  .m0_sel_i (mast_if0.SEL_O),  .m0_we_i (mast_if0.WE_O),  .m0_cyc_i (mast_if0.CYC_O),  .m0_stb_i (mast_if0.STB_O),  .m0_ack_o (mast_if0.ACK_I),  .m0_err_o (mast_if0.ERR_I),  .m0_rty_o (mast_if0.RTY_I),  .m1_data_i (mast_if1.DAT_O),  .m1_data_o (mast_if1.DAT_I),  .m1_addr_i (mast_if1.ADR_O),  .m1_sel_i (mast_if1.SEL_O),  .m1_we_i (mast_if1.WE_O),  .m1_cyc_i (mast_if1.CYC_O),  .m1_stb_i (mast_if1.STB_O),  .m1_ack_o (mast_if1.ACK_I),  .m1_err_o (mast_if1.ERR_I),  .m1_rty_o (mast_if1.RTY_I),  .m2_data_i (mast_if2 ... "
  The following 64-bit expression is connected to 32-bit port "m5_data_o" of 
  module "wb_conmax_top", instance "dut".
  Expression: mast_if5.DAT_I
  Instantiated module defined at: 
  "/slowfs/vgcs13/srivats/new_book_examples/IEEE_version/Practical_Applications/soc/rtl/wb_conmax/wb_conmax_top.v",
  61
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../hdl/wb_conmax_wrap.sv, 47
"wb_conmax_top #(32, 32, 4'hf, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2) dut( .clk_i (clk),  .rst_i (rst),  .m0_data_i (mast_if0.DAT_O),  .m0_data_o (mast_if0.DAT_I),  .m0_addr_i (mast_if0.ADR_O),  .m0_sel_i (mast_if0.SEL_O),  .m0_we_i (mast_if0.WE_O),  .m0_cyc_i (mast_if0.CYC_O),  .m0_stb_i (mast_if0.STB_O),  .m0_ack_o (mast_if0.ACK_I),  .m0_err_o (mast_if0.ERR_I),  .m0_rty_o (mast_if0.RTY_I),  .m1_data_i (mast_if1.DAT_O),  .m1_data_o (mast_if1.DAT_I),  .m1_addr_i (mast_if1.ADR_O),  .m1_sel_i (mast_if1.SEL_O),  .m1_we_i (mast_if1.WE_O),  .m1_cyc_i (mast_if1.CYC_O),  .m1_stb_i (mast_if1.STB_O),  .m1_ack_o (mast_if1.ACK_I),  .m1_err_o (mast_if1.ERR_I),  .m1_rty_o (mast_if1.RTY_I),  .m2_data_i (mast_if2 ... "
  The following 64-bit expression is connected to 32-bit port "m5_addr_i" of 
  module "wb_conmax_top", instance "dut".
  Expression: mast_if5.ADR_O
  Instantiated module defined at: 
  "/slowfs/vgcs13/srivats/new_book_examples/IEEE_version/Practical_Applications/soc/rtl/wb_conmax/wb_conmax_top.v",
  61
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../hdl/wb_conmax_wrap.sv, 47
"wb_conmax_top #(32, 32, 4'hf, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2) dut( .clk_i (clk),  .rst_i (rst),  .m0_data_i (mast_if0.DAT_O),  .m0_data_o (mast_if0.DAT_I),  .m0_addr_i (mast_if0.ADR_O),  .m0_sel_i (mast_if0.SEL_O),  .m0_we_i (mast_if0.WE_O),  .m0_cyc_i (mast_if0.CYC_O),  .m0_stb_i (mast_if0.STB_O),  .m0_ack_o (mast_if0.ACK_I),  .m0_err_o (mast_if0.ERR_I),  .m0_rty_o (mast_if0.RTY_I),  .m1_data_i (mast_if1.DAT_O),  .m1_data_o (mast_if1.DAT_I),  .m1_addr_i (mast_if1.ADR_O),  .m1_sel_i (mast_if1.SEL_O),  .m1_we_i (mast_if1.WE_O),  .m1_cyc_i (mast_if1.CYC_O),  .m1_stb_i (mast_if1.STB_O),  .m1_ack_o (mast_if1.ACK_I),  .m1_err_o (mast_if1.ERR_I),  .m1_rty_o (mast_if1.RTY_I),  .m2_data_i (mast_if2 ... "
  The following 8-bit expression is connected to 4-bit port "m5_sel_i" of 
  module "wb_conmax_top", instance "dut".
  Expression: mast_if5.SEL_O
  Instantiated module defined at: 
  "/slowfs/vgcs13/srivats/new_book_examples/IEEE_version/Practical_Applications/soc/rtl/wb_conmax/wb_conmax_top.v",
  61
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../hdl/wb_conmax_wrap.sv, 47
"wb_conmax_top #(32, 32, 4'hf, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2) dut( .clk_i (clk),  .rst_i (rst),  .m0_data_i (mast_if0.DAT_O),  .m0_data_o (mast_if0.DAT_I),  .m0_addr_i (mast_if0.ADR_O),  .m0_sel_i (mast_if0.SEL_O),  .m0_we_i (mast_if0.WE_O),  .m0_cyc_i (mast_if0.CYC_O),  .m0_stb_i (mast_if0.STB_O),  .m0_ack_o (mast_if0.ACK_I),  .m0_err_o (mast_if0.ERR_I),  .m0_rty_o (mast_if0.RTY_I),  .m1_data_i (mast_if1.DAT_O),  .m1_data_o (mast_if1.DAT_I),  .m1_addr_i (mast_if1.ADR_O),  .m1_sel_i (mast_if1.SEL_O),  .m1_we_i (mast_if1.WE_O),  .m1_cyc_i (mast_if1.CYC_O),  .m1_stb_i (mast_if1.STB_O),  .m1_ack_o (mast_if1.ACK_I),  .m1_err_o (mast_if1.ERR_I),  .m1_rty_o (mast_if1.RTY_I),  .m2_data_i (mast_if2 ... "
  The following 64-bit expression is connected to 32-bit port "m6_data_i" of 
  module "wb_conmax_top", instance "dut".
  Expression: mast_if6.DAT_O
  Instantiated module defined at: 
  "/slowfs/vgcs13/srivats/new_book_examples/IEEE_version/Practical_Applications/soc/rtl/wb_conmax/wb_conmax_top.v",
  61
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../hdl/wb_conmax_wrap.sv, 47
"wb_conmax_top #(32, 32, 4'hf, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2) dut( .clk_i (clk),  .rst_i (rst),  .m0_data_i (mast_if0.DAT_O),  .m0_data_o (mast_if0.DAT_I),  .m0_addr_i (mast_if0.ADR_O),  .m0_sel_i (mast_if0.SEL_O),  .m0_we_i (mast_if0.WE_O),  .m0_cyc_i (mast_if0.CYC_O),  .m0_stb_i (mast_if0.STB_O),  .m0_ack_o (mast_if0.ACK_I),  .m0_err_o (mast_if0.ERR_I),  .m0_rty_o (mast_if0.RTY_I),  .m1_data_i (mast_if1.DAT_O),  .m1_data_o (mast_if1.DAT_I),  .m1_addr_i (mast_if1.ADR_O),  .m1_sel_i (mast_if1.SEL_O),  .m1_we_i (mast_if1.WE_O),  .m1_cyc_i (mast_if1.CYC_O),  .m1_stb_i (mast_if1.STB_O),  .m1_ack_o (mast_if1.ACK_I),  .m1_err_o (mast_if1.ERR_I),  .m1_rty_o (mast_if1.RTY_I),  .m2_data_i (mast_if2 ... "
  The following 64-bit expression is connected to 32-bit port "m6_data_o" of 
  module "wb_conmax_top", instance "dut".
  Expression: mast_if6.DAT_I
  Instantiated module defined at: 
  "/slowfs/vgcs13/srivats/new_book_examples/IEEE_version/Practical_Applications/soc/rtl/wb_conmax/wb_conmax_top.v",
  61
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../hdl/wb_conmax_wrap.sv, 47
"wb_conmax_top #(32, 32, 4'hf, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2) dut( .clk_i (clk),  .rst_i (rst),  .m0_data_i (mast_if0.DAT_O),  .m0_data_o (mast_if0.DAT_I),  .m0_addr_i (mast_if0.ADR_O),  .m0_sel_i (mast_if0.SEL_O),  .m0_we_i (mast_if0.WE_O),  .m0_cyc_i (mast_if0.CYC_O),  .m0_stb_i (mast_if0.STB_O),  .m0_ack_o (mast_if0.ACK_I),  .m0_err_o (mast_if0.ERR_I),  .m0_rty_o (mast_if0.RTY_I),  .m1_data_i (mast_if1.DAT_O),  .m1_data_o (mast_if1.DAT_I),  .m1_addr_i (mast_if1.ADR_O),  .m1_sel_i (mast_if1.SEL_O),  .m1_we_i (mast_if1.WE_O),  .m1_cyc_i (mast_if1.CYC_O),  .m1_stb_i (mast_if1.STB_O),  .m1_ack_o (mast_if1.ACK_I),  .m1_err_o (mast_if1.ERR_I),  .m1_rty_o (mast_if1.RTY_I),  .m2_data_i (mast_if2 ... "
  The following 64-bit expression is connected to 32-bit port "m6_addr_i" of 
  module "wb_conmax_top", instance "dut".
  Expression: mast_if6.ADR_O
  Instantiated module defined at: 
  "/slowfs/vgcs13/srivats/new_book_examples/IEEE_version/Practical_Applications/soc/rtl/wb_conmax/wb_conmax_top.v",
  61
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../hdl/wb_conmax_wrap.sv, 47
"wb_conmax_top #(32, 32, 4'hf, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2) dut( .clk_i (clk),  .rst_i (rst),  .m0_data_i (mast_if0.DAT_O),  .m0_data_o (mast_if0.DAT_I),  .m0_addr_i (mast_if0.ADR_O),  .m0_sel_i (mast_if0.SEL_O),  .m0_we_i (mast_if0.WE_O),  .m0_cyc_i (mast_if0.CYC_O),  .m0_stb_i (mast_if0.STB_O),  .m0_ack_o (mast_if0.ACK_I),  .m0_err_o (mast_if0.ERR_I),  .m0_rty_o (mast_if0.RTY_I),  .m1_data_i (mast_if1.DAT_O),  .m1_data_o (mast_if1.DAT_I),  .m1_addr_i (mast_if1.ADR_O),  .m1_sel_i (mast_if1.SEL_O),  .m1_we_i (mast_if1.WE_O),  .m1_cyc_i (mast_if1.CYC_O),  .m1_stb_i (mast_if1.STB_O),  .m1_ack_o (mast_if1.ACK_I),  .m1_err_o (mast_if1.ERR_I),  .m1_rty_o (mast_if1.RTY_I),  .m2_data_i (mast_if2 ... "
  The following 8-bit expression is connected to 4-bit port "m6_sel_i" of 
  module "wb_conmax_top", instance "dut".
  Expression: mast_if6.SEL_O
  Instantiated module defined at: 
  "/slowfs/vgcs13/srivats/new_book_examples/IEEE_version/Practical_Applications/soc/rtl/wb_conmax/wb_conmax_top.v",
  61
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../hdl/wb_conmax_wrap.sv, 47
"wb_conmax_top #(32, 32, 4'hf, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2) dut( .clk_i (clk),  .rst_i (rst),  .m0_data_i (mast_if0.DAT_O),  .m0_data_o (mast_if0.DAT_I),  .m0_addr_i (mast_if0.ADR_O),  .m0_sel_i (mast_if0.SEL_O),  .m0_we_i (mast_if0.WE_O),  .m0_cyc_i (mast_if0.CYC_O),  .m0_stb_i (mast_if0.STB_O),  .m0_ack_o (mast_if0.ACK_I),  .m0_err_o (mast_if0.ERR_I),  .m0_rty_o (mast_if0.RTY_I),  .m1_data_i (mast_if1.DAT_O),  .m1_data_o (mast_if1.DAT_I),  .m1_addr_i (mast_if1.ADR_O),  .m1_sel_i (mast_if1.SEL_O),  .m1_we_i (mast_if1.WE_O),  .m1_cyc_i (mast_if1.CYC_O),  .m1_stb_i (mast_if1.STB_O),  .m1_ack_o (mast_if1.ACK_I),  .m1_err_o (mast_if1.ERR_I),  .m1_rty_o (mast_if1.RTY_I),  .m2_data_i (mast_if2 ... "
  The following 64-bit expression is connected to 32-bit port "m7_data_i" of 
  module "wb_conmax_top", instance "dut".
  Expression: mast_if7.DAT_O
  Instantiated module defined at: 
  "/slowfs/vgcs13/srivats/new_book_examples/IEEE_version/Practical_Applications/soc/rtl/wb_conmax/wb_conmax_top.v",
  61
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../hdl/wb_conmax_wrap.sv, 47
"wb_conmax_top #(32, 32, 4'hf, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2) dut( .clk_i (clk),  .rst_i (rst),  .m0_data_i (mast_if0.DAT_O),  .m0_data_o (mast_if0.DAT_I),  .m0_addr_i (mast_if0.ADR_O),  .m0_sel_i (mast_if0.SEL_O),  .m0_we_i (mast_if0.WE_O),  .m0_cyc_i (mast_if0.CYC_O),  .m0_stb_i (mast_if0.STB_O),  .m0_ack_o (mast_if0.ACK_I),  .m0_err_o (mast_if0.ERR_I),  .m0_rty_o (mast_if0.RTY_I),  .m1_data_i (mast_if1.DAT_O),  .m1_data_o (mast_if1.DAT_I),  .m1_addr_i (mast_if1.ADR_O),  .m1_sel_i (mast_if1.SEL_O),  .m1_we_i (mast_if1.WE_O),  .m1_cyc_i (mast_if1.CYC_O),  .m1_stb_i (mast_if1.STB_O),  .m1_ack_o (mast_if1.ACK_I),  .m1_err_o (mast_if1.ERR_I),  .m1_rty_o (mast_if1.RTY_I),  .m2_data_i (mast_if2 ... "
  The following 64-bit expression is connected to 32-bit port "m7_data_o" of 
  module "wb_conmax_top", instance "dut".
  Expression: mast_if7.DAT_I
  Instantiated module defined at: 
  "/slowfs/vgcs13/srivats/new_book_examples/IEEE_version/Practical_Applications/soc/rtl/wb_conmax/wb_conmax_top.v",
  61
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../hdl/wb_conmax_wrap.sv, 47
"wb_conmax_top #(32, 32, 4'hf, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2) dut( .clk_i (clk),  .rst_i (rst),  .m0_data_i (mast_if0.DAT_O),  .m0_data_o (mast_if0.DAT_I),  .m0_addr_i (mast_if0.ADR_O),  .m0_sel_i (mast_if0.SEL_O),  .m0_we_i (mast_if0.WE_O),  .m0_cyc_i (mast_if0.CYC_O),  .m0_stb_i (mast_if0.STB_O),  .m0_ack_o (mast_if0.ACK_I),  .m0_err_o (mast_if0.ERR_I),  .m0_rty_o (mast_if0.RTY_I),  .m1_data_i (mast_if1.DAT_O),  .m1_data_o (mast_if1.DAT_I),  .m1_addr_i (mast_if1.ADR_O),  .m1_sel_i (mast_if1.SEL_O),  .m1_we_i (mast_if1.WE_O),  .m1_cyc_i (mast_if1.CYC_O),  .m1_stb_i (mast_if1.STB_O),  .m1_ack_o (mast_if1.ACK_I),  .m1_err_o (mast_if1.ERR_I),  .m1_rty_o (mast_if1.RTY_I),  .m2_data_i (mast_if2 ... "
  The following 64-bit expression is connected to 32-bit port "m7_addr_i" of 
  module "wb_conmax_top", instance "dut".
  Expression: mast_if7.ADR_O
  Instantiated module defined at: 
  "/slowfs/vgcs13/srivats/new_book_examples/IEEE_version/Practical_Applications/soc/rtl/wb_conmax/wb_conmax_top.v",
  61
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../hdl/wb_conmax_wrap.sv, 47
"wb_conmax_top #(32, 32, 4'hf, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2, 2'd2) dut( .clk_i (clk),  .rst_i (rst),  .m0_data_i (mast_if0.DAT_O),  .m0_data_o (mast_if0.DAT_I),  .m0_addr_i (mast_if0.ADR_O),  .m0_sel_i (mast_if0.SEL_O),  .m0_we_i (mast_if0.WE_O),  .m0_cyc_i (mast_if0.CYC_O),  .m0_stb_i (mast_if0.STB_O),  .m0_ack_o (mast_if0.ACK_I),  .m0_err_o (mast_if0.ERR_I),  .m0_rty_o (mast_if0.RTY_I),  .m1_data_i (mast_if1.DAT_O),  .m1_data_o (mast_if1.DAT_I),  .m1_addr_i (mast_if1.ADR_O),  .m1_sel_i (mast_if1.SEL_O),  .m1_we_i (mast_if1.WE_O),  .m1_cyc_i (mast_if1.CYC_O),  .m1_stb_i (mast_if1.STB_O),  .m1_ack_o (mast_if1.ACK_I),  .m1_err_o (mast_if1.ERR_I),  .m1_rty_o (mast_if1.RTY_I),  .m2_data_i (mast_if2 ... "
  The following 8-bit expression is connected to 4-bit port "m7_sel_i" of 
  module "wb_conmax_top", instance "dut".
  Expression: mast_if7.SEL_O
  Instantiated module defined at: 
  "/slowfs/vgcs13/srivats/new_book_examples/IEEE_version/Practical_Applications/soc/rtl/wb_conmax/wb_conmax_top.v",
  61
  Use +lint=PCWM for more details.

Notice: Ports coerced to inout, use -notice for details
Starting vcs inline pass...
14 modules and 0 UDP read.
recompiling package wb_tests
	However, due to incremental compilation, only 1 module needs to be compiled. 
make[1]: Entering directory `/slowfs/vgcs13/srivats/new_book_examples/IEEE_version/Practical_Applications/soc/tb/uvm/wb_conmax/run/csrc' \

rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared -m elf_i386  -Bsymbolic  -o .//../simv.daidir//_csrc0.so objs/amcQw_d.o \

rm -f _csrc0.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv    -m32 -m32 -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir \
-Wl,-rpath=/global/apps/vcs_2019.06/linux/lib -L/global/apps/vcs_2019.06/linux/lib \
-Wl,-rpath-link=./  uvm_dpi.o     _21357_archive_1.so _prev_archive_1.so _csrc0.so \
SIM_l.o  _csrc0.so    rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o \
-lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -luclinative /global/apps/vcs_2019.06/linux/lib/vcs_tls.o \
-Wl,-whole-archive -lvcsucli -Wl,-no-whole-archive       ./../simv.daidir/vc_hdrs.o \
/global/apps/vcs_2019.06/linux/lib/vcs_save_restore_new.o /global/apps/vcs_2019.06/linux/lib/ctype-stubs_32.a \
-ldl  -lc -lm -lpthread -ldl 
../simv up to date
make[1]: Leaving directory `/slowfs/vgcs13/srivats/new_book_examples/IEEE_version/Practical_Applications/soc/tb/uvm/wb_conmax/run/csrc' \

CPU time: 13.682 seconds to compile + .631 seconds to elab + .617 seconds to link
