Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Aug 17 17:52:09 2022
| Host         : LAPTOP-RIOQP2DJ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_LSDNN_wrapper_control_sets_placed.rpt
| Design       : design_LSDNN_wrapper
| Device       : xc7z020
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   553 |
|    Minimum number of control sets                        |   553 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1285 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   553 |
| >= 0 to < 4        |    27 |
| >= 4 to < 6        |    46 |
| >= 6 to < 8        |    41 |
| >= 8 to < 10       |    59 |
| >= 10 to < 12      |    36 |
| >= 12 to < 14      |    20 |
| >= 14 to < 16      |    15 |
| >= 16              |   309 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            3290 |          974 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |            1028 |          394 |
| Yes          | No                    | No                     |            5269 |         1438 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            4296 |         1228 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                     Clock Signal                    |                                                                                                                                Enable Signal                                                                                                                                |                                                                                                                   Set/Reset Signal                                                                                                                   | Slice Load Count | Bel Load Count |
+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                              |                1 |              1 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                               |                1 |              1 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                                                              |                                                                                                                                                                                                                                                      |                1 |              1 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[1].srl_nx1/shift                                                                                                                                     |                                                                                                                                                                                                                                                      |                1 |              1 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/ap_CS_fsm_pp0_stage2                                                                                                                                                                                                | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/select_ln585_1_reg_10257                                                                                                                                                                     |                1 |              1 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                               |                1 |              1 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                               |                1 |              1 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                                                              |                                                                                                                                                                                                                                                      |                1 |              1 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                               |                1 |              1 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                              |                1 |              1 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                               |                1 |              1 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                                                                                      | design_LSDNN_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rd_b.doutb_reg_reg[4]                                                                                                                |                1 |              1 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                              |                1 |              1 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                               |                1 |              1 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                              |                1 |              1 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift_qual                                                                                                                                              |                                                                                                                                                                                                                                                      |                1 |              1 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                   |                                                                                                                                                                                                                                                      |                1 |              2 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                         |                                                                                                                                                                                                                                                      |                1 |              2 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                         |                                                                                                                                                                                                                                                      |                1 |              2 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                      |                1 |              3 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                  |                1 |              3 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i        |                2 |              3 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                      |                3 |              3 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i          |                1 |              3 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                       |                3 |              3 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                       |                3 |              3 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                       |                3 |              3 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                                       | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                               |                2 |              4 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                                    | design_LSDNN_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                          |                2 |              4 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                  |                2 |              4 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                  |                3 |              4 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                     |                2 |              4 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                          | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_reg_full_i_1_n_0                                                                                                                           |                2 |              4 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                 |                3 |              4 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                 |                4 |              4 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                      |                1 |              4 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                      |                2 |              4 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/fifoaddr[3]_i_1__1_n_0                                                                                                      | design_LSDNN_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                   |                1 |              4 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                      | design_LSDNN_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                   |                1 |              4 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                               | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                               |                2 |              4 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                  |                3 |              4 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                           | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                      |                1 |              4 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                         | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                               |                1 |              4 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_dre_tvalid_i_reg_1                                                                                              | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                        |                1 |              4 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/fifoaddr[3]_i_1_n_0                                                                                                                             | design_LSDNN_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                   |                1 |              4 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_sm_ld_dre_cmd_reg                                                                                             | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]       |                2 |              4 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                                                                                                                      | design_LSDNN_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                   |                2 |              4 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                              |                3 |              4 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                        | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                               |                2 |              4 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                                                                                                                      | design_LSDNN_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                   |                1 |              4 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                           |                                                                                                                                                                                                                                                      |                1 |              4 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                  |                3 |              4 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/LS_estimator_0/inst/ap_NS_fsm1                                                                                                                                                                                                        |                2 |              5 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                     | design_LSDNN_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                             |                2 |              5 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]           |                3 |              5 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                                                                                                                                 | design_LSDNN_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                            |                2 |              5 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[13]_i_1_n_0                                                                     |                                                                                                                                                                                                                                                      |                3 |              5 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                       |                2 |              5 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.mesg_reg                                                                                                                          |                                                                                                                                                                                                                                                      |                2 |              5 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/state_reg[m_valid_i]_1[0]                                                                                                                                                                               | design_LSDNN_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                   |                2 |              5 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                    | design_LSDNN_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                   |                1 |              5 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                       | design_LSDNN_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[146]_i_1_n_0                                                                                                                 |                1 |              5 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[4].srl_nx1/shift_qual                                                                                                                  |                                                                                                                                                                                                                                                      |                2 |              5 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                    | design_LSDNN_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                   |                2 |              5 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                                                                                                                                 | design_LSDNN_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg                                                                                                            |                2 |              5 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                       | design_LSDNN_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                             |                2 |              5 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                                             |                                                                                                                                                                                                                                                      |                2 |              5 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                    | design_LSDNN_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[146]_i_1__0_n_0                                                                                                              |                1 |              5 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                    | design_LSDNN_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[185]_i_1_n_0                                                                                                                 |                2 |              5 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/E[0]                                                                                                                                                            | design_LSDNN_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                   |                2 |              5 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/E[0]                                                                                                                                                            | design_LSDNN_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                   |                2 |              5 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                       | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_interr_reg_i_1_n_0                                                                                                                      |                2 |              5 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/LS_estimator_0/inst/ap_CS_fsm_state35                                                                                                                                                                                                 |                2 |              5 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                  | design_LSDNN_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                 |                2 |              6 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/LS_estimator_0/inst/in_stream_V_data_0_sel231_out                                                                                                                                                                                                            | design_LSDNN_i/LS_estimator_0/inst/ap_NS_fsm150_out                                                                                                                                                                                                  |                1 |              6 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                       | design_LSDNN_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                  |                2 |              6 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                  | design_LSDNN_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                 |                2 |              6 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/LS_estimator_0/inst/phi_ln25_reg_2800                                                                                                                                                                                                                        | design_LSDNN_i/LS_estimator_0/inst/phi_ln25_reg_280                                                                                                                                                                                                  |                2 |              6 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/ap_CS_fsm_pp0_stage3                                                                                                                                                                                                | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/SR[0]                                                                                                                                                                                 |                3 |              6 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                       | design_LSDNN_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                  |                2 |              6 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/LS_estimator_0/inst/phi_ln25_1_reg_2910                                                                                                                                                                                                                      | design_LSDNN_i/LS_estimator_0/inst/ap_NS_fsm153_out                                                                                                                                                                                                  |                2 |              6 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/LS_estimator_0/inst/phi_ln27_reg_3020                                                                                                                                                                                                                        | design_LSDNN_i/LS_estimator_0/inst/ap_NS_fsm152_out                                                                                                                                                                                                  |                2 |              6 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                      | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                 |                3 |              6 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                       | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                  |                2 |              6 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                      | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                 |                4 |              6 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                             | design_LSDNN_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                               |                1 |              6 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                              | design_LSDNN_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                |                1 |              6 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/LS_estimator_0/inst/zext_ln45_reg_644_reg0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                      |                1 |              6 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_separate_complex_wlo_fu_961/i_reg_7510                                                                                                                                                                                                |                                                                                                                                                                                                                                                      |                3 |              6 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                            | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                       |                2 |              6 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_reconstruct_complex_s_fu_970/i_0_reg_1370                                                                                                                                                                                             | design_LSDNN_i/DNN_wlo_166_0/inst/grp_reconstruct_complex_s_fu_970/i_0_reg_137                                                                                                                                                                       |                2 |              6 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/LS_estimator_0/inst/in_stream_V_data_0_sel2                                                                                                                                                                                                                  | design_LSDNN_i/LS_estimator_0/inst/ap_NS_fsm151_out                                                                                                                                                                                                  |                2 |              6 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_1[0]                                                                                          | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[13]_i_1_n_0                                                                                                              |                2 |              6 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_separate_complex_wlo_fu_961/i_0_reg_1230                                                                                                                                                                                              | design_LSDNN_i/DNN_wlo_166_0/inst/grp_separate_complex_wlo_fu_961/i_0_reg_123                                                                                                                                                                        |                1 |              6 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/ap_phi_mux_i_0_phi_fu_2813_p41                                                                                                                                                                                      | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/i_0_reg_2809                                                                                                                                                                                 |                2 |              6 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/icmp_ln958_reg_101840                                                                                                                                                                                               |                                                                                                                                                                                                                                                      |                2 |              6 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/lshr_ln_reg_88180                                                                                                                                                                                                   |                                                                                                                                                                                                                                                      |                2 |              6 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/zext_ln655_reg_2603_reg0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                      |                1 |              7 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/i_0_reg_6030                                                                                                                                                                                                 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/i_0_reg_603                                                                                                                                                                           |                1 |              7 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/i_0_i_reg_4600                                                                                                                                                                                                                            | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/SR[0]                                                                                                                                                                                        |                1 |              7 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                  |                3 |              7 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fdivkbM_U10/LS_estimator_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/state_op[0]                                                                                                             |                2 |              7 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                   | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                  |                4 |              7 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                 |                5 |              7 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                 |                5 |              7 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/lshr_ln_reg_35130                                                                                                                                                                                            |                                                                                                                                                                                                                                                      |                2 |              7 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                   | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                  |                5 |              7 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fdivkbM_U11/LS_estimator_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/state_op[0]                                                                                                             |                2 |              7 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                   | design_LSDNN_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                  |                4 |              7 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/ap_phi_mux_i_0_phi_fu_1280_p41                                                                                                                                                                                      | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/i_0_reg_1276                                                                                                                                                                                 |                2 |              7 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                      |                                                                                                                                                                                                                                                      |                3 |              7 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                                                                             |                                                                                                                                                                                                                                                      |                2 |              7 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/p_11_out                                                                                                                                 | design_LSDNN_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                |                1 |              7 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s2mm_all_idle                                                                                                                            | design_LSDNN_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                |                1 |              7 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                      |                3 |              8 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U8/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_op[0]                                                                                      |                2 |              8 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                   | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                               |                3 |              8 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/mean_in_V_U/normalize_wlo_166cud_rom_U/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                      |                5 |              8 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[1]                                                                                                                                                      | design_LSDNN_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12][0]                                                                                                                                            |                2 |              8 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                                      | design_LSDNN_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SS[0]                                                                                                                                                                            |                1 |              8 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/std_o_V_U/DNN_wlo_166_std_o_V_rom_U/E[0]                                                                                                                                                                                                  |                                                                                                                                                                                                                                                      |                4 |              8 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_1[0]                                                                                          | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                               |                2 |              8 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                         | design_LSDNN_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                  |                3 |              8 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/LS_estimator_0/inst/ap_CS_fsm_pp0_stage0                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                      |                1 |              8 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                   | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                               |                3 |              8 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_dre_tvalid_i_reg_1                                                                                              | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/SR[0]                                                                                        |                2 |              8 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_dre_tvalid_i_reg_1                                                                                              | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr[7]_i_1_n_0                                                                                                  |                2 |              8 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                             | design_LSDNN_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                   |                3 |              8 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                             |                                                                                                                                                                                                                                                      |                1 |              8 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                       |                                                                                                                                                                                                                                                      |                1 |              8 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                      |                3 |              8 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                          |                                                                                                                                                                                                                                                      |                3 |              8 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                  | design_LSDNN_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                       |                3 |              8 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U4/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_op[0]                                                                                      |                2 |              8 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U5/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_op[0]                                                                                      |                3 |              8 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U6/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_op[0]                                                                                      |                2 |              8 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                       |                                                                                                                                                                                                                                                      |                1 |              8 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U7/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_op[0]                                                                                      |                4 |              8 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                             |                                                                                                                                                                                                                                                      |                1 |              8 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U9/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_op[0]                                                                                      |                2 |              8 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                       |                                                                                                                                                                                                                                                      |                1 |              8 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_2__0_n_0                                                              | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1__0_n_0                                       |                4 |              9 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__2_n_0                                                                                                                                        | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                               |                3 |              9 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                        | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                               |                2 |              9 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_reconstruct_complex_s_fu_970/m_3_reg_8930                                                                                                                                                                                             |                                                                                                                                                                                                                                                      |                4 |              9 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_48_out                                                                                                                                                | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0                                                                              |                5 |              9 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_36_out                                                                                                                                                | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_1_n_0                                                                              |                4 |              9 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_reconstruct_complex_s_fu_970/m_s_reg_8830                                                                                                                                                                                             |                                                                                                                                                                                                                                                      |                4 |              9 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_2__0_n_0                                                              | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_1__0_n_0                                       |                4 |              9 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_2_n_0                                                                                                     | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_1_n_0                                                                              |                4 |              9 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                   |                6 |              9 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                              | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]         |                3 |              9 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                                                                                            | design_LSDNN_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                   |                3 |              9 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                  |                3 |              9 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_2__0_n_0                                                              | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_1__0_n_0                                       |                4 |              9 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_27_out                                                                                                            | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_1__0_n_0                                       |                8 |              9 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                  |                5 |              9 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_39_out                                                                                                            | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_1__0_n_0                                       |                4 |              9 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_40_out                                                                                                                                                | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_1_n_0                                                                              |                5 |              9 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_2_n_0                                                                                                     | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_1_n_0                                                                              |                7 |              9 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_56_out                                                                                                                                                | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0                                                                              |                5 |              9 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                         | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]         |                4 |              9 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/ap_CS_fsm_pp0_stage0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                      |                2 |              9 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_51_out                                                                                                            | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1__0_n_0                                       |                3 |              9 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_55_out                                                                                                            | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1__0_n_0                                       |                4 |              9 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/m_s_reg_101890                                                                                                                                                                                                      |                                                                                                                                                                                                                                                      |                5 |              9 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_2__0_n_0                                                                                                  | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0                                                                              |                2 |              9 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_2__0_n_0                                                                                                  | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0                                                                              |                3 |              9 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_43_out                                                                                                            | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1__0_n_0                                       |                5 |              9 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_separate_complex_wlo_fu_961/DNN_wlo_166_fpextbkb_U1/ap_enable_reg_pp0_iter0_reg                                                                                                                                                       |                                                                                                                                                                                                                                                      |                5 |              9 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_reconstruct_complex_s_fu_970/lsb_index_1_reg_8620                                                                                                                                                                                     |                                                                                                                                                                                                                                                      |                4 |              9 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_reconstruct_complex_s_fu_970/lsb_index_reg_8300                                                                                                                                                                                       |                                                                                                                                                                                                                                                      |                3 |              9 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                  | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                               |                2 |              9 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_strb_reg_out_reg[4][0]                    | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_flush_db1_reg_5[0] |                2 |             10 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_strb_reg_out_reg[6][0]                    | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_flush_db1_reg_6[0] |                2 |             10 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_strb_reg_out_reg[0][0]                    | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_flush_db1_reg_3[0] |                2 |             10 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_strb_reg_out_reg[3][0]                    | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_flush_db1_reg_0[0] |                3 |             10 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_strb_reg_out_reg[5][0]                    | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_flush_db1_reg[0]   |                2 |             10 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_strb_reg_out_reg[1][0]                    | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_flush_db1_reg_1[0] |                5 |             10 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                          | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_flush_db1_reg_2[0] |                3 |             10 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_strb_reg_out_reg[2][0]                    | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_flush_db1_reg_4[0] |                4 |             10 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_63_out                                                                                                            | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_1__0_n_0                                         |                4 |             10 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_67_out                                                                                                            | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_1__0_n_0                                         |                4 |             10 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_83_out                                                                                                            | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1__0_n_0                                         |                7 |             10 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_75_out                                                                                                            | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1__0_n_0                                         |                6 |             10 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                                   | design_LSDNN_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                       |                2 |             10 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_79_out                                                                                                            | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1__0_n_0                                         |                7 |             10 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_59_out                                                                                                            | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_1__0_n_0                                         |                3 |             10 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_71_out                                                                                                            | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_1__0_n_0                                         |                4 |             10 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]         |                5 |             10 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                             |                4 |             10 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/DNN_out_V_data_1_load_B                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                      |                5 |             10 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_3_0[0]                                                                                 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[5].sig_input_data_reg[5][9]_i_1_n_0                                                                                |                2 |             10 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/DNN_out_V_data_1_payload_A[59]_i_1_n_1                                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                7 |             10 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                                    | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                                            |                3 |             10 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_3[0]                                                                                   | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[6].sig_input_data_reg[6][9]_i_1_n_0                                                                                |                3 |             10 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_3_1[0]                                                                                 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[4].sig_input_data_reg[4][9]_i_1_n_0                                                                                |                4 |             10 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_3_2[0]                                                                                 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_1_n_0                                                                                |                2 |             10 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_3_3[0]                                                                                 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_26_out27_out                                                                                                                   |                2 |             10 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_3_4[0]                                                                                 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_1_n_0                                                                                |                3 |             10 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_3_5[0]                                                                                 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1_n_0                                                                                |                2 |             10 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_76_out                                                                                                                                                | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0                                                                                |                6 |             10 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_80_out                                                                                                                                                | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0                                                                                |                8 |             10 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_84_out                                                                                                                                                | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0                                                                                |                8 |             10 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_60_out                                                                                                                                                | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_1_n_0                                                                                |                3 |             10 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_64_out                                                                                                                                                | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_1_n_0                                                                                |                3 |             10 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_68_out                                                                                                                                                | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_1_n_0                                                                                |                7 |             10 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_72_out                                                                                                                                                | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_1_n_0                                                                                |                5 |             10 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                         | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                  |                4 |             11 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                                             | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                      |                4 |             12 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                       | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                      |                4 |             12 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                      |                4 |             12 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                        | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                       |                4 |             12 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_m_valid_dup_reg[0]             | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                               |                9 |             12 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                        | design_LSDNN_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                       |                4 |             12 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                        | design_LSDNN_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                       |                4 |             12 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/gen_pipelined.mesg_reg_reg[1]                                                                                               | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                       |                3 |             12 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                        | design_LSDNN_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                       |                5 |             12 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]       |                6 |             12 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                       | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                      |                5 |             12 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                |                                                                                                                                                                                                                                                      |                2 |             12 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                        | design_LSDNN_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                       |                3 |             12 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                                             | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                      |                4 |             12 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                                      | design_LSDNN_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                            |                3 |             13 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[1]                                                                                                                                                      | design_LSDNN_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                            |                6 |             13 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_2                                                                                                                                               |                5 |             13 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/SS[0]                                                                                                                                                     |                3 |             13 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                      |                                                                                                                                                                                                                                                      |                4 |             13 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_reg                                            | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_reg_0                   |                4 |             13 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                       |                                                                                                                                                                                                                                                      |                3 |             14 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                              |                                                                                                                                                                                                                                                      |                3 |             14 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[10]_0[0]                                                                                                                                                      | design_LSDNN_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                            |                4 |             14 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                            |                6 |             14 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                       |                                                                                                                                                                                                                                                      |                2 |             14 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[13]_i_1_n_0                                                                                                                              | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                             |                4 |             14 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/ld_btt_cntr_reg3_reg[0]                                                                           |                                                                                                                                                                                                                                                      |                5 |             14 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/INDETERMINATE_BTT_MODE.s2mm_done_reg_0[0]                                                                                                                     | design_LSDNN_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                            |                4 |             14 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                         |                                                                                                                                                                                                                                                      |                3 |             14 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/ap_CS_fsm_pp0_stage3                                                                                                                                                                                                | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/SR[0]                                                                                                                                                                                 |                8 |             14 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                   |                                                                                                                                                                                                                                                      |                3 |             14 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]         |                3 |             14 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_reconstruct_complex_s_fu_970/m_3_reg_8930                                                                                                                                                                                             | design_LSDNN_i/DNN_wlo_166_0/inst/grp_reconstruct_complex_s_fu_970/m_3_reg_893[14]_i_1_n_1                                                                                                                                                           |                3 |             15 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/m_s_reg_101890                                                                                                                                                                                                      | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/m_s_reg_10189[14]_i_1_n_1                                                                                                                                                                    |                5 |             15 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_reconstruct_complex_s_fu_970/m_s_reg_8830                                                                                                                                                                                             | design_LSDNN_i/DNN_wlo_166_0/inst/grp_reconstruct_complex_s_fu_970/m_s_reg_883[14]_i_1_n_1                                                                                                                                                           |                7 |             15 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/norm_data_33_0_V_w_fu_304                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                4 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/norm_data_8_1_V_wr_fu_528                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                4 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/norm_data_40_1_V_w_fu_280                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                4 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/norm_data_41_1_V_w_fu_268                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                5 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/norm_data_51_0_V_w_fu_156                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                4 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/norm_data_34_0_V_w_fu_292                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                4 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/norm_data_3_0_V_wr_fu_460                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                3 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/norm_data_38_0_V_w_fu_224                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                3 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/norm_data_43_0_V_w_fu_252                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                4 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/norm_data_43_1_V_w_fu_244                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                4 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/norm_data_45_1_V_w_fu_220                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                3 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/norm_data_32_0_V_w_fu_316                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                3 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/norm_data_35_0_V_w_fu_152                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                4 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/norm_data_46_1_V_w_fu_208                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                4 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/norm_data_48_0_V_w_fu_192                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                4 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/norm_data_48_1_V_w_fu_184                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                2 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/norm_data_33_1_V_w_fu_296                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                4 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/norm_data_50_1_V_w_fu_160                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                4 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/norm_data_30_1_V_w_fu_332                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                4 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/norm_data_29_1_V_w_fu_344                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                4 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/norm_data_37_1_V_w_fu_212                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                3 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/norm_data_39_1_V_w_fu_260                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                4 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/norm_data_3_1_V_wr_fu_472                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                4 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/norm_data_41_0_V_w_fu_276                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                4 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/norm_data_44_0_V_w_fu_240                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                4 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/norm_data_46_0_V_w_fu_216                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                4 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/norm_data_47_1_V_w_fu_196                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                3 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/norm_data_2_0_V_wr_fu_436                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                4 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/norm_data_4_1_V_wr_fu_496                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                4 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/norm_data_6_0_V_wr_fu_532                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                4 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/norm_data_49_0_V_w_fu_180                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                5 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/norm_data_50_0_V_w_fu_168                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                4 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.s_axi_awcache_d                                                                                                                                              |                                                                                                                                                                                                                                                      |                5 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                                    | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                             |                4 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                                    | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                             |                4 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/norm_data_9_1_V_wr_fu_516                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                3 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/L2_BIAS_V_U/L3_wlo_166_L2_BIAb1s_rom_U/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                      |                7 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/norm_data_15_1_V_w_fu_444                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                3 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/norm_data_12_1_V_w_fu_480                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                3 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/norm_data_14_1_V_w_fu_456                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                5 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/norm_data_21_1_V_w_fu_372                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                4 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/norm_data_12_0_V_w_fu_488                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                3 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/norm_data_22_0_V_w_fu_384                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                4 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/norm_data_24_1_V_w_fu_404                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                4 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/norm_data_25_0_V_w_fu_400                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                4 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/norm_data_25_1_V_w_fu_392                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                3 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/norm_data_26_0_V_w_fu_388                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                3 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/norm_data_1_1_V_wr_fu_424                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                4 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/norm_data_20_1_V_w_fu_348                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                4 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/norm_data_26_1_V_w_fu_380                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                5 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/norm_data_27_0_V_w_fu_376                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                4 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/norm_data_27_1_V_w_fu_368                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                4 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/norm_data_28_0_V_w_fu_364                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                4 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/norm_data_28_1_V_w_fu_356                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                4 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/y_L2_11_0_V_write_s_fu_664[15]_i_2_n_1                                                                                                                                                                              | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/y_L2_11_0_V_write_s_fu_664[15]_i_1_n_1                                                                                                                                                       |                4 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/norm_data_13_1_V_w_fu_468                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                3 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/norm_data_19_0_V_w_fu_312                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                5 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/norm_data_29_0_V_w_fu_352                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                4 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/norm_data_16_0_V_w_fu_440                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                4 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/norm_data_16_1_V_w_fu_432                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                3 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/norm_data_0_0_V_wr_fu_560                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                3 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/norm_data_13_0_V_w_fu_476                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                4 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/norm_data_15_0_V_w_fu_452                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                4 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                          |                                                                                                                                                                                                                                                      |                3 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/norm_data_19_1_V_w_fu_324                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                4 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/norm_data_1_0_V_wr_fu_552                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                4 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/norm_data_21_0_V_w_fu_360                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                4 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/norm_data_0_1_V_wr_fu_556                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                4 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/norm_data_11_1_V_w_fu_492                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                3 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/norm_data_17_0_V_w_fu_428                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                4 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/norm_data_18_0_V_w_fu_288                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                4 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/norm_data_11_0_V_w_fu_500                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                4 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/norm_data_20_0_V_w_fu_336                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                3 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/norm_data_22_1_V_w_fu_396                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                3 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/norm_data_10_1_V_w_fu_504                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                4 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/norm_data_10_0_V_w_fu_512                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                3 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/norm_data_17_1_V_w_fu_420                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                3 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/norm_data_23_0_V_w_fu_408                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                4 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/norm_data_14_0_V_w_fu_464                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                4 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/norm_data_18_1_V_w_fu_300                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                4 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/norm_data_23_1_V_w_fu_416                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                4 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/norm_data_24_0_V_w_fu_412                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                2 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/norm_data_6_1_V_wr_fu_544                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                3 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/norm_data_30_0_V_w_fu_340                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                4 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/norm_data_7_0_V_wr_fu_548                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                5 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/norm_data_34_1_V_w_fu_284                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                5 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/norm_data_35_1_V_w_fu_164                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                3 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/norm_data_36_0_V_w_fu_176                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                3 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/norm_data_9_0_V_wr_fu_524                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                4 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/norm_data_31_1_V_w_fu_320                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                4 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/norm_data_44_1_V_w_fu_232                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                3 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/norm_data_51_1_V_w_fu_148                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                4 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/norm_data_8_0_V_wr_fu_536                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                4 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/norm_data_45_0_V_w_fu_228                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                4 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/norm_data_5_1_V_wr_fu_520                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                3 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/norm_data_36_1_V_w_fu_188                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                3 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/y_L2_18_0_V_write_s_fu_704[15]_i_2_n_1                                                                                                                                                                              | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/y_L2_18_0_V_write_s_fu_704[15]_i_1_n_1                                                                                                                                                       |                4 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/y_L2_18_1_V_write_s_fu_696                                                                                                                                                                                          | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/y_L2_18_1_V_write_s_fu_696[15]_i_1_n_1                                                                                                                                                       |                3 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/y_L2_15_0_V_write_s_fu_740[15]_i_2_n_1                                                                                                                                                                              | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/y_L2_15_0_V_write_s_fu_740[15]_i_1_n_1                                                                                                                                                       |                4 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/y_L2_10_1_V_write_s_fu_652                                                                                                                                                                                          | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/y_L2_10_1_V_write_s_fu_652[15]_i_1_n_1                                                                                                                                                       |                4 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/y_L2_12_0_V_write_s_fu_688[15]_i_2_n_1                                                                                                                                                                              | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/y_L2_12_0_V_write_s_fu_688[15]_i_1_n_1                                                                                                                                                       |                5 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/y_L2_16_0_V_write_s_fu_728[15]_i_2_n_1                                                                                                                                                                              | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/y_L2_16_0_V_write_s_fu_728[15]_i_1_n_1                                                                                                                                                       |                5 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/y_L2_19_1_V_write_s_fu_684                                                                                                                                                                                          | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/y_L2_19_1_V_write_s_fu_684[15]_i_1_n_1                                                                                                                                                       |                4 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/y_L2_14_0_V_write_s_fu_736[15]_i_2_n_1                                                                                                                                                                              | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/y_L2_14_0_V_write_s_fu_736[15]_i_1_n_1                                                                                                                                                       |                4 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/y_L2_20_1_V_write_s_fu_672                                                                                                                                                                                          | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/y_L2_20_1_V_write_s_fu_672[15]_i_1_n_1                                                                                                                                                       |                3 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/y_L2_0_0_V_write_a_fu_756[15]_i_2_n_1                                                                                                                                                                               | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/y_L2_0_0_V_write_a_fu_756[15]_i_1_n_1                                                                                                                                                        |                3 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/y_L2_0_1_V_write_a_fu_768                                                                                                                                                                                           | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/y_L2_0_1_V_write_a_fu_768[15]_i_1_n_1                                                                                                                                                        |                4 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/y_L2_21_0_V_write_s_fu_668[15]_i_2_n_1                                                                                                                                                                              | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/y_L2_21_0_V_write_s_fu_668[15]_i_1_n_1                                                                                                                                                       |                3 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/y_L2_21_1_V_write_s_fu_660                                                                                                                                                                                          | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/y_L2_21_1_V_write_s_fu_660[15]_i_1_n_1                                                                                                                                                       |                3 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/y_L2_15_1_V_write_s_fu_732                                                                                                                                                                                          | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/y_L2_15_1_V_write_s_fu_732[15]_i_1_n_1                                                                                                                                                       |                3 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/y_L2_22_0_V_write_s_fu_656[15]_i_2_n_1                                                                                                                                                                              | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/y_L2_22_0_V_write_s_fu_656[15]_i_1_n_1                                                                                                                                                       |                5 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/y_L2_22_1_V_write_s_fu_648                                                                                                                                                                                          | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/y_L2_22_1_V_write_s_fu_648[15]_i_1_n_1                                                                                                                                                       |                3 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/y_L2_17_1_V_write_s_fu_708                                                                                                                                                                                          | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/y_L2_17_1_V_write_s_fu_708[15]_i_1_n_1                                                                                                                                                       |                5 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/y_L2_10_0_V_write_s_fu_640[15]_i_2_n_1                                                                                                                                                                              | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/y_L2_10_0_V_write_s_fu_640[15]_i_1_n_1                                                                                                                                                       |                4 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/y_L2_17_0_V_write_s_fu_716[15]_i_2_n_1                                                                                                                                                                              | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/y_L2_17_0_V_write_s_fu_716[15]_i_1_n_1                                                                                                                                                       |                3 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/y_L2_1_1_V_write_a_fu_792                                                                                                                                                                                           | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/y_L2_1_1_V_write_a_fu_792[15]_i_1_n_1                                                                                                                                                        |                4 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/y_L2_19_0_V_write_s_fu_692[15]_i_2_n_1                                                                                                                                                                              | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/y_L2_19_0_V_write_s_fu_692[15]_i_1_n_1                                                                                                                                                       |                4 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/y_L2_20_0_V_write_s_fu_680[15]_i_2_n_1                                                                                                                                                                              | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/y_L2_20_0_V_write_s_fu_680[15]_i_1_n_1                                                                                                                                                       |                4 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/y_L2_13_0_V_write_s_fu_712[15]_i_2_n_1                                                                                                                                                                              | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/y_L2_13_0_V_write_s_fu_712[15]_i_1_n_1                                                                                                                                                       |                5 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/y_L2_14_1_V_write_s_fu_744                                                                                                                                                                                          | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/y_L2_14_1_V_write_s_fu_744[15]_i_1_n_1                                                                                                                                                       |                4 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/y_L2_13_1_V_write_s_fu_724                                                                                                                                                                                          | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/y_L2_13_1_V_write_s_fu_724[15]_i_1_n_1                                                                                                                                                       |                5 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/y_L2_1_0_V_write_a_fu_780[15]_i_2_n_1                                                                                                                                                                               | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/y_L2_1_0_V_write_a_fu_780[15]_i_1_n_1                                                                                                                                                        |                3 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/y_L2_16_1_V_write_s_fu_720                                                                                                                                                                                          | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/y_L2_16_1_V_write_s_fu_720[15]_i_1_n_1                                                                                                                                                       |                5 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/y_L2_11_1_V_write_s_fu_676                                                                                                                                                                                          | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/y_L2_11_1_V_write_s_fu_676[15]_i_1_n_1                                                                                                                                                       |                4 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/y_L2_12_1_V_write_s_fu_700                                                                                                                                                                                          | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/y_L2_12_1_V_write_s_fu_700[15]_i_1_n_1                                                                                                                                                       |                5 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/y_L2_8_1_V_write_a_fu_748                                                                                                                                                                                           | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/y_L2_8_1_V_write_a_fu_748[15]_i_1_n_1                                                                                                                                                        |                3 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/y_L2_5_0_V_write_a_fu_788[15]_i_2_n_1                                                                                                                                                                               | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/y_L2_5_0_V_write_a_fu_788[15]_i_1_n_1                                                                                                                                                        |                5 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/y_L2_9_0_V_write_a_fu_616[15]_i_2_n_1                                                                                                                                                                               | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/y_L2_9_0_V_write_a_fu_616[15]_i_1_n_1                                                                                                                                                        |                3 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/y_L2_6_0_V_write_a_fu_776[15]_i_2_n_1                                                                                                                                                                               | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/y_L2_6_0_V_write_a_fu_776[15]_i_1_n_1                                                                                                                                                        |                3 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/y_L2_3_1_V_write_a_fu_808                                                                                                                                                                                           | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/y_L2_3_1_V_write_a_fu_808[15]_i_1_n_1                                                                                                                                                        |                4 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/y_L2_24_0_V_write_s_fu_632[15]_i_2_n_1                                                                                                                                                                              | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/y_L2_24_0_V_write_s_fu_632[15]_i_1_n_1                                                                                                                                                       |                3 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/y_L2_2_0_V_write_a_fu_804[15]_i_2_n_1                                                                                                                                                                               | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/y_L2_2_0_V_write_a_fu_804[15]_i_1_n_1                                                                                                                                                        |                4 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/y_L2_25_1_V_write_s_fu_612                                                                                                                                                                                          | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/y_L2_25_1_V_write_s_fu_612[15]_i_1_n_1                                                                                                                                                       |                6 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/y_L2_4_0_V_write_a_fu_800[15]_i_2_n_1                                                                                                                                                                               | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/y_L2_4_0_V_write_a_fu_800[15]_i_1_n_1                                                                                                                                                        |                5 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/y_L2_5_1_V_write_a_fu_784                                                                                                                                                                                           | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/y_L2_5_1_V_write_a_fu_784[15]_i_1_n_1                                                                                                                                                        |                4 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/y_L2_6_1_V_write_a_fu_772                                                                                                                                                                                           | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/y_L2_6_1_V_write_a_fu_772[15]_i_1_n_1                                                                                                                                                        |                5 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/y_L2_23_0_V_write_s_fu_644[15]_i_2_n_1                                                                                                                                                                              | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/y_L2_23_0_V_write_s_fu_644[15]_i_1_n_1                                                                                                                                                       |                2 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/y_L2_2_1_V_write_a_fu_816                                                                                                                                                                                           | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/y_L2_2_1_V_write_a_fu_816[15]_i_1_n_1                                                                                                                                                        |                4 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/y_L2_3_0_V_write_a_fu_812[15]_i_2_n_1                                                                                                                                                                               | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/y_L2_3_0_V_write_a_fu_812[15]_i_1_n_1                                                                                                                                                        |                4 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/y_L2_7_1_V_write_a_fu_760                                                                                                                                                                                           | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/y_L2_7_1_V_write_a_fu_760[15]_i_1_n_1                                                                                                                                                        |                4 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/y_L2_9_1_V_write_a_fu_628                                                                                                                                                                                           | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/y_L2_9_1_V_write_a_fu_628[15]_i_1_n_1                                                                                                                                                        |                5 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/y_L2_25_0_V_write_s_fu_620[15]_i_2_n_1                                                                                                                                                                              | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/y_L2_25_0_V_write_s_fu_620[15]_i_1_n_1                                                                                                                                                       |                3 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/y_L2_8_0_V_write_a_fu_752[15]_i_2_n_1                                                                                                                                                                               | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/y_L2_8_0_V_write_a_fu_752[15]_i_1_n_1                                                                                                                                                        |                4 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/y_L2_24_1_V_write_s_fu_624                                                                                                                                                                                          | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/y_L2_24_1_V_write_s_fu_624[15]_i_1_n_1                                                                                                                                                       |                5 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/y_L2_23_1_V_write_s_fu_636                                                                                                                                                                                          | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/y_L2_23_1_V_write_s_fu_636[15]_i_1_n_1                                                                                                                                                       |                3 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/y_L2_4_1_V_write_a_fu_796                                                                                                                                                                                           | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/y_L2_4_1_V_write_a_fu_796[15]_i_1_n_1                                                                                                                                                        |                3 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/y_L2_7_0_V_write_a_fu_764[15]_i_2_n_1                                                                                                                                                                               | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/y_L2_7_0_V_write_a_fu_764[15]_i_1_n_1                                                                                                                                                        |                3 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/norm_data_4_0_V_wr_fu_484                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                3 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/norm_data_2_1_V_wr_fu_448                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                4 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/norm_data_42_1_V_w_fu_256                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                4 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/norm_data_40_0_V_w_fu_272                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                4 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/norm_data_7_1_V_wr_fu_540                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                5 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/norm_data_38_1_V_w_fu_236                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                6 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/norm_data_42_0_V_w_fu_264                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                5 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/norm_data_47_0_V_w_fu_204                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                4 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/norm_data_49_1_V_w_fu_172                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                5 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/norm_data_37_0_V_w_fu_200                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                3 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/SS[0]                                                                                                                                                     |                4 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/norm_data_32_1_V_w_fu_308                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                3 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/norm_data_39_0_V_w_fu_248                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                4 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/norm_data_5_0_V_wr_fu_508                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                4 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/norm_data_31_0_V_w_fu_328                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |                3 |             16 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                   |                9 |             17 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                |                                                                                                                                                                                                                                                      |                3 |             17 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/L1_BIAS_V_U/L2_wlo_166_L1_BIAfYi_rom_U/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                      |                7 |             17 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                           | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/SS[0]                                                                                                                                                     |                6 |             17 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                                                                                                                                 |                                                                                                                                                                                                                                                      |                8 |             17 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/E[0]                                                                                                                                                                      | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                               |                3 |             19 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                   |                                                                                                                                                                                                                                                      |                3 |             20 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.s_axi_arcache_d                                                                                                                                              |                                                                                                                                                                                                                                                      |                8 |             21 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.cnt_i_reg[3]                                          | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1                                                                           |                3 |             21 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                                                                                                                                 |                                                                                                                                                                                                                                                      |                8 |             21 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U7/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]                                                                                        |                8 |             22 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U6/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]                                                                                        |                7 |             22 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U5/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]                                                                                        |                7 |             22 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U4/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]                                                                                        |                7 |             22 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U9/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]                                                                                        |                7 |             22 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fdivkbM_U10/LS_estimator_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/state_op[1]                                                                                                             |                7 |             22 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U8/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]                                                                                        |               10 |             22 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                                     | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0                              |                5 |             22 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fdivkbM_U11/LS_estimator_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/state_op[1]                                                                                                             |                7 |             22 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                              | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                           |                4 |             22 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]         | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                   |                6 |             23 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]           |                6 |             23 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                          | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]           |                6 |             23 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                  | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                   |                6 |             23 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                              |                                                                                                                                                                                                                                                      |                3 |             24 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                        | design_LSDNN_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                       |                9 |             24 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                        | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                       |                8 |             24 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                        | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                       |               11 |             24 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                       | design_LSDNN_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                      |                7 |             24 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                       | design_LSDNN_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                      |                8 |             24 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                       |                8 |             25 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/DNN_out_V_data_1_load_B                                                                                                                                                                                                                   | design_LSDNN_i/DNN_wlo_166_0/inst/grp_reconstruct_complex_s_fu_970/icmp_ln935_1_reg_797_pp0_iter3_reg_reg[0]_1                                                                                                                                       |                6 |             26 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                   |               11 |             26 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/DNN_out_V_data_1_load_B                                                                                                                                                                                                                   | design_LSDNN_i/DNN_wlo_166_0/inst/grp_reconstruct_complex_s_fu_970/icmp_ln935_reg_775_pp0_iter3_reg_reg[0]_1                                                                                                                                         |                8 |             26 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/DNN_out_V_data_1_payload_A[59]_i_1_n_1                                                                                                                                                                                                    | design_LSDNN_i/DNN_wlo_166_0/inst/grp_reconstruct_complex_s_fu_970/icmp_ln935_1_reg_797_pp0_iter3_reg_reg[0]_0                                                                                                                                       |                5 |             26 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/DNN_out_V_data_1_payload_A[59]_i_1_n_1                                                                                                                                                                                                    | design_LSDNN_i/DNN_wlo_166_0/inst/grp_reconstruct_complex_s_fu_970/icmp_ln935_reg_775_pp0_iter3_reg_reg[0]_0                                                                                                                                         |                7 |             26 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/ap_CS_fsm_pp0_stage1                                                                                                                                                                                                | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/select_ln935_reg_10199                                                                                                                                                                       |                8 |             27 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                            |                                                                                                                                                                                                                                                      |                5 |             28 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]                                                                                                                              |                                                                                                                                                                                                                                                      |                5 |             28 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/Q[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                      |               11 |             28 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                              | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/SR[0]                  |                8 |             28 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                     |                                                                                                                                                                                                                                                      |                4 |             28 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_1                                                                                                                                               |                6 |             29 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                              | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/SS[0]                                                                                                                                                     |                7 |             29 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/SS[0]                                                                                                                                                     |               10 |             30 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/ap_CS_fsm_pp0_stage3                                                                                                                                                                                                | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_fcmp_bWr_U13/DNN_wlo_166_ap_fcmp_0_no_dsp_32_u/SR[0]                                                                                                                             |               11 |             31 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                |                                                                                                                                                                                                                                                      |                5 |             32 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                                                                                      |                                                                                                                                                                                                                                                      |               11 |             32 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                             |               11 |             32 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                            |                                                                                                                                                                                                                                                      |                6 |             32 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0[0]                                                                                                                                                       | design_LSDNN_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                            |               11 |             32 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                       | design_LSDNN_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                            |               13 |             32 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                         | design_LSDNN_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                            |                7 |             32 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                         |                                                                                                                                                                                                                                                      |                8 |             32 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/E[0]                                                                                                                                                                             | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/SS[0]                                                                                                                                                     |                9 |             32 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                                                                                      |                                                                                                                                                                                                                                                      |               13 |             33 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                            | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/SS[0]                                                                                                                                                     |               11 |             33 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_reconstruct_complex_s_fu_970/icmp_ln935_1_reg_7970                                                                                                                                                                                    |                                                                                                                                                                                                                                                      |               10 |             34 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/E[0]                                                                                                                                                  | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                      |                9 |             35 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                  | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/SR[0]                                                                                                                          |                8 |             36 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/ap_CS_fsm_pp0_stage2                                                                                                                                                                                                |                                                                                                                                                                                                                                                      |               17 |             37 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_separate_complex_wlo_fu_961/and_ln603_1_reg_8820                                                                                                                                                                                      |                                                                                                                                                                                                                                                      |               15 |             38 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/ap_CS_fsm_pp0_stage1                                                                                                                                                                                                |                                                                                                                                                                                                                                                      |               16 |             41 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                               |               17 |             41 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                               |                                                                                                                                                                                                                                                      |                6 |             44 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                       | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                            |               10 |             44 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                         |                                                                                                                                                                                                                                                      |                9 |             44 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                             |                                                                                                                                                                                                                                                      |                6 |             44 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                      |                9 |             44 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/LS_estimator_0/inst/ap_rst_n_inv                                                                                                                                                                                                      |               14 |             44 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                      |                8 |             44 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                         |                                                                                                                                                                                                                                                      |               10 |             44 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                      |               10 |             45 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                              |                                                                                                                                                                                                                                                      |                9 |             45 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                       |                                                                                                                                                                                                                                                      |                8 |             45 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                      |               10 |             45 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                              |                                                                                                                                                                                                                                                      |                8 |             45 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                              |                                                                                                                                                                                                                                                      |                9 |             45 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1_n_0                                                                                                | design_LSDNN_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_2                                                                                                                                               |                9 |             47 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                               | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                            |                7 |             47 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                               | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                         |                8 |             47 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1__0_n_0                                                                                             | design_LSDNN_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_1                                                                                                                                               |                9 |             47 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                                | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                               |               10 |             48 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/E[0]                                                                                                                                                          | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                               |               11 |             48 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                               |                                                                                                                                                                                                                                                      |               10 |             49 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                      |               12 |             49 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                               |                                                                                                                                                                                                                                                      |                7 |             49 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                      |               11 |             49 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                                                                      |               12 |             54 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_reconstruct_complex_s_fu_970/ap_block_pp0_stage0_subdone                                                                                                                                                                              |                                                                                                                                                                                                                                                      |               20 |             54 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                    |                                                                                                                                                                                                                                                      |               10 |             54 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                   |               25 |             55 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/zext_ln642_reg_3226_reg0                                                                                                                                                                                            |                                                                                                                                                                                                                                                      |               21 |             56 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i                                                                                                                                                      |                                                                                                                                                                                                                                                      |               18 |             59 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                        | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                   |               20 |             64 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/LS_estimator_0/inst/complex_M_real_writ_reg_744[31]_i_1_n_4                                                                                                                                                                                                  |                                                                                                                                                                                                                                                      |               15 |             64 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                  |                                                                                                                                                                                                                                                      |               23 |             64 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                            | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                               |               15 |             64 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/LS_stream_V_data_0_load_B                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                      |               14 |             64 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/LS_estimator_0/inst/in_stream_V_data_0_load_A                                                                                                                                                                                                                |                                                                                                                                                                                                                                                      |               29 |             64 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/LS_estimator_0/inst/out_stream_V_data_1_load_B                                                                                                                                                                                                               |                                                                                                                                                                                                                                                      |               16 |             64 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                        |                                                                                                                                                                                                                                                      |               23 |             64 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i                                                                                                                                                      |                                                                                                                                                                                                                                                      |               24 |             64 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_m_valid_dup_reg[0]             |                                                                                                                                                                                                                                                      |               26 |             64 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/LS_stream_V_data_0_payload_A[63]_i_1_n_1                                                                                                                                                                                                  |                                                                                                                                                                                                                                                      |               19 |             64 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/LS_estimator_0/inst/in_stream_V_data_0_load_B                                                                                                                                                                                                                |                                                                                                                                                                                                                                                      |               13 |             64 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__2_n_0                                                                                                                                        |                                                                                                                                                                                                                                                      |               22 |             64 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/LS_estimator_0/inst/out_stream_V_data_1_load_A                                                                                                                                                                                                               |                                                                                                                                                                                                                                                      |               18 |             64 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1120]_i_2_n_0                                                                                                                                                                                | design_LSDNN_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1120]_i_1_n_0                                                                                                                                                         |               17 |             66 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                               |                                                                                                                                                                                                                                                      |               22 |             67 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                      |               12 |             67 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                |                                                                                                                                                                                                                                                      |               12 |             67 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                        | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                 |               14 |             69 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                               |               28 |             70 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe[1][137]_i_1_n_0                                                                                                                             |               16 |             71 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_out_reg_1[0]                                                                         | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out[63]_i_1__3_n_0                                                                                                |               25 |             73 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                      |               13 |             73 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                         | design_LSDNN_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                  |               14 |             73 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                               |                                                                                                                                                                                                                                                      |               13 |             73 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer[2056]_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                      |               15 |             73 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                |                                                                                                                                                                                                                                                      |               13 |             73 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                       | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                               |               27 |             73 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_separate_complex_wlo_fu_961/DNN_wlo_166_fpextbkb_U1/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                      |               22 |             74 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                        | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                 |               16 |             74 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_separate_complex_wlo_fu_961/p_17_in                                                                                                                                                                                                   |                                                                                                                                                                                                                                                      |               31 |             74 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/s_sc_recv[0]                                                                      |               18 |             76 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                        | design_LSDNN_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                 |               14 |             77 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_m_valid_dup_reg[0]                                                                                                                                                       | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                               |               33 |             78 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                   | design_LSDNN_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                               |               24 |             78 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                         | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                  |               15 |             78 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                         | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                  |               15 |             78 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/ap_CS_fsm_pp0_stage0                                                                                                                                                                                                |                                                                                                                                                                                                                                                      |               27 |             79 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_LSDNN_i/DNN_wlo_166_0/inst/grp_normalize_wlo_166_fu_789/SR[0]                                                                                                                                                                                 |               31 |             82 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                         | design_LSDNN_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                  |               15 |             82 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                        | design_LSDNN_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                 |               16 |             83 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/LS_estimator_0/inst/tmp_2_i_i_reg_728[31]_i_1_n_4                                                                                                                                                                                                            |                                                                                                                                                                                                                                                      |               20 |             95 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                             |                                                                                                                                                                                                                                                      |               12 |             96 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                            |                                                                                                                                                                                                                                                      |               12 |             96 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                            |                                                                                                                                                                                                                                                      |               12 |             96 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                             |                                                                                                                                                                                                                                                      |               12 |             96 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                             |                                                                                                                                                                                                                                                      |               13 |            104 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                            |                                                                                                                                                                                                                                                      |               13 |            104 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                            |                                                                                                                                                                                                                                                      |               13 |            104 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                             |                                                                                                                                                                                                                                                      |               13 |            104 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/LS_estimator_0/inst/tmp_i_i_reg_698[31]_i_1_n_4                                                                                                                                                                                                              |                                                                                                                                                                                                                                                      |               54 |            190 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 | design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/ap_CS_fsm_pp0_stage0                                                                                                                                                                                                |                                                                                                                                                                                                                                                      |               86 |            197 |
|  design_LSDNN_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                      |              976 |           3410 |
+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


