Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.2 (lin64) Build 2615518 Fri Aug  9 15:53:29 MDT 2019
| Date         : Wed Jan 22 15:05:02 2020
| Host         : eecs-digital-17 running 64-bit Ubuntu 14.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.993     -105.762                     40                 1535        0.100        0.000                      0                 1535        3.000        0.000                       0                   562  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
clkdivider/inst/clk_in1   {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_final  {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_final  {0.000 25.000}     50.000          20.000          
sys_clk_pin               {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clkdivider/inst/clk_in1                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_final        0.637        0.000                      0                 1447        0.100        0.000                      0                 1447        7.192        0.000                       0                   517  
  clkfbout_clk_wiz_final                                                                                                                                                   47.845        0.000                       0                     3  
sys_clk_pin                     5.442        0.000                      0                   48        0.246        0.000                      0                   48        4.500        0.000                       0                    41  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_final  sys_clk_pin                  -2.993     -105.762                     40                   40        0.742        0.000                      0                   40  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clkdivider/inst/clk_in1
  To Clock:  clkdivider/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkdivider/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkdivider/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_final
  To Clock:  clk_out1_clk_wiz_final

Setup :            0  Failing Endpoints,  Worst Slack        0.637ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.637ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        14.270ns  (logic 8.498ns (59.550%)  route 5.772ns (40.450%))
  Logic Levels:           11  (CARRY4=7 DSP48E1=1 LUT1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.634ns = ( 17.018 - 15.385 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=515, routed)         1.612     1.614    xvga1/clk_out1
    SLICE_X57Y69         FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.456     2.070 r  xvga1/vcount_out_reg[1]/Q
                         net (fo=59, routed)          0.701     2.772    xvga1/vcount[1]
    SLICE_X57Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     3.446 r  xvga1/image_addr0_i_3__3/CO[3]
                         net (fo=1, routed)           0.000     3.446    xvga1/image_addr0_i_3__3_n_0
    SLICE_X57Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.560 r  xvga1/image_addr0_i_2__3/CO[3]
                         net (fo=1, routed)           0.009     3.569    xvga1/image_addr0_i_2__3_n_0
    SLICE_X57Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.903 r  xvga1/image_addr0_i_1__3/O[1]
                         net (fo=1, routed)           0.756     4.659    p1_hundred_score/A[9]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[9]_P[7])
                                                      4.020     8.679 r  p1_hundred_score/image_addr0/P[7]
                         net (fo=1, routed)           0.938     9.616    p1_hundred_score/image_addr0_n_98
    SLICE_X60Y77         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.668    10.284 r  p1_hundred_score/num_i_31__3/O[2]
                         net (fo=1, routed)           0.721    11.005    xvga1/num_i_22__3_0[2]
    SLICE_X62Y82         LUT2 (Prop_lut2_I1_O)        0.301    11.306 r  xvga1/num_i_29__3/O
                         net (fo=1, routed)           0.000    11.306    xvga1/num_i_29__3_n_0
    SLICE_X62Y82         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.884 f  xvga1/num_i_22__3/O[2]
                         net (fo=1, routed)           0.750    12.634    p1_hundred_score/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_0[2]
    SLICE_X65Y89         LUT1 (Prop_lut1_I0_O)        0.301    12.935 r  p1_hundred_score/num_i_10__3/O
                         net (fo=1, routed)           0.000    12.935    p1_hundred_score/num_i_10__3_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.336 r  p1_hundred_score/num_i_2__3/CO[3]
                         net (fo=1, routed)           0.000    13.336    p1_hundred_score/num_i_2__3_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    13.684 f  p1_hundred_score/num_i_1__3/O[1]
                         net (fo=7, routed)           1.049    14.733    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X74Y88         LUT3 (Prop_lut3_I1_O)        0.303    15.036 r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           0.849    15.885    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X3Y16         RAMB36E1                                     r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=515, routed)         1.631    17.018    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y16         RAMB36E1                                     r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.079    17.097    
                         clock uncertainty           -0.132    16.965    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    16.522    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.522    
                         arrival time                         -15.885    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.647ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        14.088ns  (logic 8.308ns (58.971%)  route 5.780ns (41.029%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=1 LUT1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 16.917 - 15.385 ) 
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=515, routed)         1.603     1.605    xvga1/clk_out1
    SLICE_X55Y74         FDRE                                         r  xvga1/vcount_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y74         FDRE (Prop_fdre_C_Q)         0.419     2.024 r  xvga1/vcount_out_reg[4]/Q
                         net (fo=50, routed)          0.733     2.758    xvga1/vcount[4]
    SLICE_X57Y71         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.701     3.459 r  xvga1/image_addr0_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.459    xvga1/image_addr0_i_2_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.793 r  xvga1/image_addr0_i_1/O[1]
                         net (fo=1, routed)           0.523     4.316    p1_ones_score/A[9]
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_A[9]_P[7])
                                                      4.020     8.336 r  p1_ones_score/image_addr0/P[7]
                         net (fo=1, routed)           0.782     9.118    p1_ones_score/image_addr0_n_98
    SLICE_X55Y72         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671     9.789 r  p1_ones_score/num_i_31/O[2]
                         net (fo=1, routed)           0.443    10.232    xvga1/num_i_22_0[2]
    SLICE_X53Y73         LUT2 (Prop_lut2_I1_O)        0.302    10.534 r  xvga1/num_i_29/O
                         net (fo=1, routed)           0.000    10.534    xvga1/num_i_29_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.174 f  xvga1/num_i_22/O[3]
                         net (fo=1, routed)           0.609    11.784    p1_ones_score/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2][3]
    SLICE_X54Y75         LUT1 (Prop_lut1_I0_O)        0.306    12.090 r  p1_ones_score/num_i_9/O
                         net (fo=1, routed)           0.000    12.090    p1_ones_score/num_i_9_n_0
    SLICE_X54Y75         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    12.698 f  p1_ones_score/num_i_1/O[3]
                         net (fo=7, routed)           1.473    14.171    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X62Y91         LUT3 (Prop_lut3_I1_O)        0.307    14.478 r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           1.216    15.694    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y22         RAMB36E1                                     r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=515, routed)         1.529    16.917    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y22         RAMB36E1                                     r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.001    16.916    
                         clock uncertainty           -0.132    16.783    
    RAMB36_X1Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    16.340    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.340    
                         arrival time                         -15.694    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.693ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        14.230ns  (logic 8.308ns (58.384%)  route 5.922ns (41.616%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=1 LUT1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.712ns = ( 17.097 - 15.385 ) 
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=515, routed)         1.603     1.605    xvga1/clk_out1
    SLICE_X55Y74         FDRE                                         r  xvga1/vcount_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y74         FDRE (Prop_fdre_C_Q)         0.419     2.024 r  xvga1/vcount_out_reg[4]/Q
                         net (fo=50, routed)          0.733     2.758    xvga1/vcount[4]
    SLICE_X57Y71         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.701     3.459 r  xvga1/image_addr0_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.459    xvga1/image_addr0_i_2_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.793 r  xvga1/image_addr0_i_1/O[1]
                         net (fo=1, routed)           0.523     4.316    p1_ones_score/A[9]
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_A[9]_P[7])
                                                      4.020     8.336 r  p1_ones_score/image_addr0/P[7]
                         net (fo=1, routed)           0.782     9.118    p1_ones_score/image_addr0_n_98
    SLICE_X55Y72         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671     9.789 r  p1_ones_score/num_i_31/O[2]
                         net (fo=1, routed)           0.443    10.232    xvga1/num_i_22_0[2]
    SLICE_X53Y73         LUT2 (Prop_lut2_I1_O)        0.302    10.534 r  xvga1/num_i_29/O
                         net (fo=1, routed)           0.000    10.534    xvga1/num_i_29_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.174 f  xvga1/num_i_22/O[3]
                         net (fo=1, routed)           0.609    11.784    p1_ones_score/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2][3]
    SLICE_X54Y75         LUT1 (Prop_lut1_I0_O)        0.306    12.090 r  p1_ones_score/num_i_9/O
                         net (fo=1, routed)           0.000    12.090    p1_ones_score/num_i_9_n_0
    SLICE_X54Y75         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    12.698 f  p1_ones_score/num_i_1/O[3]
                         net (fo=7, routed)           1.734    14.431    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X62Y59         LUT3 (Prop_lut3_I0_O)        0.307    14.738 r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1/O
                         net (fo=1, routed)           1.097    15.835    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y8          RAMB36E1                                     r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=515, routed)         1.709    17.097    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.007    17.104    
                         clock uncertainty           -0.132    16.972    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    16.529    p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.529    
                         arrival time                         -15.835    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.718ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        14.183ns  (logic 8.436ns (59.480%)  route 5.747ns (40.520%))
  Logic Levels:           11  (CARRY4=7 DSP48E1=1 LUT1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.627ns = ( 17.011 - 15.385 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=515, routed)         1.612     1.614    xvga1/clk_out1
    SLICE_X57Y69         FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.456     2.070 r  xvga1/vcount_out_reg[1]/Q
                         net (fo=59, routed)          1.244     3.314    xvga1/vcount[1]
    SLICE_X68Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     3.988 r  xvga1/image_addr0_i_3__4/CO[3]
                         net (fo=1, routed)           0.000     3.988    xvga1/image_addr0_i_3__4_n_0
    SLICE_X68Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.102 r  xvga1/image_addr0_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     4.102    xvga1/image_addr0_i_2__4_n_0
    SLICE_X68Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.341 r  xvga1/image_addr0_i_1__4/O[2]
                         net (fo=5, routed)           0.988     5.329    p2_hundred_score/A[10]
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_A[14]_P[7])
                                                      4.019     9.348 r  p2_hundred_score/image_addr0/P[7]
                         net (fo=1, routed)           0.693    10.041    p2_hundred_score/image_addr0_n_98
    SLICE_X78Y77         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.668    10.709 r  p2_hundred_score/num_i_29__4/O[2]
                         net (fo=1, routed)           0.574    11.284    xvga1/num_i_11__4_0[2]
    SLICE_X77Y78         LUT2 (Prop_lut2_I1_O)        0.301    11.585 r  xvga1/num_i_23__4/O
                         net (fo=1, routed)           0.000    11.585    xvga1/num_i_23__4_n_0
    SLICE_X77Y78         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.225 f  xvga1/num_i_11__4/O[3]
                         net (fo=1, routed)           0.316    12.540    p2_hundred_score/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[3]
    SLICE_X76Y77         LUT1 (Prop_lut1_I0_O)        0.306    12.846 r  p2_hundred_score/num_i_9__4/O
                         net (fo=1, routed)           0.000    12.846    p2_hundred_score/num_i_9__4_n_0
    SLICE_X76Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.222 r  p2_hundred_score/num_i_2__4/CO[3]
                         net (fo=1, routed)           0.000    13.222    p2_hundred_score/num_i_2__4_n_0
    SLICE_X76Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    13.559 f  p2_hundred_score/num_i_1__4/O[1]
                         net (fo=7, routed)           0.786    14.345    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X73Y77         LUT3 (Prop_lut3_I0_O)        0.306    14.651 r  p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3/O
                         net (fo=1, routed)           1.146    15.797    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X2Y12         RAMB36E1                                     r  p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=515, routed)         1.624    17.011    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.079    17.090    
                         clock uncertainty           -0.132    16.958    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    16.515    p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.515    
                         arrival time                         -15.797    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.756ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        14.066ns  (logic 8.667ns (61.619%)  route 5.399ns (38.381%))
  Logic Levels:           12  (CARRY4=8 DSP48E1=1 LUT1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.548ns = ( 16.932 - 15.385 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=515, routed)         1.612     1.614    xvga1/clk_out1
    SLICE_X57Y69         FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.456     2.070 r  xvga1/vcount_out_reg[1]/Q
                         net (fo=59, routed)          0.877     2.947    xvga1/vcount[1]
    SLICE_X56Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     3.604 r  xvga1/image_addr0_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     3.604    xvga1/image_addr0_i_3__0_n_0
    SLICE_X56Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.721 r  xvga1/image_addr0_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     3.721    xvga1/image_addr0_i_2__0_n_0
    SLICE_X56Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.044 r  xvga1/image_addr0_i_1__0/O[1]
                         net (fo=1, routed)           0.524     4.568    p2_ones_score/A[9]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[9]_P[8])
                                                      4.023     8.591 r  p2_ones_score/image_addr0/P[8]
                         net (fo=2, routed)           0.885     9.476    p2_ones_score/image_addr0_n_97
    SLICE_X58Y72         LUT2 (Prop_lut2_I0_O)        0.124     9.600 r  p2_ones_score/num_i_35__0/O
                         net (fo=1, routed)           0.000     9.600    p2_ones_score/num_i_35__0_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.133 r  p2_ones_score/num_i_28__0/CO[3]
                         net (fo=1, routed)           0.000    10.133    p2_ones_score/num_i_28__0_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.352 r  p2_ones_score/num_i_20__0/O[0]
                         net (fo=1, routed)           0.488    10.840    xvga1/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[0]
    SLICE_X59Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.696    11.536 r  xvga1/num_i_11__0/CO[3]
                         net (fo=1, routed)           0.000    11.536    p2_ones_score/CO[0]
    SLICE_X59Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.870 f  p2_ones_score/num_i_19__0/O[1]
                         net (fo=1, routed)           0.570    12.440    p2_ones_score/num_i_19__0_n_6
    SLICE_X61Y69         LUT1 (Prop_lut1_I0_O)        0.303    12.743 r  p2_ones_score/num_i_7__0/O
                         net (fo=1, routed)           0.000    12.743    p2_ones_score/num_i_7__0_n_0
    SLICE_X61Y69         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.323 f  p2_ones_score/num_i_1__0/O[2]
                         net (fo=7, routed)           0.936    14.259    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X62Y67         LUT3 (Prop_lut3_I0_O)        0.302    14.561 r  p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1/O
                         net (fo=1, routed)           1.118    15.680    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y10         RAMB36E1                                     r  p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=515, routed)         1.545    16.932    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.079    17.011    
                         clock uncertainty           -0.132    16.879    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    16.436    p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.436    
                         arrival time                         -15.680    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.779ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        14.036ns  (logic 8.482ns (60.432%)  route 5.554ns (39.568%))
  Logic Levels:           11  (CARRY4=7 DSP48E1=1 LUT1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.621ns = ( 17.006 - 15.385 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=515, routed)         1.612     1.614    xvga1/clk_out1
    SLICE_X57Y69         FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.456     2.070 r  xvga1/vcount_out_reg[1]/Q
                         net (fo=59, routed)          0.701     2.772    xvga1/vcount[1]
    SLICE_X57Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     3.446 r  xvga1/image_addr0_i_3__3/CO[3]
                         net (fo=1, routed)           0.000     3.446    xvga1/image_addr0_i_3__3_n_0
    SLICE_X57Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.560 r  xvga1/image_addr0_i_2__3/CO[3]
                         net (fo=1, routed)           0.009     3.569    xvga1/image_addr0_i_2__3_n_0
    SLICE_X57Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.903 r  xvga1/image_addr0_i_1__3/O[1]
                         net (fo=1, routed)           0.756     4.659    p1_hundred_score/A[9]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[9]_P[7])
                                                      4.020     8.679 r  p1_hundred_score/image_addr0/P[7]
                         net (fo=1, routed)           0.938     9.616    p1_hundred_score/image_addr0_n_98
    SLICE_X60Y77         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.668    10.284 r  p1_hundred_score/num_i_31__3/O[2]
                         net (fo=1, routed)           0.721    11.005    xvga1/num_i_22__3_0[2]
    SLICE_X62Y82         LUT2 (Prop_lut2_I1_O)        0.301    11.306 r  xvga1/num_i_29__3/O
                         net (fo=1, routed)           0.000    11.306    xvga1/num_i_29__3_n_0
    SLICE_X62Y82         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.884 f  xvga1/num_i_22__3/O[2]
                         net (fo=1, routed)           0.750    12.634    p1_hundred_score/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_0[2]
    SLICE_X65Y89         LUT1 (Prop_lut1_I0_O)        0.301    12.935 r  p1_hundred_score/num_i_10__3/O
                         net (fo=1, routed)           0.000    12.935    p1_hundred_score/num_i_10__3_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.336 r  p1_hundred_score/num_i_2__3/CO[3]
                         net (fo=1, routed)           0.000    13.336    p1_hundred_score/num_i_2__3_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    13.665 f  p1_hundred_score/num_i_1__3/O[3]
                         net (fo=7, routed)           0.843    14.508    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X68Y93         LUT3 (Prop_lut3_I0_O)        0.306    14.814 r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1/O
                         net (fo=1, routed)           0.836    15.650    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X2Y20         RAMB36E1                                     r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=515, routed)         1.618    17.006    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y20         RAMB36E1                                     r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.001    17.005    
                         clock uncertainty           -0.132    16.872    
    RAMB36_X2Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    16.429    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.429    
                         arrival time                         -15.650    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.808ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        13.921ns  (logic 8.482ns (60.932%)  route 5.439ns (39.068%))
  Logic Levels:           11  (CARRY4=7 DSP48E1=1 LUT1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.535ns = ( 16.920 - 15.385 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=515, routed)         1.612     1.614    xvga1/clk_out1
    SLICE_X57Y69         FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.456     2.070 r  xvga1/vcount_out_reg[1]/Q
                         net (fo=59, routed)          0.701     2.772    xvga1/vcount[1]
    SLICE_X57Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     3.446 r  xvga1/image_addr0_i_3__3/CO[3]
                         net (fo=1, routed)           0.000     3.446    xvga1/image_addr0_i_3__3_n_0
    SLICE_X57Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.560 r  xvga1/image_addr0_i_2__3/CO[3]
                         net (fo=1, routed)           0.009     3.569    xvga1/image_addr0_i_2__3_n_0
    SLICE_X57Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.903 r  xvga1/image_addr0_i_1__3/O[1]
                         net (fo=1, routed)           0.756     4.659    p1_hundred_score/A[9]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[9]_P[7])
                                                      4.020     8.679 r  p1_hundred_score/image_addr0/P[7]
                         net (fo=1, routed)           0.938     9.616    p1_hundred_score/image_addr0_n_98
    SLICE_X60Y77         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.668    10.284 r  p1_hundred_score/num_i_31__3/O[2]
                         net (fo=1, routed)           0.721    11.005    xvga1/num_i_22__3_0[2]
    SLICE_X62Y82         LUT2 (Prop_lut2_I1_O)        0.301    11.306 r  xvga1/num_i_29__3/O
                         net (fo=1, routed)           0.000    11.306    xvga1/num_i_29__3_n_0
    SLICE_X62Y82         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.884 f  xvga1/num_i_22__3/O[2]
                         net (fo=1, routed)           0.750    12.634    p1_hundred_score/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_0[2]
    SLICE_X65Y89         LUT1 (Prop_lut1_I0_O)        0.301    12.935 r  p1_hundred_score/num_i_10__3/O
                         net (fo=1, routed)           0.000    12.935    p1_hundred_score/num_i_10__3_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.336 r  p1_hundred_score/num_i_2__3/CO[3]
                         net (fo=1, routed)           0.000    13.336    p1_hundred_score/num_i_2__3_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    13.665 r  p1_hundred_score/num_i_1__3/O[3]
                         net (fo=7, routed)           1.221    14.886    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X62Y107        LUT3 (Prop_lut3_I0_O)        0.306    15.192 r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__2/O
                         net (fo=1, routed)           0.343    15.535    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y21         RAMB36E1                                     r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=515, routed)         1.532    16.920    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y21         RAMB36E1                                     r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.001    16.919    
                         clock uncertainty           -0.132    16.786    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    16.343    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.343    
                         arrival time                         -15.535    
  -------------------------------------------------------------------
                         slack                                  0.808    

Slack (MET) :             0.818ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        14.094ns  (logic 8.521ns (60.459%)  route 5.573ns (39.541%))
  Logic Levels:           12  (CARRY4=8 DSP48E1=1 LUT1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.638ns = ( 17.022 - 15.385 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=515, routed)         1.612     1.614    xvga1/clk_out1
    SLICE_X57Y69         FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.456     2.070 r  xvga1/vcount_out_reg[1]/Q
                         net (fo=59, routed)          0.996     3.066    xvga1/vcount[1]
    SLICE_X58Y75         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.586 r  xvga1/image_addr0_i_3__2/CO[3]
                         net (fo=1, routed)           0.000     3.586    xvga1/image_addr0_i_3__2_n_0
    SLICE_X58Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.703 r  xvga1/image_addr0_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.703    xvga1/image_addr0_i_2__2_n_0
    SLICE_X58Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.026 r  xvga1/image_addr0_i_1__2/O[1]
                         net (fo=1, routed)           0.596     4.622    p2_tens_score/A[9]
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_A[9]_P[8])
                                                      4.023     8.645 r  p2_tens_score/image_addr0/P[8]
                         net (fo=2, routed)           0.717     9.362    p2_tens_score/image_addr0_n_97
    SLICE_X59Y76         LUT2 (Prop_lut2_I0_O)        0.124     9.486 r  p2_tens_score/num_i_37__1/O
                         net (fo=1, routed)           0.000     9.486    p2_tens_score/num_i_37__1_n_0
    SLICE_X59Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.036 r  p2_tens_score/num_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    10.036    p2_tens_score/num_i_30__2_n_0
    SLICE_X59Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.258 r  p2_tens_score/num_i_22__2/O[0]
                         net (fo=1, routed)           0.621    10.879    xvga1/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[0]
    SLICE_X60Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675    11.554 r  xvga1/num_i_11__2/CO[3]
                         net (fo=1, routed)           0.009    11.563    p2_tens_score/CO[0]
    SLICE_X60Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.886 f  p2_tens_score/num_i_21__2/O[1]
                         net (fo=1, routed)           0.782    12.668    p2_tens_score/num_i_21__2_n_6
    SLICE_X63Y70         LUT1 (Prop_lut1_I0_O)        0.306    12.974 r  p2_tens_score/num_i_7__2/O
                         net (fo=1, routed)           0.000    12.974    p2_tens_score/num_i_7__2_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.554 f  p2_tens_score/num_i_1__2/O[2]
                         net (fo=7, routed)           0.910    14.463    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X72Y68         LUT3 (Prop_lut3_I1_O)        0.302    14.765 r  p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           0.943    15.708    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X3Y11         RAMB36E1                                     r  p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=515, routed)         1.635    17.022    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.079    17.101    
                         clock uncertainty           -0.132    16.969    
    RAMB36_X3Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    16.526    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.526    
                         arrival time                         -15.708    
  -------------------------------------------------------------------
                         slack                                  0.818    

Slack (MET) :             0.833ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        14.071ns  (logic 8.521ns (60.557%)  route 5.550ns (39.443%))
  Logic Levels:           12  (CARRY4=8 DSP48E1=1 LUT1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.630ns = ( 17.014 - 15.385 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=515, routed)         1.612     1.614    xvga1/clk_out1
    SLICE_X57Y69         FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.456     2.070 r  xvga1/vcount_out_reg[1]/Q
                         net (fo=59, routed)          0.996     3.066    xvga1/vcount[1]
    SLICE_X58Y75         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.586 r  xvga1/image_addr0_i_3__2/CO[3]
                         net (fo=1, routed)           0.000     3.586    xvga1/image_addr0_i_3__2_n_0
    SLICE_X58Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.703 r  xvga1/image_addr0_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     3.703    xvga1/image_addr0_i_2__2_n_0
    SLICE_X58Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.026 r  xvga1/image_addr0_i_1__2/O[1]
                         net (fo=1, routed)           0.596     4.622    p2_tens_score/A[9]
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_A[9]_P[8])
                                                      4.023     8.645 r  p2_tens_score/image_addr0/P[8]
                         net (fo=2, routed)           0.717     9.362    p2_tens_score/image_addr0_n_97
    SLICE_X59Y76         LUT2 (Prop_lut2_I0_O)        0.124     9.486 r  p2_tens_score/num_i_37__1/O
                         net (fo=1, routed)           0.000     9.486    p2_tens_score/num_i_37__1_n_0
    SLICE_X59Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.036 r  p2_tens_score/num_i_30__2/CO[3]
                         net (fo=1, routed)           0.000    10.036    p2_tens_score/num_i_30__2_n_0
    SLICE_X59Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.258 r  p2_tens_score/num_i_22__2/O[0]
                         net (fo=1, routed)           0.621    10.879    xvga1/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[0]
    SLICE_X60Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675    11.554 r  xvga1/num_i_11__2/CO[3]
                         net (fo=1, routed)           0.009    11.563    p2_tens_score/CO[0]
    SLICE_X60Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.886 f  p2_tens_score/num_i_21__2/O[1]
                         net (fo=1, routed)           0.782    12.668    p2_tens_score/num_i_21__2_n_6
    SLICE_X63Y70         LUT1 (Prop_lut1_I0_O)        0.306    12.974 r  p2_tens_score/num_i_7__2/O
                         net (fo=1, routed)           0.000    12.974    p2_tens_score/num_i_7__2_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.554 f  p2_tens_score/num_i_1__2/O[2]
                         net (fo=7, routed)           0.913    14.466    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[14]
    SLICE_X72Y68         LUT3 (Prop_lut3_I2_O)        0.302    14.768 r  p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           0.917    15.685    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0
    RAMB36_X2Y11         RAMB36E1                                     r  p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=515, routed)         1.627    17.014    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.079    17.093    
                         clock uncertainty           -0.132    16.961    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    16.518    p2_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.518    
                         arrival time                         -15.685    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.856ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        14.058ns  (logic 8.405ns (59.789%)  route 5.653ns (40.211%))
  Logic Levels:           11  (CARRY4=7 DSP48E1=1 LUT1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.640ns = ( 17.024 - 15.385 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=515, routed)         1.612     1.614    xvga1/clk_out1
    SLICE_X57Y69         FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.456     2.070 r  xvga1/vcount_out_reg[1]/Q
                         net (fo=59, routed)          0.701     2.772    xvga1/vcount[1]
    SLICE_X57Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     3.446 r  xvga1/image_addr0_i_3__3/CO[3]
                         net (fo=1, routed)           0.000     3.446    xvga1/image_addr0_i_3__3_n_0
    SLICE_X57Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.560 r  xvga1/image_addr0_i_2__3/CO[3]
                         net (fo=1, routed)           0.009     3.569    xvga1/image_addr0_i_2__3_n_0
    SLICE_X57Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.903 r  xvga1/image_addr0_i_1__3/O[1]
                         net (fo=1, routed)           0.756     4.659    p1_hundred_score/A[9]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[9]_P[7])
                                                      4.020     8.679 r  p1_hundred_score/image_addr0/P[7]
                         net (fo=1, routed)           0.938     9.616    p1_hundred_score/image_addr0_n_98
    SLICE_X60Y77         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.668    10.284 r  p1_hundred_score/num_i_31__3/O[2]
                         net (fo=1, routed)           0.721    11.005    xvga1/num_i_22__3_0[2]
    SLICE_X62Y82         LUT2 (Prop_lut2_I1_O)        0.301    11.306 r  xvga1/num_i_29__3/O
                         net (fo=1, routed)           0.000    11.306    xvga1/num_i_29__3_n_0
    SLICE_X62Y82         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.884 f  xvga1/num_i_22__3/O[2]
                         net (fo=1, routed)           0.750    12.634    p1_hundred_score/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_0[2]
    SLICE_X65Y89         LUT1 (Prop_lut1_I0_O)        0.301    12.935 r  p1_hundred_score/num_i_10__3/O
                         net (fo=1, routed)           0.000    12.935    p1_hundred_score/num_i_10__3_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.336 r  p1_hundred_score/num_i_2__3/CO[3]
                         net (fo=1, routed)           0.000    13.336    p1_hundred_score/num_i_2__3_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    13.592 r  p1_hundred_score/num_i_1__3/O[2]
                         net (fo=7, routed)           1.121    14.714    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[13]
    SLICE_X74Y92         LUT3 (Prop_lut3_I0_O)        0.302    15.016 r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           0.657    15.672    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0
    RAMB36_X3Y18         RAMB36E1                                     r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=515, routed)         1.637    17.024    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X3Y18         RAMB36E1                                     r  p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.079    17.103    
                         clock uncertainty           -0.132    16.971    
    RAMB36_X3Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    16.528    p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.528    
                         arrival time                         -15.672    
  -------------------------------------------------------------------
                         slack                                  0.856    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 move_player_1/game/p1_hp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_score/hp_old_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.555%)  route 0.279ns (66.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=515, routed)         0.555     0.557    move_player_1/game/clk_out1
    SLICE_X52Y68         FDRE                                         r  move_player_1/game/p1_hp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y68         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  move_player_1/game/p1_hp_reg[0]/Q
                         net (fo=13, routed)          0.279     0.977    p1_score/p1_hitpoints[0]
    SLICE_X50Y71         FDRE                                         r  p1_score/hp_old_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=515, routed)         0.821     0.823    p1_score/clk_out1
    SLICE_X50Y71         FDRE                                         r  p1_score/hp_old_reg[0]/C
                         clock pessimism             -0.005     0.818    
    SLICE_X50Y71         FDRE (Hold_fdre_C_D)         0.059     0.877    p1_score/hp_old_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.877    
                         arrival time                           0.977    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 move_player_1/game/p1_hp_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_score/interval_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.251ns (50.040%)  route 0.251ns (49.960%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=515, routed)         0.553     0.555    move_player_1/game/clk_out1
    SLICE_X52Y70         FDSE                                         r  move_player_1/game/p1_hp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y70         FDSE (Prop_fdse_C_Q)         0.141     0.696 r  move_player_1/game/p1_hp_reg[5]/Q
                         net (fo=15, routed)          0.251     0.946    p1_score/p1_hitpoints[5]
    SLICE_X51Y72         LUT2 (Prop_lut2_I1_O)        0.045     0.991 r  p1_score/interval[6]_i_3/O
                         net (fo=1, routed)           0.000     0.991    p1_score/interval[6]_i_3_n_0
    SLICE_X51Y72         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.056 r  p1_score/interval_reg[6]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.056    p1_score/interval0[5]
    SLICE_X51Y72         FDRE                                         r  p1_score/interval_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=515, routed)         0.820     0.822    p1_score/clk_out1
    SLICE_X51Y72         FDRE                                         r  p1_score/interval_reg[5]/C
                         clock pessimism             -0.005     0.817    
    SLICE_X51Y72         FDRE (Hold_fdre_C_D)         0.105     0.922    p1_score/interval_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.056    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 move_player_1/game/p1_hp_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_score/hp_old_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.141ns (30.042%)  route 0.328ns (69.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=515, routed)         0.553     0.555    move_player_1/game/clk_out1
    SLICE_X52Y70         FDSE                                         r  move_player_1/game/p1_hp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y70         FDSE (Prop_fdse_C_Q)         0.141     0.696 r  move_player_1/game/p1_hp_reg[5]/Q
                         net (fo=15, routed)          0.328     1.024    p1_score/p1_hitpoints[5]
    SLICE_X50Y72         FDRE                                         r  p1_score/hp_old_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=515, routed)         0.820     0.822    p1_score/clk_out1
    SLICE_X50Y72         FDRE                                         r  p1_score/hp_old_reg[5]/C
                         clock pessimism             -0.005     0.817    
    SLICE_X50Y72         FDRE (Hold_fdre_C_D)         0.052     0.869    p1_score/hp_old_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.869    
                         arrival time                           1.024    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 move_player_1/game/p1_hp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            p1_score/hp_old_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.151%)  route 0.343ns (70.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=515, routed)         0.555     0.557    move_player_1/game/clk_out1
    SLICE_X52Y68         FDRE                                         r  move_player_1/game/p1_hp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y68         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  move_player_1/game/p1_hp_reg[3]/Q
                         net (fo=16, routed)          0.343     1.040    p1_score/p1_hitpoints[3]
    SLICE_X50Y71         FDRE                                         r  p1_score/hp_old_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=515, routed)         0.821     0.823    p1_score/clk_out1
    SLICE_X50Y71         FDRE                                         r  p1_score/hp_old_reg[3]/C
                         clock pessimism             -0.005     0.818    
    SLICE_X50Y71         FDRE (Hold_fdre_C_D)         0.063     0.881    p1_score/hp_old_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           1.040    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 xvga1/hsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            hs_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=515, routed)         0.561     0.563    xvga1/clk_out1
    SLICE_X54Y58         FDRE                                         r  xvga1/hsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDRE (Prop_fdre_C_Q)         0.164     0.727 r  xvga1/hsync_out_reg/Q
                         net (fo=2, routed)           0.067     0.794    hsync
    SLICE_X54Y58         FDRE                                         r  hs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=515, routed)         0.831     0.833    clk_65mhz
    SLICE_X54Y58         FDRE                                         r  hs_reg/C
                         clock pessimism             -0.270     0.563    
    SLICE_X54Y58         FDRE (Hold_fdre_C_D)         0.060     0.623    hs_reg
  -------------------------------------------------------------------
                         required time                         -0.623    
                         arrival time                           0.794    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 move_player_1/game/p2_punch_previous_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/game/FSM_onehot_p2_next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (58.003%)  route 0.135ns (41.997%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=515, routed)         0.559     0.561    move_player_1/game/clk_out1
    SLICE_X57Y64         FDRE                                         r  move_player_1/game/p2_punch_previous_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y64         FDRE (Prop_fdre_C_Q)         0.141     0.702 f  move_player_1/game/p2_punch_previous_reg/Q
                         net (fo=11, routed)          0.135     0.836    move_player_1/game/p2_punch_previous_reg_0
    SLICE_X56Y64         LUT6 (Prop_lut6_I2_O)        0.045     0.881 r  move_player_1/game/FSM_onehot_p2_next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.881    move_player_1/game/FSM_onehot_p2_next_state[1]_i_1_n_0
    SLICE_X56Y64         FDRE                                         r  move_player_1/game/FSM_onehot_p2_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=515, routed)         0.828     0.830    move_player_1/game/clk_out1
    SLICE_X56Y64         FDRE                                         r  move_player_1/game/FSM_onehot_p2_next_state_reg[1]/C
                         clock pessimism             -0.256     0.574    
    SLICE_X56Y64         FDRE (Hold_fdre_C_D)         0.120     0.694    move_player_1/game/FSM_onehot_p2_next_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.881    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 move_player_2/game/FSM_onehot_p2_next_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/game/FSM_onehot_player_2_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.546%)  route 0.133ns (48.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=515, routed)         0.559     0.561    move_player_2/game/clk_out1
    SLICE_X52Y62         FDRE                                         r  move_player_2/game/FSM_onehot_p2_next_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y62         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  move_player_2/game/FSM_onehot_p2_next_state_reg[0]/Q
                         net (fo=2, routed)           0.133     0.834    move_player_2/game/FSM_onehot_p2_next_state_reg_n_0_[0]
    SLICE_X52Y63         FDSE                                         r  move_player_2/game/FSM_onehot_player_2_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=515, routed)         0.827     0.829    move_player_2/game/clk_out1
    SLICE_X52Y63         FDSE                                         r  move_player_2/game/FSM_onehot_player_2_state_reg[0]/C
                         clock pessimism             -0.254     0.575    
    SLICE_X52Y63         FDSE (Hold_fdse_C_D)         0.070     0.645    move_player_2/game/FSM_onehot_player_2_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.645    
                         arrival time                           0.834    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 move_player_1/game/cycle_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/game/p2_hit_time_stamp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.164ns (65.783%)  route 0.085ns (34.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=515, routed)         0.561     0.563    move_player_1/game/clk_out1
    SLICE_X56Y61         FDRE                                         r  move_player_1/game/cycle_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y61         FDRE (Prop_fdre_C_Q)         0.164     0.727 r  move_player_1/game/cycle_counter_reg[0]/Q
                         net (fo=9, routed)           0.085     0.812    move_player_1/game/cycle_counter_reg[0]
    SLICE_X57Y61         FDRE                                         r  move_player_1/game/p2_hit_time_stamp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=515, routed)         0.831     0.833    move_player_1/game/clk_out1
    SLICE_X57Y61         FDRE                                         r  move_player_1/game/p2_hit_time_stamp_reg[0]/C
                         clock pessimism             -0.257     0.576    
    SLICE_X57Y61         FDRE (Hold_fdre_C_D)         0.046     0.622    move_player_1/game/p2_hit_time_stamp_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.622    
                         arrival time                           0.812    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 move_player_1/game/p2_punch_previous_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/game/FSM_onehot_p2_next_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.288%)  route 0.139ns (42.712%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=515, routed)         0.559     0.561    move_player_1/game/clk_out1
    SLICE_X57Y64         FDRE                                         r  move_player_1/game/p2_punch_previous_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y64         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  move_player_1/game/p2_punch_previous_reg/Q
                         net (fo=11, routed)          0.139     0.840    move_player_1/game/p2_punch_previous_reg_0
    SLICE_X56Y64         LUT6 (Prop_lut6_I1_O)        0.045     0.885 r  move_player_1/game/FSM_onehot_p2_next_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.885    move_player_1/game/FSM_onehot_p2_next_state[2]_i_1_n_0
    SLICE_X56Y64         FDRE                                         r  move_player_1/game/FSM_onehot_p2_next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=515, routed)         0.828     0.830    move_player_1/game/clk_out1
    SLICE_X56Y64         FDRE                                         r  move_player_1/game/FSM_onehot_p2_next_state_reg[2]/C
                         clock pessimism             -0.256     0.574    
    SLICE_X56Y64         FDRE (Hold_fdre_C_D)         0.121     0.695    move_player_1/game/FSM_onehot_p2_next_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.885    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 move_player_1/game/FSM_onehot_p2_next_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/game/FSM_onehot_player_2_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.239%)  route 0.128ns (43.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=515, routed)         0.559     0.561    move_player_1/game/clk_out1
    SLICE_X56Y64         FDRE                                         r  move_player_1/game/FSM_onehot_p2_next_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y64         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  move_player_1/game/FSM_onehot_p2_next_state_reg[2]/Q
                         net (fo=2, routed)           0.128     0.852    move_player_1/game/FSM_onehot_p2_next_state_reg_n_0_[2]
    SLICE_X55Y64         FDRE                                         r  move_player_1/game/FSM_onehot_player_2_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=515, routed)         0.827     0.829    move_player_1/game/clk_out1
    SLICE_X55Y64         FDRE                                         r  move_player_1/game/FSM_onehot_player_2_state_reg[2]/C
                         clock pessimism             -0.234     0.595    
    SLICE_X55Y64         FDRE (Hold_fdre_C_D)         0.066     0.661    move_player_1/game/FSM_onehot_player_2_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.661    
                         arrival time                           0.852    
  -------------------------------------------------------------------
                         slack                                  0.192    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_final
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X3Y16     p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X3Y16     p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y9      p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y9      p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y19     p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y19     p1_tens_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X3Y15     p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X3Y15     p2_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X2Y10     p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X2Y10     p2_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X74Y65     p2_tens_score/pixel_out_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X74Y65     p2_tens_score/pixel_out_reg[8]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         7.692       7.192      SLICE_X72Y49     rgb_reg[11]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         7.692       7.192      SLICE_X73Y48     rgb_reg[5]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         7.692       7.192      SLICE_X72Y49     rgb_reg[8]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         7.692       7.192      SLICE_X73Y48     rgb_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X58Y75     p1_score/player_tens_digit_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X58Y74     p1_score/player_tens_digit_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X58Y75     p1_score/player_tens_digit_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X59Y75     p2_score/player_tens_digit_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X64Y57     b_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X64Y57     b_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X70Y90     p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X70Y90     p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X70Y90     p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X70Y90     p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X70Y90     p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X70Y90     p1_hundred_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X62Y72     p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X62Y72     p1_ones_score/num/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_final
  To Clock:  clkfbout_clk_wiz_final

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_final
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    clkdivider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.442ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.246ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.442ns  (required time - arrival time)
  Source:                 seven_seg/segment_counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.553ns  (logic 0.828ns (18.184%)  route 3.725ns (81.816%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.621     5.224    seven_seg/clk_100mhz
    SLICE_X48Y70         FDRE                                         r  seven_seg/segment_counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y70         FDRE (Prop_fdre_C_Q)         0.456     5.680 r  seven_seg/segment_counter_reg[28]/Q
                         net (fo=2, routed)           0.874     6.554    seven_seg/segment_counter_reg_n_0_[28]
    SLICE_X48Y70         LUT4 (Prop_lut4_I3_O)        0.124     6.678 r  seven_seg/segment_counter[31]_i_8/O
                         net (fo=1, routed)           1.120     7.798    seven_seg/segment_counter[31]_i_8_n_0
    SLICE_X47Y67         LUT6 (Prop_lut6_I5_O)        0.124     7.922 r  seven_seg/segment_counter[31]_i_2/O
                         net (fo=33, routed)          1.731     9.653    seven_seg/segment_counter[31]_i_2_n_0
    SLICE_X48Y70         LUT5 (Prop_lut5_I0_O)        0.124     9.777 r  seven_seg/segment_counter[29]_i_1/O
                         net (fo=1, routed)           0.000     9.777    seven_seg/segment_counter[29]
    SLICE_X48Y70         FDRE                                         r  seven_seg/segment_counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.502    14.925    seven_seg/clk_100mhz
    SLICE_X48Y70         FDRE                                         r  seven_seg/segment_counter_reg[29]/C
                         clock pessimism              0.299    15.224    
                         clock uncertainty           -0.035    15.188    
    SLICE_X48Y70         FDRE (Setup_fdre_C_D)        0.031    15.219    seven_seg/segment_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                          -9.777    
  -------------------------------------------------------------------
                         slack                                  5.442    

Slack (MET) :             5.510ns  (required time - arrival time)
  Source:                 seven_seg/segment_counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.262ns  (logic 0.828ns (19.427%)  route 3.434ns (80.573%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.621     5.224    seven_seg/clk_100mhz
    SLICE_X48Y70         FDRE                                         r  seven_seg/segment_counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y70         FDRE (Prop_fdre_C_Q)         0.456     5.680 f  seven_seg/segment_counter_reg[28]/Q
                         net (fo=2, routed)           0.874     6.554    seven_seg/segment_counter_reg_n_0_[28]
    SLICE_X48Y70         LUT4 (Prop_lut4_I3_O)        0.124     6.678 f  seven_seg/segment_counter[31]_i_8/O
                         net (fo=1, routed)           1.120     7.798    seven_seg/segment_counter[31]_i_8_n_0
    SLICE_X47Y67         LUT6 (Prop_lut6_I5_O)        0.124     7.922 f  seven_seg/segment_counter[31]_i_2/O
                         net (fo=33, routed)          0.593     8.515    seven_seg/segment_counter[31]_i_2_n_0
    SLICE_X45Y67         LUT4 (Prop_lut4_I0_O)        0.124     8.639 r  seven_seg/segment_state[7]_i_1/O
                         net (fo=8, routed)           0.847     9.486    seven_seg/segment_state
    SLICE_X46Y69         FDRE                                         r  seven_seg/segment_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.502    14.925    seven_seg/clk_100mhz
    SLICE_X46Y69         FDRE                                         r  seven_seg/segment_state_reg[2]/C
                         clock pessimism              0.276    15.201    
                         clock uncertainty           -0.035    15.165    
    SLICE_X46Y69         FDRE (Setup_fdre_C_CE)      -0.169    14.996    seven_seg/segment_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.996    
                         arrival time                          -9.486    
  -------------------------------------------------------------------
                         slack                                  5.510    

Slack (MET) :             5.510ns  (required time - arrival time)
  Source:                 seven_seg/segment_counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.262ns  (logic 0.828ns (19.427%)  route 3.434ns (80.573%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.621     5.224    seven_seg/clk_100mhz
    SLICE_X48Y70         FDRE                                         r  seven_seg/segment_counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y70         FDRE (Prop_fdre_C_Q)         0.456     5.680 f  seven_seg/segment_counter_reg[28]/Q
                         net (fo=2, routed)           0.874     6.554    seven_seg/segment_counter_reg_n_0_[28]
    SLICE_X48Y70         LUT4 (Prop_lut4_I3_O)        0.124     6.678 f  seven_seg/segment_counter[31]_i_8/O
                         net (fo=1, routed)           1.120     7.798    seven_seg/segment_counter[31]_i_8_n_0
    SLICE_X47Y67         LUT6 (Prop_lut6_I5_O)        0.124     7.922 f  seven_seg/segment_counter[31]_i_2/O
                         net (fo=33, routed)          0.593     8.515    seven_seg/segment_counter[31]_i_2_n_0
    SLICE_X45Y67         LUT4 (Prop_lut4_I0_O)        0.124     8.639 r  seven_seg/segment_state[7]_i_1/O
                         net (fo=8, routed)           0.847     9.486    seven_seg/segment_state
    SLICE_X46Y69         FDRE                                         r  seven_seg/segment_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.502    14.925    seven_seg/clk_100mhz
    SLICE_X46Y69         FDRE                                         r  seven_seg/segment_state_reg[3]/C
                         clock pessimism              0.276    15.201    
                         clock uncertainty           -0.035    15.165    
    SLICE_X46Y69         FDRE (Setup_fdre_C_CE)      -0.169    14.996    seven_seg/segment_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.996    
                         arrival time                          -9.486    
  -------------------------------------------------------------------
                         slack                                  5.510    

Slack (MET) :             5.510ns  (required time - arrival time)
  Source:                 seven_seg/segment_counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_state_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.262ns  (logic 0.828ns (19.427%)  route 3.434ns (80.573%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.621     5.224    seven_seg/clk_100mhz
    SLICE_X48Y70         FDRE                                         r  seven_seg/segment_counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y70         FDRE (Prop_fdre_C_Q)         0.456     5.680 f  seven_seg/segment_counter_reg[28]/Q
                         net (fo=2, routed)           0.874     6.554    seven_seg/segment_counter_reg_n_0_[28]
    SLICE_X48Y70         LUT4 (Prop_lut4_I3_O)        0.124     6.678 f  seven_seg/segment_counter[31]_i_8/O
                         net (fo=1, routed)           1.120     7.798    seven_seg/segment_counter[31]_i_8_n_0
    SLICE_X47Y67         LUT6 (Prop_lut6_I5_O)        0.124     7.922 f  seven_seg/segment_counter[31]_i_2/O
                         net (fo=33, routed)          0.593     8.515    seven_seg/segment_counter[31]_i_2_n_0
    SLICE_X45Y67         LUT4 (Prop_lut4_I0_O)        0.124     8.639 r  seven_seg/segment_state[7]_i_1/O
                         net (fo=8, routed)           0.847     9.486    seven_seg/segment_state
    SLICE_X46Y69         FDRE                                         r  seven_seg/segment_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.502    14.925    seven_seg/clk_100mhz
    SLICE_X46Y69         FDRE                                         r  seven_seg/segment_state_reg[4]/C
                         clock pessimism              0.276    15.201    
                         clock uncertainty           -0.035    15.165    
    SLICE_X46Y69         FDRE (Setup_fdre_C_CE)      -0.169    14.996    seven_seg/segment_state_reg[4]
  -------------------------------------------------------------------
                         required time                         14.996    
                         arrival time                          -9.486    
  -------------------------------------------------------------------
                         slack                                  5.510    

Slack (MET) :             5.510ns  (required time - arrival time)
  Source:                 seven_seg/segment_counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_state_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.262ns  (logic 0.828ns (19.427%)  route 3.434ns (80.573%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.621     5.224    seven_seg/clk_100mhz
    SLICE_X48Y70         FDRE                                         r  seven_seg/segment_counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y70         FDRE (Prop_fdre_C_Q)         0.456     5.680 f  seven_seg/segment_counter_reg[28]/Q
                         net (fo=2, routed)           0.874     6.554    seven_seg/segment_counter_reg_n_0_[28]
    SLICE_X48Y70         LUT4 (Prop_lut4_I3_O)        0.124     6.678 f  seven_seg/segment_counter[31]_i_8/O
                         net (fo=1, routed)           1.120     7.798    seven_seg/segment_counter[31]_i_8_n_0
    SLICE_X47Y67         LUT6 (Prop_lut6_I5_O)        0.124     7.922 f  seven_seg/segment_counter[31]_i_2/O
                         net (fo=33, routed)          0.593     8.515    seven_seg/segment_counter[31]_i_2_n_0
    SLICE_X45Y67         LUT4 (Prop_lut4_I0_O)        0.124     8.639 r  seven_seg/segment_state[7]_i_1/O
                         net (fo=8, routed)           0.847     9.486    seven_seg/segment_state
    SLICE_X46Y69         FDRE                                         r  seven_seg/segment_state_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.502    14.925    seven_seg/clk_100mhz
    SLICE_X46Y69         FDRE                                         r  seven_seg/segment_state_reg[7]/C
                         clock pessimism              0.276    15.201    
                         clock uncertainty           -0.035    15.165    
    SLICE_X46Y69         FDRE (Setup_fdre_C_CE)      -0.169    14.996    seven_seg/segment_state_reg[7]
  -------------------------------------------------------------------
                         required time                         14.996    
                         arrival time                          -9.486    
  -------------------------------------------------------------------
                         slack                                  5.510    

Slack (MET) :             5.524ns  (required time - arrival time)
  Source:                 seven_seg/segment_counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.450ns  (logic 0.828ns (18.609%)  route 3.622ns (81.391%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.621     5.224    seven_seg/clk_100mhz
    SLICE_X48Y70         FDRE                                         r  seven_seg/segment_counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y70         FDRE (Prop_fdre_C_Q)         0.456     5.680 r  seven_seg/segment_counter_reg[28]/Q
                         net (fo=2, routed)           0.874     6.554    seven_seg/segment_counter_reg_n_0_[28]
    SLICE_X48Y70         LUT4 (Prop_lut4_I3_O)        0.124     6.678 r  seven_seg/segment_counter[31]_i_8/O
                         net (fo=1, routed)           1.120     7.798    seven_seg/segment_counter[31]_i_8_n_0
    SLICE_X47Y67         LUT6 (Prop_lut6_I5_O)        0.124     7.922 r  seven_seg/segment_counter[31]_i_2/O
                         net (fo=33, routed)          1.627     9.549    seven_seg/segment_counter[31]_i_2_n_0
    SLICE_X48Y68         LUT5 (Prop_lut5_I0_O)        0.124     9.673 r  seven_seg/segment_counter[20]_i_1/O
                         net (fo=1, routed)           0.000     9.673    seven_seg/segment_counter[20]
    SLICE_X48Y68         FDRE                                         r  seven_seg/segment_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.503    14.926    seven_seg/clk_100mhz
    SLICE_X48Y68         FDRE                                         r  seven_seg/segment_counter_reg[20]/C
                         clock pessimism              0.276    15.202    
                         clock uncertainty           -0.035    15.166    
    SLICE_X48Y68         FDRE (Setup_fdre_C_D)        0.031    15.197    seven_seg/segment_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                          -9.673    
  -------------------------------------------------------------------
                         slack                                  5.524    

Slack (MET) :             5.629ns  (required time - arrival time)
  Source:                 seven_seg/segment_counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.345ns  (logic 0.828ns (19.055%)  route 3.517ns (80.945%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.621     5.224    seven_seg/clk_100mhz
    SLICE_X48Y70         FDRE                                         r  seven_seg/segment_counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y70         FDRE (Prop_fdre_C_Q)         0.456     5.680 r  seven_seg/segment_counter_reg[28]/Q
                         net (fo=2, routed)           0.874     6.554    seven_seg/segment_counter_reg_n_0_[28]
    SLICE_X48Y70         LUT4 (Prop_lut4_I3_O)        0.124     6.678 r  seven_seg/segment_counter[31]_i_8/O
                         net (fo=1, routed)           1.120     7.798    seven_seg/segment_counter[31]_i_8_n_0
    SLICE_X47Y67         LUT6 (Prop_lut6_I5_O)        0.124     7.922 r  seven_seg/segment_counter[31]_i_2/O
                         net (fo=33, routed)          1.523     9.445    seven_seg/segment_counter[31]_i_2_n_0
    SLICE_X49Y68         LUT5 (Prop_lut5_I0_O)        0.124     9.569 r  seven_seg/segment_counter[15]_i_1/O
                         net (fo=1, routed)           0.000     9.569    seven_seg/segment_counter[15]
    SLICE_X49Y68         FDRE                                         r  seven_seg/segment_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.503    14.926    seven_seg/clk_100mhz
    SLICE_X49Y68         FDRE                                         r  seven_seg/segment_counter_reg[15]/C
                         clock pessimism              0.276    15.202    
                         clock uncertainty           -0.035    15.166    
    SLICE_X49Y68         FDRE (Setup_fdre_C_D)        0.032    15.198    seven_seg/segment_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.198    
                         arrival time                          -9.569    
  -------------------------------------------------------------------
                         slack                                  5.629    

Slack (MET) :             5.629ns  (required time - arrival time)
  Source:                 seven_seg/segment_counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.345ns  (logic 0.828ns (19.055%)  route 3.517ns (80.945%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.621     5.224    seven_seg/clk_100mhz
    SLICE_X48Y70         FDRE                                         r  seven_seg/segment_counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y70         FDRE (Prop_fdre_C_Q)         0.456     5.680 r  seven_seg/segment_counter_reg[28]/Q
                         net (fo=2, routed)           0.874     6.554    seven_seg/segment_counter_reg_n_0_[28]
    SLICE_X48Y70         LUT4 (Prop_lut4_I3_O)        0.124     6.678 r  seven_seg/segment_counter[31]_i_8/O
                         net (fo=1, routed)           1.120     7.798    seven_seg/segment_counter[31]_i_8_n_0
    SLICE_X47Y67         LUT6 (Prop_lut6_I5_O)        0.124     7.922 r  seven_seg/segment_counter[31]_i_2/O
                         net (fo=33, routed)          1.523     9.445    seven_seg/segment_counter[31]_i_2_n_0
    SLICE_X48Y68         LUT5 (Prop_lut5_I0_O)        0.124     9.569 r  seven_seg/segment_counter[19]_i_1/O
                         net (fo=1, routed)           0.000     9.569    seven_seg/segment_counter[19]
    SLICE_X48Y68         FDRE                                         r  seven_seg/segment_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.503    14.926    seven_seg/clk_100mhz
    SLICE_X48Y68         FDRE                                         r  seven_seg/segment_counter_reg[19]/C
                         clock pessimism              0.276    15.202    
                         clock uncertainty           -0.035    15.166    
    SLICE_X48Y68         FDRE (Setup_fdre_C_D)        0.032    15.198    seven_seg/segment_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.198    
                         arrival time                          -9.569    
  -------------------------------------------------------------------
                         slack                                  5.629    

Slack (MET) :             5.633ns  (required time - arrival time)
  Source:                 seven_seg/segment_counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.340ns  (logic 0.828ns (19.077%)  route 3.512ns (80.923%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.621     5.224    seven_seg/clk_100mhz
    SLICE_X48Y70         FDRE                                         r  seven_seg/segment_counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y70         FDRE (Prop_fdre_C_Q)         0.456     5.680 r  seven_seg/segment_counter_reg[28]/Q
                         net (fo=2, routed)           0.874     6.554    seven_seg/segment_counter_reg_n_0_[28]
    SLICE_X48Y70         LUT4 (Prop_lut4_I3_O)        0.124     6.678 r  seven_seg/segment_counter[31]_i_8/O
                         net (fo=1, routed)           1.120     7.798    seven_seg/segment_counter[31]_i_8_n_0
    SLICE_X47Y67         LUT6 (Prop_lut6_I5_O)        0.124     7.922 r  seven_seg/segment_counter[31]_i_2/O
                         net (fo=33, routed)          1.518     9.440    seven_seg/segment_counter[31]_i_2_n_0
    SLICE_X49Y68         LUT5 (Prop_lut5_I0_O)        0.124     9.564 r  seven_seg/segment_counter[24]_i_1/O
                         net (fo=1, routed)           0.000     9.564    seven_seg/segment_counter[24]
    SLICE_X49Y68         FDRE                                         r  seven_seg/segment_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.503    14.926    seven_seg/clk_100mhz
    SLICE_X49Y68         FDRE                                         r  seven_seg/segment_counter_reg[24]/C
                         clock pessimism              0.276    15.202    
                         clock uncertainty           -0.035    15.166    
    SLICE_X49Y68         FDRE (Setup_fdre_C_D)        0.031    15.197    seven_seg/segment_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                          -9.564    
  -------------------------------------------------------------------
                         slack                                  5.633    

Slack (MET) :             5.652ns  (required time - arrival time)
  Source:                 seven_seg/segment_counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 0.828ns (19.153%)  route 3.495ns (80.847%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.621     5.224    seven_seg/clk_100mhz
    SLICE_X48Y70         FDRE                                         r  seven_seg/segment_counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y70         FDRE (Prop_fdre_C_Q)         0.456     5.680 r  seven_seg/segment_counter_reg[28]/Q
                         net (fo=2, routed)           0.874     6.554    seven_seg/segment_counter_reg_n_0_[28]
    SLICE_X48Y70         LUT4 (Prop_lut4_I3_O)        0.124     6.678 r  seven_seg/segment_counter[31]_i_8/O
                         net (fo=1, routed)           1.120     7.798    seven_seg/segment_counter[31]_i_8_n_0
    SLICE_X47Y67         LUT6 (Prop_lut6_I5_O)        0.124     7.922 r  seven_seg/segment_counter[31]_i_2/O
                         net (fo=33, routed)          1.501     9.423    seven_seg/segment_counter[31]_i_2_n_0
    SLICE_X49Y70         LUT5 (Prop_lut5_I0_O)        0.124     9.547 r  seven_seg/segment_counter[21]_i_1/O
                         net (fo=1, routed)           0.000     9.547    seven_seg/segment_counter[21]
    SLICE_X49Y70         FDRE                                         r  seven_seg/segment_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.502    14.925    seven_seg/clk_100mhz
    SLICE_X49Y70         FDRE                                         r  seven_seg/segment_counter_reg[21]/C
                         clock pessimism              0.277    15.202    
                         clock uncertainty           -0.035    15.166    
    SLICE_X49Y70         FDRE (Setup_fdre_C_D)        0.032    15.198    seven_seg/segment_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.198    
                         arrival time                          -9.547    
  -------------------------------------------------------------------
                         slack                                  5.652    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 seven_seg/segment_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_state_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.102%)  route 0.202ns (58.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.560     1.479    seven_seg/clk_100mhz
    SLICE_X48Y67         FDRE                                         r  seven_seg/segment_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y67         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  seven_seg/segment_state_reg[6]/Q
                         net (fo=7, routed)           0.202     1.822    seven_seg/Q[3]
    SLICE_X46Y69         FDRE                                         r  seven_seg/segment_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.827     1.992    seven_seg/clk_100mhz
    SLICE_X46Y69         FDRE                                         r  seven_seg/segment_state_reg[7]/C
                         clock pessimism             -0.500     1.491    
    SLICE_X46Y69         FDRE (Hold_fdre_C_D)         0.085     1.576    seven_seg/segment_state_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 seven_seg/segment_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.164ns (48.032%)  route 0.177ns (51.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.558     1.477    seven_seg/clk_100mhz
    SLICE_X46Y69         FDRE                                         r  seven_seg/segment_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y69         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  seven_seg/segment_state_reg[4]/Q
                         net (fo=4, routed)           0.177     1.819    seven_seg/p_0_in[5]
    SLICE_X48Y67         FDRE                                         r  seven_seg/segment_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.829     1.994    seven_seg/clk_100mhz
    SLICE_X48Y67         FDRE                                         r  seven_seg/segment_state_reg[5]/C
                         clock pessimism             -0.500     1.493    
    SLICE_X48Y67         FDRE (Hold_fdre_C_D)         0.066     1.559    seven_seg/segment_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 seven_seg/segment_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.681%)  route 0.212ns (53.319%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.558     1.477    seven_seg/clk_100mhz
    SLICE_X48Y69         FDRE                                         r  seven_seg/segment_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y69         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  seven_seg/segment_counter_reg[0]/Q
                         net (fo=34, routed)          0.212     1.831    seven_seg/segment_counter_reg_n_0_[0]
    SLICE_X48Y69         LUT5 (Prop_lut5_I3_O)        0.045     1.876 r  seven_seg/segment_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     1.876    seven_seg/segment_counter[8]
    SLICE_X48Y69         FDRE                                         r  seven_seg/segment_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.827     1.992    seven_seg/clk_100mhz
    SLICE_X48Y69         FDRE                                         r  seven_seg/segment_counter_reg[8]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X48Y69         FDRE (Hold_fdre_C_D)         0.092     1.569    seven_seg/segment_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 seven_seg/segment_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.375%)  route 0.269ns (65.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.560     1.479    seven_seg/clk_100mhz
    SLICE_X48Y67         FDRE                                         r  seven_seg/segment_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y67         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  seven_seg/segment_state_reg[1]/Q
                         net (fo=8, routed)           0.269     1.890    seven_seg/Q[1]
    SLICE_X46Y69         FDRE                                         r  seven_seg/segment_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.827     1.992    seven_seg/clk_100mhz
    SLICE_X46Y69         FDRE                                         r  seven_seg/segment_state_reg[2]/C
                         clock pessimism             -0.500     1.491    
    SLICE_X46Y69         FDRE (Hold_fdre_C_D)         0.088     1.579    seven_seg/segment_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 seven_seg/segment_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.164ns (39.834%)  route 0.248ns (60.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.558     1.477    seven_seg/clk_100mhz
    SLICE_X46Y69         FDRE                                         r  seven_seg/segment_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y69         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  seven_seg/segment_state_reg[3]/Q
                         net (fo=4, routed)           0.248     1.889    seven_seg/p_0_in[4]
    SLICE_X46Y69         FDRE                                         r  seven_seg/segment_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.827     1.992    seven_seg/clk_100mhz
    SLICE_X46Y69         FDRE                                         r  seven_seg/segment_state_reg[4]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X46Y69         FDRE (Hold_fdre_C_D)         0.090     1.567    seven_seg/segment_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 seven_seg/segment_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.210%)  route 0.271ns (65.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.560     1.479    seven_seg/clk_100mhz
    SLICE_X48Y67         FDSE                                         r  seven_seg/segment_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y67         FDSE (Prop_fdse_C_Q)         0.141     1.620 r  seven_seg/segment_state_reg[0]/Q
                         net (fo=6, routed)           0.271     1.891    seven_seg/Q[0]
    SLICE_X48Y67         FDRE                                         r  seven_seg/segment_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.829     1.994    seven_seg/clk_100mhz
    SLICE_X48Y67         FDRE                                         r  seven_seg/segment_state_reg[1]/C
                         clock pessimism             -0.514     1.479    
    SLICE_X48Y67         FDRE (Hold_fdre_C_D)         0.070     1.549    seven_seg/segment_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 seven_seg/segment_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.201%)  route 0.271ns (65.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.560     1.479    seven_seg/clk_100mhz
    SLICE_X48Y67         FDRE                                         r  seven_seg/segment_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y67         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  seven_seg/segment_state_reg[5]/Q
                         net (fo=8, routed)           0.271     1.892    seven_seg/p_0_in[6]
    SLICE_X48Y67         FDRE                                         r  seven_seg/segment_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.829     1.994    seven_seg/clk_100mhz
    SLICE_X48Y67         FDRE                                         r  seven_seg/segment_state_reg[6]/C
                         clock pessimism             -0.514     1.479    
    SLICE_X48Y67         FDRE (Hold_fdre_C_D)         0.070     1.549    seven_seg/segment_state_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 seven_seg/segment_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.164ns (37.116%)  route 0.278ns (62.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.558     1.477    seven_seg/clk_100mhz
    SLICE_X46Y69         FDRE                                         r  seven_seg/segment_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y69         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  seven_seg/segment_state_reg[7]/Q
                         net (fo=6, routed)           0.278     1.919    seven_seg/Q[4]
    SLICE_X48Y67         FDSE                                         r  seven_seg/segment_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.829     1.994    seven_seg/clk_100mhz
    SLICE_X48Y67         FDSE                                         r  seven_seg/segment_state_reg[0]/C
                         clock pessimism             -0.500     1.493    
    SLICE_X48Y67         FDSE (Hold_fdse_C_D)         0.072     1.565    seven_seg/segment_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 seven_seg/segment_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.186ns (37.952%)  route 0.304ns (62.048%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.558     1.477    seven_seg/clk_100mhz
    SLICE_X48Y69         FDRE                                         r  seven_seg/segment_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y69         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  seven_seg/segment_counter_reg[0]/Q
                         net (fo=34, routed)          0.304     1.922    seven_seg/segment_counter_reg_n_0_[0]
    SLICE_X44Y69         LUT5 (Prop_lut5_I3_O)        0.045     1.967 r  seven_seg/segment_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.967    seven_seg/segment_counter[5]
    SLICE_X44Y69         FDRE                                         r  seven_seg/segment_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.828     1.993    seven_seg/clk_100mhz
    SLICE_X44Y69         FDRE                                         r  seven_seg/segment_counter_reg[5]/C
                         clock pessimism             -0.479     1.513    
    SLICE_X44Y69         FDRE (Hold_fdre_C_D)         0.092     1.605    seven_seg/segment_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 seven_seg/segment_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/segment_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.186ns (37.798%)  route 0.306ns (62.202%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.558     1.477    seven_seg/clk_100mhz
    SLICE_X48Y69         FDRE                                         r  seven_seg/segment_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y69         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  seven_seg/segment_counter_reg[0]/Q
                         net (fo=34, routed)          0.306     1.924    seven_seg/segment_counter_reg_n_0_[0]
    SLICE_X44Y69         LUT5 (Prop_lut5_I3_O)        0.045     1.969 r  seven_seg/segment_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.969    seven_seg/segment_counter[7]
    SLICE_X44Y69         FDRE                                         r  seven_seg/segment_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.828     1.993    seven_seg/clk_100mhz
    SLICE_X44Y69         FDRE                                         r  seven_seg/segment_counter_reg[7]/C
                         clock pessimism             -0.479     1.513    
    SLICE_X44Y69         FDRE (Hold_fdre_C_D)         0.092     1.605    seven_seg/segment_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.364    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_100mhz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y69    seven_seg/segment_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y69    seven_seg/segment_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y68    seven_seg/segment_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y69    seven_seg/segment_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y69    seven_seg/segment_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y68    seven_seg/segment_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y68    seven_seg/segment_counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y69    seven_seg/segment_counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y69    seven_seg/segment_counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y69    seven_seg/segment_counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y69    seven_seg/segment_counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y69    seven_seg/segment_counter_reg[30]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y69    seven_seg/segment_counter_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y69    seven_seg/segment_counter_reg[31]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y69    seven_seg/segment_counter_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y69    seven_seg/segment_counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y69    seven_seg/segment_counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y69    seven_seg/segment_counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y69    seven_seg/segment_counter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y69    seven_seg/segment_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y69    seven_seg/segment_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y69    seven_seg/segment_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y69    seven_seg/segment_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y68    seven_seg/segment_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y68    seven_seg/segment_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y69    seven_seg/segment_counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y69    seven_seg/segment_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y69    seven_seg/segment_counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y69    seven_seg/segment_counter_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_final
  To Clock:  sys_clk_pin

Setup :           40  Failing Endpoints,  Worst Slack       -2.993ns,  Total Violation     -105.762ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.742ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.993ns  (required time - arrival time)
  Source:                 db1/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            seven_seg/segment_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (sys_clk_pin rise@170.000ns - clk_out1_clk_wiz_final rise@169.231ns)
  Data Path Delay:        6.110ns  (logic 0.456ns (7.463%)  route 5.654ns (92.537%))
  Logic Levels:           0  
  Clock Path Skew:        3.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 174.925 - 170.000 ) 
    Source Clock Delay      (SCD):    1.622ns = ( 170.853 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                    169.231   169.231 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   169.231 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809   171.040    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   167.118 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   169.137    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   169.233 r  clkdivider/inst/clkout1_buf/O
                         net (fo=515, routed)         1.620   170.853    db1/clk_out1
    SLICE_X49Y69         FDRE                                         r  db1/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y69         FDRE (Prop_fdre_C_Q)         0.456   171.309 r  db1/clean_out_reg/Q
                         net (fo=211, routed)         5.654   176.963    seven_seg/system_reset
    SLICE_X46Y69         FDRE                                         r  seven_seg/segment_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920   173.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   173.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.502   174.925    seven_seg/clk_100mhz
    SLICE_X46Y69         FDRE                                         r  seven_seg/segment_state_reg[2]/C
                         clock pessimism              0.000   174.925    
                         clock uncertainty           -0.430   174.494    
    SLICE_X46Y69         FDRE (Setup_fdre_C_R)       -0.524   173.970    seven_seg/segment_state_reg[2]
  -------------------------------------------------------------------
                         required time                        173.970    
                         arrival time                        -176.963    
  -------------------------------------------------------------------
                         slack                                 -2.993    

Slack (VIOLATED) :        -2.993ns  (required time - arrival time)
  Source:                 db1/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            seven_seg/segment_state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (sys_clk_pin rise@170.000ns - clk_out1_clk_wiz_final rise@169.231ns)
  Data Path Delay:        6.110ns  (logic 0.456ns (7.463%)  route 5.654ns (92.537%))
  Logic Levels:           0  
  Clock Path Skew:        3.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 174.925 - 170.000 ) 
    Source Clock Delay      (SCD):    1.622ns = ( 170.853 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                    169.231   169.231 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   169.231 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809   171.040    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   167.118 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   169.137    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   169.233 r  clkdivider/inst/clkout1_buf/O
                         net (fo=515, routed)         1.620   170.853    db1/clk_out1
    SLICE_X49Y69         FDRE                                         r  db1/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y69         FDRE (Prop_fdre_C_Q)         0.456   171.309 r  db1/clean_out_reg/Q
                         net (fo=211, routed)         5.654   176.963    seven_seg/system_reset
    SLICE_X46Y69         FDRE                                         r  seven_seg/segment_state_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920   173.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   173.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.502   174.925    seven_seg/clk_100mhz
    SLICE_X46Y69         FDRE                                         r  seven_seg/segment_state_reg[3]/C
                         clock pessimism              0.000   174.925    
                         clock uncertainty           -0.430   174.494    
    SLICE_X46Y69         FDRE (Setup_fdre_C_R)       -0.524   173.970    seven_seg/segment_state_reg[3]
  -------------------------------------------------------------------
                         required time                        173.970    
                         arrival time                        -176.963    
  -------------------------------------------------------------------
                         slack                                 -2.993    

Slack (VIOLATED) :        -2.993ns  (required time - arrival time)
  Source:                 db1/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            seven_seg/segment_state_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (sys_clk_pin rise@170.000ns - clk_out1_clk_wiz_final rise@169.231ns)
  Data Path Delay:        6.110ns  (logic 0.456ns (7.463%)  route 5.654ns (92.537%))
  Logic Levels:           0  
  Clock Path Skew:        3.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 174.925 - 170.000 ) 
    Source Clock Delay      (SCD):    1.622ns = ( 170.853 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                    169.231   169.231 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   169.231 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809   171.040    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   167.118 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   169.137    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   169.233 r  clkdivider/inst/clkout1_buf/O
                         net (fo=515, routed)         1.620   170.853    db1/clk_out1
    SLICE_X49Y69         FDRE                                         r  db1/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y69         FDRE (Prop_fdre_C_Q)         0.456   171.309 r  db1/clean_out_reg/Q
                         net (fo=211, routed)         5.654   176.963    seven_seg/system_reset
    SLICE_X46Y69         FDRE                                         r  seven_seg/segment_state_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920   173.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   173.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.502   174.925    seven_seg/clk_100mhz
    SLICE_X46Y69         FDRE                                         r  seven_seg/segment_state_reg[4]/C
                         clock pessimism              0.000   174.925    
                         clock uncertainty           -0.430   174.494    
    SLICE_X46Y69         FDRE (Setup_fdre_C_R)       -0.524   173.970    seven_seg/segment_state_reg[4]
  -------------------------------------------------------------------
                         required time                        173.970    
                         arrival time                        -176.963    
  -------------------------------------------------------------------
                         slack                                 -2.993    

Slack (VIOLATED) :        -2.993ns  (required time - arrival time)
  Source:                 db1/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            seven_seg/segment_state_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (sys_clk_pin rise@170.000ns - clk_out1_clk_wiz_final rise@169.231ns)
  Data Path Delay:        6.110ns  (logic 0.456ns (7.463%)  route 5.654ns (92.537%))
  Logic Levels:           0  
  Clock Path Skew:        3.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 174.925 - 170.000 ) 
    Source Clock Delay      (SCD):    1.622ns = ( 170.853 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                    169.231   169.231 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   169.231 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809   171.040    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   167.118 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   169.137    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   169.233 r  clkdivider/inst/clkout1_buf/O
                         net (fo=515, routed)         1.620   170.853    db1/clk_out1
    SLICE_X49Y69         FDRE                                         r  db1/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y69         FDRE (Prop_fdre_C_Q)         0.456   171.309 r  db1/clean_out_reg/Q
                         net (fo=211, routed)         5.654   176.963    seven_seg/system_reset
    SLICE_X46Y69         FDRE                                         r  seven_seg/segment_state_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920   173.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   173.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.502   174.925    seven_seg/clk_100mhz
    SLICE_X46Y69         FDRE                                         r  seven_seg/segment_state_reg[7]/C
                         clock pessimism              0.000   174.925    
                         clock uncertainty           -0.430   174.494    
    SLICE_X46Y69         FDRE (Setup_fdre_C_R)       -0.524   173.970    seven_seg/segment_state_reg[7]
  -------------------------------------------------------------------
                         required time                        173.970    
                         arrival time                        -176.963    
  -------------------------------------------------------------------
                         slack                                 -2.993    

Slack (VIOLATED) :        -2.772ns  (required time - arrival time)
  Source:                 db1/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            seven_seg/segment_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (sys_clk_pin rise@170.000ns - clk_out1_clk_wiz_final rise@169.231ns)
  Data Path Delay:        5.985ns  (logic 0.456ns (7.619%)  route 5.529ns (92.381%))
  Logic Levels:           0  
  Clock Path Skew:        3.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 174.925 - 170.000 ) 
    Source Clock Delay      (SCD):    1.622ns = ( 170.853 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                    169.231   169.231 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   169.231 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809   171.040    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   167.118 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   169.137    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   169.233 r  clkdivider/inst/clkout1_buf/O
                         net (fo=515, routed)         1.620   170.853    db1/clk_out1
    SLICE_X49Y69         FDRE                                         r  db1/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y69         FDRE (Prop_fdre_C_Q)         0.456   171.309 r  db1/clean_out_reg/Q
                         net (fo=211, routed)         5.529   176.838    seven_seg/system_reset
    SLICE_X47Y69         FDRE                                         r  seven_seg/segment_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920   173.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   173.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.502   174.925    seven_seg/clk_100mhz
    SLICE_X47Y69         FDRE                                         r  seven_seg/segment_counter_reg[12]/C
                         clock pessimism              0.000   174.925    
                         clock uncertainty           -0.430   174.494    
    SLICE_X47Y69         FDRE (Setup_fdre_C_R)       -0.429   174.065    seven_seg/segment_counter_reg[12]
  -------------------------------------------------------------------
                         required time                        174.065    
                         arrival time                        -176.838    
  -------------------------------------------------------------------
                         slack                                 -2.772    

Slack (VIOLATED) :        -2.772ns  (required time - arrival time)
  Source:                 db1/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            seven_seg/segment_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (sys_clk_pin rise@170.000ns - clk_out1_clk_wiz_final rise@169.231ns)
  Data Path Delay:        5.985ns  (logic 0.456ns (7.619%)  route 5.529ns (92.381%))
  Logic Levels:           0  
  Clock Path Skew:        3.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 174.925 - 170.000 ) 
    Source Clock Delay      (SCD):    1.622ns = ( 170.853 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                    169.231   169.231 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   169.231 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809   171.040    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   167.118 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   169.137    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   169.233 r  clkdivider/inst/clkout1_buf/O
                         net (fo=515, routed)         1.620   170.853    db1/clk_out1
    SLICE_X49Y69         FDRE                                         r  db1/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y69         FDRE (Prop_fdre_C_Q)         0.456   171.309 r  db1/clean_out_reg/Q
                         net (fo=211, routed)         5.529   176.838    seven_seg/system_reset
    SLICE_X47Y69         FDRE                                         r  seven_seg/segment_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920   173.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   173.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.502   174.925    seven_seg/clk_100mhz
    SLICE_X47Y69         FDRE                                         r  seven_seg/segment_counter_reg[13]/C
                         clock pessimism              0.000   174.925    
                         clock uncertainty           -0.430   174.494    
    SLICE_X47Y69         FDRE (Setup_fdre_C_R)       -0.429   174.065    seven_seg/segment_counter_reg[13]
  -------------------------------------------------------------------
                         required time                        174.065    
                         arrival time                        -176.838    
  -------------------------------------------------------------------
                         slack                                 -2.772    

Slack (VIOLATED) :        -2.772ns  (required time - arrival time)
  Source:                 db1/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            seven_seg/segment_counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (sys_clk_pin rise@170.000ns - clk_out1_clk_wiz_final rise@169.231ns)
  Data Path Delay:        5.985ns  (logic 0.456ns (7.619%)  route 5.529ns (92.381%))
  Logic Levels:           0  
  Clock Path Skew:        3.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 174.925 - 170.000 ) 
    Source Clock Delay      (SCD):    1.622ns = ( 170.853 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                    169.231   169.231 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   169.231 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809   171.040    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   167.118 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   169.137    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   169.233 r  clkdivider/inst/clkout1_buf/O
                         net (fo=515, routed)         1.620   170.853    db1/clk_out1
    SLICE_X49Y69         FDRE                                         r  db1/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y69         FDRE (Prop_fdre_C_Q)         0.456   171.309 r  db1/clean_out_reg/Q
                         net (fo=211, routed)         5.529   176.838    seven_seg/system_reset
    SLICE_X47Y69         FDRE                                         r  seven_seg/segment_counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920   173.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   173.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.502   174.925    seven_seg/clk_100mhz
    SLICE_X47Y69         FDRE                                         r  seven_seg/segment_counter_reg[16]/C
                         clock pessimism              0.000   174.925    
                         clock uncertainty           -0.430   174.494    
    SLICE_X47Y69         FDRE (Setup_fdre_C_R)       -0.429   174.065    seven_seg/segment_counter_reg[16]
  -------------------------------------------------------------------
                         required time                        174.065    
                         arrival time                        -176.838    
  -------------------------------------------------------------------
                         slack                                 -2.772    

Slack (VIOLATED) :        -2.772ns  (required time - arrival time)
  Source:                 db1/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            seven_seg/segment_counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (sys_clk_pin rise@170.000ns - clk_out1_clk_wiz_final rise@169.231ns)
  Data Path Delay:        5.985ns  (logic 0.456ns (7.619%)  route 5.529ns (92.381%))
  Logic Levels:           0  
  Clock Path Skew:        3.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 174.925 - 170.000 ) 
    Source Clock Delay      (SCD):    1.622ns = ( 170.853 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                    169.231   169.231 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   169.231 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809   171.040    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   167.118 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   169.137    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   169.233 r  clkdivider/inst/clkout1_buf/O
                         net (fo=515, routed)         1.620   170.853    db1/clk_out1
    SLICE_X49Y69         FDRE                                         r  db1/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y69         FDRE (Prop_fdre_C_Q)         0.456   171.309 r  db1/clean_out_reg/Q
                         net (fo=211, routed)         5.529   176.838    seven_seg/system_reset
    SLICE_X47Y69         FDRE                                         r  seven_seg/segment_counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920   173.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   173.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.502   174.925    seven_seg/clk_100mhz
    SLICE_X47Y69         FDRE                                         r  seven_seg/segment_counter_reg[17]/C
                         clock pessimism              0.000   174.925    
                         clock uncertainty           -0.430   174.494    
    SLICE_X47Y69         FDRE (Setup_fdre_C_R)       -0.429   174.065    seven_seg/segment_counter_reg[17]
  -------------------------------------------------------------------
                         required time                        174.065    
                         arrival time                        -176.838    
  -------------------------------------------------------------------
                         slack                                 -2.772    

Slack (VIOLATED) :        -2.656ns  (required time - arrival time)
  Source:                 db1/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            seven_seg/segment_counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (sys_clk_pin rise@170.000ns - clk_out1_clk_wiz_final rise@169.231ns)
  Data Path Delay:        5.868ns  (logic 0.456ns (7.771%)  route 5.412ns (92.229%))
  Logic Levels:           0  
  Clock Path Skew:        3.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 174.925 - 170.000 ) 
    Source Clock Delay      (SCD):    1.622ns = ( 170.853 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                    169.231   169.231 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   169.231 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809   171.040    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   167.118 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   169.137    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   169.233 r  clkdivider/inst/clkout1_buf/O
                         net (fo=515, routed)         1.620   170.853    db1/clk_out1
    SLICE_X49Y69         FDRE                                         r  db1/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y69         FDRE (Prop_fdre_C_Q)         0.456   171.309 r  db1/clean_out_reg/Q
                         net (fo=211, routed)         5.412   176.721    seven_seg/system_reset
    SLICE_X49Y70         FDRE                                         r  seven_seg/segment_counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920   173.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   173.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.502   174.925    seven_seg/clk_100mhz
    SLICE_X49Y70         FDRE                                         r  seven_seg/segment_counter_reg[21]/C
                         clock pessimism              0.000   174.925    
                         clock uncertainty           -0.430   174.494    
    SLICE_X49Y70         FDRE (Setup_fdre_C_R)       -0.429   174.065    seven_seg/segment_counter_reg[21]
  -------------------------------------------------------------------
                         required time                        174.065    
                         arrival time                        -176.721    
  -------------------------------------------------------------------
                         slack                                 -2.656    

Slack (VIOLATED) :        -2.656ns  (required time - arrival time)
  Source:                 db1/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            seven_seg/segment_counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (sys_clk_pin rise@170.000ns - clk_out1_clk_wiz_final rise@169.231ns)
  Data Path Delay:        5.868ns  (logic 0.456ns (7.771%)  route 5.412ns (92.229%))
  Logic Levels:           0  
  Clock Path Skew:        3.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 174.925 - 170.000 ) 
    Source Clock Delay      (SCD):    1.622ns = ( 170.853 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                    169.231   169.231 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   169.231 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809   171.040    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922   167.118 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018   169.137    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   169.233 r  clkdivider/inst/clkout1_buf/O
                         net (fo=515, routed)         1.620   170.853    db1/clk_out1
    SLICE_X49Y69         FDRE                                         r  db1/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y69         FDRE (Prop_fdre_C_Q)         0.456   171.309 r  db1/clean_out_reg/Q
                         net (fo=211, routed)         5.412   176.721    seven_seg/system_reset
    SLICE_X49Y70         FDRE                                         r  seven_seg/segment_counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920   173.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   173.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.502   174.925    seven_seg/clk_100mhz
    SLICE_X49Y70         FDRE                                         r  seven_seg/segment_counter_reg[22]/C
                         clock pessimism              0.000   174.925    
                         clock uncertainty           -0.430   174.494    
    SLICE_X49Y70         FDRE (Setup_fdre_C_R)       -0.429   174.065    seven_seg/segment_counter_reg[22]
  -------------------------------------------------------------------
                         required time                        174.065    
                         arrival time                        -176.721    
  -------------------------------------------------------------------
                         slack                                 -2.656    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.742ns  (arrival time - required time)
  Source:                 db1/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            seven_seg/segment_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        4.876ns  (logic 0.367ns (7.527%)  route 4.509ns (92.473%))
  Logic Levels:           0  
  Clock Path Skew:        3.723ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.226ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=515, routed)         1.499     1.502    db1/clk_out1
    SLICE_X49Y69         FDRE                                         r  db1/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y69         FDRE (Prop_fdre_C_Q)         0.367     1.869 r  db1/clean_out_reg/Q
                         net (fo=211, routed)         4.509     6.378    seven_seg/system_reset
    SLICE_X43Y69         FDRE                                         r  seven_seg/segment_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.623     5.226    seven_seg/clk_100mhz
    SLICE_X43Y69         FDRE                                         r  seven_seg/segment_counter_reg[2]/C
                         clock pessimism              0.000     5.226    
                         clock uncertainty            0.430     5.656    
    SLICE_X43Y69         FDRE (Hold_fdre_C_R)        -0.020     5.636    seven_seg/segment_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.636    
                         arrival time                           6.378    
  -------------------------------------------------------------------
                         slack                                  0.742    

Slack (MET) :             0.742ns  (arrival time - required time)
  Source:                 db1/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            seven_seg/segment_counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        4.876ns  (logic 0.367ns (7.527%)  route 4.509ns (92.473%))
  Logic Levels:           0  
  Clock Path Skew:        3.723ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.226ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=515, routed)         1.499     1.502    db1/clk_out1
    SLICE_X49Y69         FDRE                                         r  db1/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y69         FDRE (Prop_fdre_C_Q)         0.367     1.869 r  db1/clean_out_reg/Q
                         net (fo=211, routed)         4.509     6.378    seven_seg/system_reset
    SLICE_X43Y69         FDRE                                         r  seven_seg/segment_counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.623     5.226    seven_seg/clk_100mhz
    SLICE_X43Y69         FDRE                                         r  seven_seg/segment_counter_reg[30]/C
                         clock pessimism              0.000     5.226    
                         clock uncertainty            0.430     5.656    
    SLICE_X43Y69         FDRE (Hold_fdre_C_R)        -0.020     5.636    seven_seg/segment_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -5.636    
                         arrival time                           6.378    
  -------------------------------------------------------------------
                         slack                                  0.742    

Slack (MET) :             0.742ns  (arrival time - required time)
  Source:                 db1/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            seven_seg/segment_counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        4.876ns  (logic 0.367ns (7.527%)  route 4.509ns (92.473%))
  Logic Levels:           0  
  Clock Path Skew:        3.723ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.226ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=515, routed)         1.499     1.502    db1/clk_out1
    SLICE_X49Y69         FDRE                                         r  db1/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y69         FDRE (Prop_fdre_C_Q)         0.367     1.869 r  db1/clean_out_reg/Q
                         net (fo=211, routed)         4.509     6.378    seven_seg/system_reset
    SLICE_X43Y69         FDRE                                         r  seven_seg/segment_counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.623     5.226    seven_seg/clk_100mhz
    SLICE_X43Y69         FDRE                                         r  seven_seg/segment_counter_reg[31]/C
                         clock pessimism              0.000     5.226    
                         clock uncertainty            0.430     5.656    
    SLICE_X43Y69         FDRE (Hold_fdre_C_R)        -0.020     5.636    seven_seg/segment_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -5.636    
                         arrival time                           6.378    
  -------------------------------------------------------------------
                         slack                                  0.742    

Slack (MET) :             0.742ns  (arrival time - required time)
  Source:                 db1/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            seven_seg/segment_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        4.876ns  (logic 0.367ns (7.527%)  route 4.509ns (92.473%))
  Logic Levels:           0  
  Clock Path Skew:        3.723ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.226ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=515, routed)         1.499     1.502    db1/clk_out1
    SLICE_X49Y69         FDRE                                         r  db1/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y69         FDRE (Prop_fdre_C_Q)         0.367     1.869 r  db1/clean_out_reg/Q
                         net (fo=211, routed)         4.509     6.378    seven_seg/system_reset
    SLICE_X43Y69         FDRE                                         r  seven_seg/segment_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.623     5.226    seven_seg/clk_100mhz
    SLICE_X43Y69         FDRE                                         r  seven_seg/segment_counter_reg[3]/C
                         clock pessimism              0.000     5.226    
                         clock uncertainty            0.430     5.656    
    SLICE_X43Y69         FDRE (Hold_fdre_C_R)        -0.020     5.636    seven_seg/segment_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.636    
                         arrival time                           6.378    
  -------------------------------------------------------------------
                         slack                                  0.742    

Slack (MET) :             0.803ns  (arrival time - required time)
  Source:                 db1/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            seven_seg/segment_counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        4.934ns  (logic 0.367ns (7.438%)  route 4.567ns (92.562%))
  Logic Levels:           0  
  Clock Path Skew:        3.721ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.224ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=515, routed)         1.499     1.502    db1/clk_out1
    SLICE_X49Y69         FDRE                                         r  db1/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y69         FDRE (Prop_fdre_C_Q)         0.367     1.869 r  db1/clean_out_reg/Q
                         net (fo=211, routed)         4.567     6.436    seven_seg/system_reset
    SLICE_X48Y70         FDRE                                         r  seven_seg/segment_counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.621     5.224    seven_seg/clk_100mhz
    SLICE_X48Y70         FDRE                                         r  seven_seg/segment_counter_reg[27]/C
                         clock pessimism              0.000     5.224    
                         clock uncertainty            0.430     5.654    
    SLICE_X48Y70         FDRE (Hold_fdre_C_R)        -0.020     5.634    seven_seg/segment_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -5.634    
                         arrival time                           6.436    
  -------------------------------------------------------------------
                         slack                                  0.803    

Slack (MET) :             0.803ns  (arrival time - required time)
  Source:                 db1/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            seven_seg/segment_counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        4.934ns  (logic 0.367ns (7.438%)  route 4.567ns (92.562%))
  Logic Levels:           0  
  Clock Path Skew:        3.721ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.224ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=515, routed)         1.499     1.502    db1/clk_out1
    SLICE_X49Y69         FDRE                                         r  db1/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y69         FDRE (Prop_fdre_C_Q)         0.367     1.869 r  db1/clean_out_reg/Q
                         net (fo=211, routed)         4.567     6.436    seven_seg/system_reset
    SLICE_X48Y70         FDRE                                         r  seven_seg/segment_counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.621     5.224    seven_seg/clk_100mhz
    SLICE_X48Y70         FDRE                                         r  seven_seg/segment_counter_reg[28]/C
                         clock pessimism              0.000     5.224    
                         clock uncertainty            0.430     5.654    
    SLICE_X48Y70         FDRE (Hold_fdre_C_R)        -0.020     5.634    seven_seg/segment_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -5.634    
                         arrival time                           6.436    
  -------------------------------------------------------------------
                         slack                                  0.803    

Slack (MET) :             0.803ns  (arrival time - required time)
  Source:                 db1/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            seven_seg/segment_counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        4.934ns  (logic 0.367ns (7.438%)  route 4.567ns (92.562%))
  Logic Levels:           0  
  Clock Path Skew:        3.721ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.224ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=515, routed)         1.499     1.502    db1/clk_out1
    SLICE_X49Y69         FDRE                                         r  db1/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y69         FDRE (Prop_fdre_C_Q)         0.367     1.869 r  db1/clean_out_reg/Q
                         net (fo=211, routed)         4.567     6.436    seven_seg/system_reset
    SLICE_X48Y70         FDRE                                         r  seven_seg/segment_counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.621     5.224    seven_seg/clk_100mhz
    SLICE_X48Y70         FDRE                                         r  seven_seg/segment_counter_reg[29]/C
                         clock pessimism              0.000     5.224    
                         clock uncertainty            0.430     5.654    
    SLICE_X48Y70         FDRE (Hold_fdre_C_R)        -0.020     5.634    seven_seg/segment_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         -5.634    
                         arrival time                           6.436    
  -------------------------------------------------------------------
                         slack                                  0.803    

Slack (MET) :             0.803ns  (arrival time - required time)
  Source:                 db1/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            seven_seg/segment_counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        4.937ns  (logic 0.367ns (7.434%)  route 4.570ns (92.566%))
  Logic Levels:           0  
  Clock Path Skew:        3.723ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.226ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=515, routed)         1.499     1.502    db1/clk_out1
    SLICE_X49Y69         FDRE                                         r  db1/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y69         FDRE (Prop_fdre_C_Q)         0.367     1.869 r  db1/clean_out_reg/Q
                         net (fo=211, routed)         4.570     6.439    seven_seg/system_reset
    SLICE_X48Y68         FDRE                                         r  seven_seg/segment_counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.623     5.226    seven_seg/clk_100mhz
    SLICE_X48Y68         FDRE                                         r  seven_seg/segment_counter_reg[19]/C
                         clock pessimism              0.000     5.226    
                         clock uncertainty            0.430     5.656    
    SLICE_X48Y68         FDRE (Hold_fdre_C_R)        -0.020     5.636    seven_seg/segment_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -5.636    
                         arrival time                           6.439    
  -------------------------------------------------------------------
                         slack                                  0.803    

Slack (MET) :             0.803ns  (arrival time - required time)
  Source:                 db1/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            seven_seg/segment_counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        4.937ns  (logic 0.367ns (7.434%)  route 4.570ns (92.566%))
  Logic Levels:           0  
  Clock Path Skew:        3.723ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.226ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=515, routed)         1.499     1.502    db1/clk_out1
    SLICE_X49Y69         FDRE                                         r  db1/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y69         FDRE (Prop_fdre_C_Q)         0.367     1.869 r  db1/clean_out_reg/Q
                         net (fo=211, routed)         4.570     6.439    seven_seg/system_reset
    SLICE_X48Y68         FDRE                                         r  seven_seg/segment_counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.623     5.226    seven_seg/clk_100mhz
    SLICE_X48Y68         FDRE                                         r  seven_seg/segment_counter_reg[20]/C
                         clock pessimism              0.000     5.226    
                         clock uncertainty            0.430     5.656    
    SLICE_X48Y68         FDRE (Hold_fdre_C_R)        -0.020     5.636    seven_seg/segment_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -5.636    
                         arrival time                           6.439    
  -------------------------------------------------------------------
                         slack                                  0.803    

Slack (MET) :             0.884ns  (arrival time - required time)
  Source:                 db1/clean_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            seven_seg/segment_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        5.020ns  (logic 0.367ns (7.311%)  route 4.653ns (92.689%))
  Logic Levels:           0  
  Clock Path Skew:        3.725ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.228ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout1_buf/O
                         net (fo=515, routed)         1.499     1.502    db1/clk_out1
    SLICE_X49Y69         FDRE                                         r  db1/clean_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y69         FDRE (Prop_fdre_C_Q)         0.367     1.869 r  db1/clean_out_reg/Q
                         net (fo=211, routed)         4.653     6.522    seven_seg/system_reset
    SLICE_X48Y67         FDSE                                         r  seven_seg/segment_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.625     5.228    seven_seg/clk_100mhz
    SLICE_X48Y67         FDSE                                         r  seven_seg/segment_state_reg[0]/C
                         clock pessimism              0.000     5.228    
                         clock uncertainty            0.430     5.658    
    SLICE_X48Y67         FDSE (Hold_fdse_C_S)        -0.020     5.638    seven_seg/segment_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.638    
                         arrival time                           6.522    
  -------------------------------------------------------------------
                         slack                                  0.884    





