
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.564363                       # Number of seconds simulated
sim_ticks                                564363481000                       # Number of ticks simulated
final_tick                               564363481000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 547215                       # Simulator instruction rate (inst/s)
host_op_rate                                   901001                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             6925996603                       # Simulator tick rate (ticks/s)
host_mem_usage                                 660124                       # Number of bytes of host memory used
host_seconds                                    81.48                       # Real time elapsed on the host
sim_insts                                    44589715                       # Number of instructions simulated
sim_ops                                      73417860                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 564363481000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         1275648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1298432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     82131520                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        82131520                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              356                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            19932                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               20288                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1283305                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1283305                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              40371                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data            2260331                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               2300702                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         40371                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            40371                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       145529473                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            145529473                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       145529473                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             40371                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data           2260331                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            147830175                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 564363481000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 564363481000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    20877740                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     5816540                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           168                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           106                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 564363481000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 564363481000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    59916909                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            36                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    564363481000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       1128726962                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    44589715                       # Number of instructions committed
system.cpu.committedOps                      73417860                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              72895936                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1959                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                      944900                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      4232452                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     72895936                       # number of integer instructions
system.cpu.num_fp_insts                          1959                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads           163691601                       # number of times the integer registers were read
system.cpu.num_int_register_writes           63686411                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3779                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1484                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads             27636619                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            24933085                       # number of times the CC registers were written
system.cpu.num_mem_refs                      26694277                       # number of memory refs
system.cpu.num_load_insts                    20877737                       # Number of load instructions
system.cpu.num_store_insts                    5816540                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 1128726962                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                           5574736                       # Number of branches fetched
system.cpu.op_class::No_OpClass                175846      0.24%      0.24% # Class of executed instruction
system.cpu.op_class::IntAlu                  45543779     62.03%     62.27% # Class of executed instruction
system.cpu.op_class::IntMult                        4      0.00%     62.27% # Class of executed instruction
system.cpu.op_class::IntDiv                   1002994      1.37%     63.64% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::MemRead                 20877677     28.44%     92.08% # Class of executed instruction
system.cpu.op_class::MemWrite                 5816113      7.92%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  60      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                427      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   73417860                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 564363481000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.558951                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            26694280                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             45384                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            588.187026                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   509.558951                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.995232                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995232                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          157                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          325                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53433944                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53433944                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 564363481000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     20839057                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20839057                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       804254                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         804254                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      21643311                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         21643311                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     21643311                       # number of overall hits
system.cpu.dcache.overall_hits::total        21643311                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        38683                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         38683                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      5012286                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      5012286                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      5050969                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        5050969                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      5050969                       # number of overall misses
system.cpu.dcache.overall_misses::total       5050969                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   8836385500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8836385500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 473872228000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 473872228000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 482708613500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 482708613500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 482708613500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 482708613500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     20877740                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20877740                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      5816540                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5816540                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     26694280                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     26694280                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     26694280                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     26694280                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.001853                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001853                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.861730                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.861730                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.189215                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.189215                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.189215                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.189215                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 228430.718920                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 228430.718920                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 94542.136662                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 94542.136662                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 95567.526449                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 95567.526449                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 95567.526449                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 95567.526449                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        11173                       # number of writebacks
system.cpu.dcache.writebacks::total             11173                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        38683                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        38683                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      5012286                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      5012286                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      5050969                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5050969                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      5050969                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5050969                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   8797702500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   8797702500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 468859942000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 468859942000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 477657644500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 477657644500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 477657644500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 477657644500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001853                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001853                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.861730                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.861730                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.189215                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.189215                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.189215                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.189215                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 227430.718920                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 227430.718920                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 93542.136662                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 93542.136662                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 94567.526449                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 94567.526449                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 94567.526449                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 94567.526449                       # average overall mshr miss latency
system.cpu.dcache.replacements                  44872                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 564363481000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 564363481000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 564363481000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           281.222510                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            59916909                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               356                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          168305.924157                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   281.222510                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.549263                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.549263                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          310                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          272                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.605469                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         119834174                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        119834174                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 564363481000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     59916553                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        59916553                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      59916553                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         59916553                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     59916553                       # number of overall hits
system.cpu.icache.overall_hits::total        59916553                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          356                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           356                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          356                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            356                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          356                       # number of overall misses
system.cpu.icache.overall_misses::total           356                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     95006500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     95006500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     95006500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     95006500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     95006500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     95006500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     59916909                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     59916909                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     59916909                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     59916909                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     59916909                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     59916909                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 266872.191011                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 266872.191011                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 266872.191011                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 266872.191011                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 266872.191011                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 266872.191011                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           46                       # number of writebacks
system.cpu.icache.writebacks::total                46                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          356                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          356                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          356                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          356                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          356                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          356                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     94650500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     94650500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     94650500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     94650500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     94650500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     94650500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 265872.191011                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 265872.191011                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 265872.191011                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 265872.191011                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 265872.191011                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 265872.191011                       # average overall mshr miss latency
system.cpu.icache.replacements                     46                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 564363481000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 564363481000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 564363481000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2011.525317                       # Cycle average of tags in use
system.l2.tags.total_refs                    10123417                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     23890                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    423.751235                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.687991                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         14.786755                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       1996.050571                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000336                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.007220                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.974634                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.982190                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1941                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  81011258                       # Number of tag accesses
system.l2.tags.data_accesses                 81011258                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 564363481000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        11173                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            11173                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           46                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               46                       # number of WritebackClean hits
system.l2.WriteClean_hits::writebacks         5027178                       # number of WriteClean hits
system.l2.WriteClean_hits::total              5027178                       # number of WriteClean hits
system.l2.UpgradeReq_hits::cpu.data           2504352                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total              2504352                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data                135                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   135                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data          21611                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             21611                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data                 21746                       # number of demand (read+write) hits
system.l2.demand_hits::total                    21746                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data                21746                       # number of overall hits
system.l2.overall_hits::total                   21746                       # number of overall hits
system.l2.UpgradeReq_misses::cpu.data         2501233                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total            2501233                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data             6566                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6566                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           356                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              356                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        17072                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           17072                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 356                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               23638                       # number of demand (read+write) misses
system.l2.demand_misses::total                  23994                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                356                       # number of overall misses
system.l2.overall_misses::cpu.data              23638                       # number of overall misses
system.l2.overall_misses::total                 23994                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu.data 429688960500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total 429688960500                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data   5212246500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    5212246500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     94104500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     94104500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data   8512762000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   8512762000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      94104500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   13725008500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      13819113000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     94104500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  13725008500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     13819113000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        11173                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        11173                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           46                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           46                       # number of WritebackClean accesses(hits+misses)
system.l2.WriteClean_accesses::writebacks      5027178                       # number of WriteClean accesses(hits+misses)
system.l2.WriteClean_accesses::total          5027178                       # number of WriteClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data       5005585                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total          5005585                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           6701                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              6701                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          356                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            356                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data        38683                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         38683                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               356                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             45384                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                45740                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              356                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            45384                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               45740                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu.data     0.499688                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.499688                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.979854                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.979854                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.441331                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.441331                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.520844                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.524574                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.520844                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.524574                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu.data 171790.856949                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 171790.856949                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 793823.713067                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 793823.713067                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 264338.483146                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 264338.483146                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 498638.823805                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 498638.823805                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 264338.483146                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 580633.238853                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 575940.360090                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 264338.483146                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 580633.238853                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 575940.360090                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                21494                       # number of writebacks
system.l2.writebacks::total                     21494                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data      2501233                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total       2501233                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         6566                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6566                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          356                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          356                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        17072                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        17072                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            356                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          23638                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             23994                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           356                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         23638                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            23994                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu.data 404676711500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total 404676711500                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data   5146586500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   5146586500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     90544500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     90544500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data   8342042000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   8342042000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     90544500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  13488628500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  13579173000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     90544500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  13488628500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  13579173000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data     0.499688                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.499688                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.979854                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.979854                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.441331                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.441331                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.520844                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.524574                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.520844                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.524574                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data 161790.889333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 161790.889333                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 783823.713067                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 783823.713067                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 254338.483146                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 254338.483146                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 488638.823805                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 488638.823805                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 254338.483146                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 570633.238853                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 565940.360090                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 254338.483146                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 570633.238853                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 565940.360090                       # average overall mshr miss latency
system.l2.replacements                          21842                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 564363481000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                  2004.484258                       # Cycle average of tags in use
system.l3.tags.total_refs                     5059832                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     51610                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                     98.039760                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks     1112.114624                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst         10.376542                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data        881.993093                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.543025                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.005067                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.430661                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.978752                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           72                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3          191                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4         1751                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                  10179332                       # Number of tag accesses
system.l3.tags.data_accesses                 10179332                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 564363481000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks        21494                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            21494                       # number of WritebackDirty hits
system.l3.WriteClean_hits::writebacks         2517072                       # number of WriteClean hits
system.l3.WriteClean_hits::total              2517072                       # number of WriteClean hits
system.l3.UpgradeReq_hits::cpu.data           1247983                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total              1247983                       # number of UpgradeReq hits
system.l3.ReadExReq_hits::cpu.data                 39                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                    39                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data           3541                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total              3541                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                  3580                       # number of demand (read+write) hits
system.l3.demand_hits::total                     3580                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data                 3580                       # number of overall hits
system.l3.overall_hits::total                    3580                       # number of overall hits
system.l3.UpgradeReq_misses::cpu.data         1253366                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total            1253366                       # number of UpgradeReq misses
system.l3.ReadExReq_misses::cpu.data             6411                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                6411                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          356                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data        13531                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total           13887                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 356                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data               19942                       # number of demand (read+write) misses
system.l3.demand_misses::total                  20298                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                356                       # number of overall misses
system.l3.overall_misses::cpu.data              19942                       # number of overall misses
system.l3.overall_misses::total                 20298                       # number of overall misses
system.l3.UpgradeReq_miss_latency::cpu.data 363885411000                       # number of UpgradeReq miss cycles
system.l3.UpgradeReq_miss_latency::total 363885411000                       # number of UpgradeReq miss cycles
system.l3.ReadExReq_miss_latency::cpu.data   5071708000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    5071708000                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     86628500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data   8117069500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total   8203698000                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      86628500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data   13188777500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total      13275406000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     86628500                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data  13188777500                       # number of overall miss cycles
system.l3.overall_miss_latency::total     13275406000                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks        21494                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        21494                       # number of WritebackDirty accesses(hits+misses)
system.l3.WriteClean_accesses::writebacks      2517072                       # number of WriteClean accesses(hits+misses)
system.l3.WriteClean_accesses::total          2517072                       # number of WriteClean accesses(hits+misses)
system.l3.UpgradeReq_accesses::cpu.data       2501349                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total          2501349                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data           6450                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total              6450                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          356                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data        17072                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total         17428                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               356                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data             23522                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                23878                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              356                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data            23522                       # number of overall (read+write) accesses
system.l3.overall_accesses::total               23878                       # number of overall (read+write) accesses
system.l3.UpgradeReq_miss_rate::cpu.data     0.501076                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.501076                       # miss rate for UpgradeReq accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.993953                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.993953                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.792584                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.796821                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.847802                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.850071                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.847802                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.850071                       # miss rate for overall accesses
system.l3.UpgradeReq_avg_miss_latency::cpu.data 290326.537500                       # average UpgradeReq miss latency
system.l3.UpgradeReq_avg_miss_latency::total 290326.537500                       # average UpgradeReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu.data 791094.681017                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 791094.681017                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 243338.483146                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 599886.889365                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 590746.597537                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 243338.483146                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 661356.809748                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 654025.322692                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 243338.483146                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 661356.809748                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 654025.322692                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                33184                       # number of writebacks
system.l3.writebacks::total                     33184                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks           61                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total            61                       # number of CleanEvict MSHR misses
system.l3.UpgradeReq_mshr_misses::cpu.data      1253366                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total       1253366                       # number of UpgradeReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data         6411                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total           6411                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          356                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data        13531                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total        13887                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            356                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data          19942                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             20298                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           356                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data         19942                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            20298                       # number of overall MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::cpu.data 351527910000                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total 351527910000                       # number of UpgradeReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu.data   5007598000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   5007598000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     83068500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data   7981759500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total   8064828000                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     83068500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data  12989357500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total  13072426000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     83068500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data  12989357500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total  13072426000                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_mshr_miss_rate::cpu.data     0.501076                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.501076                       # mshr miss rate for UpgradeReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.993953                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.993953                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.792584                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.796821                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.847802                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.850071                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.847802                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.850071                       # mshr miss rate for overall accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::cpu.data 280467.086230                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 280467.086230                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 781094.681017                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 781094.681017                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 233338.483146                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 589886.889365                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 580746.597537                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 233338.483146                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 651356.809748                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 644025.322692                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 233338.483146                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 651356.809748                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 644025.322692                       # average overall mshr miss latency
system.l3.replacements                          49562                       # number of replacements
system.membus.snoop_filter.tot_requests       1310866                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      1290578                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 564363481000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              13887                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        33184                       # Transaction distribution
system.membus.trans_dist::WriteClean          1250121                       # Transaction distribution
system.membus.trans_dist::CleanEvict               67                       # Transaction distribution
system.membus.trans_dist::UpgradeReq          1253376                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6401                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6401                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         13887                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port      2577324                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total      2577324                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2577324                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     83429952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     83429952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                83429952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1273664                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1273664    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1273664                       # Request fanout histogram
system.membus.reqLayer2.occupancy          9416976500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          102118500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      5096243                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      5050503                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops        3782400                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops      3782400                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 564363481000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             39039                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        48870                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           46                       # Transaction distribution
system.tol2bus.trans_dist::WriteClean         8794371                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           50418                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq         5005585                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp        5005585                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             6701                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            6701                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           356                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        38683                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          758                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     15173988                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              15174746                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        25728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    325359040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              325384768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         3821609                       # Total snoops (count)
system.tol2bus.snoopTraffic                 243512960                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          8872934                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.426285                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.494536                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5090534     57.37%     57.37% # Request fanout histogram
system.tol2bus.snoop_fanout::1                3782400     42.63%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            8872934                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        10100107500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            534000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2570868500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests      2546789                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests      2522911                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops        1282696                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops      1282696                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 564363481000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp             17428                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty        54678                       # Transaction distribution
system.tol3bus.trans_dist::WriteClean         3767193                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict           16446                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq         2501349                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp        2501349                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq             6450                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp            6450                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq        17428                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      7589088                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    163996416                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                         1299683                       # Total snoops (count)
system.tol3bus.snoopTraffic                  82131520                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          3824910                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.335353                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.472114                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                2542214     66.46%     66.46% # Request fanout histogram
system.tol3bus.snoop_fanout::1                1282696     33.54%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            3824910                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         5070496500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        1286491500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
