var classi2cRamSlave =
[
    [ "rtl", "classi2cRamSlave_1_1rtl.html", "classi2cRamSlave_1_1rtl" ],
    [ "TPD_G", "classi2cRamSlave.html#a59467ecbd6f1ac4678f88367afa9f2bd", null ],
    [ "I2C_ADDR_G", "classi2cRamSlave.html#af2be1351ed6fca9394e88bb609bb4286", null ],
    [ "TENBIT_G", "classi2cRamSlave.html#ac3b65a2950a36499a54c05a861399915", null ],
    [ "FILTER_G", "classi2cRamSlave.html#a77e1f8d74b9f9b45168296a707edf886", null ],
    [ "ADDR_SIZE_G", "classi2cRamSlave.html#a7df69e27ec6d19696b4d9d210dd45c1a", null ],
    [ "DATA_SIZE_G", "classi2cRamSlave.html#afd9b28fcf228933a03db84c4ca25e505", null ],
    [ "ENDIANNESS_G", "classi2cRamSlave.html#a4e91c5cd615a8e628c7e89f1059a603c", null ],
    [ "clk", "classi2cRamSlave.html#adeb222493482dfe91c36a7a02710329c", null ],
    [ "rst", "classi2cRamSlave.html#a789cd8b86f0aac91d6f0acff63b7088a", null ],
    [ "i2cSda", "classi2cRamSlave.html#af397f6910f44859f80deb40f42dab706", null ],
    [ "i2cScl", "classi2cRamSlave.html#aee9e8e81b6eff779980132589425495c", null ],
    [ "ieee", "classi2cRamSlave.html#a0a6af6eef40212dbaf130d57ce711256", null ],
    [ "std_logic_1164", "classi2cRamSlave.html#acd03516902501cd1c7296a98e22c6fcb", null ],
    [ "numeric_std", "classi2cRamSlave.html#a2edc34402b573437d5f25fa90ba4013e", null ],
    [ "surf", "classi2cRamSlave.html#acabf3ea45bb9ea54f778c194fc238b6d", null ],
    [ "StdRtlPkg", "classi2cRamSlave.html#af2fe75efbe0a68c3fb806bb88b1a81ba", null ],
    [ "i2cPkg", "classi2cRamSlave.html#ab574b4b883430b05adb0cd1d50940264", null ]
];