# Reading pref.tcl
# do SeqDetector_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/andre/UA/LSD/P9/Parte1/SeqDetFSM_Tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:22:00 on Jun 01,2022
# vcom -reportprogress 300 -93 -work work C:/Users/andre/UA/LSD/P9/Parte1/SeqDetFSM_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SeqDetFSM_Tb
# -- Compiling architecture Stimulus of SeqDetFSM
# ** Error: (vcom-11) Could not find work.seqdetfsm.
# ** Note: C:/Users/andre/UA/LSD/P9/Parte1/SeqDetFSM_Tb.vhd(9): VHDL Compiler exiting
# End time: 11:22:00 on Jun 01,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./SeqDetector_run_msim_rtl_vhdl.do line 8
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {C:/Users/andre/UA/LSD/P9/Parte1/SeqDetFSM_Tb.vhd}"
vsim work.seqdetfsm_tb
# vsim work.seqdetfsm_tb 
# Start time: 11:22:04 on Jun 01,2022
# Loading std.standard
# ** Error: (vsim-3173) Entity 'C:/Users/andre/UA/LSD/P9/Parte1/simulation/modelsim/rtl_work.seqdetfsm_tb' has no architecture.
# Error loading design
# End time: 11:22:04 on Jun 01,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
run
# No Design Loaded!
load seqdetfsm_tb
# couldn't load library "seqdetfsm_tb": this library or a dependent library could not be found in library path
vcom -reportprogress 300 -work work C:/Users/andre/UA/LSD/P9/Parte1/SeqDetFSM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:24:19 on Jun 01,2022
# vcom -reportprogress 300 -work work C:/Users/andre/UA/LSD/P9/Parte1/SeqDetFSM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SeqDetFSM
# -- Compiling architecture MealyArch of SeqDetFSM
# End time: 11:24:19 on Jun 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.seqdetfsm
# vsim work.seqdetfsm 
# Start time: 11:24:24 on Jun 01,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.seqdetfsm(mealyarch)
vcom -reportprogress 300 -work work C:/Users/andre/UA/LSD/P9/Parte1/SeqDetFSM_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:24:53 on Jun 01,2022
# vcom -reportprogress 300 -work work C:/Users/andre/UA/LSD/P9/Parte1/SeqDetFSM_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SeqDetFSM_Tb
# -- Compiling architecture Stimulus of SeqDetFSM
# -- Loading entity SeqDetFSM
# End time: 11:24:53 on Jun 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.seqdetfsm_tb
# End time: 11:24:57 on Jun 01,2022, Elapsed time: 0:00:33
# Errors: 0, Warnings: 0
# vsim work.seqdetfsm_tb 
# Start time: 11:24:57 on Jun 01,2022
# Loading std.standard
# ** Error: (vsim-3173) Entity 'C:/Users/andre/UA/LSD/P9/Parte1/simulation/modelsim/rtl_work.seqdetfsm_tb' has no architecture.
# Error loading design
# End time: 11:24:57 on Jun 01,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
