{
    "nl": "/home/ngoduc/test_adder16/runs/RUN_2025-11-28_20-54-11/36-openroad-resizertimingpostcts/adder16.nl.v",
    "pnl": "/home/ngoduc/test_adder16/runs/RUN_2025-11-28_20-54-11/36-openroad-resizertimingpostcts/adder16.pnl.v",
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": "/home/ngoduc/test_adder16/runs/RUN_2025-11-28_20-54-11/36-openroad-resizertimingpostcts/adder16.def",
    "lef": null,
    "openroad-lef": null,
    "odb": "/home/ngoduc/test_adder16/runs/RUN_2025-11-28_20-54-11/36-openroad-resizertimingpostcts/adder16.odb",
    "sdc": "/home/ngoduc/test_adder16/runs/RUN_2025-11-28_20-54-11/36-openroad-resizertimingpostcts/adder16.sdc",
    "sdf": {
        "nom_tt_025C_1v80": "/home/ngoduc/test_adder16/runs/RUN_2025-11-28_20-54-11/12-openroad-staprepnr/nom_tt_025C_1v80/adder16__nom_tt_025C_1v80.sdf",
        "nom_ss_100C_1v60": "/home/ngoduc/test_adder16/runs/RUN_2025-11-28_20-54-11/12-openroad-staprepnr/nom_ss_100C_1v60/adder16__nom_ss_100C_1v60.sdf",
        "nom_ff_n40C_1v95": "/home/ngoduc/test_adder16/runs/RUN_2025-11-28_20-54-11/12-openroad-staprepnr/nom_ff_n40C_1v95/adder16__nom_ff_n40C_1v95.sdf"
    },
    "spef": null,
    "lib": null,
    "spice": null,
    "mag": null,
    "gds": null,
    "mag_gds": null,
    "klayout_gds": null,
    "json_h": "/home/ngoduc/test_adder16/runs/RUN_2025-11-28_20-54-11/05-yosys-jsonheader/adder16.h.json",
    "vh": "/home/ngoduc/test_adder16/runs/RUN_2025-11-28_20-54-11/28-odb-writeverilogheader/adder16.vh",
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 0,
        "design__inferred_latch__count": 0,
        "design__instance__count": 250,
        "design__instance__area": 1844.27,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
        "power__internal__total": 0.000354191,
        "power__switching__total": 0.000176075,
        "power__leakage__total": 8.2771e-10,
        "power__total": 0.000530267,
        "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.25,
        "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.25,
        "timing__hold__ws__corner:nom_tt_025C_1v80": 0.215732,
        "timing__setup__ws__corner:nom_tt_025C_1v80": 1.23829,
        "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
        "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.215732,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 1000000000000000000000000000000,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 2,
        "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.25,
        "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.25,
        "timing__hold__ws__corner:nom_ss_100C_1v60": 0.20426216851653883,
        "timing__setup__ws__corner:nom_ss_100C_1v60": -2.324762226303649,
        "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__tns__corner:nom_ss_100C_1v60": -14.69690721832614,
        "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__wns__corner:nom_ss_100C_1v60": -2.324762226303649,
        "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 1.026813,
        "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:nom_ss_100C_1v60": 11,
        "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": Infinity,
        "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 2,
        "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.25,
        "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.25,
        "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.1640209958723017,
        "timing__setup__ws__corner:nom_ff_n40C_1v95": 1.9002795430632764,
        "timing__hold__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.164021,
        "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity,
        "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count": 0,
        "design__max_fanout_violation__count": 0,
        "design__max_cap_violation__count": 0,
        "clock__skew__worst_hold": -0.25,
        "clock__skew__worst_setup": 0.25,
        "timing__hold__ws": 0.215732,
        "timing__setup__ws": 1.23829,
        "timing__hold__tns": 0,
        "timing__setup__tns": 0,
        "timing__hold__wns": 0,
        "timing__setup__wns": 0,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": 0.215732,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 0,
        "timing__setup_r2r__ws": 1000000000000000000000000000000,
        "timing__setup_r2r_vio__count": 0,
        "design__die__bbox": "0.0 0.0 64.8 75.52",
        "design__core__bbox": "5.52 10.88 58.88 62.56",
        "design__io": 54,
        "design__die__area": 4893.7,
        "design__core__area": 2757.64,
        "design__instance__count__stdcell": 250,
        "design__instance__area__stdcell": 1844.27,
        "design__instance__count__macros": 0,
        "design__instance__area__macros": 0,
        "design__instance__utilization": 0.668784,
        "design__instance__utilization__stdcell": 0.668784,
        "design__instance__count__class:inverter": 2,
        "design__instance__count__class:sequential_cell": 17,
        "design__instance__count__class:multi_input_combinational_cell": 110,
        "flow__warnings__count": 1,
        "flow__errors__count": 0,
        "design__instance__count__class:fill_cell": 38,
        "design__instance__count__class:tap_cell": 42,
        "design__power_grid_violation__count__net:VGND": 0,
        "design__power_grid_violation__count__net:VPWR": 0,
        "design__power_grid_violation__count": 0,
        "floorplan__design__io": 52,
        "design__io__hpwl": 1385121,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 347.463,
        "design__instance__displacement__mean": 1.206,
        "design__instance__displacement__max": 17.74,
        "route__wirelength__estimated": 3136.55,
        "design__violations": 0,
        "design__instance__count__class:timing_repair_buffer": 75,
        "design__instance__count__class:clock_buffer": 3,
        "design__instance__count__class:clock_inverter": 1,
        "design__instance__count__setup_buffer": 4,
        "design__instance__count__hold_buffer": 16
    }
}