/*
 * Copyright (c) 2023 Advanced Micro Devices, Inc. All rights reserved.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a copy
 * of this software and associated documentation files (the "Software"), to deal
 * in the Software without restriction, including without limitation the rights
 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
 * copies of the Software, and to permit persons to whom the Software is
 * furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL THE
 * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
 * THE SOFTWARE.
 */

#include <amdgv.h>
#include <amdgv_device.h>

#include "mi300.h"

#define mmPCIE_INDEX             0x000c
#define mmPCIE_INDEX_BASE_IDX    0
#define mmPCIE_DATA              0x000d
#define mmPCIE_DATA_BASE_IDX     0
#define mmPCIE_INDEX2            0x000e
#define mmPCIE_INDEX2_BASE_IDX   0
#define mmPCIE_DATA2             0x000f
#define mmPCIE_DATA2_BASE_IDX    0

#define READ_DIRECT                                                                           \
	{                                                                                     \
		0, 0, 0                                                                       \
	}
#define READ_MM_INDEX                                                                         \
	{                                                                                     \
		mmMM_INDEX, mmMM_INDEX_HI, mmMM_DATA                                          \
	}
#define READ_PCIE_INDEX                                                                       \
	{                                                                                     \
		mmPCIE_INDEX, 0, mmPCIE_DATA                                                  \
	}
#define READ_PCIE2_INDEX                                                                      \
	{                                                                                     \
		mmPCIE_INDEX2, 0, mmPCIE_DATA2                                                \
	}

/* MMHUB regs. Defined here due to conflict with GC regs */
#define regMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB_mmhub                         0x0c88
#define regMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB_mmhub_BASE_IDX		0
#define regMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB_mmhub                         0x0c89
#define regMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB_mmhub_BASE_IDX                0
#define regMC_VM_XGMI_GPUIOV_ENABLE_mmhub                                       0x0ce9
#define regMC_VM_XGMI_GPUIOV_ENABLE_mmhub_BASE_IDX                              0
#define regVM_L2_CNTL_mmhub                                                     0x0b60
#define regVM_L2_CNTL_mmhub_BASE_IDX                                            0
#define regVM_L2_CNTL2_mmhub                                                    0x0b61
#define regVM_L2_CNTL2_mmhub_BASE_IDX                                           0
#define regVM_L2_CNTL3_mmhub                                                    0x0b62
#define regVM_L2_CNTL3_mmhub_BASE_IDX                                           0
#define regVM_L2_CNTL4_mmhub                                                    0x0b77
#define regVM_L2_CNTL4_mmhub_BASE_IDX                                           0
#define regVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_HI32_mmhub                0x0b74
#define regVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_HI32_mmhub_BASE_IDX       0
#define regVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_LO32_mmhub                 0x0b71
#define regVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_LO32_mmhub_BASE_IDX        0
#define regVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_LO32_mmhub                    0x0b75
#define regVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_LO32_mmhub_BASE_IDX           0
#define regVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_HI32_mmhub                 0x0b72
#define regVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_HI32_mmhub_BASE_IDX        0
#define regVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_LO32_mmhub                0x0b73
#define regVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_LO32_mmhub_BASE_IDX       0
#define regVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_HI32_mmhub                    0x0b76
#define regVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_HI32_mmhub_BASE_IDX           0
#define regVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_LO32_mmhub                    0x0b75
#define regVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_LO32_mmhub_BASE_IDX           0
#define regVM_L2_PROTECTION_FAULT_CNTL_mmhub                                    0x0b67
#define regVM_L2_PROTECTION_FAULT_CNTL_mmhub_BASE_IDX                           0
#define regVM_L2_PROTECTION_FAULT_CNTL2_mmhub                                   0x0b68
#define regVM_L2_PROTECTION_FAULT_CNTL2_mmhub_BASE_IDX                          0
#define regVM_L2_PROTECTION_FAULT_STATUS_mmhub                                  0x0b6b
#define regVM_L2_PROTECTION_FAULT_STATUS_mmhub_BASE_IDX                         0
#define regVM_L2_PROTECTION_FAULT_DEFAULT_ADDR_HI32_mmhub                       0x0b6f
#define regVM_L2_PROTECTION_FAULT_DEFAULT_ADDR_HI32_mmhub_BASE_IDX              0

struct amdgv_diag_data_dump_reg mi300_diag_data_regs[] = {
	/* NBIO - Register Dumplist */
	{READ_DIRECT, SOC15_REG_ENTRY(NBIO, 0, regBIF_BX0_SBIOS_SCRATCH_3), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(NBIO, 0, regBIF_BX0_BIOS_SCRATCH_7), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(NBIO, 0, regBIF_BX0_CC_BIF_BX_STRAP0), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(NBIO, 0, regBIF_BX0_INTERRUPT_CNTL), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(NBIO, 0, regBIF_BX0_INTERRUPT_CNTL2), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(NBIO, 0, regBIF_BX0_BIF_DOORBELL_INT_CNTL), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(NBIO, 0, regBIF_BX0_MAILBOX_INDEX), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(NBIO, 0, regRCC_DEV0_0_RCC_FEATURES_CONTROL_MISC), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(NBIO, 0, regRCC_DEV0_EPF0_GFXMSIX_VECT0_ADDR_LO), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(NBIO, 0, regRCC_STRAP0_RCC_DEV0_EPF0_STRAP4), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(NBIO, 0, regRCC_STRAP0_RCC_DEV0_EPF0_STRAP9), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(NBIO, 0, regBIF_BX_PF0_MAILBOX_MSGBUF_TRN_DW0), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(NBIO, 0, regBIF_BX_PF0_MAILBOX_MSGBUF_TRN_DW1), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(NBIO, 0, regBIF_BX_PF0_MAILBOX_MSGBUF_TRN_DW2), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(NBIO, 0, regBIF_BX_PF0_MAILBOX_MSGBUF_TRN_DW3), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(NBIO, 0, regBIF_BX_PF0_MAILBOX_MSGBUF_RCV_DW0), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(NBIO, 0, regBIF_BX_PF0_MAILBOX_CONTROL), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(NBIO, 0, regBIF_BX_PF0_MAILBOX_INT_CNTL), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(NBIO, 0, regBIF_BX_PF0_BIF_VMHV_MAILBOX), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(NBIO, 0, regBIF_BX_PF0_PARTITION_COMPUTE_CAP), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(NBIO, 0, regBIF_BX_PF0_PARTITION_MEM_CAP), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(NBIO, 0, regBIF_BX_PF0_PARTITION_COMPUTE_STATUS), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(NBIO, 0, regBIF_BX_PF0_PARTITION_MEM_STATUS), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(NBIO, 0, regRCC_DEV0_EPF0_RCC_DOORBELL_APER_EN), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(NBIO, 0, regRCC_DEV0_EPF0_RCC_CONFIG_MEMSIZE), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(NBIO, 0, regBIF_CFG_DEV0_EPF0_0_LINK_STATUS), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(NBIO, 0, regDOORBELL0_CTRL_ENTRY_0), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(NBIO, 0, regDOORBELL0_CTRL_ENTRY_1), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(NBIO, 0, regDOORBELL0_CTRL_ENTRY_2), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(NBIO, 0, regDOORBELL0_CTRL_ENTRY_3), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(NBIO, 0, regDOORBELL0_CTRL_ENTRY_4), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(NBIO, 0, regDOORBELL0_CTRL_ENTRY_5), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(NBIO, 0, regDOORBELL0_CTRL_ENTRY_6), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(NBIO, 0, regDOORBELL0_CTRL_ENTRY_7), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(NBIO, 0, regDOORBELL0_CTRL_ENTRY_8), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(NBIO, 0, regDOORBELL0_CTRL_ENTRY_9), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(NBIO, 0, regDOORBELL0_CTRL_ENTRY_10), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(NBIO, 0, regDOORBELL0_CTRL_ENTRY_11), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(NBIO, 0, regDOORBELL0_CTRL_ENTRY_12), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(NBIO, 0, regDOORBELL0_CTRL_ENTRY_13), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(NBIO, 0, regDOORBELL0_CTRL_ENTRY_14), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(NBIO, 0, regDOORBELL0_CTRL_ENTRY_15), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(NBIO, 0, regDOORBELL0_CTRL_ENTRY_16), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(NBIO, 0, regDOORBELL0_CTRL_ENTRY_17), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(NBIO, 0, regDOORBELL0_CTRL_ENTRY_18), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(NBIO, 0, regDOORBELL0_CTRL_ENTRY_19), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(NBIO, 0, regDOORBELL0_CTRL_ENTRY_20), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(NBIO, 0, regSDMA_TARGET0_VF0), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(NBIO, 0, regSDMA_TARGET1_VF0), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(NBIO, 0, regVCN_TARGET_VF0), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(NBIO, 0, regSDMA_TARGET0_VF1), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(NBIO, 0, regSDMA_TARGET1_VF1), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(NBIO, 0, regVCN_TARGET_VF1), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(NBIO, 0, regSDMA_TARGET0_VF2), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(NBIO, 0, regSDMA_TARGET1_VF2), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(NBIO, 0, regVCN_TARGET_VF2), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(NBIO, 0, regSDMA_TARGET0_VF3), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(NBIO, 0, regSDMA_TARGET1_VF3), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(NBIO, 0, regVCN_TARGET_VF3), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(NBIO, 0, regSDMA_TARGET0_VF4), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(NBIO, 0, regSDMA_TARGET1_VF4), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(NBIO, 0, regVCN_TARGET_VF4), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(NBIO, 0, regSDMA_TARGET0_VF5), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(NBIO, 0, regSDMA_TARGET1_VF5), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(NBIO, 0, regVCN_TARGET_VF5), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(NBIO, 0, regSDMA_TARGET0_VF6), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(NBIO, 0, regSDMA_TARGET1_VF6), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(NBIO, 0, regVCN_TARGET_VF6), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(NBIO, 0, regSDMA_TARGET0_VF7), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(NBIO, 0, regSDMA_TARGET1_VF7), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(NBIO, 0, regVCN_TARGET_VF7), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(NBIO, 0, regAID0_PF_BASE_ADDR), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(NBIO, 0, regAID0_XCC0_PF_BASE_ADDR), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(NBIO, 0, regAID0_XCC1_PF_BASE_ADDR), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(NBIO, 0, regNBIF_RRMT_CNTL), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(NBIO, 0, regBIFC_DOORBELL_ACCESS_EN_PF), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(NBIO, 0, regBIFC_DOORBELL_ACCESS_EN_VF0), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(NBIO, 0, regBIFC_DOORBELL_ACCESS_EN_VF1), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(NBIO, 0, regBIFC_DOORBELL_ACCESS_EN_VF2), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(NBIO, 0, regBIFC_DOORBELL_ACCESS_EN_VF3), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(NBIO, 0, regBIFC_DOORBELL_ACCESS_EN_VF4), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(NBIO, 0, regBIFC_DOORBELL_ACCESS_EN_VF5), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(NBIO, 0, regBIFC_DOORBELL_ACCESS_EN_VF6), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(NBIO, 0, regBIFC_DOORBELL_ACCESS_EN_VF7), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(NBIO, 0, regBIF_BX1_CC_BIF_BX_STRAP0), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(NBIO, 0, regBIF_BX1_BIF_DOORBELL_INT_CNTL), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(NBIO, 0, regBIF_BX_PF1_BIF_VMHV_MAILBOX), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(NBIO, 0, regXCC_DOORBELL_FENCE), 0},

	/* OSSSYS - Register Dumplist */
	{READ_DIRECT, SOC15_REG_ENTRY(OSSSYS, 0, mmIH_CHICKEN), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(OSSSYS, 0, mmIH_CHICKEN_MI300), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(OSSSYS, 0, mmIH_CNTL), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(OSSSYS, 0, mmIH_INT_FLOOD_CNTL), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(OSSSYS, 0, mmIH_STORM_CLIENT_LIST_CNTL), 0},

	/* MMHUB - Register Dumplist */
	{READ_DIRECT, SOC15_REG_ENTRY(MMHUB, 3, regMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB_mmhub), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(MMHUB, 3, regMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB_mmhub), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(MMHUB, 3, regMC_VM_XGMI_GPUIOV_ENABLE_mmhub), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(MMHUB, 3, regVM_L2_CNTL_mmhub), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(MMHUB, 3, regVM_L2_CNTL2_mmhub), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(MMHUB, 3, regVM_L2_CNTL3_mmhub), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(MMHUB, 3, regVM_L2_CNTL4_mmhub), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(MMHUB, 3, regVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_HI32_mmhub), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(MMHUB, 3, regVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_LO32_mmhub), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(MMHUB, 3, regVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_HI32_mmhub), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(MMHUB, 3, regVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_LO32_mmhub), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(MMHUB, 3, regVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_HI32_mmhub), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(MMHUB, 3, regVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_LO32_mmhub), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(MMHUB, 3, regVM_L2_PROTECTION_FAULT_CNTL_mmhub), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(MMHUB, 3, regVM_L2_PROTECTION_FAULT_CNTL2_mmhub), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(MMHUB, 3, regVM_L2_PROTECTION_FAULT_STATUS_mmhub), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(MMHUB, 3, regVM_L2_PROTECTION_FAULT_DEFAULT_ADDR_HI32_mmhub), 0},

	/* ATHUB - Register Dumplist */
	{READ_DIRECT, SOC15_REG_ENTRY(ATHUB, 0, regRPB_ARB_CNTL), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(ATHUB, 0, regRPB_ARB_CNTL2), 0},

	/* SMUIO - Register Dumplist */
	{READ_DIRECT, SOC15_REG_ENTRY(SMUIO, 0, regPWR_IH_CONTROL), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(SMUIO, 0, regSMUIO_MCM_CONFIG), 0},

	/* RLC - Register Dumplist */
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_GPM_PERF_COUNT_0), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_GPM_PERF_COUNT_1), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_PERFCOUNTER0_LO), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_PERFCOUNTER0_HI), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_PERFCOUNTER1_LO), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_PERFCOUNTER1_HI), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_SPM_PERFMON_CNTL), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_SPM_PERFMON_RING_BASE_LO), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_SPM_PERFMON_RING_BASE_HI), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_SPM_PERFMON_RING_SIZE), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_SPM_PERFMON_SEGMENT_SIZE), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_SPM_SE_MUXSEL_ADDR), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_SPM_SE_MUXSEL_DATA), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_SPM_CPG_PERFMON_SAMPLE_DELAY), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_SPM_CPC_PERFMON_SAMPLE_DELAY), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_SPM_CPF_PERFMON_SAMPLE_DELAY), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_SPM_CB_PERFMON_SAMPLE_DELAY), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_SPM_DB_PERFMON_SAMPLE_DELAY), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_SPM_PA_PERFMON_SAMPLE_DELAY), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_SPM_GDS_PERFMON_SAMPLE_DELAY), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_SPM_IA_PERFMON_SAMPLE_DELAY), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_SPM_SC_PERFMON_SAMPLE_DELAY), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_SPM_TCC_PERFMON_SAMPLE_DELAY), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_SPM_TCA_PERFMON_SAMPLE_DELAY), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_SPM_TCP_PERFMON_SAMPLE_DELAY), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_SPM_TA_PERFMON_SAMPLE_DELAY), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_SPM_TD_PERFMON_SAMPLE_DELAY), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_SPM_VGT_PERFMON_SAMPLE_DELAY), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_SPM_SPI_PERFMON_SAMPLE_DELAY), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_SPM_SQG_PERFMON_SAMPLE_DELAY), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_SPM_SX_PERFMON_SAMPLE_DELAY), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_SPM_GLOBAL_MUXSEL_ADDR), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_SPM_GLOBAL_MUXSEL_DATA), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_SPM_RING_RDPTR), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_SPM_SEGMENT_THRESHOLD), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_SPM_RMI_PERFMON_SAMPLE_DELAY), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_SPM_PERFMON_SAMPLE_DELAY_MAX), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_PERFMON_CNTL), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_PERFCOUNTER0_SELECT), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_PERFCOUNTER1_SELECT), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_GPU_IOV_PERF_CNT_CNTL), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_GPU_IOV_PERF_CNT_WR_ADDR), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_GPU_IOV_PERF_CNT_WR_DATA), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_GPU_IOV_PERF_CNT_RD_ADDR), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_GPU_IOV_PERF_CNT_RD_DATA), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_CNTL), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_CGCG_CGLS_CTRL_2), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_STAT), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_SAFE_MODE), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_MEM_SLP_CNTL), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regSMU_RLC_RESPONSE), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_RLCV_SAFE_MODE), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_SMU_SAFE_MODE), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_RLCV_COMMAND), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_REFCLOCK_TIMESTAMP_LSB), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_REFCLOCK_TIMESTAMP_MSB), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_GPM_TIMER_INT_0), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_GPM_TIMER_INT_1), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_GPM_TIMER_INT_2), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_GPM_TIMER_CTRL), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_LB_CNTR_MAX), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_GPM_TIMER_STAT), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_GPM_TIMER_INT_3), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_SERDES_WR_NONCU_MASTER_MASK_1), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_SERDES_NONCU_MASTER_BUSY_1), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_INT_STAT), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_LB_CNTL), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_MGCG_CTRL), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_LB_CNTR_INIT), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_LOAD_BALANCE_CNTR), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_JUMP_TABLE_RESTORE), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_PG_DELAY_2), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_GPU_CLOCK_COUNT_LSB), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_GPU_CLOCK_COUNT_MSB), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_CAPTURE_GPU_CLOCK_COUNT), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_UCODE_CNTL), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_GPM_THREAD_RESET), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_GPM_CP_DMA_COMPLETE_T0), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_GPM_CP_DMA_COMPLETE_T1), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_FIREWALL_VIOLATION), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_CLK_COUNT_GFXCLK_LSB), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_CLK_COUNT_GFXCLK_MSB), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_CLK_COUNT_REFCLK_LSB), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_CLK_COUNT_REFCLK_MSB), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_CLK_COUNT_CTRL), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_CLK_COUNT_STAT), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_GPM_STAT), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_GPU_CLOCK_32_RES_SEL), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_GPU_CLOCK_32), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_PG_CNTL), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_GPM_THREAD_PRIORITY), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_GPM_THREAD_ENABLE), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_CGTT_MGCG_OVERRIDE), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_CGCG_CGLS_CTRL), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_CGCG_RAMP_CTRL), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_DYN_PG_STATUS), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_DYN_PG_REQUEST), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_PG_DELAY), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_CU_STATUS), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_LB_INIT_CU_MASK), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_LB_ALWAYS_ACTIVE_CU_MASK), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_LB_PARAMS), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_THREAD1_DELAY), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_PG_ALWAYS_ON_CU_MASK), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_MAX_PG_CU), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_AUTO_PG_CTRL), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_SMU_GRBM_REG_SAVE_CTRL), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_SERDES_RD_PENDING), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_SERDES_RD_MASTER_INDEX), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_SERDES_RD_DATA_0), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_SERDES_RD_DATA_1), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_SERDES_RD_DATA_2), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_SERDES_WR_CU_MASTER_MASK), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_SERDES_WR_NONCU_MASTER_MASK), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_SERDES_WR_CTRL), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_SERDES_WR_DATA), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_SERDES_CU_MASTER_BUSY), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_SERDES_NONCU_MASTER_BUSY), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_GPM_GENERAL_0), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_GPM_GENERAL_1), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_GPM_GENERAL_2), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_GPM_GENERAL_3), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_GPM_GENERAL_4), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_GPM_GENERAL_5), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_GPM_GENERAL_6), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_GPM_GENERAL_7), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_STATIC_PG_STATUS), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_SPM_MC_CNTL), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_SPM_INT_CNTL), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_SPM_INT_STATUS), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_SMU_MESSAGE), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_GPM_LOG_SIZE), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_PG_DELAY_3), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_GPR_REG1), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_GPR_REG2), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_GPM_LOG_CONT), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_GPM_INT_DISABLE_TH0), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_GPM_INT_FORCE_TH0), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_GPM_INT_FORCE_TH1), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_SRM_CNTL), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_SRM_GPM_COMMAND), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_SRM_GPM_COMMAND_STATUS), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_SRM_RLCV_COMMAND), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_SRM_RLCV_COMMAND_STATUS), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_SRM_INDEX_CNTL_ADDR_0), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_SRM_INDEX_CNTL_ADDR_1), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_SRM_INDEX_CNTL_ADDR_2), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_SRM_INDEX_CNTL_ADDR_3), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_SRM_INDEX_CNTL_ADDR_4), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_SRM_INDEX_CNTL_ADDR_5), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_SRM_INDEX_CNTL_ADDR_6), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_SRM_INDEX_CNTL_ADDR_7), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_SRM_INDEX_CNTL_DATA_0), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_SRM_INDEX_CNTL_DATA_1), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_SRM_INDEX_CNTL_DATA_2), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_SRM_INDEX_CNTL_DATA_3), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_SRM_INDEX_CNTL_DATA_4), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_SRM_INDEX_CNTL_DATA_5), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_SRM_INDEX_CNTL_DATA_6), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_SRM_INDEX_CNTL_DATA_7), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_SRM_STAT), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_SRM_GPM_ABORT), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_CSIB_ADDR_LO), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_CSIB_ADDR_HI), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_CSIB_LENGTH), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_SMU_COMMAND), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_CP_SCHEDULERS), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_SMU_ARGUMENT_1), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_SMU_ARGUMENT_2), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_GPM_GENERAL_8), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_GPM_GENERAL_9), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_GPM_GENERAL_10), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_GPM_GENERAL_11), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_GPM_GENERAL_12), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_GPM_UTCL1_CNTL_0), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_GPM_UTCL1_CNTL_1), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_GPM_UTCL1_CNTL_2), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_SPM_UTCL1_CNTL), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_UTCL1_STATUS_2), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_LB_THR_CONFIG_2), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_LB_THR_CONFIG_3), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_LB_THR_CONFIG_4), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_SPM_UTCL1_ERROR_1), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_SPM_UTCL1_ERROR_2), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_GPM_UTCL1_TH0_ERROR_1), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_LB_THR_CONFIG_1), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_GPM_UTCL1_TH0_ERROR_2), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_GPM_UTCL1_TH1_ERROR_1), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_GPM_UTCL1_TH1_ERROR_2), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_GPM_UTCL1_TH2_ERROR_1), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_GPM_UTCL1_TH2_ERROR_2), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_SEMAPHORE_0), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_SEMAPHORE_1), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_CP_EOF_INT), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_CP_EOF_INT_CNT), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_SPARE_INT), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_PREWALKER_UTCL1_CNTL), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_PREWALKER_UTCL1_TRIG), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_PREWALKER_UTCL1_ADDR_LSB), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_PREWALKER_UTCL1_ADDR_MSB), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_PREWALKER_UTCL1_SIZE_LSB), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_PREWALKER_UTCL1_SIZE_MSB), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_DSM_TRIG), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_UTCL1_STATUS), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_R2I_CNTL_0), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_R2I_CNTL_1), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_R2I_CNTL_2), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_R2I_CNTL_3), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_UTCL2_CNTL), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_LBPW_CU_STAT), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_DS_CNTL), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_GPM_INT_STAT_TH0), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_GPM_GENERAL_13), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_GPM_GENERAL_14), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_GPM_GENERAL_15), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_SPARE_INT_1), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_RLCV_SPARE_INT_1), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_SEMAPHORE_2), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_SEMAPHORE_3), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_SMU_ARGUMENT_3), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_SMU_ARGUMENT_4), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_GPU_CLOCK_COUNT_LSB_1), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_GPU_CLOCK_COUNT_MSB_1), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_CAPTURE_GPU_CLOCK_COUNT_1), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_GPU_CLOCK_COUNT_LSB_2), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_GPU_CLOCK_COUNT_MSB_2), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_CAPTURE_GPU_CLOCK_COUNT_2), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_CPG_STAT_INVAL), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_UE_ERR_STATUS_LOW), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_UE_ERR_STATUS_HIGH), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_DSM_CNTL), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_DSM_CNTLA), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_DSM_CNTL2), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_DSM_CNTL2A), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_CE_ERR_STATUS_LOW), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_CE_ERR_STATUS_HIGH), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_RLCV_SPARE_INT), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_SMU_CLK_REQ), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regCGTT_RLC_CLK_CTRL), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRLC_GFX_RM_CNTL), 0},

	/* SDMA - Register Dumplist */
	{READ_DIRECT, SOC15_REG_ENTRY(SDMA0, 15, regSDMA_INT_STATUS), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(SDMA0, 15, regSDMA_RRMT_CNTL), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(SDMA0, 15, regSDMA_CNTL), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(SDMA0, 15, regSDMA_CHICKEN_BITS), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(SDMA0, 15, regSDMA_RB_RPTR_FETCH_HI), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(SDMA0, 15, regSDMA_RB_RPTR_FETCH), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(SDMA0, 15, regSDMA_IB_OFFSET_FETCH), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(SDMA0, 15, regSDMA_STATUS_REG), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(SDMA0, 15, regSDMA_STATUS1_REG), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(SDMA0, 15, regSDMA_UCODE_CHECKSUM), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(SDMA0, 15, regSDMA_F32_CNTL), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(SDMA0, 15, regSDMA_STATUS2_REG), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(SDMA0, 15, regSDMA_UTCL1_CNTL), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(SDMA0, 15, regSDMA_UTCL1_WATERMK), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(SDMA0, 15, regSDMA_UTCL1_RD_STATUS), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(SDMA0, 15, regSDMA_UTCL1_WR_STATUS), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(SDMA0, 15, regSDMA_UTCL1_INV0), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(SDMA0, 15, regSDMA_UTCL1_INV1), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(SDMA0, 15, regSDMA_UTCL1_INV2), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(SDMA0, 15, regSDMA_UTCL1_RD_XNACK0), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(SDMA0, 15, regSDMA_UTCL1_RD_XNACK1), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(SDMA0, 15, regSDMA_UTCL1_WR_XNACK0), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(SDMA0, 15, regSDMA_UTCL1_WR_XNACK1), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(SDMA0, 15, regSDMA_UTCL1_TIMEOUT), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(SDMA0, 15, regSDMA_UTCL1_PAGE), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(SDMA0, 15, regSDMA_CHICKEN_BITS_2), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(SDMA0, 15, regSDMA_STATUS3_REG), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(SDMA0, 15, regSDMA_PUB_DUMMY_REG0), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(SDMA0, 15, regSDMA_PUB_DUMMY_REG1), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(SDMA0, 15, regSDMA_PUB_DUMMY_REG2), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(SDMA0, 15, regSDMA_PUB_DUMMY_REG3), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(SDMA0, 15, regSDMA_GFX_RB_CNTL), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(SDMA0, 15, regSDMA_GFX_RB_BASE), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(SDMA0, 15, regSDMA_GFX_RB_BASE_HI), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(SDMA0, 15, regSDMA_GFX_RB_WPTR), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(SDMA0, 15, regSDMA_GFX_RB_WPTR_HI), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(SDMA0, 15, regSDMA_GFX_RB_WPTR_POLL_CNTL), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(SDMA0, 15, regSDMA_GFX_RB_WPTR_POLL_ADDR_HI), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(SDMA0, 15, regSDMA_GFX_RB_WPTR_POLL_ADDR_LO), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(SDMA0, 15, regSDMA_GFX_RB_RPTR_ADDR_HI), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(SDMA0, 15, regSDMA_GFX_RB_RPTR_ADDR_LO), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(SDMA0, 15, regSDMA_GFX_IB_CNTL), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(SDMA0, 15, regSDMA_GFX_IB_RPTR), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(SDMA0, 15, regSDMA_GFX_IB_OFFSET), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(SDMA0, 15, regSDMA_GFX_IB_BASE_LO), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(SDMA0, 15, regSDMA_GFX_IB_BASE_HI), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(SDMA0, 15, regSDMA_GFX_IB_SIZE), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(SDMA0, 15, regSDMA_GFX_SKIP_CNTL), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(SDMA0, 15, regSDMA_GFX_DUMMY_REG), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(SDMA0, 15, regSDMA_GFX_MINOR_PTR_UPDATE), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(SDMA0, 15, regSDMA_PAGE_RB_WPTR_POLL_CNTL), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(SDMA0, 15, regSDMA_RLC0_RB_WPTR_POLL_CNTL), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(SDMA0, 15, regSDMA_RLC1_RB_WPTR_POLL_CNTL), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(SDMA0, 15, regSDMA_RLC2_RB_WPTR_POLL_CNTL), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(SDMA0, 15, regSDMA_RLC3_RB_WPTR_POLL_CNTL), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(SDMA0, 15, regSDMA_RLC4_RB_WPTR_POLL_CNTL), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(SDMA0, 15, regSDMA_RLC5_RB_WPTR_POLL_CNTL), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(SDMA0, 15, regSDMA_RLC6_RB_WPTR_POLL_CNTL), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(SDMA0, 15, regSDMA_RLC7_RB_WPTR_POLL_CNTL), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(SDMA0, 15, regSDMA_GB_ADDR_CONFIG), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(SDMA0, 15, regSDMA_GB_ADDR_CONFIG_READ), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(SDMA0, 15, regSDMA_VF_ENABLE), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(SDMA0, 15, regSDMA_CLK_CTRL), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(SDMA0, 15, regSDMA_POWER_CNTL), 0},

	/* PMFW (SMU) - Register Dumplist */
	{READ_PCIE2_INDEX, SOC15_REG_ENTRY(MP1, 3, regMP1_FIRMWARE_FLAGS), 0},
	{READ_PCIE2_INDEX, SOC15_REG_ENTRY(MP1, 3, regMP1_LX3_PDEBUGPC), 0}, /* read 15x */
	{READ_PCIE2_INDEX, SOC15_REG_ENTRY(MP1, 3, regMP1_LX3_PDEBUGPC), 0},
	{READ_PCIE2_INDEX, SOC15_REG_ENTRY(MP1, 3, regMP1_LX3_PDEBUGPC), 0},
	{READ_PCIE2_INDEX, SOC15_REG_ENTRY(MP1, 3, regMP1_LX3_PDEBUGPC), 0},
	{READ_PCIE2_INDEX, SOC15_REG_ENTRY(MP1, 3, regMP1_LX3_PDEBUGPC), 0},
	{READ_PCIE2_INDEX, SOC15_REG_ENTRY(MP1, 3, regMP1_LX3_PDEBUGPC), 0},
	{READ_PCIE2_INDEX, SOC15_REG_ENTRY(MP1, 3, regMP1_LX3_PDEBUGPC), 0},
	{READ_PCIE2_INDEX, SOC15_REG_ENTRY(MP1, 3, regMP1_LX3_PDEBUGPC), 0},
	{READ_PCIE2_INDEX, SOC15_REG_ENTRY(MP1, 3, regMP1_LX3_PDEBUGPC), 0},
	{READ_PCIE2_INDEX, SOC15_REG_ENTRY(MP1, 3, regMP1_LX3_PDEBUGPC), 0},
	{READ_PCIE2_INDEX, SOC15_REG_ENTRY(MP1, 3, regMP1_LX3_PDEBUGPC), 0},
	{READ_PCIE2_INDEX, SOC15_REG_ENTRY(MP1, 3, regMP1_LX3_PDEBUGPC), 0},
	{READ_PCIE2_INDEX, SOC15_REG_ENTRY(MP1, 3, regMP1_LX3_PDEBUGPC), 0},
	{READ_PCIE2_INDEX, SOC15_REG_ENTRY(MP1, 3, regMP1_LX3_PDEBUGPC), 0},
	{READ_PCIE2_INDEX, SOC15_REG_ENTRY(MP1, 3, regMP1_LX3_PDEBUGPC), 0},
	{READ_PCIE2_INDEX, SOC15_REG_ENTRY(MP1, 3, regMP1_PUB_SCRATCH0), 0},
	{READ_PCIE2_INDEX, SOC15_REG_ENTRY(MP1, 3, regMP1_PUB_SCRATCH1), 0},
	{READ_PCIE2_INDEX, SOC15_REG_ENTRY(MP1, 3, regMP1_PUB_SCRATCH2), 0},
	{READ_PCIE2_INDEX, SOC15_REG_ENTRY(MP1, 3, regMP1_PUB_SCRATCH3), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(MP1, 3, regMP1_SMN_C2PMSG_45), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(MP1, 3, regMP1_SMN_C2PMSG_46), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(MP1, 3, regMP1_SMN_C2PMSG_47), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(MP1, 3, regMP1_SMN_C2PMSG_48), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(MP1, 3, regMP1_SMN_C2PMSG_49), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(MP1, 3, regMP1_SMN_C2PMSG_50), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(MP1, 3, regMP1_SMN_C2PMSG_51), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(MP1, 3, regMP1_SMN_C2PMSG_52), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(MP1, 3, regMP1_SMN_C2PMSG_53), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(MP1, 3, regMP1_SMN_C2PMSG_54), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(MP1, 3, regMP1_SMN_C2PMSG_55), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(MP1, 3, regMP1_SMN_C2PMSG_56), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(MP1, 3, regMP1_SMN_C2PMSG_57), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(MP1, 3, regMP1_SMN_C2PMSG_58), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(MP1, 3, regMP1_SMN_C2PMSG_59), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(MP1, 3, regMP1_SMN_C2PMSG_60), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(MP1, 3, regMP1_SMN_C2PMSG_61), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(MP1, 3, regMP1_SMN_C2PMSG_62), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(MP1, 3, regMP1_SMN_C2PMSG_63), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(MP1, 3, regMP1_SMN_C2PMSG_64), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(MP1, 3, regMP1_SMN_C2PMSG_65), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(MP1, 3, regMP1_SMN_C2PMSG_66), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(MP1, 3, regMP1_SMN_C2PMSG_67), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(MP1, 3, regMP1_SMN_C2PMSG_68), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(MP1, 3, regMP1_SMN_C2PMSG_69), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(MP1, 3, regMP1_SMN_C2PMSG_70), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(MP1, 3, regMP1_SMN_C2PMSG_71), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(MP1, 3, regMP1_SMN_C2PMSG_72), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(MP1, 3, regMP1_SMN_C2PMSG_73), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(MP1, 3, regMP1_SMN_C2PMSG_74), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(MP1, 3, regMP1_SMN_C2PMSG_75), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(MP1, 3, regMP1_SMN_C2PMSG_76), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(MP1, 3, regMP1_SMN_C2PMSG_77), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(MP1, 3, regMP1_SMN_C2PMSG_78), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(MP1, 3, regMP1_SMN_C2PMSG_79), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(MP1, 3, regMP1_SMN_C2PMSG_80), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(MP1, 3, regMP1_SMN_C2PMSG_81), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(MP1, 3, regMP1_SMN_C2PMSG_82), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(MP1, 3, regMP1_SMN_C2PMSG_83), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(MP1, 3, regMP1_SMN_C2PMSG_84), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(MP1, 3, regMP1_SMN_C2PMSG_85), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(MP1, 3, regMP1_SMN_C2PMSG_86), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(MP1, 3, regMP1_SMN_C2PMSG_87), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(MP1, 3, regMP1_SMN_C2PMSG_88), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(MP1, 3, regMP1_SMN_C2PMSG_89), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(MP1, 3, regMP1_SMN_C2PMSG_90), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(MP1, 3, regMP1_SMN_C2PMSG_91), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(MP1, 3, regMP1_SMN_C2PMSG_92), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(MP1, 3, regMP1_SMN_C2PMSG_93), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(MP1, 3, regMP1_SMN_C2PMSG_94), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(MP1, 3, regMP1_SMN_C2PMSG_95), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(MP1, 3, regMP1_SMN_C2PMSG_96), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(MP1, 3, regMP1_SMN_C2PMSG_97), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(MP1, 3, regMP1_SMN_C2PMSG_98), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(MP1, 3, regMP1_SMN_C2PMSG_99), 0},
	{READ_PCIE2_INDEX, SOC15_REG_ENTRY(MP1, 3, regMP1_EXT_SCRATCH0), 0},
	{READ_PCIE2_INDEX, SOC15_REG_ENTRY(MP1, 3, regMP1_EXT_SCRATCH1), 0},
	{READ_PCIE2_INDEX, SOC15_REG_ENTRY(MP1, 3, regMP1_EXT_SCRATCH2), 0},
	{READ_PCIE2_INDEX, SOC15_REG_ENTRY(MP1, 3, regMP1_EXT_SCRATCH3), 0},
	{READ_PCIE2_INDEX, SOC15_REG_ENTRY(MP1, 3, regMP1_EXT_SCRATCH4), 0},
	{READ_PCIE2_INDEX, SOC15_REG_ENTRY(MP1, 3, regMP1_EXT_SCRATCH5), 0},
	{READ_PCIE2_INDEX, SOC15_REG_ENTRY(MP1, 3, regMP1_EXT_SCRATCH6), 0},
	{READ_PCIE2_INDEX, SOC15_REG_ENTRY(MP1, 3, regMP1_EXT_SCRATCH7), 0},

	/* GC - Register Dumplist */
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 0, regCP_DMA_PIO_CONTROL), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 0, regCP_DMA_PIO_SRC_ADDR), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 0, regCP_DMA_PIO_SRC_ADDR_HI), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 0, regCP_DMA_PIO_DST_ADDR), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 0, regCP_DMA_PIO_DST_ADDR_HI), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 0, regCP_DMA_CNTL), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 0, regCP_DMA_PIO_COMMAND), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regSCRATCH_REG0), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regSCRATCH_REG1), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regSCRATCH_REG2), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regSCRATCH_REG3), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regCP_INT_CNTL_RING0), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regCP_MEM_SLP_CNTL), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regCP_DEBUG), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regCPC_INT_CNTL), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regCP_SD_CNTL), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regGRBM_CNTL), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regGRBM_STATUS2), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regGRBM_STATUS), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regGRBM_SOFT_RESET), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regGRBM_GFX_INDEX), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regPA_SC_LINE_STIPPLE_STATE), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regCP_MEC_CNTL), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regCP_STAT), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regCP_ME_CNTL), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regCP_RB_WPTR_POLL_CNTL), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regCC_GC_SHADER_ARRAY_CONFIG), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regGC_USER_SHADER_ARRAY_CONFIG), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regPA_SC_BINNER_EVENT_CNTL_0), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regPA_SC_BINNER_TIMEOUT_COUNTER), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regPA_SC_ENHANCE), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regPA_SC_ENHANCE_1), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regPA_SC_ENHANCE_2), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regTA_CNTL_AUX), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regDB_DEBUG), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regDB_DEBUG2), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regDB_DEBUG3), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regDB_DEBUG4), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regDB_DFSM_TILES_IN_FLIGHT), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regGB_ADDR_CONFIG), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regGB_ADDR_CONFIG_READ), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regRMI_SPARE), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regVM_L2_CNTL), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regVM_L2_CNTL2), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regVM_L2_CNTL3), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regVM_L2_CNTL4), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regVM_L2_CNTL5), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regVM_L2_PROTECTION_FAULT_CNTL), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regVM_L2_PROTECTION_FAULT_CNTL2), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regVM_L2_PROTECTION_FAULT_DEFAULT_ADDR_HI32), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regVM_L2_PROTECTION_FAULT_DEFAULT_ADDR_LO32), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regVM_L2_PROTECTION_FAULT_STATUS), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_HI32), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_LO32), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_HI32), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_LO32), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_HI32), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_LO32), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regMC_VM_SYSTEM_APERTURE_HIGH_ADDR), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regMC_VM_SYSTEM_APERTURE_LOW_ADDR), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regTCP_CNTL), 0},
	{READ_DIRECT, SOC15_REG_ENTRY(GC, 7, regTCP_CNTL2), 0},
};

uint32_t mi300_diag_data_regs_count =
	sizeof(mi300_diag_data_regs) / sizeof(struct amdgv_diag_data_dump_reg);

